

================================================================
== Vitis HLS Report for 'fft_stage_last'
================================================================
* Date:           Fri Oct 21 00:40:33 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_FFT_lastStage
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      273|      273|  2.730 us|  2.730 us|  274|  274|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- butterfly  |      271|      271|        17|          1|          1|   256|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.31>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 20 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 21 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%spectopmodule_ln16 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:16]   --->   Operation 22 'spectopmodule' 'spectopmodule_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R_0"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R_1"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R_2"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R_3"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I_0"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I_1"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I_2"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I_3"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_R_0"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_R_1"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_R_2"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_R_3"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_I_0"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_I_1"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_I_2"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_I_3"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln32 = store i10 0, i10 %i" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:32]   --->   Operation 55 'store' 'store_ln32' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln32 = store i11 512, i11 %j" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:32]   --->   Operation 56 'store' 'store_ln32' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.inc" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:32]   --->   Operation 57 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%e2_V = load i10 %i" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 58 'load' 'e2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 59 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %e2_V, i32 9" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:32]   --->   Operation 60 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 61 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %tmp_8, void %for.inc.split, void %for.end" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:32]   --->   Operation 62 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%j_load = load i11 %j" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 63 'load' 'j_load' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%empty_10 = trunc i10 %e2_V" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 64 'trunc' 'empty_10' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%e2_V_cast6 = zext i10 %e2_V" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 65 'zext' 'e2_V_cast6' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%empty_12 = trunc i11 %j_load" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 66 'trunc' 'empty_12' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%W_real_addr = getelementptr i32 %W_real, i64 0, i64 %e2_V_cast6" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:35]   --->   Operation 67 'getelementptr' 'W_real_addr' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (3.25ns)   --->   "%c2 = load i9 %W_real_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:35]   --->   Operation 68 'load' 'c2' <Predicate = (!tmp_8)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%W_imag_addr = getelementptr i32 %W_imag, i64 0, i64 %e2_V_cast6" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:36]   --->   Operation 69 'getelementptr' 'W_imag_addr' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 70 [2/2] (3.25ns)   --->   "%s2 = load i9 %W_imag_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:36]   --->   Operation 70 'load' 's2' <Predicate = (!tmp_8)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%or_ln886 = or i9 %empty_10, i9 1"   --->   Operation 71 'or' 'or_ln886' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i9 %or_ln886" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 72 'zext' 'zext_ln39' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %j_load, i32 8, i32 9" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 73 'partselect' 'lshr_ln' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i8 %empty_12" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 74 'zext' 'zext_ln39_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%X_R_2_addr = getelementptr i32 %X_R_2, i64 0, i64 %zext_ln39_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 75 'getelementptr' 'X_R_2_addr' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 76 [2/2] (3.25ns)   --->   "%X_R_2_load = load i8 %X_R_2_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 76 'load' 'X_R_2_load' <Predicate = (!tmp_8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%X_R_3_addr = getelementptr i32 %X_R_3, i64 0, i64 %zext_ln39_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 77 'getelementptr' 'X_R_3_addr' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 78 [2/2] (3.25ns)   --->   "%X_R_3_load = load i8 %X_R_3_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 78 'load' 'X_R_3_load' <Predicate = (!tmp_8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%X_I_2_addr = getelementptr i32 %X_I_2, i64 0, i64 %zext_ln39_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 79 'getelementptr' 'X_I_2_addr' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 80 [2/2] (3.25ns)   --->   "%X_I_2_load = load i8 %X_I_2_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 80 'load' 'X_I_2_load' <Predicate = (!tmp_8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%X_I_3_addr = getelementptr i32 %X_I_3, i64 0, i64 %zext_ln39_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 81 'getelementptr' 'X_I_3_addr' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 82 [2/2] (3.25ns)   --->   "%X_I_3_load = load i8 %X_I_3_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 82 'load' 'X_I_3_load' <Predicate = (!tmp_8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i11 %j_load" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 83 'trunc' 'trunc_ln42' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.95ns)   --->   "%icmp_ln42 = icmp_eq  i2 %trunc_ln42, i2 0" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 84 'icmp' 'icmp_ln42' <Predicate = (!tmp_8)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%lshr_ln42_1 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %j_load, i32 2, i32 9" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 85 'partselect' 'lshr_ln42_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %arrayidx236.case.2, void %arrayidx236.case.0" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 86 'br' 'br_ln42' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%W_real_addr_1 = getelementptr i32 %W_real, i64 0, i64 %zext_ln39" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:35]   --->   Operation 87 'getelementptr' 'W_real_addr_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 88 [2/2] (3.25ns)   --->   "%c2_1 = load i9 %W_real_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:35]   --->   Operation 88 'load' 'c2_1' <Predicate = (!tmp_8)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%W_imag_addr_1 = getelementptr i32 %W_imag, i64 0, i64 %zext_ln39" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:36]   --->   Operation 89 'getelementptr' 'W_imag_addr_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 90 [2/2] (3.25ns)   --->   "%s2_1 = load i9 %W_imag_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:36]   --->   Operation 90 'load' 's2_1' <Predicate = (!tmp_8)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 91 [1/1] (1.73ns)   --->   "%add_ln886 = add i10 %e2_V, i10 2"   --->   Operation 91 'add' 'add_ln886' <Predicate = (!tmp_8)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%or_ln39 = or i8 %empty_12, i8 1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 92 'or' 'or_ln39' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln39_2 = zext i8 %or_ln39" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 93 'zext' 'zext_ln39_2' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%X_R_2_addr_1 = getelementptr i32 %X_R_2, i64 0, i64 %zext_ln39_2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 94 'getelementptr' 'X_R_2_addr_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 95 [2/2] (3.25ns)   --->   "%X_R_2_load_1 = load i8 %X_R_2_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 95 'load' 'X_R_2_load_1' <Predicate = (!tmp_8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%X_R_3_addr_1 = getelementptr i32 %X_R_3, i64 0, i64 %zext_ln39_2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 96 'getelementptr' 'X_R_3_addr_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 97 [2/2] (3.25ns)   --->   "%X_R_3_load_1 = load i8 %X_R_3_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 97 'load' 'X_R_3_load_1' <Predicate = (!tmp_8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%X_I_2_addr_1 = getelementptr i32 %X_I_2, i64 0, i64 %zext_ln39_2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 98 'getelementptr' 'X_I_2_addr_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 99 [2/2] (3.25ns)   --->   "%X_I_2_load_1 = load i8 %X_I_2_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 99 'load' 'X_I_2_load_1' <Predicate = (!tmp_8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%X_I_3_addr_1 = getelementptr i32 %X_I_3, i64 0, i64 %zext_ln39_2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 100 'getelementptr' 'X_I_3_addr_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 101 [2/2] (3.25ns)   --->   "%X_I_3_load_1 = load i8 %X_I_3_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 101 'load' 'X_I_3_load_1' <Predicate = (!tmp_8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %arrayidx23.114.case.3, void %arrayidx23.114.case.1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 102 'br' 'br_ln42' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%j_load_1 = load i11 %j" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:47]   --->   Operation 103 'load' 'j_load_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (1.63ns)   --->   "%add_ln47 = add i11 %j_load_1, i11 2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:47]   --->   Operation 104 'add' 'add_ln47' <Predicate = (!tmp_8)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln32 = store i10 %add_ln886, i10 %i" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:32]   --->   Operation 105 'store' 'store_ln32' <Predicate = (!tmp_8)> <Delay = 1.58>
ST_1 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln32 = store i11 %add_ln47, i11 %j" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:32]   --->   Operation 106 'store' 'store_ln32' <Predicate = (!tmp_8)> <Delay = 1.58>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.inc" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:32]   --->   Operation 107 'br' 'br_ln32' <Predicate = (!tmp_8)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.08>
ST_2 : Operation 108 [1/2] (3.25ns)   --->   "%c2 = load i9 %W_real_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:35]   --->   Operation 108 'load' 'c2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 109 [1/2] (3.25ns)   --->   "%s2 = load i9 %W_imag_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:36]   --->   Operation 109 'load' 's2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 110 [1/2] (3.25ns)   --->   "%X_R_2_load = load i8 %X_R_2_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 110 'load' 'X_R_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%bitcast_ln39 = bitcast i32 %X_R_2_load" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 111 'bitcast' 'bitcast_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/2] (3.25ns)   --->   "%X_R_3_load = load i8 %X_R_3_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 112 'load' 'X_R_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%bitcast_ln39_1 = bitcast i32 %X_R_3_load" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 113 'bitcast' 'bitcast_ln39_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (1.82ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 <undef>, i32 <undef>, i32 %bitcast_ln39, i32 %bitcast_ln39_1, i2 %lshr_ln" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 114 'mux' 'tmp' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/2] (3.25ns)   --->   "%X_I_2_load = load i8 %X_I_2_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 115 'load' 'X_I_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%bitcast_ln39_2 = bitcast i32 %X_I_2_load" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 116 'bitcast' 'bitcast_ln39_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/2] (3.25ns)   --->   "%X_I_3_load = load i8 %X_I_3_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 117 'load' 'X_I_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%bitcast_ln39_3 = bitcast i32 %X_I_3_load" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 118 'bitcast' 'bitcast_ln39_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (1.82ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 <undef>, i32 <undef>, i32 %bitcast_ln39_2, i32 %bitcast_ln39_3, i2 %lshr_ln" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 119 'mux' 'tmp_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/2] (3.25ns)   --->   "%c2_1 = load i9 %W_real_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:35]   --->   Operation 120 'load' 'c2_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 121 [1/2] (3.25ns)   --->   "%s2_1 = load i9 %W_imag_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:36]   --->   Operation 121 'load' 's2_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 122 [1/2] (3.25ns)   --->   "%X_R_2_load_1 = load i8 %X_R_2_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 122 'load' 'X_R_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%bitcast_ln39_4 = bitcast i32 %X_R_2_load_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 123 'bitcast' 'bitcast_ln39_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/2] (3.25ns)   --->   "%X_R_3_load_1 = load i8 %X_R_3_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 124 'load' 'X_R_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%bitcast_ln39_5 = bitcast i32 %X_R_3_load_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 125 'bitcast' 'bitcast_ln39_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (1.82ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 <undef>, i32 <undef>, i32 %bitcast_ln39_4, i32 %bitcast_ln39_5, i2 %lshr_ln" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 126 'mux' 'tmp_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/2] (3.25ns)   --->   "%X_I_2_load_1 = load i8 %X_I_2_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 127 'load' 'X_I_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln39_6 = bitcast i32 %X_I_2_load_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 128 'bitcast' 'bitcast_ln39_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/2] (3.25ns)   --->   "%X_I_3_load_1 = load i8 %X_I_3_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 129 'load' 'X_I_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%bitcast_ln39_7 = bitcast i32 %X_I_3_load_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 130 'bitcast' 'bitcast_ln39_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (1.82ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 <undef>, i32 <undef>, i32 %bitcast_ln39_6, i32 %bitcast_ln39_7, i2 %lshr_ln" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 131 'mux' 'tmp_5' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 132 [4/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %c2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 132 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [4/4] (5.70ns)   --->   "%mul7 = fmul i32 %tmp_1, i32 %s2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 133 'fmul' 'mul7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [4/4] (5.70ns)   --->   "%mul1 = fmul i32 %tmp_1, i32 %c2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 134 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [4/4] (5.70ns)   --->   "%mul2 = fmul i32 %tmp, i32 %s2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 135 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [4/4] (5.70ns)   --->   "%mul_1 = fmul i32 %tmp_4, i32 %c2_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 136 'fmul' 'mul_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [4/4] (5.70ns)   --->   "%mul7_1 = fmul i32 %tmp_5, i32 %s2_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 137 'fmul' 'mul7_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [4/4] (5.70ns)   --->   "%mul10_1 = fmul i32 %tmp_5, i32 %c2_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 138 'fmul' 'mul10_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [4/4] (5.70ns)   --->   "%mul13_1 = fmul i32 %tmp_4, i32 %s2_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 139 'fmul' 'mul13_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 140 [3/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %c2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 140 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [3/4] (5.70ns)   --->   "%mul7 = fmul i32 %tmp_1, i32 %s2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 141 'fmul' 'mul7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [3/4] (5.70ns)   --->   "%mul1 = fmul i32 %tmp_1, i32 %c2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 142 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [3/4] (5.70ns)   --->   "%mul2 = fmul i32 %tmp, i32 %s2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 143 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [3/4] (5.70ns)   --->   "%mul_1 = fmul i32 %tmp_4, i32 %c2_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 144 'fmul' 'mul_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [3/4] (5.70ns)   --->   "%mul7_1 = fmul i32 %tmp_5, i32 %s2_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 145 'fmul' 'mul7_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [3/4] (5.70ns)   --->   "%mul10_1 = fmul i32 %tmp_5, i32 %c2_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 146 'fmul' 'mul10_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [3/4] (5.70ns)   --->   "%mul13_1 = fmul i32 %tmp_4, i32 %s2_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 147 'fmul' 'mul13_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 148 [2/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %c2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 148 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [2/4] (5.70ns)   --->   "%mul7 = fmul i32 %tmp_1, i32 %s2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 149 'fmul' 'mul7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [2/4] (5.70ns)   --->   "%mul1 = fmul i32 %tmp_1, i32 %c2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 150 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [2/4] (5.70ns)   --->   "%mul2 = fmul i32 %tmp, i32 %s2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 151 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [2/4] (5.70ns)   --->   "%mul_1 = fmul i32 %tmp_4, i32 %c2_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 152 'fmul' 'mul_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [2/4] (5.70ns)   --->   "%mul7_1 = fmul i32 %tmp_5, i32 %s2_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 153 'fmul' 'mul7_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [2/4] (5.70ns)   --->   "%mul10_1 = fmul i32 %tmp_5, i32 %c2_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 154 'fmul' 'mul10_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [2/4] (5.70ns)   --->   "%mul13_1 = fmul i32 %tmp_4, i32 %s2_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 155 'fmul' 'mul13_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 156 [1/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %c2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 156 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/4] (5.70ns)   --->   "%mul7 = fmul i32 %tmp_1, i32 %s2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 157 'fmul' 'mul7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/4] (5.70ns)   --->   "%mul1 = fmul i32 %tmp_1, i32 %c2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 158 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/4] (5.70ns)   --->   "%mul2 = fmul i32 %tmp, i32 %s2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 159 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/4] (5.70ns)   --->   "%mul_1 = fmul i32 %tmp_4, i32 %c2_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 160 'fmul' 'mul_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/4] (5.70ns)   --->   "%mul7_1 = fmul i32 %tmp_5, i32 %s2_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 161 'fmul' 'mul7_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/4] (5.70ns)   --->   "%mul10_1 = fmul i32 %tmp_5, i32 %c2_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 162 'fmul' 'mul10_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/4] (5.70ns)   --->   "%mul13_1 = fmul i32 %tmp_4, i32 %s2_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 163 'fmul' 'mul13_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 164 [5/5] (7.25ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul7" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 164 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [5/5] (7.25ns)   --->   "%temp_I = fadd i32 %mul1, i32 %mul2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 165 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [5/5] (7.25ns)   --->   "%temp_R_1 = fsub i32 %mul_1, i32 %mul7_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 166 'fsub' 'temp_R_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [5/5] (7.25ns)   --->   "%temp_I_1 = fadd i32 %mul10_1, i32 %mul13_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 167 'fadd' 'temp_I_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 168 [4/5] (7.25ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul7" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 168 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [4/5] (7.25ns)   --->   "%temp_I = fadd i32 %mul1, i32 %mul2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 169 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [4/5] (7.25ns)   --->   "%temp_R_1 = fsub i32 %mul_1, i32 %mul7_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 170 'fsub' 'temp_R_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [4/5] (7.25ns)   --->   "%temp_I_1 = fadd i32 %mul10_1, i32 %mul13_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 171 'fadd' 'temp_I_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 172 [3/5] (7.25ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul7" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 172 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 173 [3/5] (7.25ns)   --->   "%temp_I = fadd i32 %mul1, i32 %mul2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 173 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 174 [3/5] (7.25ns)   --->   "%temp_R_1 = fsub i32 %mul_1, i32 %mul7_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 174 'fsub' 'temp_R_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [3/5] (7.25ns)   --->   "%temp_I_1 = fadd i32 %mul10_1, i32 %mul13_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 175 'fadd' 'temp_I_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%empty_11 = trunc i10 %e2_V" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 176 'trunc' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%or_ln39_1 = or i8 %empty_11, i8 1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 177 'or' 'or_ln39_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 178 [2/5] (7.25ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul7" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 178 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 179 [2/5] (7.25ns)   --->   "%temp_I = fadd i32 %mul1, i32 %mul2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 179 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %e2_V, i32 8" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 180 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i8 %empty_11" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 181 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%X_R_0_addr = getelementptr i32 %X_R_0, i64 0, i64 %zext_ln42_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 182 'getelementptr' 'X_R_0_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 183 [2/2] (3.25ns)   --->   "%X_R_0_load = load i8 %X_R_0_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 183 'load' 'X_R_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%X_R_1_addr = getelementptr i32 %X_R_1, i64 0, i64 %zext_ln42_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 184 'getelementptr' 'X_R_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 185 [2/2] (3.25ns)   --->   "%X_R_1_load = load i8 %X_R_1_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 185 'load' 'X_R_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%X_I_0_addr = getelementptr i32 %X_I_0, i64 0, i64 %zext_ln42_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 186 'getelementptr' 'X_I_0_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 187 [2/2] (3.25ns)   --->   "%X_I_0_load = load i8 %X_I_0_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 187 'load' 'X_I_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "%X_I_1_addr = getelementptr i32 %X_I_1, i64 0, i64 %zext_ln42_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 188 'getelementptr' 'X_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 189 [2/2] (3.25ns)   --->   "%X_I_1_load = load i8 %X_I_1_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 189 'load' 'X_I_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i10 %e2_V" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 190 'trunc' 'trunc_ln44' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 191 [1/1] (0.95ns)   --->   "%icmp_ln44 = icmp_eq  i2 %trunc_ln44, i2 0" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 191 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 192 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %e2_V, i32 2, i32 8" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 192 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %arrayidx338.case.2, void %arrayidx338.case.0" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 193 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 194 [2/5] (7.25ns)   --->   "%temp_R_1 = fsub i32 %mul_1, i32 %mul7_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 194 'fsub' 'temp_R_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 195 [2/5] (7.25ns)   --->   "%temp_I_1 = fadd i32 %mul10_1, i32 %mul13_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 195 'fadd' 'temp_I_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i8 %or_ln39_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 196 'zext' 'zext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%X_R_0_addr_1 = getelementptr i32 %X_R_0, i64 0, i64 %zext_ln42_2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 197 'getelementptr' 'X_R_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 198 [2/2] (3.25ns)   --->   "%X_R_0_load_1 = load i8 %X_R_0_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 198 'load' 'X_R_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%X_R_1_addr_1 = getelementptr i32 %X_R_1, i64 0, i64 %zext_ln42_2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 199 'getelementptr' 'X_R_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 200 [2/2] (3.25ns)   --->   "%X_R_1_load_1 = load i8 %X_R_1_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 200 'load' 'X_R_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%X_I_0_addr_1 = getelementptr i32 %X_I_0, i64 0, i64 %zext_ln42_2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 201 'getelementptr' 'X_I_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 202 [2/2] (3.25ns)   --->   "%X_I_0_load_1 = load i8 %X_I_0_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 202 'load' 'X_I_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%X_I_1_addr_1 = getelementptr i32 %X_I_1, i64 0, i64 %zext_ln42_2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 203 'getelementptr' 'X_I_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 204 [2/2] (3.25ns)   --->   "%X_I_1_load_1 = load i8 %X_I_1_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 204 'load' 'X_I_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %arrayidx33.116.case.3, void %arrayidx33.116.case.1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 205 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 206 [1/5] (7.25ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul7" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 206 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 207 [1/5] (7.25ns)   --->   "%temp_I = fadd i32 %mul1, i32 %mul2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 207 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 208 [1/2] (3.25ns)   --->   "%X_R_0_load = load i8 %X_R_0_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 208 'load' 'X_R_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%bitcast_ln42 = bitcast i32 %X_R_0_load" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 209 'bitcast' 'bitcast_ln42' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 210 [1/2] (3.25ns)   --->   "%X_R_1_load = load i8 %X_R_1_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 210 'load' 'X_R_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 211 [1/1] (0.00ns)   --->   "%bitcast_ln42_1 = bitcast i32 %X_R_1_load" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 211 'bitcast' 'bitcast_ln42_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 212 [1/1] (1.58ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %bitcast_ln42, i32 %bitcast_ln42_1, i1 %tmp_9" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 212 'mux' 'tmp_2' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 213 [1/2] (3.25ns)   --->   "%X_I_0_load = load i8 %X_I_0_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 213 'load' 'X_I_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 214 [1/1] (0.00ns)   --->   "%bitcast_ln43 = bitcast i32 %X_I_0_load" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 214 'bitcast' 'bitcast_ln43' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 215 [1/2] (3.25ns)   --->   "%X_I_1_load = load i8 %X_I_1_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 215 'load' 'X_I_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 216 [1/1] (0.00ns)   --->   "%bitcast_ln43_1 = bitcast i32 %X_I_1_load" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 216 'bitcast' 'bitcast_ln43_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 217 [1/1] (1.58ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %bitcast_ln43, i32 %bitcast_ln43_1, i1 %tmp_9" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 217 'mux' 'tmp_3' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 218 [1/5] (7.25ns)   --->   "%temp_R_1 = fsub i32 %mul_1, i32 %mul7_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:39]   --->   Operation 218 'fsub' 'temp_R_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 219 [1/5] (7.25ns)   --->   "%temp_I_1 = fadd i32 %mul10_1, i32 %mul13_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:40]   --->   Operation 219 'fadd' 'temp_I_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 220 [1/2] (3.25ns)   --->   "%X_R_0_load_1 = load i8 %X_R_0_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 220 'load' 'X_R_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 221 [1/1] (0.00ns)   --->   "%bitcast_ln42_3 = bitcast i32 %X_R_0_load_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 221 'bitcast' 'bitcast_ln42_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 222 [1/2] (3.25ns)   --->   "%X_R_1_load_1 = load i8 %X_R_1_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 222 'load' 'X_R_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%bitcast_ln42_4 = bitcast i32 %X_R_1_load_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 223 'bitcast' 'bitcast_ln42_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 224 [1/1] (1.58ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %bitcast_ln42_3, i32 %bitcast_ln42_4, i1 %tmp_9" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 224 'mux' 'tmp_6' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 225 [1/2] (3.25ns)   --->   "%X_I_0_load_1 = load i8 %X_I_0_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 225 'load' 'X_I_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 226 [1/1] (0.00ns)   --->   "%bitcast_ln43_3 = bitcast i32 %X_I_0_load_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 226 'bitcast' 'bitcast_ln43_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 227 [1/2] (3.25ns)   --->   "%X_I_1_load_1 = load i8 %X_I_1_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 227 'load' 'X_I_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 228 [1/1] (0.00ns)   --->   "%bitcast_ln43_4 = bitcast i32 %X_I_1_load_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 228 'bitcast' 'bitcast_ln43_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 229 [1/1] (1.58ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %bitcast_ln43_3, i32 %bitcast_ln43_4, i1 %tmp_9" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 229 'mux' 'tmp_7' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 230 [5/5] (7.25ns)   --->   "%sub = fsub i32 %tmp_2, i32 %temp_R" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 230 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 231 [5/5] (7.25ns)   --->   "%sub1 = fsub i32 %tmp_3, i32 %temp_I" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 231 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 232 [5/5] (7.25ns)   --->   "%add = fadd i32 %tmp_2, i32 %temp_R" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 232 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 233 [5/5] (7.25ns)   --->   "%add1 = fadd i32 %tmp_3, i32 %temp_I" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 233 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 234 [5/5] (7.25ns)   --->   "%sub16_1 = fsub i32 %tmp_6, i32 %temp_R_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 234 'fsub' 'sub16_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 235 [5/5] (7.25ns)   --->   "%sub21_s = fsub i32 %tmp_7, i32 %temp_I_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 235 'fsub' 'sub21_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 236 [5/5] (7.25ns)   --->   "%add26_1 = fadd i32 %tmp_6, i32 %temp_R_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 236 'fadd' 'add26_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 237 [5/5] (7.25ns)   --->   "%add31_s = fadd i32 %tmp_7, i32 %temp_I_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 237 'fadd' 'add31_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 238 [4/5] (7.25ns)   --->   "%sub = fsub i32 %tmp_2, i32 %temp_R" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 238 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 239 [4/5] (7.25ns)   --->   "%sub1 = fsub i32 %tmp_3, i32 %temp_I" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 239 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 240 [4/5] (7.25ns)   --->   "%add = fadd i32 %tmp_2, i32 %temp_R" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 240 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 241 [4/5] (7.25ns)   --->   "%add1 = fadd i32 %tmp_3, i32 %temp_I" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 241 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 242 [4/5] (7.25ns)   --->   "%sub16_1 = fsub i32 %tmp_6, i32 %temp_R_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 242 'fsub' 'sub16_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 243 [4/5] (7.25ns)   --->   "%sub21_s = fsub i32 %tmp_7, i32 %temp_I_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 243 'fsub' 'sub21_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 244 [4/5] (7.25ns)   --->   "%add26_1 = fadd i32 %tmp_6, i32 %temp_R_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 244 'fadd' 'add26_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 245 [4/5] (7.25ns)   --->   "%add31_s = fadd i32 %tmp_7, i32 %temp_I_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 245 'fadd' 'add31_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 246 [3/5] (7.25ns)   --->   "%sub = fsub i32 %tmp_2, i32 %temp_R" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 246 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 247 [3/5] (7.25ns)   --->   "%sub1 = fsub i32 %tmp_3, i32 %temp_I" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 247 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 248 [3/5] (7.25ns)   --->   "%add = fadd i32 %tmp_2, i32 %temp_R" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 248 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 249 [3/5] (7.25ns)   --->   "%add1 = fadd i32 %tmp_3, i32 %temp_I" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 249 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 250 [3/5] (7.25ns)   --->   "%sub16_1 = fsub i32 %tmp_6, i32 %temp_R_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 250 'fsub' 'sub16_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 251 [3/5] (7.25ns)   --->   "%sub21_s = fsub i32 %tmp_7, i32 %temp_I_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 251 'fsub' 'sub21_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 252 [3/5] (7.25ns)   --->   "%add26_1 = fadd i32 %tmp_6, i32 %temp_R_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 252 'fadd' 'add26_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 253 [3/5] (7.25ns)   --->   "%add31_s = fadd i32 %tmp_7, i32 %temp_I_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 253 'fadd' 'add31_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 254 [2/5] (7.25ns)   --->   "%sub = fsub i32 %tmp_2, i32 %temp_R" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 254 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 255 [2/5] (7.25ns)   --->   "%sub1 = fsub i32 %tmp_3, i32 %temp_I" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 255 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 256 [2/5] (7.25ns)   --->   "%add = fadd i32 %tmp_2, i32 %temp_R" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 256 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 257 [2/5] (7.25ns)   --->   "%add1 = fadd i32 %tmp_3, i32 %temp_I" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 257 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 258 [2/5] (7.25ns)   --->   "%sub16_1 = fsub i32 %tmp_6, i32 %temp_R_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 258 'fsub' 'sub16_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 259 [2/5] (7.25ns)   --->   "%sub21_s = fsub i32 %tmp_7, i32 %temp_I_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 259 'fsub' 'sub21_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 260 [2/5] (7.25ns)   --->   "%add26_1 = fadd i32 %tmp_6, i32 %temp_R_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 260 'fadd' 'add26_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 261 [2/5] (7.25ns)   --->   "%add31_s = fadd i32 %tmp_7, i32 %temp_I_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 261 'fadd' 'add31_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 262 [1/5] (7.25ns)   --->   "%sub = fsub i32 %tmp_2, i32 %temp_R" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 262 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 263 [1/5] (7.25ns)   --->   "%sub1 = fsub i32 %tmp_3, i32 %temp_I" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 263 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 264 [1/5] (7.25ns)   --->   "%add = fadd i32 %tmp_2, i32 %temp_R" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 264 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 265 [1/5] (7.25ns)   --->   "%add1 = fadd i32 %tmp_3, i32 %temp_I" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 265 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 266 [1/5] (7.25ns)   --->   "%sub16_1 = fsub i32 %tmp_6, i32 %temp_R_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 266 'fsub' 'sub16_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 267 [1/5] (7.25ns)   --->   "%sub21_s = fsub i32 %tmp_7, i32 %temp_I_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 267 'fsub' 'sub21_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 268 [1/1] (0.00ns)   --->   "%bitcast_ln42_5 = bitcast i32 %sub16_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 268 'bitcast' 'bitcast_ln42_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 269 [1/1] (0.00ns)   --->   "%bitcast_ln43_5 = bitcast i32 %sub21_s" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 269 'bitcast' 'bitcast_ln43_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 270 [1/5] (7.25ns)   --->   "%add26_1 = fadd i32 %tmp_6, i32 %temp_R_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 270 'fadd' 'add26_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 271 [1/5] (7.25ns)   --->   "%add31_s = fadd i32 %tmp_7, i32 %temp_I_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 271 'fadd' 'add31_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 272 [1/1] (0.00ns)   --->   "%bitcast_ln44_1 = bitcast i32 %add26_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 272 'bitcast' 'bitcast_ln44_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 273 [1/1] (0.00ns)   --->   "%bitcast_ln45_1 = bitcast i32 %add31_s" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 273 'bitcast' 'bitcast_ln45_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 321 [1/1] (0.00ns)   --->   "%ret_ln49 = ret" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:49]   --->   Operation 321 'ret' 'ret_ln49' <Predicate = (tmp_8)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 274 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:27]   --->   Operation 274 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 275 [1/1] (0.00ns)   --->   "%bitcast_ln42_2 = bitcast i32 %sub" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 275 'bitcast' 'bitcast_ln42_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i8 %lshr_ln42_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 276 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 277 [1/1] (0.00ns)   --->   "%bitcast_ln43_2 = bitcast i32 %sub1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 277 'bitcast' 'bitcast_ln43_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 278 [1/1] (0.00ns)   --->   "%OUT_R_2_addr = getelementptr i32 %OUT_R_2, i64 0, i64 %zext_ln42" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 278 'getelementptr' 'OUT_R_2_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 279 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %bitcast_ln42_2, i8 %OUT_R_2_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 279 'store' 'store_ln42' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 280 [1/1] (0.00ns)   --->   "%OUT_I_2_addr = getelementptr i32 %OUT_I_2, i64 0, i64 %zext_ln42" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 280 'getelementptr' 'OUT_I_2_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 281 [1/1] (3.25ns)   --->   "%store_ln43 = store i32 %bitcast_ln43_2, i8 %OUT_I_2_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 281 'store' 'store_ln43' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 282 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx236.exit" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 282 'br' 'br_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 283 [1/1] (0.00ns)   --->   "%OUT_R_0_addr = getelementptr i32 %OUT_R_0, i64 0, i64 %zext_ln42" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 283 'getelementptr' 'OUT_R_0_addr' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 284 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %bitcast_ln42_2, i8 %OUT_R_0_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 284 'store' 'store_ln42' <Predicate = (icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 285 [1/1] (0.00ns)   --->   "%OUT_I_0_addr = getelementptr i32 %OUT_I_0, i64 0, i64 %zext_ln42" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 285 'getelementptr' 'OUT_I_0_addr' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 286 [1/1] (3.25ns)   --->   "%store_ln43 = store i32 %bitcast_ln43_2, i8 %OUT_I_0_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 286 'store' 'store_ln43' <Predicate = (icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 287 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx236.exit" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 287 'br' 'br_ln43' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 288 [1/1] (0.00ns)   --->   "%bitcast_ln44 = bitcast i32 %add" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 288 'bitcast' 'bitcast_ln44' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i7 %lshr_ln2" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 289 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 290 [1/1] (0.00ns)   --->   "%bitcast_ln45 = bitcast i32 %add1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 290 'bitcast' 'bitcast_ln45' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 291 [1/1] (0.00ns)   --->   "%OUT_R_2_addr_1 = getelementptr i32 %OUT_R_2, i64 0, i64 %zext_ln44" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 291 'getelementptr' 'OUT_R_2_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_17 : Operation 292 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %OUT_R_2_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 292 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 293 [1/1] (0.00ns)   --->   "%OUT_I_2_addr_1 = getelementptr i32 %OUT_I_2, i64 0, i64 %zext_ln44" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 293 'getelementptr' 'OUT_I_2_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_17 : Operation 294 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %OUT_I_2_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 294 'store' 'store_ln45' <Predicate = (!icmp_ln44)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 295 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx338.exit" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 295 'br' 'br_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_17 : Operation 296 [1/1] (0.00ns)   --->   "%OUT_R_0_addr_1 = getelementptr i32 %OUT_R_0, i64 0, i64 %zext_ln44" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 296 'getelementptr' 'OUT_R_0_addr_1' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_17 : Operation 297 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i8 %OUT_R_0_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 297 'store' 'store_ln44' <Predicate = (icmp_ln44)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 298 [1/1] (0.00ns)   --->   "%OUT_I_0_addr_1 = getelementptr i32 %OUT_I_0, i64 0, i64 %zext_ln44" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 298 'getelementptr' 'OUT_I_0_addr_1' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_17 : Operation 299 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45, i8 %OUT_I_0_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 299 'store' 'store_ln45' <Predicate = (icmp_ln44)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx338.exit" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 300 'br' 'br_ln45' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_17 : Operation 301 [1/1] (0.00ns)   --->   "%OUT_R_3_addr = getelementptr i32 %OUT_R_3, i64 0, i64 %zext_ln42" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 301 'getelementptr' 'OUT_R_3_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 302 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %bitcast_ln42_5, i8 %OUT_R_3_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 302 'store' 'store_ln42' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 303 [1/1] (0.00ns)   --->   "%OUT_I_3_addr = getelementptr i32 %OUT_I_3, i64 0, i64 %zext_ln42" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 303 'getelementptr' 'OUT_I_3_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 304 [1/1] (3.25ns)   --->   "%store_ln43 = store i32 %bitcast_ln43_5, i8 %OUT_I_3_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 304 'store' 'store_ln43' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 305 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx23.114.exit" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 305 'br' 'br_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 306 [1/1] (0.00ns)   --->   "%OUT_R_1_addr = getelementptr i32 %OUT_R_1, i64 0, i64 %zext_ln42" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 306 'getelementptr' 'OUT_R_1_addr' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 307 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %bitcast_ln42_5, i8 %OUT_R_1_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:42]   --->   Operation 307 'store' 'store_ln42' <Predicate = (icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 308 [1/1] (0.00ns)   --->   "%OUT_I_1_addr = getelementptr i32 %OUT_I_1, i64 0, i64 %zext_ln42" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 308 'getelementptr' 'OUT_I_1_addr' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 309 [1/1] (3.25ns)   --->   "%store_ln43 = store i32 %bitcast_ln43_5, i8 %OUT_I_1_addr" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 309 'store' 'store_ln43' <Predicate = (icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx23.114.exit" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:43]   --->   Operation 310 'br' 'br_ln43' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_17 : Operation 311 [1/1] (0.00ns)   --->   "%OUT_R_3_addr_1 = getelementptr i32 %OUT_R_3, i64 0, i64 %zext_ln44" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 311 'getelementptr' 'OUT_R_3_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_17 : Operation 312 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44_1, i8 %OUT_R_3_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 312 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 313 [1/1] (0.00ns)   --->   "%OUT_I_3_addr_1 = getelementptr i32 %OUT_I_3, i64 0, i64 %zext_ln44" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 313 'getelementptr' 'OUT_I_3_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_17 : Operation 314 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45_1, i8 %OUT_I_3_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 314 'store' 'store_ln45' <Predicate = (!icmp_ln44)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 315 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx33.116.exit" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 315 'br' 'br_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_17 : Operation 316 [1/1] (0.00ns)   --->   "%OUT_R_1_addr_1 = getelementptr i32 %OUT_R_1, i64 0, i64 %zext_ln44" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 316 'getelementptr' 'OUT_R_1_addr_1' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_17 : Operation 317 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %bitcast_ln44_1, i8 %OUT_R_1_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:44]   --->   Operation 317 'store' 'store_ln44' <Predicate = (icmp_ln44)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 318 [1/1] (0.00ns)   --->   "%OUT_I_1_addr_1 = getelementptr i32 %OUT_I_1, i64 0, i64 %zext_ln44" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 318 'getelementptr' 'OUT_I_1_addr_1' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_17 : Operation 319 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45_1, i8 %OUT_I_1_addr_1" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 319 'store' 'store_ln45' <Predicate = (icmp_ln44)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx33.116.exit" [../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:45]   --->   Operation 320 'br' 'br_ln45' <Predicate = (icmp_ln44)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_R_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_R_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_R_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_I_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ OUT_R_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_R_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_R_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_R_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_I_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ W_real]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ W_imag]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                  (alloca           ) [ 010000000000000000]
i                  (alloca           ) [ 010000000000000000]
spectopmodule_ln16 (spectopmodule    ) [ 000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000]
store_ln32         (store            ) [ 000000000000000000]
store_ln32         (store            ) [ 000000000000000000]
br_ln32            (br               ) [ 000000000000000000]
e2_V               (load             ) [ 011111111110000000]
specpipeline_ln0   (specpipeline     ) [ 000000000000000000]
tmp_8              (bitselect        ) [ 011111111111111110]
empty              (speclooptripcount) [ 000000000000000000]
br_ln32            (br               ) [ 000000000000000000]
j_load             (load             ) [ 000000000000000000]
empty_10           (trunc            ) [ 000000000000000000]
e2_V_cast6         (zext             ) [ 000000000000000000]
empty_12           (trunc            ) [ 000000000000000000]
W_real_addr        (getelementptr    ) [ 011000000000000000]
W_imag_addr        (getelementptr    ) [ 011000000000000000]
or_ln886           (or               ) [ 000000000000000000]
zext_ln39          (zext             ) [ 000000000000000000]
lshr_ln            (partselect       ) [ 011000000000000000]
zext_ln39_1        (zext             ) [ 000000000000000000]
X_R_2_addr         (getelementptr    ) [ 011000000000000000]
X_R_3_addr         (getelementptr    ) [ 011000000000000000]
X_I_2_addr         (getelementptr    ) [ 011000000000000000]
X_I_3_addr         (getelementptr    ) [ 011000000000000000]
trunc_ln42         (trunc            ) [ 000000000000000000]
icmp_ln42          (icmp             ) [ 011111111111111111]
lshr_ln42_1        (partselect       ) [ 011111111111111111]
br_ln42            (br               ) [ 000000000000000000]
W_real_addr_1      (getelementptr    ) [ 011000000000000000]
W_imag_addr_1      (getelementptr    ) [ 011000000000000000]
add_ln886          (add              ) [ 000000000000000000]
or_ln39            (or               ) [ 000000000000000000]
zext_ln39_2        (zext             ) [ 000000000000000000]
X_R_2_addr_1       (getelementptr    ) [ 011000000000000000]
X_R_3_addr_1       (getelementptr    ) [ 011000000000000000]
X_I_2_addr_1       (getelementptr    ) [ 011000000000000000]
X_I_3_addr_1       (getelementptr    ) [ 011000000000000000]
br_ln42            (br               ) [ 000000000000000000]
j_load_1           (load             ) [ 000000000000000000]
add_ln47           (add              ) [ 000000000000000000]
store_ln32         (store            ) [ 000000000000000000]
store_ln32         (store            ) [ 000000000000000000]
br_ln32            (br               ) [ 000000000000000000]
c2                 (load             ) [ 010111100000000000]
s2                 (load             ) [ 010111100000000000]
X_R_2_load         (load             ) [ 000000000000000000]
bitcast_ln39       (bitcast          ) [ 000000000000000000]
X_R_3_load         (load             ) [ 000000000000000000]
bitcast_ln39_1     (bitcast          ) [ 000000000000000000]
tmp                (mux              ) [ 010111100000000000]
X_I_2_load         (load             ) [ 000000000000000000]
bitcast_ln39_2     (bitcast          ) [ 000000000000000000]
X_I_3_load         (load             ) [ 000000000000000000]
bitcast_ln39_3     (bitcast          ) [ 000000000000000000]
tmp_1              (mux              ) [ 010111100000000000]
c2_1               (load             ) [ 010111100000000000]
s2_1               (load             ) [ 010111100000000000]
X_R_2_load_1       (load             ) [ 000000000000000000]
bitcast_ln39_4     (bitcast          ) [ 000000000000000000]
X_R_3_load_1       (load             ) [ 000000000000000000]
bitcast_ln39_5     (bitcast          ) [ 000000000000000000]
tmp_4              (mux              ) [ 010111100000000000]
X_I_2_load_1       (load             ) [ 000000000000000000]
bitcast_ln39_6     (bitcast          ) [ 000000000000000000]
X_I_3_load_1       (load             ) [ 000000000000000000]
bitcast_ln39_7     (bitcast          ) [ 000000000000000000]
tmp_5              (mux              ) [ 010111100000000000]
mul                (fmul             ) [ 010000011111000000]
mul7               (fmul             ) [ 010000011111000000]
mul1               (fmul             ) [ 010000011111000000]
mul2               (fmul             ) [ 010000011111000000]
mul_1              (fmul             ) [ 010000011111000000]
mul7_1             (fmul             ) [ 010000011111000000]
mul10_1            (fmul             ) [ 010000011111000000]
mul13_1            (fmul             ) [ 010000011111000000]
empty_11           (trunc            ) [ 000000000000000000]
or_ln39_1          (or               ) [ 000000000000000000]
tmp_9              (bitselect        ) [ 010000000001000000]
zext_ln42_1        (zext             ) [ 000000000000000000]
X_R_0_addr         (getelementptr    ) [ 010000000001000000]
X_R_1_addr         (getelementptr    ) [ 010000000001000000]
X_I_0_addr         (getelementptr    ) [ 010000000001000000]
X_I_1_addr         (getelementptr    ) [ 010000000001000000]
trunc_ln44         (trunc            ) [ 000000000000000000]
icmp_ln44          (icmp             ) [ 010000000001111111]
lshr_ln2           (partselect       ) [ 010000000001111111]
br_ln44            (br               ) [ 000000000000000000]
zext_ln42_2        (zext             ) [ 000000000000000000]
X_R_0_addr_1       (getelementptr    ) [ 010000000001000000]
X_R_1_addr_1       (getelementptr    ) [ 010000000001000000]
X_I_0_addr_1       (getelementptr    ) [ 010000000001000000]
X_I_1_addr_1       (getelementptr    ) [ 010000000001000000]
br_ln44            (br               ) [ 000000000000000000]
temp_R             (fsub             ) [ 010000000000111110]
temp_I             (fadd             ) [ 010000000000111110]
X_R_0_load         (load             ) [ 000000000000000000]
bitcast_ln42       (bitcast          ) [ 000000000000000000]
X_R_1_load         (load             ) [ 000000000000000000]
bitcast_ln42_1     (bitcast          ) [ 000000000000000000]
tmp_2              (mux              ) [ 010000000000111110]
X_I_0_load         (load             ) [ 000000000000000000]
bitcast_ln43       (bitcast          ) [ 000000000000000000]
X_I_1_load         (load             ) [ 000000000000000000]
bitcast_ln43_1     (bitcast          ) [ 000000000000000000]
tmp_3              (mux              ) [ 010000000000111110]
temp_R_1           (fsub             ) [ 010000000000111110]
temp_I_1           (fadd             ) [ 010000000000111110]
X_R_0_load_1       (load             ) [ 000000000000000000]
bitcast_ln42_3     (bitcast          ) [ 000000000000000000]
X_R_1_load_1       (load             ) [ 000000000000000000]
bitcast_ln42_4     (bitcast          ) [ 000000000000000000]
tmp_6              (mux              ) [ 010000000000111110]
X_I_0_load_1       (load             ) [ 000000000000000000]
bitcast_ln43_3     (bitcast          ) [ 000000000000000000]
X_I_1_load_1       (load             ) [ 000000000000000000]
bitcast_ln43_4     (bitcast          ) [ 000000000000000000]
tmp_7              (mux              ) [ 010000000000111110]
sub                (fsub             ) [ 010000000000000001]
sub1               (fsub             ) [ 010000000000000001]
add                (fadd             ) [ 010000000000000001]
add1               (fadd             ) [ 010000000000000001]
sub16_1            (fsub             ) [ 000000000000000000]
sub21_s            (fsub             ) [ 000000000000000000]
bitcast_ln42_5     (bitcast          ) [ 010000000000000001]
bitcast_ln43_5     (bitcast          ) [ 010000000000000001]
add26_1            (fadd             ) [ 000000000000000000]
add31_s            (fadd             ) [ 000000000000000000]
bitcast_ln44_1     (bitcast          ) [ 010000000000000001]
bitcast_ln45_1     (bitcast          ) [ 010000000000000001]
specloopname_ln27  (specloopname     ) [ 000000000000000000]
bitcast_ln42_2     (bitcast          ) [ 000000000000000000]
zext_ln42          (zext             ) [ 000000000000000000]
bitcast_ln43_2     (bitcast          ) [ 000000000000000000]
OUT_R_2_addr       (getelementptr    ) [ 000000000000000000]
store_ln42         (store            ) [ 000000000000000000]
OUT_I_2_addr       (getelementptr    ) [ 000000000000000000]
store_ln43         (store            ) [ 000000000000000000]
br_ln43            (br               ) [ 000000000000000000]
OUT_R_0_addr       (getelementptr    ) [ 000000000000000000]
store_ln42         (store            ) [ 000000000000000000]
OUT_I_0_addr       (getelementptr    ) [ 000000000000000000]
store_ln43         (store            ) [ 000000000000000000]
br_ln43            (br               ) [ 000000000000000000]
bitcast_ln44       (bitcast          ) [ 000000000000000000]
zext_ln44          (zext             ) [ 000000000000000000]
bitcast_ln45       (bitcast          ) [ 000000000000000000]
OUT_R_2_addr_1     (getelementptr    ) [ 000000000000000000]
store_ln44         (store            ) [ 000000000000000000]
OUT_I_2_addr_1     (getelementptr    ) [ 000000000000000000]
store_ln45         (store            ) [ 000000000000000000]
br_ln45            (br               ) [ 000000000000000000]
OUT_R_0_addr_1     (getelementptr    ) [ 000000000000000000]
store_ln44         (store            ) [ 000000000000000000]
OUT_I_0_addr_1     (getelementptr    ) [ 000000000000000000]
store_ln45         (store            ) [ 000000000000000000]
br_ln45            (br               ) [ 000000000000000000]
OUT_R_3_addr       (getelementptr    ) [ 000000000000000000]
store_ln42         (store            ) [ 000000000000000000]
OUT_I_3_addr       (getelementptr    ) [ 000000000000000000]
store_ln43         (store            ) [ 000000000000000000]
br_ln43            (br               ) [ 000000000000000000]
OUT_R_1_addr       (getelementptr    ) [ 000000000000000000]
store_ln42         (store            ) [ 000000000000000000]
OUT_I_1_addr       (getelementptr    ) [ 000000000000000000]
store_ln43         (store            ) [ 000000000000000000]
br_ln43            (br               ) [ 000000000000000000]
OUT_R_3_addr_1     (getelementptr    ) [ 000000000000000000]
store_ln44         (store            ) [ 000000000000000000]
OUT_I_3_addr_1     (getelementptr    ) [ 000000000000000000]
store_ln45         (store            ) [ 000000000000000000]
br_ln45            (br               ) [ 000000000000000000]
OUT_R_1_addr_1     (getelementptr    ) [ 000000000000000000]
store_ln44         (store            ) [ 000000000000000000]
OUT_I_1_addr_1     (getelementptr    ) [ 000000000000000000]
store_ln45         (store            ) [ 000000000000000000]
br_ln45            (br               ) [ 000000000000000000]
ret_ln49           (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_R_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="X_R_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="X_R_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="X_I_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="X_I_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="X_I_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="X_I_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="OUT_R_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="OUT_R_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="OUT_R_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="OUT_R_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="OUT_I_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="OUT_I_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="OUT_I_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="OUT_I_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="W_real">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="W_imag">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4float.i2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2float.i1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="j_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="i_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="W_real_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="10" slack="0"/>
<pin id="114" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_real_addr/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="9" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="0"/>
<pin id="122" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="123" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="124" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="32" slack="1"/>
<pin id="125" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c2/1 c2_1/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="W_imag_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="10" slack="0"/>
<pin id="131" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_imag_addr/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="9" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="0"/>
<pin id="139" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="140" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="32" slack="1"/>
<pin id="142" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s2/1 s2_1/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="X_R_2_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="8" slack="0"/>
<pin id="148" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_2_addr/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="0" slack="0"/>
<pin id="156" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="157" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="158" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="32" slack="0"/>
<pin id="159" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_R_2_load/1 X_R_2_load_1/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="X_R_3_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="8" slack="0"/>
<pin id="165" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_3_addr/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="0" slack="0"/>
<pin id="173" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="174" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="175" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="32" slack="0"/>
<pin id="176" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_R_3_load/1 X_R_3_load_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="X_I_2_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="8" slack="0"/>
<pin id="182" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_2_addr/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="0" slack="0"/>
<pin id="190" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="191" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="192" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="32" slack="0"/>
<pin id="193" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_I_2_load/1 X_I_2_load_1/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="X_I_3_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="8" slack="0"/>
<pin id="199" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_3_addr/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="0" slack="0"/>
<pin id="207" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="208" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="209" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="32" slack="0"/>
<pin id="210" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_I_3_load/1 X_I_3_load_1/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="W_real_addr_1_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="9" slack="0"/>
<pin id="216" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_real_addr_1/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="W_imag_addr_1_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="9" slack="0"/>
<pin id="224" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_imag_addr_1/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="X_R_2_addr_1_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="8" slack="0"/>
<pin id="232" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_2_addr_1/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="X_R_3_addr_1_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="8" slack="0"/>
<pin id="240" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_3_addr_1/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="X_I_2_addr_1_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="8" slack="0"/>
<pin id="248" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_2_addr_1/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="X_I_3_addr_1_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="8" slack="0"/>
<pin id="256" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_3_addr_1/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="X_R_0_addr_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="8" slack="0"/>
<pin id="264" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_0_addr/10 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_access_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="0" slack="0"/>
<pin id="272" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="273" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="274" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="3" bw="32" slack="0"/>
<pin id="275" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_R_0_load/10 X_R_0_load_1/10 "/>
</bind>
</comp>

<comp id="277" class="1004" name="X_R_1_addr_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="8" slack="0"/>
<pin id="281" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_1_addr/10 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_access_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="0" slack="0"/>
<pin id="289" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="290" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="291" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="3" bw="32" slack="0"/>
<pin id="292" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_R_1_load/10 X_R_1_load_1/10 "/>
</bind>
</comp>

<comp id="294" class="1004" name="X_I_0_addr_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="8" slack="0"/>
<pin id="298" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_0_addr/10 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_access_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="0" slack="0"/>
<pin id="306" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="307" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="308" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="3" bw="32" slack="0"/>
<pin id="309" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_I_0_load/10 X_I_0_load_1/10 "/>
</bind>
</comp>

<comp id="311" class="1004" name="X_I_1_addr_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="8" slack="0"/>
<pin id="315" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_1_addr/10 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_access_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="0" slack="0"/>
<pin id="323" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="324" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="325" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="3" bw="32" slack="0"/>
<pin id="326" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_I_1_load/10 X_I_1_load_1/10 "/>
</bind>
</comp>

<comp id="328" class="1004" name="X_R_0_addr_1_gep_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="8" slack="0"/>
<pin id="332" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_0_addr_1/10 "/>
</bind>
</comp>

<comp id="336" class="1004" name="X_R_1_addr_1_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="8" slack="0"/>
<pin id="340" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_1_addr_1/10 "/>
</bind>
</comp>

<comp id="344" class="1004" name="X_I_0_addr_1_gep_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="8" slack="0"/>
<pin id="348" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_0_addr_1/10 "/>
</bind>
</comp>

<comp id="352" class="1004" name="X_I_1_addr_1_gep_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="8" slack="0"/>
<pin id="356" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_1_addr_1/10 "/>
</bind>
</comp>

<comp id="360" class="1004" name="OUT_R_2_addr_gep_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="0" index="2" bw="8" slack="0"/>
<pin id="364" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_2_addr/17 "/>
</bind>
</comp>

<comp id="367" class="1004" name="grp_access_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="0" index="2" bw="0" slack="0"/>
<pin id="372" dir="0" index="4" bw="8" slack="0"/>
<pin id="373" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="374" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="375" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/17 store_ln44/17 "/>
</bind>
</comp>

<comp id="377" class="1004" name="OUT_I_2_addr_gep_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="0" index="2" bw="8" slack="0"/>
<pin id="381" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_2_addr/17 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_access_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="0" index="2" bw="0" slack="0"/>
<pin id="389" dir="0" index="4" bw="8" slack="0"/>
<pin id="390" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="391" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="388" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="392" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/17 store_ln45/17 "/>
</bind>
</comp>

<comp id="394" class="1004" name="OUT_R_0_addr_gep_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="0" index="2" bw="8" slack="0"/>
<pin id="398" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_0_addr/17 "/>
</bind>
</comp>

<comp id="401" class="1004" name="grp_access_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="0" index="2" bw="0" slack="0"/>
<pin id="406" dir="0" index="4" bw="8" slack="0"/>
<pin id="407" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="408" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="409" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/17 store_ln44/17 "/>
</bind>
</comp>

<comp id="411" class="1004" name="OUT_I_0_addr_gep_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="0" index="2" bw="8" slack="0"/>
<pin id="415" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_0_addr/17 "/>
</bind>
</comp>

<comp id="418" class="1004" name="grp_access_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="0"/>
<pin id="421" dir="0" index="2" bw="0" slack="0"/>
<pin id="423" dir="0" index="4" bw="8" slack="0"/>
<pin id="424" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="425" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="422" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="426" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/17 store_ln45/17 "/>
</bind>
</comp>

<comp id="428" class="1004" name="OUT_R_2_addr_1_gep_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="0" index="2" bw="7" slack="0"/>
<pin id="432" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_2_addr_1/17 "/>
</bind>
</comp>

<comp id="436" class="1004" name="OUT_I_2_addr_1_gep_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="0" index="2" bw="7" slack="0"/>
<pin id="440" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_2_addr_1/17 "/>
</bind>
</comp>

<comp id="444" class="1004" name="OUT_R_0_addr_1_gep_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="0" index="2" bw="7" slack="0"/>
<pin id="448" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_0_addr_1/17 "/>
</bind>
</comp>

<comp id="452" class="1004" name="OUT_I_0_addr_1_gep_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="0" index="2" bw="7" slack="0"/>
<pin id="456" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_0_addr_1/17 "/>
</bind>
</comp>

<comp id="460" class="1004" name="OUT_R_3_addr_gep_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="0" index="2" bw="8" slack="0"/>
<pin id="464" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_3_addr/17 "/>
</bind>
</comp>

<comp id="467" class="1004" name="grp_access_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="1"/>
<pin id="470" dir="0" index="2" bw="0" slack="0"/>
<pin id="472" dir="0" index="4" bw="8" slack="1"/>
<pin id="473" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="474" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="471" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="475" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/17 store_ln44/17 "/>
</bind>
</comp>

<comp id="477" class="1004" name="OUT_I_3_addr_gep_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="0" index="2" bw="8" slack="0"/>
<pin id="481" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_3_addr/17 "/>
</bind>
</comp>

<comp id="484" class="1004" name="grp_access_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="0"/>
<pin id="486" dir="0" index="1" bw="32" slack="1"/>
<pin id="487" dir="0" index="2" bw="0" slack="0"/>
<pin id="489" dir="0" index="4" bw="8" slack="1"/>
<pin id="490" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="491" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="488" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="492" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/17 store_ln45/17 "/>
</bind>
</comp>

<comp id="494" class="1004" name="OUT_R_1_addr_gep_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="0" index="2" bw="8" slack="0"/>
<pin id="498" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_1_addr/17 "/>
</bind>
</comp>

<comp id="501" class="1004" name="grp_access_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="0"/>
<pin id="503" dir="0" index="1" bw="32" slack="1"/>
<pin id="504" dir="0" index="2" bw="0" slack="0"/>
<pin id="506" dir="0" index="4" bw="8" slack="1"/>
<pin id="507" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="508" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="505" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="509" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/17 store_ln44/17 "/>
</bind>
</comp>

<comp id="511" class="1004" name="OUT_I_1_addr_gep_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="0" index="2" bw="8" slack="0"/>
<pin id="515" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_1_addr/17 "/>
</bind>
</comp>

<comp id="518" class="1004" name="grp_access_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="8" slack="0"/>
<pin id="520" dir="0" index="1" bw="32" slack="1"/>
<pin id="521" dir="0" index="2" bw="0" slack="0"/>
<pin id="523" dir="0" index="4" bw="8" slack="1"/>
<pin id="524" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="525" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="522" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="526" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/17 store_ln45/17 "/>
</bind>
</comp>

<comp id="528" class="1004" name="OUT_R_3_addr_1_gep_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="0"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="0" index="2" bw="7" slack="0"/>
<pin id="532" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_3_addr_1/17 "/>
</bind>
</comp>

<comp id="536" class="1004" name="OUT_I_3_addr_1_gep_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="0" index="2" bw="7" slack="0"/>
<pin id="540" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_3_addr_1/17 "/>
</bind>
</comp>

<comp id="544" class="1004" name="OUT_R_1_addr_1_gep_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="0" index="2" bw="7" slack="0"/>
<pin id="548" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_1_addr_1/17 "/>
</bind>
</comp>

<comp id="552" class="1004" name="OUT_I_1_addr_1_gep_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="0" index="2" bw="7" slack="0"/>
<pin id="556" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_1_addr_1/17 "/>
</bind>
</comp>

<comp id="560" class="1004" name="grp_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="1"/>
<pin id="562" dir="0" index="1" bw="32" slack="1"/>
<pin id="563" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="temp_R/7 "/>
</bind>
</comp>

<comp id="564" class="1004" name="grp_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="1"/>
<pin id="566" dir="0" index="1" bw="32" slack="1"/>
<pin id="567" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="temp_I/7 "/>
</bind>
</comp>

<comp id="568" class="1004" name="grp_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="1"/>
<pin id="570" dir="0" index="1" bw="32" slack="1"/>
<pin id="571" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="temp_R_1/7 "/>
</bind>
</comp>

<comp id="572" class="1004" name="grp_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="1"/>
<pin id="574" dir="0" index="1" bw="32" slack="1"/>
<pin id="575" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="temp_I_1/7 "/>
</bind>
</comp>

<comp id="576" class="1004" name="grp_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="1"/>
<pin id="578" dir="0" index="1" bw="32" slack="1"/>
<pin id="579" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub/12 "/>
</bind>
</comp>

<comp id="580" class="1004" name="grp_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="1"/>
<pin id="582" dir="0" index="1" bw="32" slack="1"/>
<pin id="583" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub1/12 "/>
</bind>
</comp>

<comp id="584" class="1004" name="grp_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="1"/>
<pin id="586" dir="0" index="1" bw="32" slack="1"/>
<pin id="587" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/12 "/>
</bind>
</comp>

<comp id="588" class="1004" name="grp_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="1"/>
<pin id="590" dir="0" index="1" bw="32" slack="1"/>
<pin id="591" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add1/12 "/>
</bind>
</comp>

<comp id="592" class="1004" name="grp_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="1"/>
<pin id="594" dir="0" index="1" bw="32" slack="1"/>
<pin id="595" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub16_1/12 "/>
</bind>
</comp>

<comp id="596" class="1004" name="grp_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="1"/>
<pin id="598" dir="0" index="1" bw="32" slack="1"/>
<pin id="599" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub21_s/12 "/>
</bind>
</comp>

<comp id="600" class="1004" name="grp_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="1"/>
<pin id="602" dir="0" index="1" bw="32" slack="1"/>
<pin id="603" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add26_1/12 "/>
</bind>
</comp>

<comp id="604" class="1004" name="grp_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="1"/>
<pin id="606" dir="0" index="1" bw="32" slack="1"/>
<pin id="607" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add31_s/12 "/>
</bind>
</comp>

<comp id="608" class="1004" name="grp_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="1"/>
<pin id="610" dir="0" index="1" bw="32" slack="1"/>
<pin id="611" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/3 "/>
</bind>
</comp>

<comp id="612" class="1004" name="grp_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="1"/>
<pin id="614" dir="0" index="1" bw="32" slack="1"/>
<pin id="615" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul7/3 "/>
</bind>
</comp>

<comp id="616" class="1004" name="grp_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="1"/>
<pin id="618" dir="0" index="1" bw="32" slack="1"/>
<pin id="619" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="grp_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="1"/>
<pin id="622" dir="0" index="1" bw="32" slack="1"/>
<pin id="623" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul2/3 "/>
</bind>
</comp>

<comp id="624" class="1004" name="grp_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="1"/>
<pin id="626" dir="0" index="1" bw="32" slack="1"/>
<pin id="627" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_1/3 "/>
</bind>
</comp>

<comp id="628" class="1004" name="grp_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="1"/>
<pin id="630" dir="0" index="1" bw="32" slack="1"/>
<pin id="631" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul7_1/3 "/>
</bind>
</comp>

<comp id="632" class="1004" name="grp_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="1"/>
<pin id="634" dir="0" index="1" bw="32" slack="1"/>
<pin id="635" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul10_1/3 "/>
</bind>
</comp>

<comp id="636" class="1004" name="grp_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="1"/>
<pin id="638" dir="0" index="1" bw="32" slack="1"/>
<pin id="639" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul13_1/3 "/>
</bind>
</comp>

<comp id="640" class="1004" name="store_ln32_store_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="10" slack="0"/>
<pin id="643" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="645" class="1004" name="store_ln32_store_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="11" slack="0"/>
<pin id="647" dir="0" index="1" bw="11" slack="0"/>
<pin id="648" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="650" class="1004" name="e2_V_load_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="10" slack="0"/>
<pin id="652" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="e2_V/1 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_8_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="10" slack="0"/>
<pin id="656" dir="0" index="2" bw="5" slack="0"/>
<pin id="657" dir="1" index="3" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="661" class="1004" name="j_load_load_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="11" slack="0"/>
<pin id="663" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="664" class="1004" name="empty_10_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="10" slack="0"/>
<pin id="666" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_10/1 "/>
</bind>
</comp>

<comp id="668" class="1004" name="e2_V_cast6_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="10" slack="0"/>
<pin id="670" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="e2_V_cast6/1 "/>
</bind>
</comp>

<comp id="674" class="1004" name="empty_12_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="11" slack="0"/>
<pin id="676" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_12/1 "/>
</bind>
</comp>

<comp id="678" class="1004" name="or_ln886_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="9" slack="0"/>
<pin id="680" dir="0" index="1" bw="1" slack="0"/>
<pin id="681" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln886/1 "/>
</bind>
</comp>

<comp id="684" class="1004" name="zext_ln39_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="9" slack="0"/>
<pin id="686" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/1 "/>
</bind>
</comp>

<comp id="690" class="1004" name="lshr_ln_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="2" slack="0"/>
<pin id="692" dir="0" index="1" bw="11" slack="0"/>
<pin id="693" dir="0" index="2" bw="5" slack="0"/>
<pin id="694" dir="0" index="3" bw="5" slack="0"/>
<pin id="695" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="700" class="1004" name="zext_ln39_1_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="8" slack="0"/>
<pin id="702" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_1/1 "/>
</bind>
</comp>

<comp id="708" class="1004" name="trunc_ln42_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="11" slack="0"/>
<pin id="710" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/1 "/>
</bind>
</comp>

<comp id="712" class="1004" name="icmp_ln42_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="2" slack="0"/>
<pin id="714" dir="0" index="1" bw="1" slack="0"/>
<pin id="715" dir="1" index="2" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/1 "/>
</bind>
</comp>

<comp id="718" class="1004" name="lshr_ln42_1_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="8" slack="0"/>
<pin id="720" dir="0" index="1" bw="11" slack="0"/>
<pin id="721" dir="0" index="2" bw="3" slack="0"/>
<pin id="722" dir="0" index="3" bw="5" slack="0"/>
<pin id="723" dir="1" index="4" bw="8" slack="16"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln42_1/1 "/>
</bind>
</comp>

<comp id="728" class="1004" name="add_ln886_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="10" slack="0"/>
<pin id="730" dir="0" index="1" bw="3" slack="0"/>
<pin id="731" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln886/1 "/>
</bind>
</comp>

<comp id="734" class="1004" name="or_ln39_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="8" slack="0"/>
<pin id="736" dir="0" index="1" bw="1" slack="0"/>
<pin id="737" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39/1 "/>
</bind>
</comp>

<comp id="740" class="1004" name="zext_ln39_2_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="8" slack="0"/>
<pin id="742" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_2/1 "/>
</bind>
</comp>

<comp id="748" class="1004" name="j_load_1_load_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="11" slack="0"/>
<pin id="750" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load_1/1 "/>
</bind>
</comp>

<comp id="751" class="1004" name="add_ln47_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="11" slack="0"/>
<pin id="753" dir="0" index="1" bw="3" slack="0"/>
<pin id="754" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/1 "/>
</bind>
</comp>

<comp id="757" class="1004" name="store_ln32_store_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="10" slack="0"/>
<pin id="759" dir="0" index="1" bw="10" slack="0"/>
<pin id="760" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="762" class="1004" name="store_ln32_store_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="11" slack="0"/>
<pin id="764" dir="0" index="1" bw="11" slack="0"/>
<pin id="765" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="767" class="1004" name="bitcast_ln39_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="0"/>
<pin id="769" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39/2 "/>
</bind>
</comp>

<comp id="771" class="1004" name="bitcast_ln39_1_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="0"/>
<pin id="773" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_1/2 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="0"/>
<pin id="777" dir="0" index="1" bw="32" slack="0"/>
<pin id="778" dir="0" index="2" bw="32" slack="0"/>
<pin id="779" dir="0" index="3" bw="32" slack="0"/>
<pin id="780" dir="0" index="4" bw="32" slack="0"/>
<pin id="781" dir="0" index="5" bw="2" slack="1"/>
<pin id="782" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="788" class="1004" name="bitcast_ln39_2_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="0"/>
<pin id="790" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_2/2 "/>
</bind>
</comp>

<comp id="792" class="1004" name="bitcast_ln39_3_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="0"/>
<pin id="794" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_3/2 "/>
</bind>
</comp>

<comp id="796" class="1004" name="tmp_1_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="0"/>
<pin id="798" dir="0" index="1" bw="32" slack="0"/>
<pin id="799" dir="0" index="2" bw="32" slack="0"/>
<pin id="800" dir="0" index="3" bw="32" slack="0"/>
<pin id="801" dir="0" index="4" bw="32" slack="0"/>
<pin id="802" dir="0" index="5" bw="2" slack="1"/>
<pin id="803" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="809" class="1004" name="bitcast_ln39_4_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="0"/>
<pin id="811" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_4/2 "/>
</bind>
</comp>

<comp id="813" class="1004" name="bitcast_ln39_5_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="0"/>
<pin id="815" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_5/2 "/>
</bind>
</comp>

<comp id="817" class="1004" name="tmp_4_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="0"/>
<pin id="819" dir="0" index="1" bw="32" slack="0"/>
<pin id="820" dir="0" index="2" bw="32" slack="0"/>
<pin id="821" dir="0" index="3" bw="32" slack="0"/>
<pin id="822" dir="0" index="4" bw="32" slack="0"/>
<pin id="823" dir="0" index="5" bw="2" slack="1"/>
<pin id="824" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="830" class="1004" name="bitcast_ln39_6_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="0"/>
<pin id="832" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_6/2 "/>
</bind>
</comp>

<comp id="834" class="1004" name="bitcast_ln39_7_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="0"/>
<pin id="836" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_7/2 "/>
</bind>
</comp>

<comp id="838" class="1004" name="tmp_5_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="0"/>
<pin id="840" dir="0" index="1" bw="32" slack="0"/>
<pin id="841" dir="0" index="2" bw="32" slack="0"/>
<pin id="842" dir="0" index="3" bw="32" slack="0"/>
<pin id="843" dir="0" index="4" bw="32" slack="0"/>
<pin id="844" dir="0" index="5" bw="2" slack="1"/>
<pin id="845" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="851" class="1004" name="empty_11_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="10" slack="9"/>
<pin id="853" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_11/10 "/>
</bind>
</comp>

<comp id="854" class="1004" name="or_ln39_1_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="8" slack="0"/>
<pin id="856" dir="0" index="1" bw="1" slack="0"/>
<pin id="857" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39_1/10 "/>
</bind>
</comp>

<comp id="860" class="1004" name="tmp_9_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="0"/>
<pin id="862" dir="0" index="1" bw="10" slack="9"/>
<pin id="863" dir="0" index="2" bw="5" slack="0"/>
<pin id="864" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/10 "/>
</bind>
</comp>

<comp id="867" class="1004" name="zext_ln42_1_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="8" slack="0"/>
<pin id="869" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_1/10 "/>
</bind>
</comp>

<comp id="875" class="1004" name="trunc_ln44_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="10" slack="9"/>
<pin id="877" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44/10 "/>
</bind>
</comp>

<comp id="878" class="1004" name="icmp_ln44_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="2" slack="0"/>
<pin id="880" dir="0" index="1" bw="1" slack="0"/>
<pin id="881" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/10 "/>
</bind>
</comp>

<comp id="884" class="1004" name="lshr_ln2_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="7" slack="0"/>
<pin id="886" dir="0" index="1" bw="10" slack="9"/>
<pin id="887" dir="0" index="2" bw="3" slack="0"/>
<pin id="888" dir="0" index="3" bw="5" slack="0"/>
<pin id="889" dir="1" index="4" bw="7" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/10 "/>
</bind>
</comp>

<comp id="893" class="1004" name="zext_ln42_2_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="8" slack="0"/>
<pin id="895" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_2/10 "/>
</bind>
</comp>

<comp id="901" class="1004" name="bitcast_ln42_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="0"/>
<pin id="903" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln42/11 "/>
</bind>
</comp>

<comp id="905" class="1004" name="bitcast_ln42_1_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="0"/>
<pin id="907" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln42_1/11 "/>
</bind>
</comp>

<comp id="909" class="1004" name="tmp_2_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="32" slack="0"/>
<pin id="911" dir="0" index="1" bw="32" slack="0"/>
<pin id="912" dir="0" index="2" bw="32" slack="0"/>
<pin id="913" dir="0" index="3" bw="1" slack="1"/>
<pin id="914" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/11 "/>
</bind>
</comp>

<comp id="918" class="1004" name="bitcast_ln43_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="32" slack="0"/>
<pin id="920" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln43/11 "/>
</bind>
</comp>

<comp id="922" class="1004" name="bitcast_ln43_1_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="32" slack="0"/>
<pin id="924" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln43_1/11 "/>
</bind>
</comp>

<comp id="926" class="1004" name="tmp_3_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="32" slack="0"/>
<pin id="928" dir="0" index="1" bw="32" slack="0"/>
<pin id="929" dir="0" index="2" bw="32" slack="0"/>
<pin id="930" dir="0" index="3" bw="1" slack="1"/>
<pin id="931" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/11 "/>
</bind>
</comp>

<comp id="935" class="1004" name="bitcast_ln42_3_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="32" slack="0"/>
<pin id="937" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln42_3/11 "/>
</bind>
</comp>

<comp id="939" class="1004" name="bitcast_ln42_4_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="32" slack="0"/>
<pin id="941" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln42_4/11 "/>
</bind>
</comp>

<comp id="943" class="1004" name="tmp_6_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="32" slack="0"/>
<pin id="945" dir="0" index="1" bw="32" slack="0"/>
<pin id="946" dir="0" index="2" bw="32" slack="0"/>
<pin id="947" dir="0" index="3" bw="1" slack="1"/>
<pin id="948" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/11 "/>
</bind>
</comp>

<comp id="952" class="1004" name="bitcast_ln43_3_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="32" slack="0"/>
<pin id="954" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln43_3/11 "/>
</bind>
</comp>

<comp id="956" class="1004" name="bitcast_ln43_4_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="32" slack="0"/>
<pin id="958" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln43_4/11 "/>
</bind>
</comp>

<comp id="960" class="1004" name="tmp_7_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="32" slack="0"/>
<pin id="962" dir="0" index="1" bw="32" slack="0"/>
<pin id="963" dir="0" index="2" bw="32" slack="0"/>
<pin id="964" dir="0" index="3" bw="1" slack="1"/>
<pin id="965" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/11 "/>
</bind>
</comp>

<comp id="969" class="1004" name="bitcast_ln42_5_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="32" slack="0"/>
<pin id="971" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln42_5/16 "/>
</bind>
</comp>

<comp id="973" class="1004" name="bitcast_ln43_5_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="32" slack="0"/>
<pin id="975" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln43_5/16 "/>
</bind>
</comp>

<comp id="977" class="1004" name="bitcast_ln44_1_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="32" slack="0"/>
<pin id="979" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln44_1/16 "/>
</bind>
</comp>

<comp id="981" class="1004" name="bitcast_ln45_1_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="32" slack="0"/>
<pin id="983" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln45_1/16 "/>
</bind>
</comp>

<comp id="985" class="1004" name="bitcast_ln42_2_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="32" slack="1"/>
<pin id="987" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln42_2/17 "/>
</bind>
</comp>

<comp id="990" class="1004" name="zext_ln42_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="8" slack="16"/>
<pin id="992" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/17 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="bitcast_ln43_2_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="32" slack="1"/>
<pin id="1003" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln43_2/17 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="bitcast_ln44_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="32" slack="1"/>
<pin id="1008" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln44/17 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="zext_ln44_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="7" slack="7"/>
<pin id="1013" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/17 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="bitcast_ln45_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="32" slack="1"/>
<pin id="1024" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln45/17 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="j_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="11" slack="0"/>
<pin id="1029" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1035" class="1005" name="i_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="10" slack="0"/>
<pin id="1037" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1042" class="1005" name="e2_V_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="10" slack="9"/>
<pin id="1044" dir="1" index="1" bw="10" slack="9"/>
</pin_list>
<bind>
<opset="e2_V "/>
</bind>
</comp>

<comp id="1050" class="1005" name="tmp_8_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="1" slack="15"/>
<pin id="1052" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="W_real_addr_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="9" slack="1"/>
<pin id="1056" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_real_addr "/>
</bind>
</comp>

<comp id="1059" class="1005" name="W_imag_addr_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="9" slack="1"/>
<pin id="1061" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_addr "/>
</bind>
</comp>

<comp id="1064" class="1005" name="lshr_ln_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="2" slack="1"/>
<pin id="1066" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="1072" class="1005" name="X_R_2_addr_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="8" slack="1"/>
<pin id="1074" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_R_2_addr "/>
</bind>
</comp>

<comp id="1077" class="1005" name="X_R_3_addr_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="8" slack="1"/>
<pin id="1079" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_R_3_addr "/>
</bind>
</comp>

<comp id="1082" class="1005" name="X_I_2_addr_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="8" slack="1"/>
<pin id="1084" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_I_2_addr "/>
</bind>
</comp>

<comp id="1087" class="1005" name="X_I_3_addr_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="8" slack="1"/>
<pin id="1089" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_I_3_addr "/>
</bind>
</comp>

<comp id="1092" class="1005" name="icmp_ln42_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="1" slack="16"/>
<pin id="1094" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln42 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="lshr_ln42_1_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="8" slack="16"/>
<pin id="1098" dir="1" index="1" bw="8" slack="16"/>
</pin_list>
<bind>
<opset="lshr_ln42_1 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="W_real_addr_1_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="9" slack="1"/>
<pin id="1103" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_real_addr_1 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="W_imag_addr_1_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="9" slack="1"/>
<pin id="1108" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_addr_1 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="X_R_2_addr_1_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="8" slack="1"/>
<pin id="1113" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_R_2_addr_1 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="X_R_3_addr_1_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="8" slack="1"/>
<pin id="1118" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_R_3_addr_1 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="X_I_2_addr_1_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="8" slack="1"/>
<pin id="1123" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_I_2_addr_1 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="X_I_3_addr_1_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="8" slack="1"/>
<pin id="1128" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_I_3_addr_1 "/>
</bind>
</comp>

<comp id="1131" class="1005" name="c2_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="32" slack="1"/>
<pin id="1133" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c2 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="s2_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="32" slack="1"/>
<pin id="1139" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s2 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="tmp_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="32" slack="1"/>
<pin id="1145" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1149" class="1005" name="tmp_1_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="32" slack="1"/>
<pin id="1151" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1155" class="1005" name="c2_1_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="32" slack="1"/>
<pin id="1157" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c2_1 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="s2_1_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="32" slack="1"/>
<pin id="1163" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s2_1 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="tmp_4_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="32" slack="1"/>
<pin id="1169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="tmp_5_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="32" slack="1"/>
<pin id="1175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1179" class="1005" name="mul_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="32" slack="1"/>
<pin id="1181" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="1184" class="1005" name="mul7_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="32" slack="1"/>
<pin id="1186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul7 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="mul1_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="32" slack="1"/>
<pin id="1191" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="mul2_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="32" slack="1"/>
<pin id="1196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul2 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="mul_1_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="32" slack="1"/>
<pin id="1201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_1 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="mul7_1_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="32" slack="1"/>
<pin id="1206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul7_1 "/>
</bind>
</comp>

<comp id="1209" class="1005" name="mul10_1_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="32" slack="1"/>
<pin id="1211" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul10_1 "/>
</bind>
</comp>

<comp id="1214" class="1005" name="mul13_1_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="32" slack="1"/>
<pin id="1216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul13_1 "/>
</bind>
</comp>

<comp id="1219" class="1005" name="tmp_9_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="1" slack="1"/>
<pin id="1221" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1227" class="1005" name="X_R_0_addr_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="8" slack="1"/>
<pin id="1229" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_R_0_addr "/>
</bind>
</comp>

<comp id="1232" class="1005" name="X_R_1_addr_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="8" slack="1"/>
<pin id="1234" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_R_1_addr "/>
</bind>
</comp>

<comp id="1237" class="1005" name="X_I_0_addr_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="8" slack="1"/>
<pin id="1239" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_I_0_addr "/>
</bind>
</comp>

<comp id="1242" class="1005" name="X_I_1_addr_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="8" slack="1"/>
<pin id="1244" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_I_1_addr "/>
</bind>
</comp>

<comp id="1247" class="1005" name="icmp_ln44_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="1" slack="7"/>
<pin id="1249" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln44 "/>
</bind>
</comp>

<comp id="1251" class="1005" name="lshr_ln2_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="7" slack="7"/>
<pin id="1253" dir="1" index="1" bw="7" slack="7"/>
</pin_list>
<bind>
<opset="lshr_ln2 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="X_R_0_addr_1_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="8" slack="1"/>
<pin id="1258" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_R_0_addr_1 "/>
</bind>
</comp>

<comp id="1261" class="1005" name="X_R_1_addr_1_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="8" slack="1"/>
<pin id="1263" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_R_1_addr_1 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="X_I_0_addr_1_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="8" slack="1"/>
<pin id="1268" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_I_0_addr_1 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="X_I_1_addr_1_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="8" slack="1"/>
<pin id="1273" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="X_I_1_addr_1 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="temp_R_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="32" slack="1"/>
<pin id="1278" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_R "/>
</bind>
</comp>

<comp id="1282" class="1005" name="temp_I_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="32" slack="1"/>
<pin id="1284" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_I "/>
</bind>
</comp>

<comp id="1288" class="1005" name="tmp_2_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="32" slack="1"/>
<pin id="1290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="tmp_3_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="32" slack="1"/>
<pin id="1296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="temp_R_1_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="32" slack="1"/>
<pin id="1302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_R_1 "/>
</bind>
</comp>

<comp id="1306" class="1005" name="temp_I_1_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="32" slack="1"/>
<pin id="1308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_I_1 "/>
</bind>
</comp>

<comp id="1312" class="1005" name="tmp_6_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="32" slack="1"/>
<pin id="1314" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="tmp_7_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="32" slack="1"/>
<pin id="1320" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="sub_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="32" slack="1"/>
<pin id="1326" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="1329" class="1005" name="sub1_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="32" slack="1"/>
<pin id="1331" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub1 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="add_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="32" slack="1"/>
<pin id="1336" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="1339" class="1005" name="add1_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="32" slack="1"/>
<pin id="1341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add1 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="bitcast_ln42_5_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="32" slack="1"/>
<pin id="1346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln42_5 "/>
</bind>
</comp>

<comp id="1350" class="1005" name="bitcast_ln43_5_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="32" slack="1"/>
<pin id="1352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln43_5 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="bitcast_ln44_1_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="32" slack="1"/>
<pin id="1358" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln44_1 "/>
</bind>
</comp>

<comp id="1362" class="1005" name="bitcast_ln45_1_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="32" slack="1"/>
<pin id="1364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln45_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="36" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="36" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="32" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="70" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="126"><net_src comp="110" pin="3"/><net_sink comp="117" pin=2"/></net>

<net id="132"><net_src comp="34" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="70" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="143"><net_src comp="127" pin="3"/><net_sink comp="134" pin=2"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="70" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="160"><net_src comp="144" pin="3"/><net_sink comp="151" pin=2"/></net>

<net id="166"><net_src comp="6" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="70" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="177"><net_src comp="161" pin="3"/><net_sink comp="168" pin=2"/></net>

<net id="183"><net_src comp="12" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="70" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="194"><net_src comp="178" pin="3"/><net_sink comp="185" pin=2"/></net>

<net id="200"><net_src comp="14" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="70" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="211"><net_src comp="195" pin="3"/><net_sink comp="202" pin=2"/></net>

<net id="217"><net_src comp="32" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="70" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="212" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="225"><net_src comp="34" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="70" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="220" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="233"><net_src comp="4" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="70" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="228" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="241"><net_src comp="6" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="70" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="236" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="249"><net_src comp="12" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="70" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="244" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="257"><net_src comp="14" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="70" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="252" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="265"><net_src comp="0" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="70" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="276"><net_src comp="260" pin="3"/><net_sink comp="267" pin=2"/></net>

<net id="282"><net_src comp="2" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="70" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="293"><net_src comp="277" pin="3"/><net_sink comp="284" pin=2"/></net>

<net id="299"><net_src comp="8" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="70" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="310"><net_src comp="294" pin="3"/><net_sink comp="301" pin=2"/></net>

<net id="316"><net_src comp="10" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="70" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="327"><net_src comp="311" pin="3"/><net_sink comp="318" pin=2"/></net>

<net id="333"><net_src comp="0" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="70" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="328" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="341"><net_src comp="2" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="70" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="336" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="349"><net_src comp="8" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="70" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="344" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="357"><net_src comp="10" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="70" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="352" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="365"><net_src comp="20" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="70" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="376"><net_src comp="360" pin="3"/><net_sink comp="367" pin=2"/></net>

<net id="382"><net_src comp="28" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="70" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="393"><net_src comp="377" pin="3"/><net_sink comp="384" pin=2"/></net>

<net id="399"><net_src comp="16" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="70" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="410"><net_src comp="394" pin="3"/><net_sink comp="401" pin=2"/></net>

<net id="416"><net_src comp="24" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="70" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="427"><net_src comp="411" pin="3"/><net_sink comp="418" pin=2"/></net>

<net id="433"><net_src comp="20" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="70" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="428" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="441"><net_src comp="28" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="70" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="436" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="449"><net_src comp="16" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="70" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="444" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="457"><net_src comp="24" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="70" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="452" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="465"><net_src comp="22" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="70" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="476"><net_src comp="460" pin="3"/><net_sink comp="467" pin=2"/></net>

<net id="482"><net_src comp="30" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="70" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="493"><net_src comp="477" pin="3"/><net_sink comp="484" pin=2"/></net>

<net id="499"><net_src comp="18" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="70" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="510"><net_src comp="494" pin="3"/><net_sink comp="501" pin=2"/></net>

<net id="516"><net_src comp="26" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="70" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="527"><net_src comp="511" pin="3"/><net_sink comp="518" pin=2"/></net>

<net id="533"><net_src comp="22" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="70" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="535"><net_src comp="528" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="541"><net_src comp="30" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="70" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="536" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="549"><net_src comp="18" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="70" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="544" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="557"><net_src comp="26" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="70" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="552" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="644"><net_src comp="54" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="649"><net_src comp="56" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="658"><net_src comp="62" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="659"><net_src comp="650" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="660"><net_src comp="64" pin="0"/><net_sink comp="653" pin=2"/></net>

<net id="667"><net_src comp="650" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="650" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="673"><net_src comp="668" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="677"><net_src comp="661" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="682"><net_src comp="664" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="72" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="687"><net_src comp="678" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="696"><net_src comp="74" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="661" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="698"><net_src comp="76" pin="0"/><net_sink comp="690" pin=2"/></net>

<net id="699"><net_src comp="64" pin="0"/><net_sink comp="690" pin=3"/></net>

<net id="703"><net_src comp="674" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="705"><net_src comp="700" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="706"><net_src comp="700" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="707"><net_src comp="700" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="711"><net_src comp="661" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="716"><net_src comp="708" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="78" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="724"><net_src comp="80" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="725"><net_src comp="661" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="726"><net_src comp="82" pin="0"/><net_sink comp="718" pin=2"/></net>

<net id="727"><net_src comp="64" pin="0"/><net_sink comp="718" pin=3"/></net>

<net id="732"><net_src comp="650" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="84" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="674" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="86" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="743"><net_src comp="734" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="746"><net_src comp="740" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="747"><net_src comp="740" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="755"><net_src comp="748" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="88" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="761"><net_src comp="728" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="766"><net_src comp="751" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="770"><net_src comp="151" pin="7"/><net_sink comp="767" pin=0"/></net>

<net id="774"><net_src comp="168" pin="7"/><net_sink comp="771" pin=0"/></net>

<net id="783"><net_src comp="90" pin="0"/><net_sink comp="775" pin=0"/></net>

<net id="784"><net_src comp="92" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="785"><net_src comp="92" pin="0"/><net_sink comp="775" pin=2"/></net>

<net id="786"><net_src comp="767" pin="1"/><net_sink comp="775" pin=3"/></net>

<net id="787"><net_src comp="771" pin="1"/><net_sink comp="775" pin=4"/></net>

<net id="791"><net_src comp="185" pin="7"/><net_sink comp="788" pin=0"/></net>

<net id="795"><net_src comp="202" pin="7"/><net_sink comp="792" pin=0"/></net>

<net id="804"><net_src comp="90" pin="0"/><net_sink comp="796" pin=0"/></net>

<net id="805"><net_src comp="92" pin="0"/><net_sink comp="796" pin=1"/></net>

<net id="806"><net_src comp="92" pin="0"/><net_sink comp="796" pin=2"/></net>

<net id="807"><net_src comp="788" pin="1"/><net_sink comp="796" pin=3"/></net>

<net id="808"><net_src comp="792" pin="1"/><net_sink comp="796" pin=4"/></net>

<net id="812"><net_src comp="151" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="816"><net_src comp="168" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="825"><net_src comp="90" pin="0"/><net_sink comp="817" pin=0"/></net>

<net id="826"><net_src comp="92" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="827"><net_src comp="92" pin="0"/><net_sink comp="817" pin=2"/></net>

<net id="828"><net_src comp="809" pin="1"/><net_sink comp="817" pin=3"/></net>

<net id="829"><net_src comp="813" pin="1"/><net_sink comp="817" pin=4"/></net>

<net id="833"><net_src comp="185" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="837"><net_src comp="202" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="846"><net_src comp="90" pin="0"/><net_sink comp="838" pin=0"/></net>

<net id="847"><net_src comp="92" pin="0"/><net_sink comp="838" pin=1"/></net>

<net id="848"><net_src comp="92" pin="0"/><net_sink comp="838" pin=2"/></net>

<net id="849"><net_src comp="830" pin="1"/><net_sink comp="838" pin=3"/></net>

<net id="850"><net_src comp="834" pin="1"/><net_sink comp="838" pin=4"/></net>

<net id="858"><net_src comp="851" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="86" pin="0"/><net_sink comp="854" pin=1"/></net>

<net id="865"><net_src comp="62" pin="0"/><net_sink comp="860" pin=0"/></net>

<net id="866"><net_src comp="76" pin="0"/><net_sink comp="860" pin=2"/></net>

<net id="870"><net_src comp="851" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="872"><net_src comp="867" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="873"><net_src comp="867" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="874"><net_src comp="867" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="882"><net_src comp="875" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="78" pin="0"/><net_sink comp="878" pin=1"/></net>

<net id="890"><net_src comp="94" pin="0"/><net_sink comp="884" pin=0"/></net>

<net id="891"><net_src comp="82" pin="0"/><net_sink comp="884" pin=2"/></net>

<net id="892"><net_src comp="76" pin="0"/><net_sink comp="884" pin=3"/></net>

<net id="896"><net_src comp="854" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="898"><net_src comp="893" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="899"><net_src comp="893" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="900"><net_src comp="893" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="904"><net_src comp="267" pin="7"/><net_sink comp="901" pin=0"/></net>

<net id="908"><net_src comp="284" pin="7"/><net_sink comp="905" pin=0"/></net>

<net id="915"><net_src comp="96" pin="0"/><net_sink comp="909" pin=0"/></net>

<net id="916"><net_src comp="901" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="917"><net_src comp="905" pin="1"/><net_sink comp="909" pin=2"/></net>

<net id="921"><net_src comp="301" pin="7"/><net_sink comp="918" pin=0"/></net>

<net id="925"><net_src comp="318" pin="7"/><net_sink comp="922" pin=0"/></net>

<net id="932"><net_src comp="96" pin="0"/><net_sink comp="926" pin=0"/></net>

<net id="933"><net_src comp="918" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="934"><net_src comp="922" pin="1"/><net_sink comp="926" pin=2"/></net>

<net id="938"><net_src comp="267" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="942"><net_src comp="284" pin="3"/><net_sink comp="939" pin=0"/></net>

<net id="949"><net_src comp="96" pin="0"/><net_sink comp="943" pin=0"/></net>

<net id="950"><net_src comp="935" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="951"><net_src comp="939" pin="1"/><net_sink comp="943" pin=2"/></net>

<net id="955"><net_src comp="301" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="959"><net_src comp="318" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="966"><net_src comp="96" pin="0"/><net_sink comp="960" pin=0"/></net>

<net id="967"><net_src comp="952" pin="1"/><net_sink comp="960" pin=1"/></net>

<net id="968"><net_src comp="956" pin="1"/><net_sink comp="960" pin=2"/></net>

<net id="972"><net_src comp="592" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="976"><net_src comp="596" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="980"><net_src comp="600" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="984"><net_src comp="604" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="988"><net_src comp="985" pin="1"/><net_sink comp="367" pin=4"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="401" pin=4"/></net>

<net id="993"><net_src comp="990" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="995"><net_src comp="990" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="996"><net_src comp="990" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="997"><net_src comp="990" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="998"><net_src comp="990" pin="1"/><net_sink comp="477" pin=2"/></net>

<net id="999"><net_src comp="990" pin="1"/><net_sink comp="494" pin=2"/></net>

<net id="1000"><net_src comp="990" pin="1"/><net_sink comp="511" pin=2"/></net>

<net id="1004"><net_src comp="1001" pin="1"/><net_sink comp="384" pin=4"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="418" pin=4"/></net>

<net id="1009"><net_src comp="1006" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="1014"><net_src comp="1011" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="1016"><net_src comp="1011" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="1017"><net_src comp="1011" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="1018"><net_src comp="1011" pin="1"/><net_sink comp="528" pin=2"/></net>

<net id="1019"><net_src comp="1011" pin="1"/><net_sink comp="536" pin=2"/></net>

<net id="1020"><net_src comp="1011" pin="1"/><net_sink comp="544" pin=2"/></net>

<net id="1021"><net_src comp="1011" pin="1"/><net_sink comp="552" pin=2"/></net>

<net id="1025"><net_src comp="1022" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="1030"><net_src comp="102" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="1032"><net_src comp="1027" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="1033"><net_src comp="1027" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="1034"><net_src comp="1027" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="1038"><net_src comp="106" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="1040"><net_src comp="1035" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="1041"><net_src comp="1035" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="1045"><net_src comp="650" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="1047"><net_src comp="1042" pin="1"/><net_sink comp="860" pin=1"/></net>

<net id="1048"><net_src comp="1042" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="1049"><net_src comp="1042" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="1053"><net_src comp="653" pin="3"/><net_sink comp="1050" pin=0"/></net>

<net id="1057"><net_src comp="110" pin="3"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="1062"><net_src comp="127" pin="3"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="1067"><net_src comp="690" pin="4"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="775" pin=5"/></net>

<net id="1069"><net_src comp="1064" pin="1"/><net_sink comp="796" pin=5"/></net>

<net id="1070"><net_src comp="1064" pin="1"/><net_sink comp="817" pin=5"/></net>

<net id="1071"><net_src comp="1064" pin="1"/><net_sink comp="838" pin=5"/></net>

<net id="1075"><net_src comp="144" pin="3"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="1080"><net_src comp="161" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="1085"><net_src comp="178" pin="3"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="1090"><net_src comp="195" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="1095"><net_src comp="712" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1099"><net_src comp="718" pin="4"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="1104"><net_src comp="212" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="1109"><net_src comp="220" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="1114"><net_src comp="228" pin="3"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="1119"><net_src comp="236" pin="3"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="1124"><net_src comp="244" pin="3"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="1129"><net_src comp="252" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="1134"><net_src comp="117" pin="7"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="1136"><net_src comp="1131" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="1140"><net_src comp="134" pin="7"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="1142"><net_src comp="1137" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="1146"><net_src comp="775" pin="6"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="1148"><net_src comp="1143" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="1152"><net_src comp="796" pin="6"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="1154"><net_src comp="1149" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="1158"><net_src comp="117" pin="3"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="1160"><net_src comp="1155" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="1164"><net_src comp="134" pin="3"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="1166"><net_src comp="1161" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="1170"><net_src comp="817" pin="6"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="1172"><net_src comp="1167" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="1176"><net_src comp="838" pin="6"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="1178"><net_src comp="1173" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="1182"><net_src comp="608" pin="2"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="1187"><net_src comp="612" pin="2"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="1192"><net_src comp="616" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="1197"><net_src comp="620" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="1202"><net_src comp="624" pin="2"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="1207"><net_src comp="628" pin="2"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="1212"><net_src comp="632" pin="2"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="1217"><net_src comp="636" pin="2"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="1222"><net_src comp="860" pin="3"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="909" pin=3"/></net>

<net id="1224"><net_src comp="1219" pin="1"/><net_sink comp="926" pin=3"/></net>

<net id="1225"><net_src comp="1219" pin="1"/><net_sink comp="943" pin=3"/></net>

<net id="1226"><net_src comp="1219" pin="1"/><net_sink comp="960" pin=3"/></net>

<net id="1230"><net_src comp="260" pin="3"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="1235"><net_src comp="277" pin="3"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="1240"><net_src comp="294" pin="3"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="1245"><net_src comp="311" pin="3"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="1250"><net_src comp="878" pin="2"/><net_sink comp="1247" pin=0"/></net>

<net id="1254"><net_src comp="884" pin="4"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1259"><net_src comp="328" pin="3"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="1264"><net_src comp="336" pin="3"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="1269"><net_src comp="344" pin="3"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="1274"><net_src comp="352" pin="3"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="1279"><net_src comp="560" pin="2"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="1281"><net_src comp="1276" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="1285"><net_src comp="564" pin="2"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="1287"><net_src comp="1282" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="1291"><net_src comp="909" pin="4"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="1293"><net_src comp="1288" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="1297"><net_src comp="926" pin="4"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="1299"><net_src comp="1294" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="1303"><net_src comp="568" pin="2"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="1305"><net_src comp="1300" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="1309"><net_src comp="572" pin="2"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="1311"><net_src comp="1306" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="1315"><net_src comp="943" pin="4"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="1317"><net_src comp="1312" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="1321"><net_src comp="960" pin="4"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="1323"><net_src comp="1318" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="1327"><net_src comp="576" pin="2"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="1332"><net_src comp="580" pin="2"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1337"><net_src comp="584" pin="2"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1342"><net_src comp="588" pin="2"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1347"><net_src comp="969" pin="1"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="467" pin=4"/></net>

<net id="1349"><net_src comp="1344" pin="1"/><net_sink comp="501" pin=4"/></net>

<net id="1353"><net_src comp="973" pin="1"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="484" pin=4"/></net>

<net id="1355"><net_src comp="1350" pin="1"/><net_sink comp="518" pin=4"/></net>

<net id="1359"><net_src comp="977" pin="1"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="1361"><net_src comp="1356" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="1365"><net_src comp="981" pin="1"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="1367"><net_src comp="1362" pin="1"/><net_sink comp="518" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUT_R_0 | {17 }
	Port: OUT_R_1 | {17 }
	Port: OUT_R_2 | {17 }
	Port: OUT_R_3 | {17 }
	Port: OUT_I_0 | {17 }
	Port: OUT_I_1 | {17 }
	Port: OUT_I_2 | {17 }
	Port: OUT_I_3 | {17 }
 - Input state : 
	Port: fft_stage_last : X_R_0 | {10 11 }
	Port: fft_stage_last : X_R_1 | {10 11 }
	Port: fft_stage_last : X_R_2 | {1 2 }
	Port: fft_stage_last : X_R_3 | {1 2 }
	Port: fft_stage_last : X_I_0 | {10 11 }
	Port: fft_stage_last : X_I_1 | {10 11 }
	Port: fft_stage_last : X_I_2 | {1 2 }
	Port: fft_stage_last : X_I_3 | {1 2 }
	Port: fft_stage_last : W_real | {1 2 }
	Port: fft_stage_last : W_imag | {1 2 }
  - Chain level:
	State 1
		store_ln32 : 1
		store_ln32 : 1
		e2_V : 1
		tmp_8 : 2
		br_ln32 : 3
		j_load : 1
		empty_10 : 2
		e2_V_cast6 : 2
		empty_12 : 2
		W_real_addr : 3
		c2 : 4
		W_imag_addr : 3
		s2 : 4
		or_ln886 : 3
		zext_ln39 : 3
		lshr_ln : 2
		zext_ln39_1 : 3
		X_R_2_addr : 4
		X_R_2_load : 5
		X_R_3_addr : 4
		X_R_3_load : 5
		X_I_2_addr : 4
		X_I_2_load : 5
		X_I_3_addr : 4
		X_I_3_load : 5
		trunc_ln42 : 2
		icmp_ln42 : 3
		lshr_ln42_1 : 2
		br_ln42 : 4
		W_real_addr_1 : 4
		c2_1 : 5
		W_imag_addr_1 : 4
		s2_1 : 5
		add_ln886 : 2
		or_ln39 : 3
		zext_ln39_2 : 3
		X_R_2_addr_1 : 4
		X_R_2_load_1 : 5
		X_R_3_addr_1 : 4
		X_R_3_load_1 : 5
		X_I_2_addr_1 : 4
		X_I_2_load_1 : 5
		X_I_3_addr_1 : 4
		X_I_3_load_1 : 5
		br_ln42 : 4
		j_load_1 : 1
		add_ln47 : 2
		store_ln32 : 3
		store_ln32 : 3
	State 2
		bitcast_ln39 : 1
		bitcast_ln39_1 : 1
		tmp : 2
		bitcast_ln39_2 : 1
		bitcast_ln39_3 : 1
		tmp_1 : 2
		bitcast_ln39_4 : 1
		bitcast_ln39_5 : 1
		tmp_4 : 2
		bitcast_ln39_6 : 1
		bitcast_ln39_7 : 1
		tmp_5 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		or_ln39_1 : 1
		zext_ln42_1 : 1
		X_R_0_addr : 2
		X_R_0_load : 3
		X_R_1_addr : 2
		X_R_1_load : 3
		X_I_0_addr : 2
		X_I_0_load : 3
		X_I_1_addr : 2
		X_I_1_load : 3
		icmp_ln44 : 1
		br_ln44 : 2
		zext_ln42_2 : 1
		X_R_0_addr_1 : 2
		X_R_0_load_1 : 3
		X_R_1_addr_1 : 2
		X_R_1_load_1 : 3
		X_I_0_addr_1 : 2
		X_I_0_load_1 : 3
		X_I_1_addr_1 : 2
		X_I_1_load_1 : 3
		br_ln44 : 2
	State 11
		bitcast_ln42 : 1
		bitcast_ln42_1 : 1
		tmp_2 : 2
		bitcast_ln43 : 1
		bitcast_ln43_1 : 1
		tmp_3 : 2
		bitcast_ln42_3 : 1
		bitcast_ln42_4 : 1
		tmp_6 : 2
		bitcast_ln43_3 : 1
		bitcast_ln43_4 : 1
		tmp_7 : 2
	State 12
	State 13
	State 14
	State 15
	State 16
		bitcast_ln42_5 : 1
		bitcast_ln43_5 : 1
		bitcast_ln44_1 : 1
		bitcast_ln45_1 : 1
	State 17
		OUT_R_2_addr : 1
		store_ln42 : 2
		OUT_I_2_addr : 1
		store_ln43 : 2
		OUT_R_0_addr : 1
		store_ln42 : 2
		OUT_I_0_addr : 1
		store_ln43 : 2
		OUT_R_2_addr_1 : 1
		store_ln44 : 2
		OUT_I_2_addr_1 : 1
		store_ln45 : 2
		OUT_R_0_addr_1 : 1
		store_ln44 : 2
		OUT_I_0_addr_1 : 1
		store_ln45 : 2
		OUT_R_3_addr : 1
		store_ln42 : 2
		OUT_I_3_addr : 1
		store_ln43 : 2
		OUT_R_1_addr : 1
		store_ln42 : 2
		OUT_I_1_addr : 1
		store_ln43 : 2
		OUT_R_3_addr_1 : 1
		store_ln44 : 2
		OUT_I_3_addr_1 : 1
		store_ln45 : 2
		OUT_R_1_addr_1 : 1
		store_ln44 : 2
		OUT_I_1_addr_1 : 1
		store_ln45 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |     grp_fu_560     |    2    |   205   |   390   |
|          |     grp_fu_564     |    2    |   205   |   390   |
|          |     grp_fu_568     |    2    |   205   |   390   |
|          |     grp_fu_572     |    2    |   205   |   390   |
|          |     grp_fu_576     |    2    |   205   |   390   |
|   fadd   |     grp_fu_580     |    2    |   205   |   390   |
|          |     grp_fu_584     |    2    |   205   |   390   |
|          |     grp_fu_588     |    2    |   205   |   390   |
|          |     grp_fu_592     |    2    |   205   |   390   |
|          |     grp_fu_596     |    2    |   205   |   390   |
|          |     grp_fu_600     |    2    |   205   |   390   |
|          |     grp_fu_604     |    2    |   205   |   390   |
|----------|--------------------|---------|---------|---------|
|          |     grp_fu_608     |    3    |   143   |   321   |
|          |     grp_fu_612     |    3    |   143   |   321   |
|          |     grp_fu_616     |    3    |   143   |   321   |
|   fmul   |     grp_fu_620     |    3    |   143   |   321   |
|          |     grp_fu_624     |    3    |   143   |   321   |
|          |     grp_fu_628     |    3    |   143   |   321   |
|          |     grp_fu_632     |    3    |   143   |   321   |
|          |     grp_fu_636     |    3    |   143   |   321   |
|----------|--------------------|---------|---------|---------|
|          |     tmp_fu_775     |    0    |    0    |    20   |
|          |    tmp_1_fu_796    |    0    |    0    |    20   |
|          |    tmp_4_fu_817    |    0    |    0    |    20   |
|    mux   |    tmp_5_fu_838    |    0    |    0    |    20   |
|          |    tmp_2_fu_909    |    0    |    0    |    9    |
|          |    tmp_3_fu_926    |    0    |    0    |    9    |
|          |    tmp_6_fu_943    |    0    |    0    |    9    |
|          |    tmp_7_fu_960    |    0    |    0    |    9    |
|----------|--------------------|---------|---------|---------|
|    add   |  add_ln886_fu_728  |    0    |    0    |    13   |
|          |   add_ln47_fu_751  |    0    |    0    |    12   |
|----------|--------------------|---------|---------|---------|
|   icmp   |  icmp_ln42_fu_712  |    0    |    0    |    8    |
|          |  icmp_ln44_fu_878  |    0    |    0    |    8    |
|----------|--------------------|---------|---------|---------|
| bitselect|    tmp_8_fu_653    |    0    |    0    |    0    |
|          |    tmp_9_fu_860    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |   empty_10_fu_664  |    0    |    0    |    0    |
|          |   empty_12_fu_674  |    0    |    0    |    0    |
|   trunc  |  trunc_ln42_fu_708 |    0    |    0    |    0    |
|          |   empty_11_fu_851  |    0    |    0    |    0    |
|          |  trunc_ln44_fu_875 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  e2_V_cast6_fu_668 |    0    |    0    |    0    |
|          |  zext_ln39_fu_684  |    0    |    0    |    0    |
|          | zext_ln39_1_fu_700 |    0    |    0    |    0    |
|   zext   | zext_ln39_2_fu_740 |    0    |    0    |    0    |
|          | zext_ln42_1_fu_867 |    0    |    0    |    0    |
|          | zext_ln42_2_fu_893 |    0    |    0    |    0    |
|          |  zext_ln42_fu_990  |    0    |    0    |    0    |
|          |  zext_ln44_fu_1011 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |   or_ln886_fu_678  |    0    |    0    |    0    |
|    or    |   or_ln39_fu_734   |    0    |    0    |    0    |
|          |  or_ln39_1_fu_854  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |   lshr_ln_fu_690   |    0    |    0    |    0    |
|partselect| lshr_ln42_1_fu_718 |    0    |    0    |    0    |
|          |   lshr_ln2_fu_884  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    48   |   3604  |   7405  |
|----------|--------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|W_imag|    1   |    0   |    0   |
|W_real|    1   |    0   |    0   |
+------+--------+--------+--------+
| Total|    2   |    0   |    0   |
+------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| W_imag_addr_1_reg_1106|    9   |
|  W_imag_addr_reg_1059 |    9   |
| W_real_addr_1_reg_1101|    9   |
|  W_real_addr_reg_1054 |    9   |
| X_I_0_addr_1_reg_1266 |    8   |
|  X_I_0_addr_reg_1237  |    8   |
| X_I_1_addr_1_reg_1271 |    8   |
|  X_I_1_addr_reg_1242  |    8   |
| X_I_2_addr_1_reg_1121 |    8   |
|  X_I_2_addr_reg_1082  |    8   |
| X_I_3_addr_1_reg_1126 |    8   |
|  X_I_3_addr_reg_1087  |    8   |
| X_R_0_addr_1_reg_1256 |    8   |
|  X_R_0_addr_reg_1227  |    8   |
| X_R_1_addr_1_reg_1261 |    8   |
|  X_R_1_addr_reg_1232  |    8   |
| X_R_2_addr_1_reg_1111 |    8   |
|  X_R_2_addr_reg_1072  |    8   |
| X_R_3_addr_1_reg_1116 |    8   |
|  X_R_3_addr_reg_1077  |    8   |
|     add1_reg_1339     |   32   |
|      add_reg_1334     |   32   |
|bitcast_ln42_5_reg_1344|   32   |
|bitcast_ln43_5_reg_1350|   32   |
|bitcast_ln44_1_reg_1356|   32   |
|bitcast_ln45_1_reg_1362|   32   |
|     c2_1_reg_1155     |   32   |
|      c2_reg_1131      |   32   |
|     e2_V_reg_1042     |   10   |
|       i_reg_1035      |   10   |
|   icmp_ln42_reg_1092  |    1   |
|   icmp_ln44_reg_1247  |    1   |
|       j_reg_1027      |   11   |
|   lshr_ln2_reg_1251   |    7   |
|  lshr_ln42_1_reg_1096 |    8   |
|    lshr_ln_reg_1064   |    2   |
|    mul10_1_reg_1209   |   32   |
|    mul13_1_reg_1214   |   32   |
|     mul1_reg_1189     |   32   |
|     mul2_reg_1194     |   32   |
|    mul7_1_reg_1204    |   32   |
|     mul7_reg_1184     |   32   |
|     mul_1_reg_1199    |   32   |
|      mul_reg_1179     |   32   |
|     s2_1_reg_1161     |   32   |
|      s2_reg_1137      |   32   |
|     sub1_reg_1329     |   32   |
|      sub_reg_1324     |   32   |
|   temp_I_1_reg_1306   |   32   |
|    temp_I_reg_1282    |   32   |
|   temp_R_1_reg_1300   |   32   |
|    temp_R_reg_1276    |   32   |
|     tmp_1_reg_1149    |   32   |
|     tmp_2_reg_1288    |   32   |
|     tmp_3_reg_1294    |   32   |
|     tmp_4_reg_1167    |   32   |
|     tmp_5_reg_1173    |   32   |
|     tmp_6_reg_1312    |   32   |
|     tmp_7_reg_1318    |   32   |
|     tmp_8_reg_1050    |    1   |
|     tmp_9_reg_1219    |    1   |
|      tmp_reg_1143     |   32   |
+-----------------------+--------+
|         Total         |  1240  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_117 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_117 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_134 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_134 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_151 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_151 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_168 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_168 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_185 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_185 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_202 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_202 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_267 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_267 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_284 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_284 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_301 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_301 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_318 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_318 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   164  ||  31.76  ||   180   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   48   |    -   |  3604  |  7405  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   31   |    -   |   180  |
|  Register |    -   |    -   |    -   |  1240  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   48   |   31   |  4844  |  7585  |
+-----------+--------+--------+--------+--------+--------+
