-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fft2DKernel_fftStreamingKernelBody_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ssrWideStream4kernelIn_dout : IN STD_LOGIC_VECTOR (255 downto 0);
    ssrWideStream4kernelIn_empty_n : IN STD_LOGIC;
    ssrWideStream4kernelIn_read : OUT STD_LOGIC;
    ssrWideStream4kernelOut_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    ssrWideStream4kernelOut_full_n : IN STD_LOGIC;
    ssrWideStream4kernelOut_write : OUT STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_ext_blocking_n : OUT STD_LOGIC;
    ap_str_blocking_n : OUT STD_LOGIC;
    ap_int_blocking_n : OUT STD_LOGIC );
end;


architecture behav of fft2DKernel_fftStreamingKernelBody_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv27_0 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal p_inDataArray_M_real_V_0_i_q0 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_inDataArray_M_real_V_0_t_q0 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_inDataArray_M_real_V_1_i_q0 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_inDataArray_M_real_V_1_t_q0 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_inDataArray_M_real_V_2_i_q0 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_inDataArray_M_real_V_2_t_q0 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_inDataArray_M_real_V_3_i_q0 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_inDataArray_M_real_V_3_t_q0 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_inDataArray_M_imag_V_0_i_q0 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_inDataArray_M_imag_V_0_t_q0 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_inDataArray_M_imag_V_1_i_q0 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_inDataArray_M_imag_V_1_t_q0 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_inDataArray_M_imag_V_2_i_q0 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_inDataArray_M_imag_V_2_t_q0 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_inDataArray_M_imag_V_3_i_q0 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_inDataArray_M_imag_V_3_t_q0 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_outDataArray_M_real_V_0_i_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_outDataArray_M_real_V_0_t_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_outDataArray_M_real_V_1_i_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_outDataArray_M_real_V_1_t_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_outDataArray_M_real_V_2_i_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_outDataArray_M_real_V_2_t_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_outDataArray_M_real_V_3_i_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_outDataArray_M_real_V_3_t_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_outDataArray_M_imag_V_0_i_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_outDataArray_M_imag_V_0_t_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_outDataArray_M_imag_V_1_i_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_outDataArray_M_imag_V_1_t_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_outDataArray_M_imag_V_2_i_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_outDataArray_M_imag_V_2_t_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_outDataArray_M_imag_V_3_i_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_outDataArray_M_imag_V_3_t_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_start : STD_LOGIC;
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_done : STD_LOGIC;
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_continue : STD_LOGIC;
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_idle : STD_LOGIC;
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_ready : STD_LOGIC;
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ssrWideStream4kernelIn_read : STD_LOGIC;
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real_ce0 : STD_LOGIC;
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real_we0 : STD_LOGIC;
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real_d0 : STD_LOGIC_VECTOR (21 downto 0);
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real1_ce0 : STD_LOGIC;
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real1_we0 : STD_LOGIC;
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real1_d0 : STD_LOGIC_VECTOR (21 downto 0);
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real2_ce0 : STD_LOGIC;
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real2_we0 : STD_LOGIC;
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real2_d0 : STD_LOGIC_VECTOR (21 downto 0);
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real3_ce0 : STD_LOGIC;
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real3_we0 : STD_LOGIC;
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real3_d0 : STD_LOGIC_VECTOR (21 downto 0);
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag_ce0 : STD_LOGIC;
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag_we0 : STD_LOGIC;
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag_d0 : STD_LOGIC_VECTOR (21 downto 0);
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag4_ce0 : STD_LOGIC;
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag4_we0 : STD_LOGIC;
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag4_d0 : STD_LOGIC_VECTOR (21 downto 0);
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag5_ce0 : STD_LOGIC;
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag5_we0 : STD_LOGIC;
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag5_d0 : STD_LOGIC_VECTOR (21 downto 0);
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag6_ce0 : STD_LOGIC;
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag6_we0 : STD_LOGIC;
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag6_d0 : STD_LOGIC_VECTOR (21 downto 0);
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_ext_blocking_n : STD_LOGIC;
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_str_blocking_n : STD_LOGIC;
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_int_blocking_n : STD_LOGIC;
    signal ap_channel_done_p_inDataArray_M_imag_V_3 : STD_LOGIC;
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag6_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_p_inDataArray_M_imag_V_3 : STD_LOGIC := '0';
    signal ap_sync_channel_write_p_inDataArray_M_imag_V_3 : STD_LOGIC;
    signal ap_channel_done_p_inDataArray_M_imag_V_2 : STD_LOGIC;
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag5_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_p_inDataArray_M_imag_V_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_p_inDataArray_M_imag_V_2 : STD_LOGIC;
    signal ap_channel_done_p_inDataArray_M_imag_V_1 : STD_LOGIC;
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag4_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_p_inDataArray_M_imag_V_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_p_inDataArray_M_imag_V_1 : STD_LOGIC;
    signal ap_channel_done_p_inDataArray_M_imag_V_0 : STD_LOGIC;
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_p_inDataArray_M_imag_V_0 : STD_LOGIC := '0';
    signal ap_sync_channel_write_p_inDataArray_M_imag_V_0 : STD_LOGIC;
    signal ap_channel_done_p_inDataArray_M_real_V_3 : STD_LOGIC;
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real3_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_p_inDataArray_M_real_V_3 : STD_LOGIC := '0';
    signal ap_sync_channel_write_p_inDataArray_M_real_V_3 : STD_LOGIC;
    signal ap_channel_done_p_inDataArray_M_real_V_2 : STD_LOGIC;
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_p_inDataArray_M_real_V_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_p_inDataArray_M_real_V_2 : STD_LOGIC;
    signal ap_channel_done_p_inDataArray_M_real_V_1 : STD_LOGIC;
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_p_inDataArray_M_real_V_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_p_inDataArray_M_real_V_1 : STD_LOGIC;
    signal ap_channel_done_p_inDataArray_M_real_V_0 : STD_LOGIC;
    signal convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_p_inDataArray_M_real_V_0 : STD_LOGIC := '0';
    signal ap_sync_channel_write_p_inDataArray_M_real_V_0 : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_ap_start : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_ap_done : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_ap_continue : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_ap_idle : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_ap_ready : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_real_V_2_din : STD_LOGIC_VECTOR (21 downto 0);
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_real_V_2_write : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_imag_V_2_din : STD_LOGIC_VECTOR (21 downto 0);
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_imag_V_2_write : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_real_V_1_din : STD_LOGIC_VECTOR (21 downto 0);
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_real_V_1_write : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_imag_V_1_din : STD_LOGIC_VECTOR (21 downto 0);
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_imag_V_1_write : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_real_V_0_din : STD_LOGIC_VECTOR (21 downto 0);
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_real_V_0_write : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_imag_V_0_din : STD_LOGIC_VECTOR (21 downto 0);
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_imag_V_0_write : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_real_V_3_din : STD_LOGIC_VECTOR (21 downto 0);
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_real_V_3_write : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_imag_V_3_din : STD_LOGIC_VECTOR (21 downto 0);
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_imag_V_3_write : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_start_out : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_start_write : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_real_V_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_real_V_0_ce0 : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_real_V_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_real_V_1_ce0 : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_real_V_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_real_V_2_ce0 : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_real_V_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_real_V_3_ce0 : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_imag_V_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_imag_V_0_ce0 : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_imag_V_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_imag_V_1_ce0 : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_imag_V_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_imag_V_2_ce0 : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_imag_V_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_imag_V_3_ce0 : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_ap_ext_blocking_n : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_ap_str_blocking_n : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_ap_int_blocking_n : STD_LOGIC;
    signal innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_ap_start : STD_LOGIC;
    signal innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_start_out : STD_LOGIC;
    signal innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_start_write : STD_LOGIC;
    signal innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftInData_0_0_0_0_0_read : STD_LOGIC;
    signal innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftInData_0_0_0_0_01_read : STD_LOGIC;
    signal innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftInData_0_0_0_0_02_read : STD_LOGIC;
    signal innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftInData_0_0_0_0_03_read : STD_LOGIC;
    signal innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftInData_0_1_0_0_0_read : STD_LOGIC;
    signal innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftInData_0_1_0_0_04_read : STD_LOGIC;
    signal innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftInData_0_1_0_0_05_read : STD_LOGIC;
    signal innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftInData_0_1_0_0_06_read : STD_LOGIC;
    signal innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_0_0_0_0_din : STD_LOGIC_VECTOR (26 downto 0);
    signal innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_0_0_0_0_write : STD_LOGIC;
    signal innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_0_0_0_07_din : STD_LOGIC_VECTOR (26 downto 0);
    signal innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_0_0_0_07_write : STD_LOGIC;
    signal innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_0_0_0_08_din : STD_LOGIC_VECTOR (26 downto 0);
    signal innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_0_0_0_08_write : STD_LOGIC;
    signal innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_0_0_0_09_din : STD_LOGIC_VECTOR (26 downto 0);
    signal innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_0_0_0_09_write : STD_LOGIC;
    signal innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_1_0_0_0_din : STD_LOGIC_VECTOR (26 downto 0);
    signal innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_1_0_0_0_write : STD_LOGIC;
    signal innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_1_0_0_010_din : STD_LOGIC_VECTOR (26 downto 0);
    signal innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_1_0_0_010_write : STD_LOGIC;
    signal innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_1_0_0_011_din : STD_LOGIC_VECTOR (26 downto 0);
    signal innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_1_0_0_011_write : STD_LOGIC;
    signal innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_1_0_0_012_din : STD_LOGIC_VECTOR (26 downto 0);
    signal innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_1_0_0_012_write : STD_LOGIC;
    signal innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_ap_done : STD_LOGIC;
    signal innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_ap_ready : STD_LOGIC;
    signal innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_ap_idle : STD_LOGIC;
    signal innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_ap_continue : STD_LOGIC;
    signal innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_ap_ext_blocking_n : STD_LOGIC;
    signal innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_ap_str_blocking_n : STD_LOGIC;
    signal innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_ap_int_blocking_n : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_start : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_done : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_continue : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_idle : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_ready : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_fftOutStrm_V_M_real_V_2_read : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_fftOutStrm_V_M_imag_V_2_read : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_fftOutStrm_V_M_real_V_1_read : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_fftOutStrm_V_M_imag_V_1_read : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_fftOutStrm_V_M_real_V_0_read : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_fftOutStrm_V_M_imag_V_0_read : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_fftOutStrm_V_M_real_V_3_read : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_fftOutStrm_V_M_imag_V_3_read : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_0_ce0 : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_0_we0 : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_0_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_1_ce0 : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_1_we0 : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_1_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_2_ce0 : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_2_we0 : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_2_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_3_ce0 : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_3_we0 : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_3_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_0_ce0 : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_0_we0 : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_0_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_1_ce0 : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_1_we0 : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_1_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_2_ce0 : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_2_we0 : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_2_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_3_ce0 : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_3_we0 : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_3_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_ext_blocking_n : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_str_blocking_n : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_int_blocking_n : STD_LOGIC;
    signal ap_channel_done_p_outDataArray_M_imag_V_3 : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_3_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_p_outDataArray_M_imag_V_3 : STD_LOGIC := '0';
    signal ap_sync_channel_write_p_outDataArray_M_imag_V_3 : STD_LOGIC;
    signal ap_channel_done_p_outDataArray_M_imag_V_2 : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_p_outDataArray_M_imag_V_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_p_outDataArray_M_imag_V_2 : STD_LOGIC;
    signal ap_channel_done_p_outDataArray_M_imag_V_1 : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_p_outDataArray_M_imag_V_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_p_outDataArray_M_imag_V_1 : STD_LOGIC;
    signal ap_channel_done_p_outDataArray_M_imag_V_0 : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_0_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_p_outDataArray_M_imag_V_0 : STD_LOGIC := '0';
    signal ap_sync_channel_write_p_outDataArray_M_imag_V_0 : STD_LOGIC;
    signal ap_channel_done_p_outDataArray_M_real_V_3 : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_3_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_p_outDataArray_M_real_V_3 : STD_LOGIC := '0';
    signal ap_sync_channel_write_p_outDataArray_M_real_V_3 : STD_LOGIC;
    signal ap_channel_done_p_outDataArray_M_real_V_2 : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_p_outDataArray_M_real_V_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_p_outDataArray_M_real_V_2 : STD_LOGIC;
    signal ap_channel_done_p_outDataArray_M_real_V_1 : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_p_outDataArray_M_real_V_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_p_outDataArray_M_real_V_1 : STD_LOGIC;
    signal ap_channel_done_p_outDataArray_M_real_V_0 : STD_LOGIC;
    signal fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_0_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_p_outDataArray_M_real_V_0 : STD_LOGIC := '0';
    signal ap_sync_channel_write_p_outDataArray_M_real_V_0 : STD_LOGIC;
    signal convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_ap_start : STD_LOGIC;
    signal convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_ap_done : STD_LOGIC;
    signal convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_ap_continue : STD_LOGIC;
    signal convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_ap_idle : STD_LOGIC;
    signal convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_ap_ready : STD_LOGIC;
    signal convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_ssrWideStream4kernelOut_din : STD_LOGIC_VECTOR (255 downto 0);
    signal convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_ssrWideStream4kernelOut_write : STD_LOGIC;
    signal convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_real_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_real_ce0 : STD_LOGIC;
    signal convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_real1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_real1_ce0 : STD_LOGIC;
    signal convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_real2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_real2_ce0 : STD_LOGIC;
    signal convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_real3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_real3_ce0 : STD_LOGIC;
    signal convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_imag_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_imag_ce0 : STD_LOGIC;
    signal convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_imag4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_imag4_ce0 : STD_LOGIC;
    signal convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_imag5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_imag5_ce0 : STD_LOGIC;
    signal convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_imag6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_imag6_ce0 : STD_LOGIC;
    signal convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_ap_ext_blocking_n : STD_LOGIC;
    signal convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_ap_str_blocking_n : STD_LOGIC;
    signal convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_ap_int_blocking_n : STD_LOGIC;
    signal p_inDataArray_M_real_V_0_i_full_n : STD_LOGIC;
    signal p_inDataArray_M_real_V_0_t_empty_n : STD_LOGIC;
    signal p_inDataArray_M_real_V_1_i_full_n : STD_LOGIC;
    signal p_inDataArray_M_real_V_1_t_empty_n : STD_LOGIC;
    signal p_inDataArray_M_real_V_2_i_full_n : STD_LOGIC;
    signal p_inDataArray_M_real_V_2_t_empty_n : STD_LOGIC;
    signal p_inDataArray_M_real_V_3_i_full_n : STD_LOGIC;
    signal p_inDataArray_M_real_V_3_t_empty_n : STD_LOGIC;
    signal p_inDataArray_M_imag_V_0_i_full_n : STD_LOGIC;
    signal p_inDataArray_M_imag_V_0_t_empty_n : STD_LOGIC;
    signal p_inDataArray_M_imag_V_1_i_full_n : STD_LOGIC;
    signal p_inDataArray_M_imag_V_1_t_empty_n : STD_LOGIC;
    signal p_inDataArray_M_imag_V_2_i_full_n : STD_LOGIC;
    signal p_inDataArray_M_imag_V_2_t_empty_n : STD_LOGIC;
    signal p_inDataArray_M_imag_V_3_i_full_n : STD_LOGIC;
    signal p_inDataArray_M_imag_V_3_t_empty_n : STD_LOGIC;
    signal p_outDataArray_M_real_V_0_i_full_n : STD_LOGIC;
    signal p_outDataArray_M_real_V_0_t_empty_n : STD_LOGIC;
    signal p_outDataArray_M_real_V_1_i_full_n : STD_LOGIC;
    signal p_outDataArray_M_real_V_1_t_empty_n : STD_LOGIC;
    signal p_outDataArray_M_real_V_2_i_full_n : STD_LOGIC;
    signal p_outDataArray_M_real_V_2_t_empty_n : STD_LOGIC;
    signal p_outDataArray_M_real_V_3_i_full_n : STD_LOGIC;
    signal p_outDataArray_M_real_V_3_t_empty_n : STD_LOGIC;
    signal p_outDataArray_M_imag_V_0_i_full_n : STD_LOGIC;
    signal p_outDataArray_M_imag_V_0_t_empty_n : STD_LOGIC;
    signal p_outDataArray_M_imag_V_1_i_full_n : STD_LOGIC;
    signal p_outDataArray_M_imag_V_1_t_empty_n : STD_LOGIC;
    signal p_outDataArray_M_imag_V_2_i_full_n : STD_LOGIC;
    signal p_outDataArray_M_imag_V_2_t_empty_n : STD_LOGIC;
    signal p_outDataArray_M_imag_V_3_i_full_n : STD_LOGIC;
    signal p_outDataArray_M_imag_V_3_t_empty_n : STD_LOGIC;
    signal fftInStrm_V_M_real_V_0_full_n : STD_LOGIC;
    signal fftInStrm_V_M_real_V_0_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal fftInStrm_V_M_real_V_0_empty_n : STD_LOGIC;
    signal fftInStrm_V_M_imag_V_0_full_n : STD_LOGIC;
    signal fftInStrm_V_M_imag_V_0_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal fftInStrm_V_M_imag_V_0_empty_n : STD_LOGIC;
    signal fftInStrm_V_M_real_V_1_full_n : STD_LOGIC;
    signal fftInStrm_V_M_real_V_1_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal fftInStrm_V_M_real_V_1_empty_n : STD_LOGIC;
    signal fftInStrm_V_M_imag_V_1_full_n : STD_LOGIC;
    signal fftInStrm_V_M_imag_V_1_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal fftInStrm_V_M_imag_V_1_empty_n : STD_LOGIC;
    signal fftInStrm_V_M_real_V_2_full_n : STD_LOGIC;
    signal fftInStrm_V_M_real_V_2_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal fftInStrm_V_M_real_V_2_empty_n : STD_LOGIC;
    signal fftInStrm_V_M_imag_V_2_full_n : STD_LOGIC;
    signal fftInStrm_V_M_imag_V_2_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal fftInStrm_V_M_imag_V_2_empty_n : STD_LOGIC;
    signal fftInStrm_V_M_real_V_3_full_n : STD_LOGIC;
    signal fftInStrm_V_M_real_V_3_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal fftInStrm_V_M_real_V_3_empty_n : STD_LOGIC;
    signal fftInStrm_V_M_imag_V_3_full_n : STD_LOGIC;
    signal fftInStrm_V_M_imag_V_3_dout : STD_LOGIC_VECTOR (21 downto 0);
    signal fftInStrm_V_M_imag_V_3_empty_n : STD_LOGIC;
    signal fftOutStrm_V_M_real_V_0_full_n : STD_LOGIC;
    signal fftOutStrm_V_M_real_V_0_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal fftOutStrm_V_M_real_V_0_empty_n : STD_LOGIC;
    signal fftOutStrm_V_M_real_V_1_full_n : STD_LOGIC;
    signal fftOutStrm_V_M_real_V_1_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal fftOutStrm_V_M_real_V_1_empty_n : STD_LOGIC;
    signal fftOutStrm_V_M_real_V_2_full_n : STD_LOGIC;
    signal fftOutStrm_V_M_real_V_2_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal fftOutStrm_V_M_real_V_2_empty_n : STD_LOGIC;
    signal fftOutStrm_V_M_real_V_3_full_n : STD_LOGIC;
    signal fftOutStrm_V_M_real_V_3_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal fftOutStrm_V_M_real_V_3_empty_n : STD_LOGIC;
    signal fftOutStrm_V_M_imag_V_0_full_n : STD_LOGIC;
    signal fftOutStrm_V_M_imag_V_0_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal fftOutStrm_V_M_imag_V_0_empty_n : STD_LOGIC;
    signal fftOutStrm_V_M_imag_V_1_full_n : STD_LOGIC;
    signal fftOutStrm_V_M_imag_V_1_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal fftOutStrm_V_M_imag_V_1_empty_n : STD_LOGIC;
    signal fftOutStrm_V_M_imag_V_2_full_n : STD_LOGIC;
    signal fftOutStrm_V_M_imag_V_2_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal fftOutStrm_V_M_imag_V_2_empty_n : STD_LOGIC;
    signal fftOutStrm_V_M_imag_V_3_full_n : STD_LOGIC;
    signal fftOutStrm_V_M_imag_V_3_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal fftOutStrm_V_M_imag_V_3_empty_n : STD_LOGIC;
    signal start_for_innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_full_n : STD_LOGIC;
    signal start_for_innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_empty_n : STD_LOGIC;
    signal start_for_fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_full_n : STD_LOGIC;
    signal start_for_fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_empty_n : STD_LOGIC;
    signal ap_ext_blocking_cur_n : STD_LOGIC;
    signal ap_str_blocking_cur_n : STD_LOGIC;
    signal ap_int_blocking_cur_n : STD_LOGIC;
    signal ap_ext_blocking_sub_n : STD_LOGIC;
    signal ap_str_blocking_sub_n : STD_LOGIC;
    signal ap_int_blocking_sub_n : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component fft2DKernel_convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ssrWideStream4kernelIn_dout : IN STD_LOGIC_VECTOR (255 downto 0);
        ssrWideStream4kernelIn_empty_n : IN STD_LOGIC;
        ssrWideStream4kernelIn_read : OUT STD_LOGIC;
        p_outDataArray_M_real_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_outDataArray_M_real_ce0 : OUT STD_LOGIC;
        p_outDataArray_M_real_we0 : OUT STD_LOGIC;
        p_outDataArray_M_real_d0 : OUT STD_LOGIC_VECTOR (21 downto 0);
        p_outDataArray_M_real1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_outDataArray_M_real1_ce0 : OUT STD_LOGIC;
        p_outDataArray_M_real1_we0 : OUT STD_LOGIC;
        p_outDataArray_M_real1_d0 : OUT STD_LOGIC_VECTOR (21 downto 0);
        p_outDataArray_M_real2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_outDataArray_M_real2_ce0 : OUT STD_LOGIC;
        p_outDataArray_M_real2_we0 : OUT STD_LOGIC;
        p_outDataArray_M_real2_d0 : OUT STD_LOGIC_VECTOR (21 downto 0);
        p_outDataArray_M_real3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_outDataArray_M_real3_ce0 : OUT STD_LOGIC;
        p_outDataArray_M_real3_we0 : OUT STD_LOGIC;
        p_outDataArray_M_real3_d0 : OUT STD_LOGIC_VECTOR (21 downto 0);
        p_outDataArray_M_imag_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_outDataArray_M_imag_ce0 : OUT STD_LOGIC;
        p_outDataArray_M_imag_we0 : OUT STD_LOGIC;
        p_outDataArray_M_imag_d0 : OUT STD_LOGIC_VECTOR (21 downto 0);
        p_outDataArray_M_imag4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_outDataArray_M_imag4_ce0 : OUT STD_LOGIC;
        p_outDataArray_M_imag4_we0 : OUT STD_LOGIC;
        p_outDataArray_M_imag4_d0 : OUT STD_LOGIC_VECTOR (21 downto 0);
        p_outDataArray_M_imag5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_outDataArray_M_imag5_ce0 : OUT STD_LOGIC;
        p_outDataArray_M_imag5_we0 : OUT STD_LOGIC;
        p_outDataArray_M_imag5_d0 : OUT STD_LOGIC_VECTOR (21 downto 0);
        p_outDataArray_M_imag6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_outDataArray_M_imag6_ce0 : OUT STD_LOGIC;
        p_outDataArray_M_imag6_we0 : OUT STD_LOGIC;
        p_outDataArray_M_imag6_d0 : OUT STD_LOGIC_VECTOR (21 downto 0);
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC );
    end component;


    component fft2DKernel_fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        fftInStrm_V_M_real_V_2_din : OUT STD_LOGIC_VECTOR (21 downto 0);
        fftInStrm_V_M_real_V_2_full_n : IN STD_LOGIC;
        fftInStrm_V_M_real_V_2_write : OUT STD_LOGIC;
        fftInStrm_V_M_imag_V_2_din : OUT STD_LOGIC_VECTOR (21 downto 0);
        fftInStrm_V_M_imag_V_2_full_n : IN STD_LOGIC;
        fftInStrm_V_M_imag_V_2_write : OUT STD_LOGIC;
        fftInStrm_V_M_real_V_1_din : OUT STD_LOGIC_VECTOR (21 downto 0);
        fftInStrm_V_M_real_V_1_full_n : IN STD_LOGIC;
        fftInStrm_V_M_real_V_1_write : OUT STD_LOGIC;
        fftInStrm_V_M_imag_V_1_din : OUT STD_LOGIC_VECTOR (21 downto 0);
        fftInStrm_V_M_imag_V_1_full_n : IN STD_LOGIC;
        fftInStrm_V_M_imag_V_1_write : OUT STD_LOGIC;
        fftInStrm_V_M_real_V_0_din : OUT STD_LOGIC_VECTOR (21 downto 0);
        fftInStrm_V_M_real_V_0_full_n : IN STD_LOGIC;
        fftInStrm_V_M_real_V_0_write : OUT STD_LOGIC;
        fftInStrm_V_M_imag_V_0_din : OUT STD_LOGIC_VECTOR (21 downto 0);
        fftInStrm_V_M_imag_V_0_full_n : IN STD_LOGIC;
        fftInStrm_V_M_imag_V_0_write : OUT STD_LOGIC;
        fftInStrm_V_M_real_V_3_din : OUT STD_LOGIC_VECTOR (21 downto 0);
        fftInStrm_V_M_real_V_3_full_n : IN STD_LOGIC;
        fftInStrm_V_M_real_V_3_write : OUT STD_LOGIC;
        fftInStrm_V_M_imag_V_3_din : OUT STD_LOGIC_VECTOR (21 downto 0);
        fftInStrm_V_M_imag_V_3_full_n : IN STD_LOGIC;
        fftInStrm_V_M_imag_V_3_write : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        p_inDataArray_M_real_V_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_inDataArray_M_real_V_0_ce0 : OUT STD_LOGIC;
        p_inDataArray_M_real_V_0_q0 : IN STD_LOGIC_VECTOR (21 downto 0);
        p_inDataArray_M_real_V_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_inDataArray_M_real_V_1_ce0 : OUT STD_LOGIC;
        p_inDataArray_M_real_V_1_q0 : IN STD_LOGIC_VECTOR (21 downto 0);
        p_inDataArray_M_real_V_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_inDataArray_M_real_V_2_ce0 : OUT STD_LOGIC;
        p_inDataArray_M_real_V_2_q0 : IN STD_LOGIC_VECTOR (21 downto 0);
        p_inDataArray_M_real_V_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_inDataArray_M_real_V_3_ce0 : OUT STD_LOGIC;
        p_inDataArray_M_real_V_3_q0 : IN STD_LOGIC_VECTOR (21 downto 0);
        p_inDataArray_M_imag_V_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_inDataArray_M_imag_V_0_ce0 : OUT STD_LOGIC;
        p_inDataArray_M_imag_V_0_q0 : IN STD_LOGIC_VECTOR (21 downto 0);
        p_inDataArray_M_imag_V_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_inDataArray_M_imag_V_1_ce0 : OUT STD_LOGIC;
        p_inDataArray_M_imag_V_1_q0 : IN STD_LOGIC_VECTOR (21 downto 0);
        p_inDataArray_M_imag_V_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_inDataArray_M_imag_V_2_ce0 : OUT STD_LOGIC;
        p_inDataArray_M_imag_V_2_q0 : IN STD_LOGIC_VECTOR (21 downto 0);
        p_inDataArray_M_imag_V_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_inDataArray_M_imag_V_3_ce0 : OUT STD_LOGIC;
        p_inDataArray_M_imag_V_3_q0 : IN STD_LOGIC_VECTOR (21 downto 0);
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC );
    end component;


    component fft2DKernel_innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_s IS
    port (
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        p_fftInData_0_0_0_0_0_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        p_fftInData_0_0_0_0_0_empty_n : IN STD_LOGIC;
        p_fftInData_0_0_0_0_0_read : OUT STD_LOGIC;
        p_fftInData_0_0_0_0_01_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        p_fftInData_0_0_0_0_01_empty_n : IN STD_LOGIC;
        p_fftInData_0_0_0_0_01_read : OUT STD_LOGIC;
        p_fftInData_0_0_0_0_02_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        p_fftInData_0_0_0_0_02_empty_n : IN STD_LOGIC;
        p_fftInData_0_0_0_0_02_read : OUT STD_LOGIC;
        p_fftInData_0_0_0_0_03_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        p_fftInData_0_0_0_0_03_empty_n : IN STD_LOGIC;
        p_fftInData_0_0_0_0_03_read : OUT STD_LOGIC;
        p_fftInData_0_1_0_0_0_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        p_fftInData_0_1_0_0_0_empty_n : IN STD_LOGIC;
        p_fftInData_0_1_0_0_0_read : OUT STD_LOGIC;
        p_fftInData_0_1_0_0_04_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        p_fftInData_0_1_0_0_04_empty_n : IN STD_LOGIC;
        p_fftInData_0_1_0_0_04_read : OUT STD_LOGIC;
        p_fftInData_0_1_0_0_05_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        p_fftInData_0_1_0_0_05_empty_n : IN STD_LOGIC;
        p_fftInData_0_1_0_0_05_read : OUT STD_LOGIC;
        p_fftInData_0_1_0_0_06_dout : IN STD_LOGIC_VECTOR (21 downto 0);
        p_fftInData_0_1_0_0_06_empty_n : IN STD_LOGIC;
        p_fftInData_0_1_0_0_06_read : OUT STD_LOGIC;
        p_fftOutData_0_0_0_0_0_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_fftOutData_0_0_0_0_0_full_n : IN STD_LOGIC;
        p_fftOutData_0_0_0_0_0_write : OUT STD_LOGIC;
        p_fftOutData_0_0_0_0_07_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_fftOutData_0_0_0_0_07_full_n : IN STD_LOGIC;
        p_fftOutData_0_0_0_0_07_write : OUT STD_LOGIC;
        p_fftOutData_0_0_0_0_08_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_fftOutData_0_0_0_0_08_full_n : IN STD_LOGIC;
        p_fftOutData_0_0_0_0_08_write : OUT STD_LOGIC;
        p_fftOutData_0_0_0_0_09_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_fftOutData_0_0_0_0_09_full_n : IN STD_LOGIC;
        p_fftOutData_0_0_0_0_09_write : OUT STD_LOGIC;
        p_fftOutData_0_1_0_0_0_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_fftOutData_0_1_0_0_0_full_n : IN STD_LOGIC;
        p_fftOutData_0_1_0_0_0_write : OUT STD_LOGIC;
        p_fftOutData_0_1_0_0_010_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_fftOutData_0_1_0_0_010_full_n : IN STD_LOGIC;
        p_fftOutData_0_1_0_0_010_write : OUT STD_LOGIC;
        p_fftOutData_0_1_0_0_011_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_fftOutData_0_1_0_0_011_full_n : IN STD_LOGIC;
        p_fftOutData_0_1_0_0_011_write : OUT STD_LOGIC;
        p_fftOutData_0_1_0_0_012_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_fftOutData_0_1_0_0_012_full_n : IN STD_LOGIC;
        p_fftOutData_0_1_0_0_012_write : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC );
    end component;


    component fft2DKernel_fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        fftOutStrm_V_M_real_V_2_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        fftOutStrm_V_M_real_V_2_empty_n : IN STD_LOGIC;
        fftOutStrm_V_M_real_V_2_read : OUT STD_LOGIC;
        fftOutStrm_V_M_imag_V_2_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        fftOutStrm_V_M_imag_V_2_empty_n : IN STD_LOGIC;
        fftOutStrm_V_M_imag_V_2_read : OUT STD_LOGIC;
        fftOutStrm_V_M_real_V_1_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        fftOutStrm_V_M_real_V_1_empty_n : IN STD_LOGIC;
        fftOutStrm_V_M_real_V_1_read : OUT STD_LOGIC;
        fftOutStrm_V_M_imag_V_1_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        fftOutStrm_V_M_imag_V_1_empty_n : IN STD_LOGIC;
        fftOutStrm_V_M_imag_V_1_read : OUT STD_LOGIC;
        fftOutStrm_V_M_real_V_0_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        fftOutStrm_V_M_real_V_0_empty_n : IN STD_LOGIC;
        fftOutStrm_V_M_real_V_0_read : OUT STD_LOGIC;
        fftOutStrm_V_M_imag_V_0_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        fftOutStrm_V_M_imag_V_0_empty_n : IN STD_LOGIC;
        fftOutStrm_V_M_imag_V_0_read : OUT STD_LOGIC;
        fftOutStrm_V_M_real_V_3_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        fftOutStrm_V_M_real_V_3_empty_n : IN STD_LOGIC;
        fftOutStrm_V_M_real_V_3_read : OUT STD_LOGIC;
        fftOutStrm_V_M_imag_V_3_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        fftOutStrm_V_M_imag_V_3_empty_n : IN STD_LOGIC;
        fftOutStrm_V_M_imag_V_3_read : OUT STD_LOGIC;
        p_outDataArray_M_real_V_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_outDataArray_M_real_V_0_ce0 : OUT STD_LOGIC;
        p_outDataArray_M_real_V_0_we0 : OUT STD_LOGIC;
        p_outDataArray_M_real_V_0_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_outDataArray_M_real_V_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_outDataArray_M_real_V_1_ce0 : OUT STD_LOGIC;
        p_outDataArray_M_real_V_1_we0 : OUT STD_LOGIC;
        p_outDataArray_M_real_V_1_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_outDataArray_M_real_V_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_outDataArray_M_real_V_2_ce0 : OUT STD_LOGIC;
        p_outDataArray_M_real_V_2_we0 : OUT STD_LOGIC;
        p_outDataArray_M_real_V_2_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_outDataArray_M_real_V_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_outDataArray_M_real_V_3_ce0 : OUT STD_LOGIC;
        p_outDataArray_M_real_V_3_we0 : OUT STD_LOGIC;
        p_outDataArray_M_real_V_3_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_outDataArray_M_imag_V_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_outDataArray_M_imag_V_0_ce0 : OUT STD_LOGIC;
        p_outDataArray_M_imag_V_0_we0 : OUT STD_LOGIC;
        p_outDataArray_M_imag_V_0_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_outDataArray_M_imag_V_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_outDataArray_M_imag_V_1_ce0 : OUT STD_LOGIC;
        p_outDataArray_M_imag_V_1_we0 : OUT STD_LOGIC;
        p_outDataArray_M_imag_V_1_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_outDataArray_M_imag_V_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_outDataArray_M_imag_V_2_ce0 : OUT STD_LOGIC;
        p_outDataArray_M_imag_V_2_we0 : OUT STD_LOGIC;
        p_outDataArray_M_imag_V_2_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_outDataArray_M_imag_V_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_outDataArray_M_imag_V_3_ce0 : OUT STD_LOGIC;
        p_outDataArray_M_imag_V_3_we0 : OUT STD_LOGIC;
        p_outDataArray_M_imag_V_3_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC );
    end component;


    component fft2DKernel_convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ssrWideStream4kernelOut_din : OUT STD_LOGIC_VECTOR (255 downto 0);
        ssrWideStream4kernelOut_full_n : IN STD_LOGIC;
        ssrWideStream4kernelOut_write : OUT STD_LOGIC;
        p_inDataArray_M_real_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_inDataArray_M_real_ce0 : OUT STD_LOGIC;
        p_inDataArray_M_real_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inDataArray_M_real1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_inDataArray_M_real1_ce0 : OUT STD_LOGIC;
        p_inDataArray_M_real1_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inDataArray_M_real2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_inDataArray_M_real2_ce0 : OUT STD_LOGIC;
        p_inDataArray_M_real2_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inDataArray_M_real3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_inDataArray_M_real3_ce0 : OUT STD_LOGIC;
        p_inDataArray_M_real3_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inDataArray_M_imag_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_inDataArray_M_imag_ce0 : OUT STD_LOGIC;
        p_inDataArray_M_imag_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inDataArray_M_imag4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_inDataArray_M_imag4_ce0 : OUT STD_LOGIC;
        p_inDataArray_M_imag4_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inDataArray_M_imag5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_inDataArray_M_imag5_ce0 : OUT STD_LOGIC;
        p_inDataArray_M_imag5_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inDataArray_M_imag6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_inDataArray_M_imag6_ce0 : OUT STD_LOGIC;
        p_inDataArray_M_imag6_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC );
    end component;


    component fft2DKernel_fftStreamingKernelBody_2_p_inDataArray_M_real_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (21 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (21 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (21 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (21 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component fft2DKernel_fftStreamingKernelBody_2_p_outDataArray_M_real_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (26 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (26 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component fft2DKernel_fifo_w22_d4_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (21 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (21 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fft2DKernel_fifo_w27_d4_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (26 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (26 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fft2DKernel_start_for_innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_CeG IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fft2DKernel_start_for_fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    p_inDataArray_M_real_V_0_U : component fft2DKernel_fftStreamingKernelBody_2_p_inDataArray_M_real_V_0
    generic map (
        DataWidth => 22,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real_address0,
        i_ce0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real_ce0,
        i_we0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real_we0,
        i_d0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real_d0,
        i_q0 => p_inDataArray_M_real_V_0_i_q0,
        t_address0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_real_V_0_address0,
        t_ce0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_real_V_0_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv22_0,
        t_q0 => p_inDataArray_M_real_V_0_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => p_inDataArray_M_real_V_0_i_full_n,
        i_write => ap_channel_done_p_inDataArray_M_real_V_0,
        t_empty_n => p_inDataArray_M_real_V_0_t_empty_n,
        t_read => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_ap_ready);

    p_inDataArray_M_real_V_1_U : component fft2DKernel_fftStreamingKernelBody_2_p_inDataArray_M_real_V_0
    generic map (
        DataWidth => 22,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real1_address0,
        i_ce0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real1_ce0,
        i_we0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real1_we0,
        i_d0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real1_d0,
        i_q0 => p_inDataArray_M_real_V_1_i_q0,
        t_address0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_real_V_1_address0,
        t_ce0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_real_V_1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv22_0,
        t_q0 => p_inDataArray_M_real_V_1_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => p_inDataArray_M_real_V_1_i_full_n,
        i_write => ap_channel_done_p_inDataArray_M_real_V_1,
        t_empty_n => p_inDataArray_M_real_V_1_t_empty_n,
        t_read => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_ap_ready);

    p_inDataArray_M_real_V_2_U : component fft2DKernel_fftStreamingKernelBody_2_p_inDataArray_M_real_V_0
    generic map (
        DataWidth => 22,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real2_address0,
        i_ce0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real2_ce0,
        i_we0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real2_we0,
        i_d0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real2_d0,
        i_q0 => p_inDataArray_M_real_V_2_i_q0,
        t_address0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_real_V_2_address0,
        t_ce0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_real_V_2_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv22_0,
        t_q0 => p_inDataArray_M_real_V_2_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => p_inDataArray_M_real_V_2_i_full_n,
        i_write => ap_channel_done_p_inDataArray_M_real_V_2,
        t_empty_n => p_inDataArray_M_real_V_2_t_empty_n,
        t_read => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_ap_ready);

    p_inDataArray_M_real_V_3_U : component fft2DKernel_fftStreamingKernelBody_2_p_inDataArray_M_real_V_0
    generic map (
        DataWidth => 22,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real3_address0,
        i_ce0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real3_ce0,
        i_we0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real3_we0,
        i_d0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real3_d0,
        i_q0 => p_inDataArray_M_real_V_3_i_q0,
        t_address0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_real_V_3_address0,
        t_ce0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_real_V_3_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv22_0,
        t_q0 => p_inDataArray_M_real_V_3_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => p_inDataArray_M_real_V_3_i_full_n,
        i_write => ap_channel_done_p_inDataArray_M_real_V_3,
        t_empty_n => p_inDataArray_M_real_V_3_t_empty_n,
        t_read => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_ap_ready);

    p_inDataArray_M_imag_V_0_U : component fft2DKernel_fftStreamingKernelBody_2_p_inDataArray_M_real_V_0
    generic map (
        DataWidth => 22,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag_address0,
        i_ce0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag_ce0,
        i_we0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag_we0,
        i_d0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag_d0,
        i_q0 => p_inDataArray_M_imag_V_0_i_q0,
        t_address0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_imag_V_0_address0,
        t_ce0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_imag_V_0_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv22_0,
        t_q0 => p_inDataArray_M_imag_V_0_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => p_inDataArray_M_imag_V_0_i_full_n,
        i_write => ap_channel_done_p_inDataArray_M_imag_V_0,
        t_empty_n => p_inDataArray_M_imag_V_0_t_empty_n,
        t_read => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_ap_ready);

    p_inDataArray_M_imag_V_1_U : component fft2DKernel_fftStreamingKernelBody_2_p_inDataArray_M_real_V_0
    generic map (
        DataWidth => 22,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag4_address0,
        i_ce0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag4_ce0,
        i_we0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag4_we0,
        i_d0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag4_d0,
        i_q0 => p_inDataArray_M_imag_V_1_i_q0,
        t_address0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_imag_V_1_address0,
        t_ce0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_imag_V_1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv22_0,
        t_q0 => p_inDataArray_M_imag_V_1_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => p_inDataArray_M_imag_V_1_i_full_n,
        i_write => ap_channel_done_p_inDataArray_M_imag_V_1,
        t_empty_n => p_inDataArray_M_imag_V_1_t_empty_n,
        t_read => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_ap_ready);

    p_inDataArray_M_imag_V_2_U : component fft2DKernel_fftStreamingKernelBody_2_p_inDataArray_M_real_V_0
    generic map (
        DataWidth => 22,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag5_address0,
        i_ce0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag5_ce0,
        i_we0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag5_we0,
        i_d0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag5_d0,
        i_q0 => p_inDataArray_M_imag_V_2_i_q0,
        t_address0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_imag_V_2_address0,
        t_ce0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_imag_V_2_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv22_0,
        t_q0 => p_inDataArray_M_imag_V_2_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => p_inDataArray_M_imag_V_2_i_full_n,
        i_write => ap_channel_done_p_inDataArray_M_imag_V_2,
        t_empty_n => p_inDataArray_M_imag_V_2_t_empty_n,
        t_read => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_ap_ready);

    p_inDataArray_M_imag_V_3_U : component fft2DKernel_fftStreamingKernelBody_2_p_inDataArray_M_real_V_0
    generic map (
        DataWidth => 22,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag6_address0,
        i_ce0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag6_ce0,
        i_we0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag6_we0,
        i_d0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag6_d0,
        i_q0 => p_inDataArray_M_imag_V_3_i_q0,
        t_address0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_imag_V_3_address0,
        t_ce0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_imag_V_3_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv22_0,
        t_q0 => p_inDataArray_M_imag_V_3_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => p_inDataArray_M_imag_V_3_i_full_n,
        i_write => ap_channel_done_p_inDataArray_M_imag_V_3,
        t_empty_n => p_inDataArray_M_imag_V_3_t_empty_n,
        t_read => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_ap_ready);

    p_outDataArray_M_real_V_0_U : component fft2DKernel_fftStreamingKernelBody_2_p_outDataArray_M_real_V_0
    generic map (
        DataWidth => 27,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_0_address0,
        i_ce0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_0_ce0,
        i_we0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_0_we0,
        i_d0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_0_d0,
        i_q0 => p_outDataArray_M_real_V_0_i_q0,
        t_address0 => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_real_address0,
        t_ce0 => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_real_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv27_0,
        t_q0 => p_outDataArray_M_real_V_0_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => p_outDataArray_M_real_V_0_i_full_n,
        i_write => ap_channel_done_p_outDataArray_M_real_V_0,
        t_empty_n => p_outDataArray_M_real_V_0_t_empty_n,
        t_read => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_ap_ready);

    p_outDataArray_M_real_V_1_U : component fft2DKernel_fftStreamingKernelBody_2_p_outDataArray_M_real_V_0
    generic map (
        DataWidth => 27,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_1_address0,
        i_ce0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_1_ce0,
        i_we0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_1_we0,
        i_d0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_1_d0,
        i_q0 => p_outDataArray_M_real_V_1_i_q0,
        t_address0 => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_real1_address0,
        t_ce0 => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_real1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv27_0,
        t_q0 => p_outDataArray_M_real_V_1_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => p_outDataArray_M_real_V_1_i_full_n,
        i_write => ap_channel_done_p_outDataArray_M_real_V_1,
        t_empty_n => p_outDataArray_M_real_V_1_t_empty_n,
        t_read => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_ap_ready);

    p_outDataArray_M_real_V_2_U : component fft2DKernel_fftStreamingKernelBody_2_p_outDataArray_M_real_V_0
    generic map (
        DataWidth => 27,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_2_address0,
        i_ce0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_2_ce0,
        i_we0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_2_we0,
        i_d0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_2_d0,
        i_q0 => p_outDataArray_M_real_V_2_i_q0,
        t_address0 => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_real2_address0,
        t_ce0 => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_real2_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv27_0,
        t_q0 => p_outDataArray_M_real_V_2_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => p_outDataArray_M_real_V_2_i_full_n,
        i_write => ap_channel_done_p_outDataArray_M_real_V_2,
        t_empty_n => p_outDataArray_M_real_V_2_t_empty_n,
        t_read => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_ap_ready);

    p_outDataArray_M_real_V_3_U : component fft2DKernel_fftStreamingKernelBody_2_p_outDataArray_M_real_V_0
    generic map (
        DataWidth => 27,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_3_address0,
        i_ce0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_3_ce0,
        i_we0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_3_we0,
        i_d0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_3_d0,
        i_q0 => p_outDataArray_M_real_V_3_i_q0,
        t_address0 => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_real3_address0,
        t_ce0 => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_real3_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv27_0,
        t_q0 => p_outDataArray_M_real_V_3_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => p_outDataArray_M_real_V_3_i_full_n,
        i_write => ap_channel_done_p_outDataArray_M_real_V_3,
        t_empty_n => p_outDataArray_M_real_V_3_t_empty_n,
        t_read => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_ap_ready);

    p_outDataArray_M_imag_V_0_U : component fft2DKernel_fftStreamingKernelBody_2_p_outDataArray_M_real_V_0
    generic map (
        DataWidth => 27,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_0_address0,
        i_ce0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_0_ce0,
        i_we0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_0_we0,
        i_d0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_0_d0,
        i_q0 => p_outDataArray_M_imag_V_0_i_q0,
        t_address0 => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_imag_address0,
        t_ce0 => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_imag_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv27_0,
        t_q0 => p_outDataArray_M_imag_V_0_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => p_outDataArray_M_imag_V_0_i_full_n,
        i_write => ap_channel_done_p_outDataArray_M_imag_V_0,
        t_empty_n => p_outDataArray_M_imag_V_0_t_empty_n,
        t_read => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_ap_ready);

    p_outDataArray_M_imag_V_1_U : component fft2DKernel_fftStreamingKernelBody_2_p_outDataArray_M_real_V_0
    generic map (
        DataWidth => 27,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_1_address0,
        i_ce0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_1_ce0,
        i_we0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_1_we0,
        i_d0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_1_d0,
        i_q0 => p_outDataArray_M_imag_V_1_i_q0,
        t_address0 => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_imag4_address0,
        t_ce0 => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_imag4_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv27_0,
        t_q0 => p_outDataArray_M_imag_V_1_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => p_outDataArray_M_imag_V_1_i_full_n,
        i_write => ap_channel_done_p_outDataArray_M_imag_V_1,
        t_empty_n => p_outDataArray_M_imag_V_1_t_empty_n,
        t_read => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_ap_ready);

    p_outDataArray_M_imag_V_2_U : component fft2DKernel_fftStreamingKernelBody_2_p_outDataArray_M_real_V_0
    generic map (
        DataWidth => 27,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_2_address0,
        i_ce0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_2_ce0,
        i_we0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_2_we0,
        i_d0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_2_d0,
        i_q0 => p_outDataArray_M_imag_V_2_i_q0,
        t_address0 => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_imag5_address0,
        t_ce0 => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_imag5_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv27_0,
        t_q0 => p_outDataArray_M_imag_V_2_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => p_outDataArray_M_imag_V_2_i_full_n,
        i_write => ap_channel_done_p_outDataArray_M_imag_V_2,
        t_empty_n => p_outDataArray_M_imag_V_2_t_empty_n,
        t_read => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_ap_ready);

    p_outDataArray_M_imag_V_3_U : component fft2DKernel_fftStreamingKernelBody_2_p_outDataArray_M_real_V_0
    generic map (
        DataWidth => 27,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_3_address0,
        i_ce0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_3_ce0,
        i_we0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_3_we0,
        i_d0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_3_d0,
        i_q0 => p_outDataArray_M_imag_V_3_i_q0,
        t_address0 => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_imag6_address0,
        t_ce0 => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_imag6_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv27_0,
        t_q0 => p_outDataArray_M_imag_V_3_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => p_outDataArray_M_imag_V_3_i_full_n,
        i_write => ap_channel_done_p_outDataArray_M_imag_V_3,
        t_empty_n => p_outDataArray_M_imag_V_3_t_empty_n,
        t_read => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_ap_ready);

    convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0 : component fft2DKernel_convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_start,
        ap_done => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_done,
        ap_continue => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_continue,
        ap_idle => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_idle,
        ap_ready => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_ready,
        ssrWideStream4kernelIn_dout => ssrWideStream4kernelIn_dout,
        ssrWideStream4kernelIn_empty_n => ssrWideStream4kernelIn_empty_n,
        ssrWideStream4kernelIn_read => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ssrWideStream4kernelIn_read,
        p_outDataArray_M_real_address0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real_address0,
        p_outDataArray_M_real_ce0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real_ce0,
        p_outDataArray_M_real_we0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real_we0,
        p_outDataArray_M_real_d0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real_d0,
        p_outDataArray_M_real1_address0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real1_address0,
        p_outDataArray_M_real1_ce0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real1_ce0,
        p_outDataArray_M_real1_we0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real1_we0,
        p_outDataArray_M_real1_d0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real1_d0,
        p_outDataArray_M_real2_address0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real2_address0,
        p_outDataArray_M_real2_ce0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real2_ce0,
        p_outDataArray_M_real2_we0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real2_we0,
        p_outDataArray_M_real2_d0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real2_d0,
        p_outDataArray_M_real3_address0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real3_address0,
        p_outDataArray_M_real3_ce0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real3_ce0,
        p_outDataArray_M_real3_we0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real3_we0,
        p_outDataArray_M_real3_d0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real3_d0,
        p_outDataArray_M_imag_address0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag_address0,
        p_outDataArray_M_imag_ce0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag_ce0,
        p_outDataArray_M_imag_we0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag_we0,
        p_outDataArray_M_imag_d0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag_d0,
        p_outDataArray_M_imag4_address0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag4_address0,
        p_outDataArray_M_imag4_ce0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag4_ce0,
        p_outDataArray_M_imag4_we0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag4_we0,
        p_outDataArray_M_imag4_d0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag4_d0,
        p_outDataArray_M_imag5_address0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag5_address0,
        p_outDataArray_M_imag5_ce0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag5_ce0,
        p_outDataArray_M_imag5_we0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag5_we0,
        p_outDataArray_M_imag5_d0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag5_d0,
        p_outDataArray_M_imag6_address0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag6_address0,
        p_outDataArray_M_imag6_ce0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag6_ce0,
        p_outDataArray_M_imag6_we0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag6_we0,
        p_outDataArray_M_imag6_d0 => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag6_d0,
        ap_ext_blocking_n => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_ext_blocking_n,
        ap_str_blocking_n => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_str_blocking_n,
        ap_int_blocking_n => convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_int_blocking_n);

    fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0 : component fft2DKernel_fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_ap_start,
        start_full_n => start_for_innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_full_n,
        ap_done => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_ap_done,
        ap_continue => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_ap_continue,
        ap_idle => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_ap_idle,
        ap_ready => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_ap_ready,
        fftInStrm_V_M_real_V_2_din => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_real_V_2_din,
        fftInStrm_V_M_real_V_2_full_n => fftInStrm_V_M_real_V_2_full_n,
        fftInStrm_V_M_real_V_2_write => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_real_V_2_write,
        fftInStrm_V_M_imag_V_2_din => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_imag_V_2_din,
        fftInStrm_V_M_imag_V_2_full_n => fftInStrm_V_M_imag_V_2_full_n,
        fftInStrm_V_M_imag_V_2_write => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_imag_V_2_write,
        fftInStrm_V_M_real_V_1_din => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_real_V_1_din,
        fftInStrm_V_M_real_V_1_full_n => fftInStrm_V_M_real_V_1_full_n,
        fftInStrm_V_M_real_V_1_write => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_real_V_1_write,
        fftInStrm_V_M_imag_V_1_din => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_imag_V_1_din,
        fftInStrm_V_M_imag_V_1_full_n => fftInStrm_V_M_imag_V_1_full_n,
        fftInStrm_V_M_imag_V_1_write => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_imag_V_1_write,
        fftInStrm_V_M_real_V_0_din => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_real_V_0_din,
        fftInStrm_V_M_real_V_0_full_n => fftInStrm_V_M_real_V_0_full_n,
        fftInStrm_V_M_real_V_0_write => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_real_V_0_write,
        fftInStrm_V_M_imag_V_0_din => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_imag_V_0_din,
        fftInStrm_V_M_imag_V_0_full_n => fftInStrm_V_M_imag_V_0_full_n,
        fftInStrm_V_M_imag_V_0_write => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_imag_V_0_write,
        fftInStrm_V_M_real_V_3_din => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_real_V_3_din,
        fftInStrm_V_M_real_V_3_full_n => fftInStrm_V_M_real_V_3_full_n,
        fftInStrm_V_M_real_V_3_write => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_real_V_3_write,
        fftInStrm_V_M_imag_V_3_din => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_imag_V_3_din,
        fftInStrm_V_M_imag_V_3_full_n => fftInStrm_V_M_imag_V_3_full_n,
        fftInStrm_V_M_imag_V_3_write => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_imag_V_3_write,
        start_out => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_start_out,
        start_write => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_start_write,
        p_inDataArray_M_real_V_0_address0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_real_V_0_address0,
        p_inDataArray_M_real_V_0_ce0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_real_V_0_ce0,
        p_inDataArray_M_real_V_0_q0 => p_inDataArray_M_real_V_0_t_q0,
        p_inDataArray_M_real_V_1_address0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_real_V_1_address0,
        p_inDataArray_M_real_V_1_ce0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_real_V_1_ce0,
        p_inDataArray_M_real_V_1_q0 => p_inDataArray_M_real_V_1_t_q0,
        p_inDataArray_M_real_V_2_address0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_real_V_2_address0,
        p_inDataArray_M_real_V_2_ce0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_real_V_2_ce0,
        p_inDataArray_M_real_V_2_q0 => p_inDataArray_M_real_V_2_t_q0,
        p_inDataArray_M_real_V_3_address0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_real_V_3_address0,
        p_inDataArray_M_real_V_3_ce0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_real_V_3_ce0,
        p_inDataArray_M_real_V_3_q0 => p_inDataArray_M_real_V_3_t_q0,
        p_inDataArray_M_imag_V_0_address0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_imag_V_0_address0,
        p_inDataArray_M_imag_V_0_ce0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_imag_V_0_ce0,
        p_inDataArray_M_imag_V_0_q0 => p_inDataArray_M_imag_V_0_t_q0,
        p_inDataArray_M_imag_V_1_address0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_imag_V_1_address0,
        p_inDataArray_M_imag_V_1_ce0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_imag_V_1_ce0,
        p_inDataArray_M_imag_V_1_q0 => p_inDataArray_M_imag_V_1_t_q0,
        p_inDataArray_M_imag_V_2_address0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_imag_V_2_address0,
        p_inDataArray_M_imag_V_2_ce0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_imag_V_2_ce0,
        p_inDataArray_M_imag_V_2_q0 => p_inDataArray_M_imag_V_2_t_q0,
        p_inDataArray_M_imag_V_3_address0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_imag_V_3_address0,
        p_inDataArray_M_imag_V_3_ce0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_p_inDataArray_M_imag_V_3_ce0,
        p_inDataArray_M_imag_V_3_q0 => p_inDataArray_M_imag_V_3_t_q0,
        ap_ext_blocking_n => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_ap_ext_blocking_n,
        ap_str_blocking_n => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_ap_str_blocking_n,
        ap_int_blocking_n => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_ap_int_blocking_n);

    innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0 : component fft2DKernel_innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_s
    port map (
        ap_start => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_ap_start,
        start_full_n => start_for_fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_full_n,
        start_out => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_start_out,
        start_write => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_start_write,
        p_fftInData_0_0_0_0_0_dout => fftInStrm_V_M_real_V_0_dout,
        p_fftInData_0_0_0_0_0_empty_n => fftInStrm_V_M_real_V_0_empty_n,
        p_fftInData_0_0_0_0_0_read => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftInData_0_0_0_0_0_read,
        p_fftInData_0_0_0_0_01_dout => fftInStrm_V_M_real_V_1_dout,
        p_fftInData_0_0_0_0_01_empty_n => fftInStrm_V_M_real_V_1_empty_n,
        p_fftInData_0_0_0_0_01_read => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftInData_0_0_0_0_01_read,
        p_fftInData_0_0_0_0_02_dout => fftInStrm_V_M_real_V_2_dout,
        p_fftInData_0_0_0_0_02_empty_n => fftInStrm_V_M_real_V_2_empty_n,
        p_fftInData_0_0_0_0_02_read => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftInData_0_0_0_0_02_read,
        p_fftInData_0_0_0_0_03_dout => fftInStrm_V_M_real_V_3_dout,
        p_fftInData_0_0_0_0_03_empty_n => fftInStrm_V_M_real_V_3_empty_n,
        p_fftInData_0_0_0_0_03_read => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftInData_0_0_0_0_03_read,
        p_fftInData_0_1_0_0_0_dout => fftInStrm_V_M_imag_V_0_dout,
        p_fftInData_0_1_0_0_0_empty_n => fftInStrm_V_M_imag_V_0_empty_n,
        p_fftInData_0_1_0_0_0_read => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftInData_0_1_0_0_0_read,
        p_fftInData_0_1_0_0_04_dout => fftInStrm_V_M_imag_V_1_dout,
        p_fftInData_0_1_0_0_04_empty_n => fftInStrm_V_M_imag_V_1_empty_n,
        p_fftInData_0_1_0_0_04_read => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftInData_0_1_0_0_04_read,
        p_fftInData_0_1_0_0_05_dout => fftInStrm_V_M_imag_V_2_dout,
        p_fftInData_0_1_0_0_05_empty_n => fftInStrm_V_M_imag_V_2_empty_n,
        p_fftInData_0_1_0_0_05_read => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftInData_0_1_0_0_05_read,
        p_fftInData_0_1_0_0_06_dout => fftInStrm_V_M_imag_V_3_dout,
        p_fftInData_0_1_0_0_06_empty_n => fftInStrm_V_M_imag_V_3_empty_n,
        p_fftInData_0_1_0_0_06_read => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftInData_0_1_0_0_06_read,
        p_fftOutData_0_0_0_0_0_din => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_0_0_0_0_din,
        p_fftOutData_0_0_0_0_0_full_n => fftOutStrm_V_M_real_V_0_full_n,
        p_fftOutData_0_0_0_0_0_write => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_0_0_0_0_write,
        p_fftOutData_0_0_0_0_07_din => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_0_0_0_07_din,
        p_fftOutData_0_0_0_0_07_full_n => fftOutStrm_V_M_real_V_1_full_n,
        p_fftOutData_0_0_0_0_07_write => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_0_0_0_07_write,
        p_fftOutData_0_0_0_0_08_din => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_0_0_0_08_din,
        p_fftOutData_0_0_0_0_08_full_n => fftOutStrm_V_M_real_V_2_full_n,
        p_fftOutData_0_0_0_0_08_write => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_0_0_0_08_write,
        p_fftOutData_0_0_0_0_09_din => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_0_0_0_09_din,
        p_fftOutData_0_0_0_0_09_full_n => fftOutStrm_V_M_real_V_3_full_n,
        p_fftOutData_0_0_0_0_09_write => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_0_0_0_09_write,
        p_fftOutData_0_1_0_0_0_din => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_1_0_0_0_din,
        p_fftOutData_0_1_0_0_0_full_n => fftOutStrm_V_M_imag_V_0_full_n,
        p_fftOutData_0_1_0_0_0_write => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_1_0_0_0_write,
        p_fftOutData_0_1_0_0_010_din => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_1_0_0_010_din,
        p_fftOutData_0_1_0_0_010_full_n => fftOutStrm_V_M_imag_V_1_full_n,
        p_fftOutData_0_1_0_0_010_write => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_1_0_0_010_write,
        p_fftOutData_0_1_0_0_011_din => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_1_0_0_011_din,
        p_fftOutData_0_1_0_0_011_full_n => fftOutStrm_V_M_imag_V_2_full_n,
        p_fftOutData_0_1_0_0_011_write => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_1_0_0_011_write,
        p_fftOutData_0_1_0_0_012_din => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_1_0_0_012_din,
        p_fftOutData_0_1_0_0_012_full_n => fftOutStrm_V_M_imag_V_3_full_n,
        p_fftOutData_0_1_0_0_012_write => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_1_0_0_012_write,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_done => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_ap_done,
        ap_ready => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_ap_ready,
        ap_idle => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_ap_idle,
        ap_continue => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_ap_continue,
        ap_ext_blocking_n => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_ap_ext_blocking_n,
        ap_str_blocking_n => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_ap_str_blocking_n,
        ap_int_blocking_n => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_ap_int_blocking_n);

    fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0 : component fft2DKernel_fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_start,
        ap_done => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_done,
        ap_continue => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_continue,
        ap_idle => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_idle,
        ap_ready => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_ready,
        fftOutStrm_V_M_real_V_2_dout => fftOutStrm_V_M_real_V_2_dout,
        fftOutStrm_V_M_real_V_2_empty_n => fftOutStrm_V_M_real_V_2_empty_n,
        fftOutStrm_V_M_real_V_2_read => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_fftOutStrm_V_M_real_V_2_read,
        fftOutStrm_V_M_imag_V_2_dout => fftOutStrm_V_M_imag_V_2_dout,
        fftOutStrm_V_M_imag_V_2_empty_n => fftOutStrm_V_M_imag_V_2_empty_n,
        fftOutStrm_V_M_imag_V_2_read => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_fftOutStrm_V_M_imag_V_2_read,
        fftOutStrm_V_M_real_V_1_dout => fftOutStrm_V_M_real_V_1_dout,
        fftOutStrm_V_M_real_V_1_empty_n => fftOutStrm_V_M_real_V_1_empty_n,
        fftOutStrm_V_M_real_V_1_read => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_fftOutStrm_V_M_real_V_1_read,
        fftOutStrm_V_M_imag_V_1_dout => fftOutStrm_V_M_imag_V_1_dout,
        fftOutStrm_V_M_imag_V_1_empty_n => fftOutStrm_V_M_imag_V_1_empty_n,
        fftOutStrm_V_M_imag_V_1_read => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_fftOutStrm_V_M_imag_V_1_read,
        fftOutStrm_V_M_real_V_0_dout => fftOutStrm_V_M_real_V_0_dout,
        fftOutStrm_V_M_real_V_0_empty_n => fftOutStrm_V_M_real_V_0_empty_n,
        fftOutStrm_V_M_real_V_0_read => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_fftOutStrm_V_M_real_V_0_read,
        fftOutStrm_V_M_imag_V_0_dout => fftOutStrm_V_M_imag_V_0_dout,
        fftOutStrm_V_M_imag_V_0_empty_n => fftOutStrm_V_M_imag_V_0_empty_n,
        fftOutStrm_V_M_imag_V_0_read => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_fftOutStrm_V_M_imag_V_0_read,
        fftOutStrm_V_M_real_V_3_dout => fftOutStrm_V_M_real_V_3_dout,
        fftOutStrm_V_M_real_V_3_empty_n => fftOutStrm_V_M_real_V_3_empty_n,
        fftOutStrm_V_M_real_V_3_read => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_fftOutStrm_V_M_real_V_3_read,
        fftOutStrm_V_M_imag_V_3_dout => fftOutStrm_V_M_imag_V_3_dout,
        fftOutStrm_V_M_imag_V_3_empty_n => fftOutStrm_V_M_imag_V_3_empty_n,
        fftOutStrm_V_M_imag_V_3_read => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_fftOutStrm_V_M_imag_V_3_read,
        p_outDataArray_M_real_V_0_address0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_0_address0,
        p_outDataArray_M_real_V_0_ce0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_0_ce0,
        p_outDataArray_M_real_V_0_we0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_0_we0,
        p_outDataArray_M_real_V_0_d0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_0_d0,
        p_outDataArray_M_real_V_1_address0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_1_address0,
        p_outDataArray_M_real_V_1_ce0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_1_ce0,
        p_outDataArray_M_real_V_1_we0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_1_we0,
        p_outDataArray_M_real_V_1_d0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_1_d0,
        p_outDataArray_M_real_V_2_address0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_2_address0,
        p_outDataArray_M_real_V_2_ce0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_2_ce0,
        p_outDataArray_M_real_V_2_we0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_2_we0,
        p_outDataArray_M_real_V_2_d0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_2_d0,
        p_outDataArray_M_real_V_3_address0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_3_address0,
        p_outDataArray_M_real_V_3_ce0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_3_ce0,
        p_outDataArray_M_real_V_3_we0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_3_we0,
        p_outDataArray_M_real_V_3_d0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_3_d0,
        p_outDataArray_M_imag_V_0_address0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_0_address0,
        p_outDataArray_M_imag_V_0_ce0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_0_ce0,
        p_outDataArray_M_imag_V_0_we0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_0_we0,
        p_outDataArray_M_imag_V_0_d0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_0_d0,
        p_outDataArray_M_imag_V_1_address0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_1_address0,
        p_outDataArray_M_imag_V_1_ce0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_1_ce0,
        p_outDataArray_M_imag_V_1_we0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_1_we0,
        p_outDataArray_M_imag_V_1_d0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_1_d0,
        p_outDataArray_M_imag_V_2_address0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_2_address0,
        p_outDataArray_M_imag_V_2_ce0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_2_ce0,
        p_outDataArray_M_imag_V_2_we0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_2_we0,
        p_outDataArray_M_imag_V_2_d0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_2_d0,
        p_outDataArray_M_imag_V_3_address0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_3_address0,
        p_outDataArray_M_imag_V_3_ce0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_3_ce0,
        p_outDataArray_M_imag_V_3_we0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_3_we0,
        p_outDataArray_M_imag_V_3_d0 => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_3_d0,
        ap_ext_blocking_n => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_ext_blocking_n,
        ap_str_blocking_n => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_str_blocking_n,
        ap_int_blocking_n => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_int_blocking_n);

    convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0 : component fft2DKernel_convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_ap_start,
        ap_done => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_ap_done,
        ap_continue => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_ap_continue,
        ap_idle => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_ap_idle,
        ap_ready => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_ap_ready,
        ssrWideStream4kernelOut_din => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_ssrWideStream4kernelOut_din,
        ssrWideStream4kernelOut_full_n => ssrWideStream4kernelOut_full_n,
        ssrWideStream4kernelOut_write => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_ssrWideStream4kernelOut_write,
        p_inDataArray_M_real_address0 => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_real_address0,
        p_inDataArray_M_real_ce0 => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_real_ce0,
        p_inDataArray_M_real_q0 => p_outDataArray_M_real_V_0_t_q0,
        p_inDataArray_M_real1_address0 => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_real1_address0,
        p_inDataArray_M_real1_ce0 => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_real1_ce0,
        p_inDataArray_M_real1_q0 => p_outDataArray_M_real_V_1_t_q0,
        p_inDataArray_M_real2_address0 => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_real2_address0,
        p_inDataArray_M_real2_ce0 => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_real2_ce0,
        p_inDataArray_M_real2_q0 => p_outDataArray_M_real_V_2_t_q0,
        p_inDataArray_M_real3_address0 => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_real3_address0,
        p_inDataArray_M_real3_ce0 => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_real3_ce0,
        p_inDataArray_M_real3_q0 => p_outDataArray_M_real_V_3_t_q0,
        p_inDataArray_M_imag_address0 => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_imag_address0,
        p_inDataArray_M_imag_ce0 => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_imag_ce0,
        p_inDataArray_M_imag_q0 => p_outDataArray_M_imag_V_0_t_q0,
        p_inDataArray_M_imag4_address0 => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_imag4_address0,
        p_inDataArray_M_imag4_ce0 => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_imag4_ce0,
        p_inDataArray_M_imag4_q0 => p_outDataArray_M_imag_V_1_t_q0,
        p_inDataArray_M_imag5_address0 => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_imag5_address0,
        p_inDataArray_M_imag5_ce0 => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_imag5_ce0,
        p_inDataArray_M_imag5_q0 => p_outDataArray_M_imag_V_2_t_q0,
        p_inDataArray_M_imag6_address0 => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_imag6_address0,
        p_inDataArray_M_imag6_ce0 => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_p_inDataArray_M_imag6_ce0,
        p_inDataArray_M_imag6_q0 => p_outDataArray_M_imag_V_3_t_q0,
        ap_ext_blocking_n => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_ap_ext_blocking_n,
        ap_str_blocking_n => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_ap_str_blocking_n,
        ap_int_blocking_n => convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_ap_int_blocking_n);

    fftInStrm_V_M_real_V_0_U : component fft2DKernel_fifo_w22_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_real_V_0_din,
        if_full_n => fftInStrm_V_M_real_V_0_full_n,
        if_write => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_real_V_0_write,
        if_dout => fftInStrm_V_M_real_V_0_dout,
        if_empty_n => fftInStrm_V_M_real_V_0_empty_n,
        if_read => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftInData_0_0_0_0_0_read);

    fftInStrm_V_M_imag_V_0_U : component fft2DKernel_fifo_w22_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_imag_V_0_din,
        if_full_n => fftInStrm_V_M_imag_V_0_full_n,
        if_write => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_imag_V_0_write,
        if_dout => fftInStrm_V_M_imag_V_0_dout,
        if_empty_n => fftInStrm_V_M_imag_V_0_empty_n,
        if_read => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftInData_0_1_0_0_0_read);

    fftInStrm_V_M_real_V_1_U : component fft2DKernel_fifo_w22_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_real_V_1_din,
        if_full_n => fftInStrm_V_M_real_V_1_full_n,
        if_write => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_real_V_1_write,
        if_dout => fftInStrm_V_M_real_V_1_dout,
        if_empty_n => fftInStrm_V_M_real_V_1_empty_n,
        if_read => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftInData_0_0_0_0_01_read);

    fftInStrm_V_M_imag_V_1_U : component fft2DKernel_fifo_w22_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_imag_V_1_din,
        if_full_n => fftInStrm_V_M_imag_V_1_full_n,
        if_write => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_imag_V_1_write,
        if_dout => fftInStrm_V_M_imag_V_1_dout,
        if_empty_n => fftInStrm_V_M_imag_V_1_empty_n,
        if_read => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftInData_0_1_0_0_04_read);

    fftInStrm_V_M_real_V_2_U : component fft2DKernel_fifo_w22_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_real_V_2_din,
        if_full_n => fftInStrm_V_M_real_V_2_full_n,
        if_write => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_real_V_2_write,
        if_dout => fftInStrm_V_M_real_V_2_dout,
        if_empty_n => fftInStrm_V_M_real_V_2_empty_n,
        if_read => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftInData_0_0_0_0_02_read);

    fftInStrm_V_M_imag_V_2_U : component fft2DKernel_fifo_w22_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_imag_V_2_din,
        if_full_n => fftInStrm_V_M_imag_V_2_full_n,
        if_write => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_imag_V_2_write,
        if_dout => fftInStrm_V_M_imag_V_2_dout,
        if_empty_n => fftInStrm_V_M_imag_V_2_empty_n,
        if_read => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftInData_0_1_0_0_05_read);

    fftInStrm_V_M_real_V_3_U : component fft2DKernel_fifo_w22_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_real_V_3_din,
        if_full_n => fftInStrm_V_M_real_V_3_full_n,
        if_write => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_real_V_3_write,
        if_dout => fftInStrm_V_M_real_V_3_dout,
        if_empty_n => fftInStrm_V_M_real_V_3_empty_n,
        if_read => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftInData_0_0_0_0_03_read);

    fftInStrm_V_M_imag_V_3_U : component fft2DKernel_fifo_w22_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_imag_V_3_din,
        if_full_n => fftInStrm_V_M_imag_V_3_full_n,
        if_write => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_fftInStrm_V_M_imag_V_3_write,
        if_dout => fftInStrm_V_M_imag_V_3_dout,
        if_empty_n => fftInStrm_V_M_imag_V_3_empty_n,
        if_read => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftInData_0_1_0_0_06_read);

    fftOutStrm_V_M_real_V_0_U : component fft2DKernel_fifo_w27_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_0_0_0_0_din,
        if_full_n => fftOutStrm_V_M_real_V_0_full_n,
        if_write => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_0_0_0_0_write,
        if_dout => fftOutStrm_V_M_real_V_0_dout,
        if_empty_n => fftOutStrm_V_M_real_V_0_empty_n,
        if_read => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_fftOutStrm_V_M_real_V_0_read);

    fftOutStrm_V_M_real_V_1_U : component fft2DKernel_fifo_w27_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_0_0_0_07_din,
        if_full_n => fftOutStrm_V_M_real_V_1_full_n,
        if_write => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_0_0_0_07_write,
        if_dout => fftOutStrm_V_M_real_V_1_dout,
        if_empty_n => fftOutStrm_V_M_real_V_1_empty_n,
        if_read => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_fftOutStrm_V_M_real_V_1_read);

    fftOutStrm_V_M_real_V_2_U : component fft2DKernel_fifo_w27_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_0_0_0_08_din,
        if_full_n => fftOutStrm_V_M_real_V_2_full_n,
        if_write => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_0_0_0_08_write,
        if_dout => fftOutStrm_V_M_real_V_2_dout,
        if_empty_n => fftOutStrm_V_M_real_V_2_empty_n,
        if_read => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_fftOutStrm_V_M_real_V_2_read);

    fftOutStrm_V_M_real_V_3_U : component fft2DKernel_fifo_w27_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_0_0_0_09_din,
        if_full_n => fftOutStrm_V_M_real_V_3_full_n,
        if_write => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_0_0_0_09_write,
        if_dout => fftOutStrm_V_M_real_V_3_dout,
        if_empty_n => fftOutStrm_V_M_real_V_3_empty_n,
        if_read => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_fftOutStrm_V_M_real_V_3_read);

    fftOutStrm_V_M_imag_V_0_U : component fft2DKernel_fifo_w27_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_1_0_0_0_din,
        if_full_n => fftOutStrm_V_M_imag_V_0_full_n,
        if_write => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_1_0_0_0_write,
        if_dout => fftOutStrm_V_M_imag_V_0_dout,
        if_empty_n => fftOutStrm_V_M_imag_V_0_empty_n,
        if_read => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_fftOutStrm_V_M_imag_V_0_read);

    fftOutStrm_V_M_imag_V_1_U : component fft2DKernel_fifo_w27_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_1_0_0_010_din,
        if_full_n => fftOutStrm_V_M_imag_V_1_full_n,
        if_write => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_1_0_0_010_write,
        if_dout => fftOutStrm_V_M_imag_V_1_dout,
        if_empty_n => fftOutStrm_V_M_imag_V_1_empty_n,
        if_read => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_fftOutStrm_V_M_imag_V_1_read);

    fftOutStrm_V_M_imag_V_2_U : component fft2DKernel_fifo_w27_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_1_0_0_011_din,
        if_full_n => fftOutStrm_V_M_imag_V_2_full_n,
        if_write => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_1_0_0_011_write,
        if_dout => fftOutStrm_V_M_imag_V_2_dout,
        if_empty_n => fftOutStrm_V_M_imag_V_2_empty_n,
        if_read => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_fftOutStrm_V_M_imag_V_2_read);

    fftOutStrm_V_M_imag_V_3_U : component fft2DKernel_fifo_w27_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_1_0_0_012_din,
        if_full_n => fftOutStrm_V_M_imag_V_3_full_n,
        if_write => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_p_fftOutData_0_1_0_0_012_write,
        if_dout => fftOutStrm_V_M_imag_V_3_dout,
        if_empty_n => fftOutStrm_V_M_imag_V_3_empty_n,
        if_read => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_fftOutStrm_V_M_imag_V_3_read);

    start_for_innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_CeG_U : component fft2DKernel_start_for_innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_CeG
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_din,
        if_full_n => start_for_innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_full_n,
        if_write => fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_start_write,
        if_dout => start_for_innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_dout,
        if_empty_n => start_for_innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_empty_n,
        if_read => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_ap_ready);

    start_for_fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_U : component fft2DKernel_start_for_fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_din,
        if_full_n => start_for_fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_full_n,
        if_write => innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_start_write,
        if_dout => start_for_fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_dout,
        if_empty_n => start_for_fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_empty_n,
        if_read => fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_ready);





    ap_sync_reg_channel_write_p_inDataArray_M_imag_V_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_p_inDataArray_M_imag_V_0 <= ap_const_logic_0;
            else
                if (((convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_done and convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_p_inDataArray_M_imag_V_0 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_p_inDataArray_M_imag_V_0 <= ap_sync_channel_write_p_inDataArray_M_imag_V_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_p_inDataArray_M_imag_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_p_inDataArray_M_imag_V_1 <= ap_const_logic_0;
            else
                if (((convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_done and convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_p_inDataArray_M_imag_V_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_p_inDataArray_M_imag_V_1 <= ap_sync_channel_write_p_inDataArray_M_imag_V_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_p_inDataArray_M_imag_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_p_inDataArray_M_imag_V_2 <= ap_const_logic_0;
            else
                if (((convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_done and convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_p_inDataArray_M_imag_V_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_p_inDataArray_M_imag_V_2 <= ap_sync_channel_write_p_inDataArray_M_imag_V_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_p_inDataArray_M_imag_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_p_inDataArray_M_imag_V_3 <= ap_const_logic_0;
            else
                if (((convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_done and convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_p_inDataArray_M_imag_V_3 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_p_inDataArray_M_imag_V_3 <= ap_sync_channel_write_p_inDataArray_M_imag_V_3;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_p_inDataArray_M_real_V_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_p_inDataArray_M_real_V_0 <= ap_const_logic_0;
            else
                if (((convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_done and convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_p_inDataArray_M_real_V_0 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_p_inDataArray_M_real_V_0 <= ap_sync_channel_write_p_inDataArray_M_real_V_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_p_inDataArray_M_real_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_p_inDataArray_M_real_V_1 <= ap_const_logic_0;
            else
                if (((convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_done and convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_p_inDataArray_M_real_V_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_p_inDataArray_M_real_V_1 <= ap_sync_channel_write_p_inDataArray_M_real_V_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_p_inDataArray_M_real_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_p_inDataArray_M_real_V_2 <= ap_const_logic_0;
            else
                if (((convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_done and convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_p_inDataArray_M_real_V_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_p_inDataArray_M_real_V_2 <= ap_sync_channel_write_p_inDataArray_M_real_V_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_p_inDataArray_M_real_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_p_inDataArray_M_real_V_3 <= ap_const_logic_0;
            else
                if (((convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_done and convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_p_inDataArray_M_real_V_3 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_p_inDataArray_M_real_V_3 <= ap_sync_channel_write_p_inDataArray_M_real_V_3;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_p_outDataArray_M_imag_V_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_p_outDataArray_M_imag_V_0 <= ap_const_logic_0;
            else
                if (((fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_done and fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_p_outDataArray_M_imag_V_0 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_p_outDataArray_M_imag_V_0 <= ap_sync_channel_write_p_outDataArray_M_imag_V_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_p_outDataArray_M_imag_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_p_outDataArray_M_imag_V_1 <= ap_const_logic_0;
            else
                if (((fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_done and fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_p_outDataArray_M_imag_V_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_p_outDataArray_M_imag_V_1 <= ap_sync_channel_write_p_outDataArray_M_imag_V_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_p_outDataArray_M_imag_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_p_outDataArray_M_imag_V_2 <= ap_const_logic_0;
            else
                if (((fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_done and fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_p_outDataArray_M_imag_V_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_p_outDataArray_M_imag_V_2 <= ap_sync_channel_write_p_outDataArray_M_imag_V_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_p_outDataArray_M_imag_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_p_outDataArray_M_imag_V_3 <= ap_const_logic_0;
            else
                if (((fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_done and fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_p_outDataArray_M_imag_V_3 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_p_outDataArray_M_imag_V_3 <= ap_sync_channel_write_p_outDataArray_M_imag_V_3;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_p_outDataArray_M_real_V_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_p_outDataArray_M_real_V_0 <= ap_const_logic_0;
            else
                if (((fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_done and fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_p_outDataArray_M_real_V_0 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_p_outDataArray_M_real_V_0 <= ap_sync_channel_write_p_outDataArray_M_real_V_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_p_outDataArray_M_real_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_p_outDataArray_M_real_V_1 <= ap_const_logic_0;
            else
                if (((fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_done and fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_p_outDataArray_M_real_V_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_p_outDataArray_M_real_V_1 <= ap_sync_channel_write_p_outDataArray_M_real_V_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_p_outDataArray_M_real_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_p_outDataArray_M_real_V_2 <= ap_const_logic_0;
            else
                if (((fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_done and fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_p_outDataArray_M_real_V_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_p_outDataArray_M_real_V_2 <= ap_sync_channel_write_p_outDataArray_M_real_V_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_p_outDataArray_M_real_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_p_outDataArray_M_real_V_3 <= ap_const_logic_0;
            else
                if (((fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_done and fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_p_outDataArray_M_real_V_3 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_p_outDataArray_M_real_V_3 <= ap_sync_channel_write_p_outDataArray_M_real_V_3;
                end if; 
            end if;
        end if;
    end process;

    ap_channel_done_p_inDataArray_M_imag_V_0 <= ((ap_sync_reg_channel_write_p_inDataArray_M_imag_V_0 xor ap_const_logic_1) and convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_done);
    ap_channel_done_p_inDataArray_M_imag_V_1 <= ((ap_sync_reg_channel_write_p_inDataArray_M_imag_V_1 xor ap_const_logic_1) and convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_done);
    ap_channel_done_p_inDataArray_M_imag_V_2 <= ((ap_sync_reg_channel_write_p_inDataArray_M_imag_V_2 xor ap_const_logic_1) and convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_done);
    ap_channel_done_p_inDataArray_M_imag_V_3 <= ((ap_sync_reg_channel_write_p_inDataArray_M_imag_V_3 xor ap_const_logic_1) and convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_done);
    ap_channel_done_p_inDataArray_M_real_V_0 <= ((ap_sync_reg_channel_write_p_inDataArray_M_real_V_0 xor ap_const_logic_1) and convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_done);
    ap_channel_done_p_inDataArray_M_real_V_1 <= ((ap_sync_reg_channel_write_p_inDataArray_M_real_V_1 xor ap_const_logic_1) and convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_done);
    ap_channel_done_p_inDataArray_M_real_V_2 <= ((ap_sync_reg_channel_write_p_inDataArray_M_real_V_2 xor ap_const_logic_1) and convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_done);
    ap_channel_done_p_inDataArray_M_real_V_3 <= ((ap_sync_reg_channel_write_p_inDataArray_M_real_V_3 xor ap_const_logic_1) and convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_done);
    ap_channel_done_p_outDataArray_M_imag_V_0 <= (fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_done and (ap_sync_reg_channel_write_p_outDataArray_M_imag_V_0 xor ap_const_logic_1));
    ap_channel_done_p_outDataArray_M_imag_V_1 <= (fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_done and (ap_sync_reg_channel_write_p_outDataArray_M_imag_V_1 xor ap_const_logic_1));
    ap_channel_done_p_outDataArray_M_imag_V_2 <= (fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_done and (ap_sync_reg_channel_write_p_outDataArray_M_imag_V_2 xor ap_const_logic_1));
    ap_channel_done_p_outDataArray_M_imag_V_3 <= (fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_done and (ap_sync_reg_channel_write_p_outDataArray_M_imag_V_3 xor ap_const_logic_1));
    ap_channel_done_p_outDataArray_M_real_V_0 <= (fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_done and (ap_sync_reg_channel_write_p_outDataArray_M_real_V_0 xor ap_const_logic_1));
    ap_channel_done_p_outDataArray_M_real_V_1 <= (fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_done and (ap_sync_reg_channel_write_p_outDataArray_M_real_V_1 xor ap_const_logic_1));
    ap_channel_done_p_outDataArray_M_real_V_2 <= (fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_done and (ap_sync_reg_channel_write_p_outDataArray_M_real_V_2 xor ap_const_logic_1));
    ap_channel_done_p_outDataArray_M_real_V_3 <= (fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_done and (ap_sync_reg_channel_write_p_outDataArray_M_real_V_3 xor ap_const_logic_1));
    ap_done <= convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_ap_done;
    ap_ext_blocking_cur_n <= ap_const_logic_1;
    ap_ext_blocking_n <= (ap_ext_blocking_sub_n and ap_ext_blocking_cur_n);
    ap_ext_blocking_sub_n <= (innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_ap_ext_blocking_n and fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_ext_blocking_n and fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_ap_ext_blocking_n and convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_ext_blocking_n and convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_ap_ext_blocking_n);
    ap_idle <= (innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_ap_idle and fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_idle and fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_ap_idle and (p_outDataArray_M_imag_V_3_t_empty_n xor ap_const_logic_1) and (p_outDataArray_M_imag_V_2_t_empty_n xor ap_const_logic_1) and (p_outDataArray_M_imag_V_1_t_empty_n xor ap_const_logic_1) and (p_outDataArray_M_imag_V_0_t_empty_n xor ap_const_logic_1) and (p_outDataArray_M_real_V_3_t_empty_n xor ap_const_logic_1) and (p_outDataArray_M_real_V_2_t_empty_n xor ap_const_logic_1) and (p_outDataArray_M_real_V_1_t_empty_n xor ap_const_logic_1) and (p_outDataArray_M_real_V_0_t_empty_n xor ap_const_logic_1) and (p_inDataArray_M_imag_V_3_t_empty_n xor ap_const_logic_1) and (p_inDataArray_M_imag_V_2_t_empty_n xor ap_const_logic_1) and (p_inDataArray_M_imag_V_1_t_empty_n xor ap_const_logic_1) and (p_inDataArray_M_imag_V_0_t_empty_n xor ap_const_logic_1) and (p_inDataArray_M_real_V_3_t_empty_n xor ap_const_logic_1) and (p_inDataArray_M_real_V_2_t_empty_n xor ap_const_logic_1) and (p_inDataArray_M_real_V_1_t_empty_n xor ap_const_logic_1) and (p_inDataArray_M_real_V_0_t_empty_n xor ap_const_logic_1) and convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_idle and convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_ap_idle);
    ap_int_blocking_cur_n <= ap_const_logic_1;
    ap_int_blocking_n <= (ap_int_blocking_sub_n and ap_int_blocking_cur_n);
    ap_int_blocking_sub_n <= (innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_ap_int_blocking_n and fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_int_blocking_n and fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_ap_int_blocking_n and convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_int_blocking_n and convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_ap_int_blocking_n);
    ap_ready <= convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_ready;
    ap_str_blocking_cur_n <= ap_const_logic_1;
    ap_str_blocking_n <= (ap_str_blocking_sub_n and ap_str_blocking_cur_n);
    ap_str_blocking_sub_n <= (innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_ap_str_blocking_n and fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_str_blocking_n and fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_ap_str_blocking_n and convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_str_blocking_n and convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_ap_str_blocking_n);
    ap_sync_channel_write_p_inDataArray_M_imag_V_0 <= ((convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag_full_n and ap_channel_done_p_inDataArray_M_imag_V_0) or ap_sync_reg_channel_write_p_inDataArray_M_imag_V_0);
    ap_sync_channel_write_p_inDataArray_M_imag_V_1 <= ((convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag4_full_n and ap_channel_done_p_inDataArray_M_imag_V_1) or ap_sync_reg_channel_write_p_inDataArray_M_imag_V_1);
    ap_sync_channel_write_p_inDataArray_M_imag_V_2 <= ((convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag5_full_n and ap_channel_done_p_inDataArray_M_imag_V_2) or ap_sync_reg_channel_write_p_inDataArray_M_imag_V_2);
    ap_sync_channel_write_p_inDataArray_M_imag_V_3 <= ((convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag6_full_n and ap_channel_done_p_inDataArray_M_imag_V_3) or ap_sync_reg_channel_write_p_inDataArray_M_imag_V_3);
    ap_sync_channel_write_p_inDataArray_M_real_V_0 <= ((convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real_full_n and ap_channel_done_p_inDataArray_M_real_V_0) or ap_sync_reg_channel_write_p_inDataArray_M_real_V_0);
    ap_sync_channel_write_p_inDataArray_M_real_V_1 <= ((convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real1_full_n and ap_channel_done_p_inDataArray_M_real_V_1) or ap_sync_reg_channel_write_p_inDataArray_M_real_V_1);
    ap_sync_channel_write_p_inDataArray_M_real_V_2 <= ((convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real2_full_n and ap_channel_done_p_inDataArray_M_real_V_2) or ap_sync_reg_channel_write_p_inDataArray_M_real_V_2);
    ap_sync_channel_write_p_inDataArray_M_real_V_3 <= ((convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real3_full_n and ap_channel_done_p_inDataArray_M_real_V_3) or ap_sync_reg_channel_write_p_inDataArray_M_real_V_3);
    ap_sync_channel_write_p_outDataArray_M_imag_V_0 <= ((fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_0_full_n and ap_channel_done_p_outDataArray_M_imag_V_0) or ap_sync_reg_channel_write_p_outDataArray_M_imag_V_0);
    ap_sync_channel_write_p_outDataArray_M_imag_V_1 <= ((fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_1_full_n and ap_channel_done_p_outDataArray_M_imag_V_1) or ap_sync_reg_channel_write_p_outDataArray_M_imag_V_1);
    ap_sync_channel_write_p_outDataArray_M_imag_V_2 <= ((fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_2_full_n and ap_channel_done_p_outDataArray_M_imag_V_2) or ap_sync_reg_channel_write_p_outDataArray_M_imag_V_2);
    ap_sync_channel_write_p_outDataArray_M_imag_V_3 <= ((fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_3_full_n and ap_channel_done_p_outDataArray_M_imag_V_3) or ap_sync_reg_channel_write_p_outDataArray_M_imag_V_3);
    ap_sync_channel_write_p_outDataArray_M_real_V_0 <= ((fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_0_full_n and ap_channel_done_p_outDataArray_M_real_V_0) or ap_sync_reg_channel_write_p_outDataArray_M_real_V_0);
    ap_sync_channel_write_p_outDataArray_M_real_V_1 <= ((fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_1_full_n and ap_channel_done_p_outDataArray_M_real_V_1) or ap_sync_reg_channel_write_p_outDataArray_M_real_V_1);
    ap_sync_channel_write_p_outDataArray_M_real_V_2 <= ((fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_2_full_n and ap_channel_done_p_outDataArray_M_real_V_2) or ap_sync_reg_channel_write_p_outDataArray_M_real_V_2);
    ap_sync_channel_write_p_outDataArray_M_real_V_3 <= ((fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_3_full_n and ap_channel_done_p_outDataArray_M_real_V_3) or ap_sync_reg_channel_write_p_outDataArray_M_real_V_3);
    convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_ap_continue <= ap_continue;
    convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_ap_start <= (p_outDataArray_M_real_V_3_t_empty_n and p_outDataArray_M_real_V_2_t_empty_n and p_outDataArray_M_real_V_1_t_empty_n and p_outDataArray_M_real_V_0_t_empty_n and p_outDataArray_M_imag_V_3_t_empty_n and p_outDataArray_M_imag_V_2_t_empty_n and p_outDataArray_M_imag_V_1_t_empty_n and p_outDataArray_M_imag_V_0_t_empty_n);
    convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_continue <= (ap_sync_channel_write_p_inDataArray_M_real_V_3 and ap_sync_channel_write_p_inDataArray_M_real_V_2 and ap_sync_channel_write_p_inDataArray_M_real_V_1 and ap_sync_channel_write_p_inDataArray_M_real_V_0 and ap_sync_channel_write_p_inDataArray_M_imag_V_3 and ap_sync_channel_write_p_inDataArray_M_imag_V_2 and ap_sync_channel_write_p_inDataArray_M_imag_V_1 and ap_sync_channel_write_p_inDataArray_M_imag_V_0);
    convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ap_start <= ap_start;
    convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag4_full_n <= p_inDataArray_M_imag_V_1_i_full_n;
    convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag5_full_n <= p_inDataArray_M_imag_V_2_i_full_n;
    convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag6_full_n <= p_inDataArray_M_imag_V_3_i_full_n;
    convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_imag_full_n <= p_inDataArray_M_imag_V_0_i_full_n;
    convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real1_full_n <= p_inDataArray_M_real_V_1_i_full_n;
    convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real2_full_n <= p_inDataArray_M_real_V_2_i_full_n;
    convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real3_full_n <= p_inDataArray_M_real_V_3_i_full_n;
    convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_p_outDataArray_M_real_full_n <= p_inDataArray_M_real_V_0_i_full_n;
    fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_ap_continue <= ap_const_logic_1;
    fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0_ap_start <= (p_inDataArray_M_real_V_3_t_empty_n and p_inDataArray_M_real_V_2_t_empty_n and p_inDataArray_M_real_V_1_t_empty_n and p_inDataArray_M_real_V_0_t_empty_n and p_inDataArray_M_imag_V_3_t_empty_n and p_inDataArray_M_imag_V_2_t_empty_n and p_inDataArray_M_imag_V_1_t_empty_n and p_inDataArray_M_imag_V_0_t_empty_n);
    fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_continue <= (ap_sync_channel_write_p_outDataArray_M_real_V_3 and ap_sync_channel_write_p_outDataArray_M_real_V_2 and ap_sync_channel_write_p_outDataArray_M_real_V_1 and ap_sync_channel_write_p_outDataArray_M_real_V_0 and ap_sync_channel_write_p_outDataArray_M_imag_V_3 and ap_sync_channel_write_p_outDataArray_M_imag_V_2 and ap_sync_channel_write_p_outDataArray_M_imag_V_1 and ap_sync_channel_write_p_outDataArray_M_imag_V_0);
    fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_ap_start <= start_for_fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_empty_n;
    fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_0_full_n <= p_outDataArray_M_imag_V_0_i_full_n;
    fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_1_full_n <= p_outDataArray_M_imag_V_1_i_full_n;
    fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_2_full_n <= p_outDataArray_M_imag_V_2_i_full_n;
    fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_imag_V_3_full_n <= p_outDataArray_M_imag_V_3_i_full_n;
    fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_0_full_n <= p_outDataArray_M_real_V_0_i_full_n;
    fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_1_full_n <= p_outDataArray_M_real_V_1_i_full_n;
    fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_2_full_n <= p_outDataArray_M_real_V_2_i_full_n;
    fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_p_outDataArray_M_real_V_3_full_n <= p_outDataArray_M_real_V_3_i_full_n;
    innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_ap_continue <= ap_const_logic_1;
    innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_ap_start <= start_for_innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_empty_n;
    ssrWideStream4kernelIn_read <= convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0_ssrWideStream4kernelIn_read;
    ssrWideStream4kernelOut_din <= convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_ssrWideStream4kernelOut_din;
    ssrWideStream4kernelOut_write <= convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0_ssrWideStream4kernelOut_write;
    start_for_fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0_din <= (0=>ap_const_logic_1, others=>'-');
end behav;
