
bluetooth_rxtx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000069a8  00004000  00004000  00004000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .persistent   00000020  10000000  10000000  00018000  2**0
                  ALLOC
  2 .data         00000df4  10000020  0000a9a8  00010020  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000029a8  10000e18  0000b79c  00010e18  2**3
                  ALLOC
  4 .ARM.attributes 00000029  00000000  00000000  00010e14  2**0
                  CONTENTS, READONLY
  5 .comment      0000001f  00000000  00000000  00010e3d  2**0
                  CONTENTS, READONLY
  6 .debug_info   000104b5  00000000  00000000  00010e5c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00003cbe  00000000  00000000  00021311  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00006cfc  00000000  00000000  00024fcf  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000998  00000000  00000000  0002bcd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000a48  00000000  00000000  0002c668  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00004211  00000000  00000000  0002d0b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000033e0  00000000  00000000  000312c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  00001704  00000000  00000000  000346a4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00004000 <_NVIC_Handler_Functions>:
    4000:	e0 3f 00 10 05 88 00 00 59 88 00 00 59 88 00 00     .?......Y...Y...
    4010:	59 88 00 00 59 88 00 00 59 88 00 00 00 00 00 00     Y...Y...Y.......
    4020:	00 00 00 00 00 00 00 00 00 00 00 00 59 88 00 00     ............Y...
    4030:	59 88 00 00 00 00 00 00 59 88 00 00 59 88 00 00     Y.......Y...Y...
    4040:	59 88 00 00 5d 50 00 00 59 88 00 00 59 88 00 00     Y...]P..Y...Y...
    4050:	59 88 00 00 59 88 00 00 59 88 00 00 59 88 00 00     Y...Y...Y...Y...
    4060:	59 88 00 00 59 88 00 00 59 88 00 00 59 88 00 00     Y...Y...Y...Y...
    4070:	59 88 00 00 59 88 00 00 59 88 00 00 59 88 00 00     Y...Y...Y...Y...
    4080:	59 88 00 00 59 88 00 00 59 88 00 00 59 88 00 00     Y...Y...Y...Y...
    4090:	59 88 00 00 9d 51 00 00 59 88 00 00 59 88 00 00     Y....Q..Y...Y...
    40a0:	01 88 00 00 59 88 00 00 d1 51 00 00 59 88 00 00     ....Y....Q..Y...
    40b0:	59 88 00 00 59 88 00 00 59 88 00 00 59 88 00 00     Y...Y...Y...Y...
    40c0:	59 88 00 00 59 88 00 00 59 88 00 00                 Y...Y...Y...

000040cc <deregister_tm_clones>:
    40cc:	b508      	push	{r3, lr}
    40ce:	f640 6014 	movw	r0, #3604	; 0xe14
    40d2:	4b07      	ldr	r3, [pc, #28]	; (40f0 <deregister_tm_clones+0x24>)
    40d4:	f2c1 0000 	movt	r0, #4096	; 0x1000
    40d8:	1a1b      	subs	r3, r3, r0
    40da:	2b06      	cmp	r3, #6
    40dc:	d800      	bhi.n	40e0 <deregister_tm_clones+0x14>
    40de:	bd08      	pop	{r3, pc}
    40e0:	f240 0300 	movw	r3, #0
    40e4:	f2c0 0300 	movt	r3, #0
    40e8:	2b00      	cmp	r3, #0
    40ea:	d0f8      	beq.n	40de <deregister_tm_clones+0x12>
    40ec:	4798      	blx	r3
    40ee:	e7f6      	b.n	40de <deregister_tm_clones+0x12>
    40f0:	10000e17 	.word	0x10000e17

000040f4 <register_tm_clones>:
    40f4:	b508      	push	{r3, lr}
    40f6:	f640 6014 	movw	r0, #3604	; 0xe14
    40fa:	f640 6314 	movw	r3, #3604	; 0xe14
    40fe:	f2c1 0300 	movt	r3, #4096	; 0x1000
    4102:	f2c1 0000 	movt	r0, #4096	; 0x1000
    4106:	1a1b      	subs	r3, r3, r0
    4108:	109b      	asrs	r3, r3, #2
    410a:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
    410e:	1059      	asrs	r1, r3, #1
    4110:	d100      	bne.n	4114 <register_tm_clones+0x20>
    4112:	bd08      	pop	{r3, pc}
    4114:	f240 0200 	movw	r2, #0
    4118:	f2c0 0200 	movt	r2, #0
    411c:	2a00      	cmp	r2, #0
    411e:	d0f8      	beq.n	4112 <register_tm_clones+0x1e>
    4120:	4790      	blx	r2
    4122:	e7f6      	b.n	4112 <register_tm_clones+0x1e>

00004124 <__do_global_dtors_aux>:
    4124:	b510      	push	{r4, lr}
    4126:	f640 6418 	movw	r4, #3608	; 0xe18
    412a:	f2c1 0400 	movt	r4, #4096	; 0x1000
    412e:	7823      	ldrb	r3, [r4, #0]
    4130:	b973      	cbnz	r3, 4150 <__do_global_dtors_aux+0x2c>
    4132:	f7ff ffcb 	bl	40cc <deregister_tm_clones>
    4136:	f240 0300 	movw	r3, #0
    413a:	f2c0 0300 	movt	r3, #0
    413e:	b12b      	cbz	r3, 414c <__do_global_dtors_aux+0x28>
    4140:	f64a 1080 	movw	r0, #43392	; 0xa980
    4144:	f2c0 0000 	movt	r0, #0
    4148:	f3af 8000 	nop.w
    414c:	2301      	movs	r3, #1
    414e:	7023      	strb	r3, [r4, #0]
    4150:	bd10      	pop	{r4, pc}
    4152:	bf00      	nop

00004154 <frame_dummy>:
    4154:	b508      	push	{r3, lr}
    4156:	f240 0300 	movw	r3, #0
    415a:	f2c0 0300 	movt	r3, #0
    415e:	b14b      	cbz	r3, 4174 <frame_dummy+0x20>
    4160:	f64a 1080 	movw	r0, #43392	; 0xa980
    4164:	f640 611c 	movw	r1, #3612	; 0xe1c
    4168:	f2c0 0000 	movt	r0, #0
    416c:	f2c1 0100 	movt	r1, #4096	; 0x1000
    4170:	f3af 8000 	nop.w
    4174:	f640 6014 	movw	r0, #3604	; 0xe14
    4178:	f2c1 0000 	movt	r0, #4096	; 0x1000
    417c:	6803      	ldr	r3, [r0, #0]
    417e:	b12b      	cbz	r3, 418c <frame_dummy+0x38>
    4180:	f240 0300 	movw	r3, #0
    4184:	f2c0 0300 	movt	r3, #0
    4188:	b103      	cbz	r3, 418c <frame_dummy+0x38>
    418a:	4798      	blx	r3
    418c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    4190:	e7b0      	b.n	40f4 <register_tm_clones>
    4192:	bf00      	nop

00004194 <atexit>:
    4194:	4601      	mov	r1, r0
    4196:	2000      	movs	r0, #0
    4198:	4602      	mov	r2, r0
    419a:	4603      	mov	r3, r0
    419c:	f000 b892 	b.w	42c4 <__register_exitproc>

000041a0 <__libc_fini_array>:
    41a0:	b538      	push	{r3, r4, r5, lr}
    41a2:	f64a 14a4 	movw	r4, #43428	; 0xa9a4
    41a6:	f64a 15a0 	movw	r5, #43424	; 0xa9a0
    41aa:	f2c0 0500 	movt	r5, #0
    41ae:	f2c0 0400 	movt	r4, #0
    41b2:	1b64      	subs	r4, r4, r5
    41b4:	10a4      	asrs	r4, r4, #2
    41b6:	bf18      	it	ne
    41b8:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
    41bc:	d005      	beq.n	41ca <__libc_fini_array+0x2a>
    41be:	3c01      	subs	r4, #1
    41c0:	f855 3d04 	ldr.w	r3, [r5, #-4]!
    41c4:	4798      	blx	r3
    41c6:	2c00      	cmp	r4, #0
    41c8:	d1f9      	bne.n	41be <__libc_fini_array+0x1e>
    41ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    41ce:	f006 bbe1 	b.w	a994 <_fini>
    41d2:	bf00      	nop

000041d4 <__libc_init_array>:
    41d4:	b570      	push	{r4, r5, r6, lr}
    41d6:	f64a 168c 	movw	r6, #43404	; 0xa98c
    41da:	f64a 158c 	movw	r5, #43404	; 0xa98c
    41de:	f2c0 0500 	movt	r5, #0
    41e2:	f2c0 0600 	movt	r6, #0
    41e6:	1b76      	subs	r6, r6, r5
    41e8:	10b6      	asrs	r6, r6, #2
    41ea:	bf1c      	itt	ne
    41ec:	3d04      	subne	r5, #4
    41ee:	2400      	movne	r4, #0
    41f0:	d005      	beq.n	41fe <__libc_init_array+0x2a>
    41f2:	3401      	adds	r4, #1
    41f4:	f855 3f04 	ldr.w	r3, [r5, #4]!
    41f8:	4798      	blx	r3
    41fa:	42a6      	cmp	r6, r4
    41fc:	d1f9      	bne.n	41f2 <__libc_init_array+0x1e>
    41fe:	f64a 1694 	movw	r6, #43412	; 0xa994
    4202:	f64a 158c 	movw	r5, #43404	; 0xa98c
    4206:	f2c0 0500 	movt	r5, #0
    420a:	f2c0 0600 	movt	r6, #0
    420e:	1b76      	subs	r6, r6, r5
    4210:	f006 fbb6 	bl	a980 <_init>
    4214:	10b6      	asrs	r6, r6, #2
    4216:	bf1c      	itt	ne
    4218:	3d04      	subne	r5, #4
    421a:	2400      	movne	r4, #0
    421c:	d006      	beq.n	422c <__libc_init_array+0x58>
    421e:	3401      	adds	r4, #1
    4220:	f855 3f04 	ldr.w	r3, [r5, #4]!
    4224:	4798      	blx	r3
    4226:	42a6      	cmp	r6, r4
    4228:	d1f9      	bne.n	421e <__libc_init_array+0x4a>
    422a:	bd70      	pop	{r4, r5, r6, pc}
    422c:	bd70      	pop	{r4, r5, r6, pc}
    422e:	bf00      	nop

00004230 <memset>:
    4230:	b4f0      	push	{r4, r5, r6, r7}
    4232:	0784      	lsls	r4, r0, #30
    4234:	d043      	beq.n	42be <memset+0x8e>
    4236:	1e54      	subs	r4, r2, #1
    4238:	2a00      	cmp	r2, #0
    423a:	d03e      	beq.n	42ba <memset+0x8a>
    423c:	b2cd      	uxtb	r5, r1
    423e:	4603      	mov	r3, r0
    4240:	e003      	b.n	424a <memset+0x1a>
    4242:	1e62      	subs	r2, r4, #1
    4244:	2c00      	cmp	r4, #0
    4246:	d038      	beq.n	42ba <memset+0x8a>
    4248:	4614      	mov	r4, r2
    424a:	f803 5b01 	strb.w	r5, [r3], #1
    424e:	079a      	lsls	r2, r3, #30
    4250:	d1f7      	bne.n	4242 <memset+0x12>
    4252:	2c03      	cmp	r4, #3
    4254:	d92a      	bls.n	42ac <memset+0x7c>
    4256:	b2cd      	uxtb	r5, r1
    4258:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
    425c:	2c0f      	cmp	r4, #15
    425e:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
    4262:	d915      	bls.n	4290 <memset+0x60>
    4264:	f1a4 0710 	sub.w	r7, r4, #16
    4268:	093f      	lsrs	r7, r7, #4
    426a:	f103 0610 	add.w	r6, r3, #16
    426e:	eb06 1607 	add.w	r6, r6, r7, lsl #4
    4272:	461a      	mov	r2, r3
    4274:	6015      	str	r5, [r2, #0]
    4276:	6055      	str	r5, [r2, #4]
    4278:	6095      	str	r5, [r2, #8]
    427a:	60d5      	str	r5, [r2, #12]
    427c:	3210      	adds	r2, #16
    427e:	42b2      	cmp	r2, r6
    4280:	d1f8      	bne.n	4274 <memset+0x44>
    4282:	f004 040f 	and.w	r4, r4, #15
    4286:	3701      	adds	r7, #1
    4288:	2c03      	cmp	r4, #3
    428a:	eb03 1307 	add.w	r3, r3, r7, lsl #4
    428e:	d90d      	bls.n	42ac <memset+0x7c>
    4290:	461e      	mov	r6, r3
    4292:	4622      	mov	r2, r4
    4294:	3a04      	subs	r2, #4
    4296:	2a03      	cmp	r2, #3
    4298:	f846 5b04 	str.w	r5, [r6], #4
    429c:	d8fa      	bhi.n	4294 <memset+0x64>
    429e:	1f22      	subs	r2, r4, #4
    42a0:	f022 0203 	bic.w	r2, r2, #3
    42a4:	3204      	adds	r2, #4
    42a6:	4413      	add	r3, r2
    42a8:	f004 0403 	and.w	r4, r4, #3
    42ac:	b12c      	cbz	r4, 42ba <memset+0x8a>
    42ae:	b2c9      	uxtb	r1, r1
    42b0:	441c      	add	r4, r3
    42b2:	f803 1b01 	strb.w	r1, [r3], #1
    42b6:	42a3      	cmp	r3, r4
    42b8:	d1fb      	bne.n	42b2 <memset+0x82>
    42ba:	bcf0      	pop	{r4, r5, r6, r7}
    42bc:	4770      	bx	lr
    42be:	4614      	mov	r4, r2
    42c0:	4603      	mov	r3, r0
    42c2:	e7c6      	b.n	4252 <memset+0x22>

000042c4 <__register_exitproc>:
    42c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    42c6:	f649 74c8 	movw	r4, #40904	; 0x9fc8
    42ca:	f2c0 0400 	movt	r4, #0
    42ce:	6826      	ldr	r6, [r4, #0]
    42d0:	b085      	sub	sp, #20
    42d2:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
    42d6:	4607      	mov	r7, r0
    42d8:	2c00      	cmp	r4, #0
    42da:	d043      	beq.n	4364 <__register_exitproc+0xa0>
    42dc:	6865      	ldr	r5, [r4, #4]
    42de:	2d1f      	cmp	r5, #31
    42e0:	dd21      	ble.n	4326 <__register_exitproc+0x62>
    42e2:	f249 6401 	movw	r4, #38401	; 0x9601
    42e6:	f2c0 0400 	movt	r4, #0
    42ea:	b91c      	cbnz	r4, 42f4 <__register_exitproc+0x30>
    42ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    42f0:	b005      	add	sp, #20
    42f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    42f4:	f44f 70c8 	mov.w	r0, #400	; 0x190
    42f8:	9103      	str	r1, [sp, #12]
    42fa:	9202      	str	r2, [sp, #8]
    42fc:	9301      	str	r3, [sp, #4]
    42fe:	f005 f97f 	bl	9600 <malloc>
    4302:	9903      	ldr	r1, [sp, #12]
    4304:	4604      	mov	r4, r0
    4306:	9a02      	ldr	r2, [sp, #8]
    4308:	9b01      	ldr	r3, [sp, #4]
    430a:	2800      	cmp	r0, #0
    430c:	d0ee      	beq.n	42ec <__register_exitproc+0x28>
    430e:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
    4312:	2000      	movs	r0, #0
    4314:	6025      	str	r5, [r4, #0]
    4316:	6060      	str	r0, [r4, #4]
    4318:	4605      	mov	r5, r0
    431a:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
    431e:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
    4322:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
    4326:	b93f      	cbnz	r7, 4338 <__register_exitproc+0x74>
    4328:	1c6b      	adds	r3, r5, #1
    432a:	2000      	movs	r0, #0
    432c:	3502      	adds	r5, #2
    432e:	6063      	str	r3, [r4, #4]
    4330:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
    4334:	b005      	add	sp, #20
    4336:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4338:	2601      	movs	r6, #1
    433a:	40ae      	lsls	r6, r5
    433c:	eb04 0085 	add.w	r0, r4, r5, lsl #2
    4340:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
    4344:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
    4348:	2f02      	cmp	r7, #2
    434a:	ea42 0206 	orr.w	r2, r2, r6
    434e:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
    4352:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
    4356:	bf02      	ittt	eq
    4358:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
    435c:	431e      	orreq	r6, r3
    435e:	f8c4 618c 	streq.w	r6, [r4, #396]	; 0x18c
    4362:	e7e1      	b.n	4328 <__register_exitproc+0x64>
    4364:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
    4368:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
    436c:	e7b6      	b.n	42dc <__register_exitproc+0x18>
    436e:	bf00      	nop

00004370 <register_fini>:
    4370:	f240 0300 	movw	r3, #0
    4374:	f2c0 0300 	movt	r3, #0
    4378:	b12b      	cbz	r3, 4386 <register_fini+0x16>
    437a:	f244 10a1 	movw	r0, #16801	; 0x41a1
    437e:	f2c0 0000 	movt	r0, #0
    4382:	f7ff bf07 	b.w	4194 <atexit>
    4386:	4770      	bx	lr

00004388 <msleep>:
/*
 * Sleep (busy wait) for 'millis' milliseconds
 * Needs clkn. Be sure to call clkn_init() before using it.
 */
static void msleep(uint32_t millis)
{
    4388:	b510      	push	{r4, lr}
	uint32_t now = (clkn & 0xffffff);
	uint32_t stop_at = now + millis * 10000 / 3125; // millis -> clkn ticks
    438a:	f242 7110 	movw	r1, #10000	; 0x2710
 * Sleep (busy wait) for 'millis' milliseconds
 * Needs clkn. Be sure to call clkn_init() before using it.
 */
static void msleep(uint32_t millis)
{
	uint32_t now = (clkn & 0xffffff);
    438e:	4b08      	ldr	r3, [pc, #32]	; (43b0 <msleep+0x28>)
	uint32_t stop_at = now + millis * 10000 / 3125; // millis -> clkn ticks
    4390:	4348      	muls	r0, r1
 * Sleep (busy wait) for 'millis' milliseconds
 * Needs clkn. Be sure to call clkn_init() before using it.
 */
static void msleep(uint32_t millis)
{
	uint32_t now = (clkn & 0xffffff);
    4392:	681a      	ldr	r2, [r3, #0]
	uint32_t stop_at = now + millis * 10000 / 3125; // millis -> clkn ticks
    4394:	f640 4435 	movw	r4, #3125	; 0xc35
    4398:	fbb0 f1f4 	udiv	r1, r0, r4
 * Sleep (busy wait) for 'millis' milliseconds
 * Needs clkn. Be sure to call clkn_init() before using it.
 */
static void msleep(uint32_t millis)
{
	uint32_t now = (clkn & 0xffffff);
    439c:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
	uint32_t stop_at = now + millis * 10000 / 3125; // millis -> clkn ticks
    43a0:	440a      	add	r2, r1
	// handle clkn overflow
	if (stop_at >= ((uint32_t)1<<28)) {
		stop_at -= ((uint32_t)1<<28);
		while ((clkn & 0xffffff) >= now || (clkn & 0xffffff) < stop_at);
	} else {
		while ((clkn & 0xffffff) < stop_at);
    43a2:	6819      	ldr	r1, [r3, #0]
    43a4:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
    43a8:	4291      	cmp	r1, r2
    43aa:	d3fa      	bcc.n	43a2 <msleep+0x1a>
	}
}
    43ac:	bd10      	pop	{r4, pc}
    43ae:	bf00      	nop
    43b0:	10001024 	.word	0x10001024

000043b4 <reverse8>:
	dio_ssp_stop();
	cs_trigger_disable();
}

static uint8_t reverse8(uint8_t data)
{
    43b4:	b510      	push	{r4, lr}
	uint8_t reversed = 0;

	for(size_t i=0; i<8; i++)
    43b6:	2300      	movs	r3, #0
	cs_trigger_disable();
}

static uint8_t reverse8(uint8_t data)
{
	uint8_t reversed = 0;
    43b8:	461a      	mov	r2, r3

	for(size_t i=0; i<8; i++)
	{
		reversed |= ((data >> i) & 0x01) << (7-i);
    43ba:	fa40 f103 	asr.w	r1, r0, r3
    43be:	f1c3 0407 	rsb	r4, r3, #7
    43c2:	f001 0101 	and.w	r1, r1, #1
    43c6:	40a1      	lsls	r1, r4

static uint8_t reverse8(uint8_t data)
{
	uint8_t reversed = 0;

	for(size_t i=0; i<8; i++)
    43c8:	3301      	adds	r3, #1
	{
		reversed |= ((data >> i) & 0x01) << (7-i);
    43ca:	430a      	orrs	r2, r1

static uint8_t reverse8(uint8_t data)
{
	uint8_t reversed = 0;

	for(size_t i=0; i<8; i++)
    43cc:	2b08      	cmp	r3, #8
	{
		reversed |= ((data >> i) & 0x01) << (7-i);
    43ce:	b2d2      	uxtb	r2, r2

static uint8_t reverse8(uint8_t data)
{
	uint8_t reversed = 0;

	for(size_t i=0; i<8; i++)
    43d0:	d1f3      	bne.n	43ba <reverse8+0x6>
	{
		reversed |= ((data >> i) & 0x01) << (7-i);
	}

	return reversed;
}
    43d2:	4610      	mov	r0, r2
    43d4:	bd10      	pop	{r4, pc}
    43d6:	0000      	movs	r0, r0

000043d8 <cc2400_rx>:
	target.syncword = 0;
}

/* start un-buffered rx */
static void cc2400_rx()
{
    43d8:	b538      	push	{r3, r4, r5, lr}
	u16 mdmctrl = 0;

	if((modulation == MOD_BT_BASIC_RATE) || (modulation == MOD_BT_LOW_ENERGY)) {
    43da:	4b25      	ldr	r3, [pc, #148]	; (4470 <cc2400_rx+0x98>)
    43dc:	4c25      	ldr	r4, [pc, #148]	; (4474 <cc2400_rx+0x9c>)
    43de:	781a      	ldrb	r2, [r3, #0]
    43e0:	b112      	cbz	r2, 43e8 <cc2400_rx+0x10>
    43e2:	781a      	ldrb	r2, [r3, #0]
    43e4:	2a01      	cmp	r2, #1
    43e6:	d128      	bne.n	443a <cc2400_rx+0x62>
		if (modulation == MOD_BT_BASIC_RATE) {
    43e8:	781b      	ldrb	r3, [r3, #0]
    43ea:	b133      	cbz	r3, 43fa <cc2400_rx+0x22>
			mdmctrl = 0x0029; // 160 kHz frequency deviation
		} else if (modulation == MOD_BT_LOW_ENERGY) {
    43ec:	4b20      	ldr	r3, [pc, #128]	; (4470 <cc2400_rx+0x98>)
    43ee:	781d      	ldrb	r5, [r3, #0]
}

/* start un-buffered rx */
static void cc2400_rx()
{
	u16 mdmctrl = 0;
    43f0:	2d01      	cmp	r5, #1
    43f2:	bf0c      	ite	eq
    43f4:	2540      	moveq	r5, #64	; 0x40
    43f6:	2500      	movne	r5, #0
    43f8:	e000      	b.n	43fc <cc2400_rx+0x24>

	if((modulation == MOD_BT_BASIC_RATE) || (modulation == MOD_BT_LOW_ENERGY)) {
		if (modulation == MOD_BT_BASIC_RATE) {
			mdmctrl = 0x0029; // 160 kHz frequency deviation
    43fa:	2529      	movs	r5, #41	; 0x29
		} else if (modulation == MOD_BT_LOW_ENERGY) {
			mdmctrl = 0x0040; // 250 kHz frequency deviation
		}
		cc2400_set(MANAND,  0x7fff);
    43fc:	200d      	movs	r0, #13
    43fe:	f647 71ff 	movw	r1, #32767	; 0x7fff
    4402:	f004 fb2c 	bl	8a5e <cc2400_set>
		cc2400_set(LMTST,   0x2b22);
    4406:	2012      	movs	r0, #18
    4408:	f642 3122 	movw	r1, #11042	; 0x2b22
    440c:	f004 fb27 	bl	8a5e <cc2400_set>
		cc2400_set(MDMTST0, 0x134b); // without PRNG 16 MAX MIN PAIRS
    4410:	2014      	movs	r0, #20
    4412:	f241 314b 	movw	r1, #4939	; 0x134b
    4416:	f004 fb22 	bl	8a5e <cc2400_set>
		cc2400_set(GRMDM,   0x0101); // un-buffered mode, GFSK
    441a:	2020      	movs	r0, #32
    441c:	f240 1101 	movw	r1, #257	; 0x101
    4420:	f004 fb1d 	bl	8a5e <cc2400_set>
		//      |  | |   |  +--------> CRC off
		//      |  | |   +-----------> sync word: 8 MSB bits of SYNC_WORD
		//      |  | +---------------> 2 preamble bytes of 01010101
		//      |  +-----------------> not packet mode
			//      +--------------------> un-buffered mode
		cc2400_set(FSDIV,   channel - 1); // 1 MHz IF
    4424:	8821      	ldrh	r1, [r4, #0]
    4426:	2002      	movs	r0, #2
    4428:	b289      	uxth	r1, r1
    442a:	3901      	subs	r1, #1
    442c:	b289      	uxth	r1, r1
    442e:	f004 fb16 	bl	8a5e <cc2400_set>
		cc2400_set(MDMCTRL, mdmctrl);
    4432:	2003      	movs	r0, #3
    4434:	4629      	mov	r1, r5
    4436:	f004 fb12 	bl	8a5e <cc2400_set>
	}

	// Set up CS register
	cs_threshold_calc_and_set(channel);
    443a:	8820      	ldrh	r0, [r4, #0]
    443c:	b280      	uxth	r0, r0
    443e:	f003 fb8b 	bl	7b58 <cs_threshold_calc_and_set>

	clkn_start();
    4442:	f003 fc21 	bl	7c88 <clkn_start>

	while (!(cc2400_status() & XOSC16M_STABLE));
    4446:	f004 fbdb 	bl	8c00 <cc2400_status>
    444a:	0642      	lsls	r2, r0, #25
    444c:	d5fb      	bpl.n	4446 <cc2400_rx+0x6e>
	cc2400_strobe(SFSON);
    444e:	2061      	movs	r0, #97	; 0x61
    4450:	f004 fbdd 	bl	8c0e <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    4454:	f004 fbd4 	bl	8c00 <cc2400_status>
    4458:	0743      	lsls	r3, r0, #29
    445a:	d5fb      	bpl.n	4454 <cc2400_rx+0x7c>
	cc2400_strobe(SRX);
    445c:	2062      	movs	r0, #98	; 0x62
    445e:	f004 fbd6 	bl	8c0e <cc2400_strobe>
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    4462:	4b05      	ldr	r3, [pc, #20]	; (4478 <cc2400_rx+0xa0>)
    4464:	2280      	movs	r2, #128	; 0x80
    4466:	601a      	str	r2, [r3, #0]
	HGM_SET;
    4468:	f44f 7280 	mov.w	r2, #256	; 0x100
    446c:	601a      	str	r2, [r3, #0]
    446e:	bd38      	pop	{r3, r4, r5, pc}
    4470:	10000e34 	.word	0x10000e34
    4474:	1000044c 	.word	0x1000044c
    4478:	2009c058 	.word	0x2009c058

0000447c <cc2400_rx_sync>:
#endif
}

/* start un-buffered rx */
static void cc2400_rx_sync(u32 sync)
{
    447c:	b570      	push	{r4, r5, r6, lr}
	u16 grmdm, mdmctrl;

	if (modulation == MOD_BT_BASIC_RATE) {
    447e:	4b2a      	ldr	r3, [pc, #168]	; (4528 <cc2400_rx_sync+0xac>)
#endif
}

/* start un-buffered rx */
static void cc2400_rx_sync(u32 sync)
{
    4480:	4604      	mov	r4, r0
	u16 grmdm, mdmctrl;

	if (modulation == MOD_BT_BASIC_RATE) {
    4482:	781a      	ldrb	r2, [r3, #0]
    4484:	b132      	cbz	r2, 4494 <cc2400_rx_sync+0x18>
		//   |  |  | +---------------> 0 preamble bytes of 01010101
		//   |  |  +-----------------> packet mode
		//   |  +--------------------> un-buffered mode
		//   +-----------------------> sync error bits: 0

	} else if (modulation == MOD_BT_LOW_ENERGY) {
    4486:	781b      	ldrb	r3, [r3, #0]
    4488:	2b01      	cmp	r3, #1
    448a:	d14b      	bne.n	4524 <cc2400_rx_sync+0xa8>
		mdmctrl = 0x0040; // 250 kHz frequency deviation
    448c:	2540      	movs	r5, #64	; 0x40
		grmdm = 0x6561; // un-buffered mode, packet w/ sync word detection
    448e:	f246 5661 	movw	r6, #25953	; 0x6561
    4492:	e002      	b.n	449a <cc2400_rx_sync+0x1e>
static void cc2400_rx_sync(u32 sync)
{
	u16 grmdm, mdmctrl;

	if (modulation == MOD_BT_BASIC_RATE) {
		mdmctrl = 0x0029; // 160 kHz frequency deviation
    4494:	2529      	movs	r5, #41	; 0x29
		grmdm = 0x0461; // un-buffered mode, packet w/ sync word detection
    4496:	f240 4661 	movw	r6, #1121	; 0x461
	} else {
		/* oops */
		return;
	}

	cc2400_set(MANAND,  0x7fff);
    449a:	200d      	movs	r0, #13
    449c:	f647 71ff 	movw	r1, #32767	; 0x7fff
    44a0:	f004 fadd 	bl	8a5e <cc2400_set>
	cc2400_set(LMTST,   0x2b22);
    44a4:	2012      	movs	r0, #18
    44a6:	f642 3122 	movw	r1, #11042	; 0x2b22
    44aa:	f004 fad8 	bl	8a5e <cc2400_set>

	cc2400_set(MDMTST0, 0x104b); //JWHUR AFC settling = 2 maxmin pairs
    44ae:	2014      	movs	r0, #20
    44b0:	f241 014b 	movw	r1, #4171	; 0x104b
    44b4:	f004 fad3 	bl	8a5e <cc2400_set>
	//    +--------------------> PRNG off
	//
	// ref: CC2400 datasheet page 67
	// AFC settling explained page 41/42

	cc2400_set(GRMDM,   grmdm);
    44b8:	2020      	movs	r0, #32
    44ba:	4631      	mov	r1, r6
    44bc:	f004 facf 	bl	8a5e <cc2400_set>

	cc2400_set(SYNCL,   sync & 0xffff);
    44c0:	b2a1      	uxth	r1, r4
    44c2:	202c      	movs	r0, #44	; 0x2c
    44c4:	f004 facb 	bl	8a5e <cc2400_set>
	cc2400_set(SYNCH,   (sync >> 16) & 0xffff);
    44c8:	0c21      	lsrs	r1, r4, #16

	cc2400_set(FSDIV,   channel - 1); // 1 MHz IF
    44ca:	4c18      	ldr	r4, [pc, #96]	; (452c <cc2400_rx_sync+0xb0>)
	// AFC settling explained page 41/42

	cc2400_set(GRMDM,   grmdm);

	cc2400_set(SYNCL,   sync & 0xffff);
	cc2400_set(SYNCH,   (sync >> 16) & 0xffff);
    44cc:	202d      	movs	r0, #45	; 0x2d
    44ce:	f004 fac6 	bl	8a5e <cc2400_set>

	cc2400_set(FSDIV,   channel - 1); // 1 MHz IF
    44d2:	8821      	ldrh	r1, [r4, #0]
    44d4:	2002      	movs	r0, #2
    44d6:	b289      	uxth	r1, r1
    44d8:	3901      	subs	r1, #1
    44da:	b289      	uxth	r1, r1
    44dc:	f004 fabf 	bl	8a5e <cc2400_set>
	cc2400_set(MDMCTRL, mdmctrl);
    44e0:	2003      	movs	r0, #3
    44e2:	4629      	mov	r1, r5
    44e4:	f004 fabb 	bl	8a5e <cc2400_set>

	//JWHUR RSSI sampling symbols
	cc2400_set(RSSI, 0x003f);
    44e8:	2006      	movs	r0, #6
    44ea:	213f      	movs	r1, #63	; 0x3f
    44ec:	f004 fab7 	bl	8a5e <cc2400_set>

	// Set up CS register
	cs_threshold_calc_and_set(channel);
    44f0:	8820      	ldrh	r0, [r4, #0]
    44f2:	b280      	uxth	r0, r0
    44f4:	f003 fb30 	bl	7b58 <cs_threshold_calc_and_set>

	clkn_start();
    44f8:	f003 fbc6 	bl	7c88 <clkn_start>

	while (!(cc2400_status() & XOSC16M_STABLE));
    44fc:	f004 fb80 	bl	8c00 <cc2400_status>
    4500:	0640      	lsls	r0, r0, #25
    4502:	d5fb      	bpl.n	44fc <cc2400_rx_sync+0x80>
	cc2400_strobe(SFSON);
    4504:	2061      	movs	r0, #97	; 0x61
    4506:	f004 fb82 	bl	8c0e <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    450a:	f004 fb79 	bl	8c00 <cc2400_status>
    450e:	0741      	lsls	r1, r0, #29
    4510:	d5fb      	bpl.n	450a <cc2400_rx_sync+0x8e>
	cc2400_strobe(SRX);
    4512:	2062      	movs	r0, #98	; 0x62
    4514:	f004 fb7b 	bl	8c0e <cc2400_strobe>
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    4518:	4b05      	ldr	r3, [pc, #20]	; (4530 <cc2400_rx_sync+0xb4>)
    451a:	2280      	movs	r2, #128	; 0x80
    451c:	601a      	str	r2, [r3, #0]
	HGM_SET;
    451e:	f44f 7280 	mov.w	r2, #256	; 0x100
    4522:	601a      	str	r2, [r3, #0]
    4524:	bd70      	pop	{r4, r5, r6, pc}
    4526:	bf00      	nop
    4528:	10000e34 	.word	0x10000e34
    452c:	1000044c 	.word	0x1000044c
    4530:	2009c058 	.word	0x2009c058

00004534 <enqueue>:

/* Unpacked symbol buffers (two rxbufs) */
char unpacked[DMA_SIZE*8*2];

static int enqueue(uint8_t type, uint8_t* buf)
{
    4534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4536:	4606      	mov	r6, r0
    4538:	460f      	mov	r7, r1
	usb_pkt_rx* f = usb_enqueue();
    453a:	f003 fa13 	bl	7964 <usb_enqueue>
    453e:	4d1e      	ldr	r5, [pc, #120]	; (45b8 <enqueue+0x84>)
	
	/* fail if queue is full */
	if (f == NULL) {
    4540:	4604      	mov	r4, r0
    4542:	b920      	cbnz	r0, 454e <enqueue+0x1a>
		status |= FIFO_OVERFLOW;
    4544:	786b      	ldrb	r3, [r5, #1]
    4546:	f043 0304 	orr.w	r3, r3, #4
    454a:	706b      	strb	r3, [r5, #1]
		return 0;
    454c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}

	f->pkt_type = type;
	if(type == SPECAN) {
    454e:	2e04      	cmp	r6, #4
	if (f == NULL) {
		status |= FIFO_OVERFLOW;
		return 0;
	}

	f->pkt_type = type;
    4550:	7006      	strb	r6, [r0, #0]
	if(type == SPECAN) {
    4552:	d10e      	bne.n	4572 <enqueue+0x3e>
		f->clkn_high = (clkn >> 20) & 0xff;
    4554:	4b19      	ldr	r3, [pc, #100]	; (45bc <enqueue+0x88>)
		f->clk100ns = CLK100NS;
    4556:	f640 4135 	movw	r1, #3125	; 0xc35
		return 0;
	}

	f->pkt_type = type;
	if(type == SPECAN) {
		f->clkn_high = (clkn >> 20) & 0xff;
    455a:	681a      	ldr	r2, [r3, #0]
    455c:	0d12      	lsrs	r2, r2, #20
    455e:	70c2      	strb	r2, [r0, #3]
		f->clk100ns = CLK100NS;
    4560:	4a17      	ldr	r2, [pc, #92]	; (45c0 <enqueue+0x8c>)
    4562:	681b      	ldr	r3, [r3, #0]
    4564:	6812      	ldr	r2, [r2, #0]
    4566:	f3c3 0313 	ubfx	r3, r3, #0, #20
    456a:	fb01 2303 	mla	r3, r1, r3, r2
    456e:	6043      	str	r3, [r0, #4]
    4570:	e015      	b.n	459e <enqueue+0x6a>
	} else {
		f->clkn_high = idle_buf_clkn_high;
    4572:	78ab      	ldrb	r3, [r5, #2]
    4574:	70c3      	strb	r3, [r0, #3]
		f->clk100ns = idle_buf_clk100ns;
    4576:	686b      	ldr	r3, [r5, #4]
    4578:	6043      	str	r3, [r0, #4]
		f->channel = (uint8_t)((idle_buf_channel - 2402) & 0xff);
    457a:	892b      	ldrh	r3, [r5, #8]
    457c:	b29b      	uxth	r3, r3
    457e:	3b62      	subs	r3, #98	; 0x62
    4580:	7083      	strb	r3, [r0, #2]
		f->rssi_min = rssi_min;
    4582:	4b10      	ldr	r3, [pc, #64]	; (45c4 <enqueue+0x90>)
    4584:	781b      	ldrb	r3, [r3, #0]
    4586:	7243      	strb	r3, [r0, #9]
		f->rssi_max = rssi_max;
    4588:	4b0f      	ldr	r3, [pc, #60]	; (45c8 <enqueue+0x94>)
    458a:	781b      	ldrb	r3, [r3, #0]
    458c:	7203      	strb	r3, [r0, #8]
		f->rssi_avg = rssi_get_avg(idle_buf_channel);
    458e:	8928      	ldrh	r0, [r5, #8]
    4590:	b280      	uxth	r0, r0
    4592:	f003 facd 	bl	7b30 <rssi_get_avg>
		f->rssi_count = rssi_count;
    4596:	4b0d      	ldr	r3, [pc, #52]	; (45cc <enqueue+0x98>)
		f->clkn_high = idle_buf_clkn_high;
		f->clk100ns = idle_buf_clk100ns;
		f->channel = (uint8_t)((idle_buf_channel - 2402) & 0xff);
		f->rssi_min = rssi_min;
		f->rssi_max = rssi_max;
		f->rssi_avg = rssi_get_avg(idle_buf_channel);
    4598:	72a0      	strb	r0, [r4, #10]
		f->rssi_count = rssi_count;
    459a:	781b      	ldrb	r3, [r3, #0]
    459c:	72e3      	strb	r3, [r4, #11]
	}

	memcpy(f->data, buf, DMA_SIZE);
    459e:	f104 000e 	add.w	r0, r4, #14
    45a2:	4639      	mov	r1, r7
    45a4:	2232      	movs	r2, #50	; 0x32
    45a6:	f005 fb21 	bl	9bec <memcpy>

	f->status = status;
    45aa:	786b      	ldrb	r3, [r5, #1]
	status = 0;

	return 1;
    45ac:	2001      	movs	r0, #1
		f->rssi_count = rssi_count;
	}

	memcpy(f->data, buf, DMA_SIZE);

	f->status = status;
    45ae:	7063      	strb	r3, [r4, #1]
	status = 0;
    45b0:	2300      	movs	r3, #0
    45b2:	706b      	strb	r3, [r5, #1]

	return 1;
}
    45b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    45b6:	bf00      	nop
    45b8:	10000e34 	.word	0x10000e34
    45bc:	10001024 	.word	0x10001024
    45c0:	40004008 	.word	0x40004008
    45c4:	1000100a 	.word	0x1000100a
    45c8:	10001008 	.word	0x10001008
    45cc:	100014a6 	.word	0x100014a6

000045d0 <le_set_access_address>:
	// reset GIO
	cc2400_set(IOCFG, gio_save);
}

/* set LE access address */
static void le_set_access_address(u32 aa) {
    45d0:	b510      	push	{r4, lr}
	u32 aa_rev;

	le.access_address = aa;
    45d2:	4c04      	ldr	r4, [pc, #16]	; (45e4 <le_set_access_address+0x14>)
    45d4:	6060      	str	r0, [r4, #4]
	aa_rev = rbit(aa);
    45d6:	f004 f94d 	bl	8874 <rbit>
	le.syncl = aa_rev & 0xffff;
    45da:	8160      	strh	r0, [r4, #10]
	le.synch = aa_rev >> 16;
    45dc:	0c00      	lsrs	r0, r0, #16
    45de:	8120      	strh	r0, [r4, #8]
    45e0:	bd10      	pop	{r4, pc}
    45e2:	bf00      	nop
    45e4:	1000044c 	.word	0x1000044c

000045e8 <cc2400_idle>:
		}
	}
}

static void cc2400_idle()
{
    45e8:	b510      	push	{r4, lr}
	cc2400_strobe(SRFOFF);
    45ea:	2064      	movs	r0, #100	; 0x64
    45ec:	f004 fb0f 	bl	8c0e <cc2400_strobe>
	while ((cc2400_status() & FS_LOCK)); // need to wait for unlock?
    45f0:	f004 fb06 	bl	8c00 <cc2400_status>
    45f4:	f000 0004 	and.w	r0, r0, #4
    45f8:	f000 04ff 	and.w	r4, r0, #255	; 0xff
    45fc:	2800      	cmp	r0, #0
    45fe:	d1f7      	bne.n	45f0 <cc2400_idle+0x8>

#ifdef UBERTOOTH_ONE
	PAEN_CLR;
    4600:	4b20      	ldr	r3, [pc, #128]	; (4684 <cc2400_idle+0x9c>)
    4602:	2280      	movs	r2, #128	; 0x80
    4604:	601a      	str	r2, [r3, #0]
	HGM_CLR;
#endif

	RXLED_CLR;
    4606:	2110      	movs	r1, #16
	cc2400_strobe(SRFOFF);
	while ((cc2400_status() & FS_LOCK)); // need to wait for unlock?

#ifdef UBERTOOTH_ONE
	PAEN_CLR;
	HGM_CLR;
    4608:	f44f 7280 	mov.w	r2, #256	; 0x100
    460c:	601a      	str	r2, [r3, #0]
#endif

	RXLED_CLR;
    460e:	f843 1c20 	str.w	r1, [r3, #-32]
	TXLED_CLR;
    4612:	f843 2c20 	str.w	r2, [r3, #-32]
	USRLED_CLR;
    4616:	2202      	movs	r2, #2
    4618:	f843 2c20 	str.w	r2, [r3, #-32]

	clkn_stop();
    461c:	f003 fb0c 	bl	7c38 <clkn_stop>
	dio_ssp_stop();
    4620:	f003 fc36 	bl	7e90 <dio_ssp_stop>
	cs_reset();
    4624:	f003 faf6 	bl	7c14 <cs_reset>
	rssi_reset();
    4628:	f003 fa1e 	bl	7a68 <rssi_reset>

	/* hopping stuff */
	hop_mode = HOP_NONE;
    462c:	4b16      	ldr	r3, [pc, #88]	; (4688 <cc2400_idle+0xa0>)
	do_hop = 0;
	channel = 2441;
    462e:	4a17      	ldr	r2, [pc, #92]	; (468c <cc2400_idle+0xa4>)
    4630:	f640 1189 	movw	r1, #2441	; 0x989
	dio_ssp_stop();
	cs_reset();
	rssi_reset();

	/* hopping stuff */
	hop_mode = HOP_NONE;
    4634:	729c      	strb	r4, [r3, #10]
	do_hop = 0;
    4636:	72dc      	strb	r4, [r3, #11]
	channel = 2441;
    4638:	8011      	strh	r1, [r2, #0]
	hop_direct_channel = 0;
	hop_timeout = 158;
    463a:	219e      	movs	r1, #158	; 0x9e

	/* hopping stuff */
	hop_mode = HOP_NONE;
	do_hop = 0;
	channel = 2441;
	hop_direct_channel = 0;
    463c:	819c      	strh	r4, [r3, #12]
	hop_timeout = 158;
    463e:	f8a2 1048 	strh.w	r1, [r2, #72]	; 0x48
	requested_channel = 0;
	le_adv_channel = 2402;
    4642:	f640 1162 	movw	r1, #2402	; 0x962
	hop_mode = HOP_NONE;
	do_hop = 0;
	channel = 2441;
	hop_direct_channel = 0;
	hop_timeout = 158;
	requested_channel = 0;
    4646:	81dc      	strh	r4, [r3, #14]
	le_adv_channel = 2402;
    4648:	f8a2 104a 	strh.w	r1, [r2, #74]	; 0x4a


	/* bulk USB stuff */
	idle_buf_clkn_high = 0;
    464c:	709c      	strb	r4, [r3, #2]
	idle_buf_clk100ns = 0;
    464e:	605c      	str	r4, [r3, #4]
	idle_buf_channel = 0;
    4650:	811c      	strh	r4, [r3, #8]
	dma_discard = 0;
    4652:	741c      	strb	r4, [r3, #16]
	status = 0;
    4654:	705c      	strb	r4, [r3, #1]

	/* operation mode */
	mode = MODE_IDLE;
    4656:	745c      	strb	r4, [r3, #17]
	requested_mode = MODE_IDLE;
    4658:	749c      	strb	r4, [r3, #18]
	jam_mode = JAM_NONE;
    465a:	74dc      	strb	r4, [r3, #19]
	ego_mode = EGO_FOLLOW;
    465c:	751c      	strb	r4, [r3, #20]

	modulation = MOD_BT_BASIC_RATE;
    465e:	701c      	strb	r4, [r3, #0]

	/* specan stuff */
	low_freq = 2400;
    4660:	f44f 6316 	mov.w	r3, #2400	; 0x960
    4664:	f8a2 304c 	strh.w	r3, [r2, #76]	; 0x4c
	high_freq = 2483;
    4668:	3353      	adds	r3, #83	; 0x53
    466a:	f8a2 304e 	strh.w	r3, [r2, #78]	; 0x4e
	rssi_threshold = -30;

	target.address = 0;
    466e:	4908      	ldr	r1, [pc, #32]	; (4690 <cc2400_idle+0xa8>)
	modulation = MOD_BT_BASIC_RATE;

	/* specan stuff */
	low_freq = 2400;
	high_freq = 2483;
	rssi_threshold = -30;
    4670:	23e2      	movs	r3, #226	; 0xe2
    4672:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50

	target.address = 0;
    4676:	2200      	movs	r2, #0
    4678:	2300      	movs	r3, #0
    467a:	e9c1 2300 	strd	r2, r3, [r1]
	target.syncword = 0;
    467e:	e9c1 2302 	strd	r2, r3, [r1, #8]
    4682:	bd10      	pop	{r4, pc}
    4684:	2009c05c 	.word	0x2009c05c
    4688:	10000e34 	.word	0x10000e34
    468c:	1000044c 	.word	0x1000044c
    4690:	10001528 	.word	0x10001528

00004694 <cb_follow_le>:
	cs_trigger_disable();
}

/* low energy connection following
 * follows a known AA around */
int cb_follow_le() {
    4694:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	int i, j, k;
	int idx = whitening_index[btle_channel_index(channel-2402)];
    4698:	4c39      	ldr	r4, [pc, #228]	; (4780 <cb_follow_le+0xec>)
    469a:	8820      	ldrh	r0, [r4, #0]
    469c:	4626      	mov	r6, r4
    469e:	b280      	uxth	r0, r0
    46a0:	3862      	subs	r0, #98	; 0x62
    46a2:	b2c0      	uxtb	r0, r0
    46a4:	f003 f856 	bl	7754 <btle_channel_index>
    46a8:	4936      	ldr	r1, [pc, #216]	; (4784 <cb_follow_le+0xf0>)

	u32 access_address = 0;
    46aa:	2200      	movs	r2, #0

/* low energy connection following
 * follows a known AA around */
int cb_follow_le() {
	int i, j, k;
	int idx = whitening_index[btle_channel_index(channel-2402)];
    46ac:	5c0d      	ldrb	r5, [r1, r0]

	u32 access_address = 0;
	for (i = 0; i < 31; ++i) {
    46ae:	4613      	mov	r3, r2
    46b0:	468c      	mov	ip, r1
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
    46b2:	4f35      	ldr	r7, [pc, #212]	; (4788 <cb_follow_le+0xf4>)
    46b4:	5dd9      	ldrb	r1, [r3, r7]
int cb_follow_le() {
	int i, j, k;
	int idx = whitening_index[btle_channel_index(channel-2402)];

	u32 access_address = 0;
	for (i = 0; i < 31; ++i) {
    46b6:	3301      	adds	r3, #1
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
    46b8:	07c9      	lsls	r1, r1, #31
int cb_follow_le() {
	int i, j, k;
	int idx = whitening_index[btle_channel_index(channel-2402)];

	u32 access_address = 0;
	for (i = 0; i < 31; ++i) {
    46ba:	2b1f      	cmp	r3, #31
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
    46bc:	ea41 0252 	orr.w	r2, r1, r2, lsr #1
int cb_follow_le() {
	int i, j, k;
	int idx = whitening_index[btle_channel_index(channel-2402)];

	u32 access_address = 0;
	for (i = 0; i < 31; ++i) {
    46c0:	d1f7      	bne.n	46b2 <cb_follow_le+0x1e>
	}

	for (i = 31; i < DMA_SIZE * 8 + 32; i++) {
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
		if (access_address == le.access_address) {
    46c2:	6871      	ldr	r1, [r6, #4]
		access_address |= (unpacked[i] << 31);
	}

	for (i = 31; i < DMA_SIZE * 8 + 32; i++) {
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
    46c4:	5cf8      	ldrb	r0, [r7, r3]
    46c6:	07c0      	lsls	r0, r0, #31
    46c8:	ea40 0252 	orr.w	r2, r0, r2, lsr #1
		if (access_address == le.access_address) {
    46cc:	428a      	cmp	r2, r1
    46ce:	d14f      	bne.n	4770 <cb_follow_le+0xdc>
    46d0:	2200      	movs	r2, #0
    46d2:	eb07 0803 	add.w	r8, r7, r3
int cb_follow_le() {
	int i, j, k;
	int idx = whitening_index[btle_channel_index(channel-2402)];

	u32 access_address = 0;
	for (i = 0; i < 31; ++i) {
    46d6:	2000      	movs	r0, #0
    46d8:	eb08 08c2 	add.w	r8, r8, r2, lsl #3
    46dc:	4601      	mov	r1, r0
    46de:	eb08 0401 	add.w	r4, r8, r1
				u8 byte = 0;
				for (k = 0; k < 8; k++) {
					int offset = k + (j * 8) + i - 31;
					if (offset >= DMA_SIZE*8*2) break;
					int bit = unpacked[offset];
					if (j >= 4) { // unwhiten data bytes
    46e2:	2a03      	cmp	r2, #3
			for (j = 0; j < 46; ++j) {
				u8 byte = 0;
				for (k = 0; k < 8; k++) {
					int offset = k + (j * 8) + i - 31;
					if (offset >= DMA_SIZE*8*2) break;
					int bit = unpacked[offset];
    46e4:	f814 4c1f 	ldrb.w	r4, [r4, #-31]
					if (j >= 4) { // unwhiten data bytes
    46e8:	dd0c      	ble.n	4704 <cb_follow_le+0x70>
						bit ^= whitening[idx];
    46ea:	eb0c 0e05 	add.w	lr, ip, r5
    46ee:	f89e e028 	ldrb.w	lr, [lr, #40]	; 0x28
						idx = (idx + 1) % sizeof(whitening);
    46f2:	3501      	adds	r5, #1
				for (k = 0; k < 8; k++) {
					int offset = k + (j * 8) + i - 31;
					if (offset >= DMA_SIZE*8*2) break;
					int bit = unpacked[offset];
					if (j >= 4) { // unwhiten data bytes
						bit ^= whitening[idx];
    46f4:	ea84 040e 	eor.w	r4, r4, lr
						idx = (idx + 1) % sizeof(whitening);
    46f8:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
    46fc:	fbb5 f9fe 	udiv	r9, r5, lr
    4700:	fb0e 5519 	mls	r5, lr, r9, r5
					}
					byte |= bit << k;
    4704:	408c      	lsls	r4, r1
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
		if (access_address == le.access_address) {
			for (j = 0; j < 46; ++j) {
				u8 byte = 0;
				for (k = 0; k < 8; k++) {
    4706:	3101      	adds	r1, #1
					int bit = unpacked[offset];
					if (j >= 4) { // unwhiten data bytes
						bit ^= whitening[idx];
						idx = (idx + 1) % sizeof(whitening);
					}
					byte |= bit << k;
    4708:	4320      	orrs	r0, r4
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
		if (access_address == le.access_address) {
			for (j = 0; j < 46; ++j) {
				u8 byte = 0;
				for (k = 0; k < 8; k++) {
    470a:	2908      	cmp	r1, #8
					int bit = unpacked[offset];
					if (j >= 4) { // unwhiten data bytes
						bit ^= whitening[idx];
						idx = (idx + 1) % sizeof(whitening);
					}
					byte |= bit << k;
    470c:	b2c0      	uxtb	r0, r0
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
		if (access_address == le.access_address) {
			for (j = 0; j < 46; ++j) {
				u8 byte = 0;
				for (k = 0; k < 8; k++) {
    470e:	d1e6      	bne.n	46de <cb_follow_le+0x4a>
						bit ^= whitening[idx];
						idx = (idx + 1) % sizeof(whitening);
					}
					byte |= bit << k;
				}
				idle_rxbuf[j] = byte;
    4710:	4c1e      	ldr	r4, [pc, #120]	; (478c <cb_follow_le+0xf8>)
    4712:	6821      	ldr	r1, [r4, #0]
    4714:	5488      	strb	r0, [r1, r2]

	for (i = 31; i < DMA_SIZE * 8 + 32; i++) {
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
		if (access_address == le.access_address) {
			for (j = 0; j < 46; ++j) {
    4716:	3201      	adds	r2, #1
    4718:	2a2e      	cmp	r2, #46	; 0x2e
    471a:	d1da      	bne.n	46d2 <cb_follow_le+0x3e>
				}
				idle_rxbuf[j] = byte;
			}

			// verify CRC
			if (le.crc_verify) {
    471c:	6973      	ldr	r3, [r6, #20]
    471e:	b95b      	cbnz	r3, 4738 <cb_follow_le+0xa4>
				if (calc_crc != wire_crc) // skip packets with a bad CRC
					break;
			}

			// send to PC
			enqueue(LE_PACKET, (uint8_t*)idle_rxbuf);
    4720:	6821      	ldr	r1, [r4, #0]
    4722:	2001      	movs	r0, #1
    4724:	f7ff ff06 	bl	4534 <enqueue>
			RXLED_SET;
    4728:	4b19      	ldr	r3, [pc, #100]	; (4790 <cb_follow_le+0xfc>)
    472a:	2210      	movs	r2, #16
    472c:	601a      	str	r2, [r3, #0]

			packet_cb((uint8_t*)idle_rxbuf);
    472e:	4b19      	ldr	r3, [pc, #100]	; (4794 <cb_follow_le+0x100>)
    4730:	6820      	ldr	r0, [r4, #0]
    4732:	699b      	ldr	r3, [r3, #24]
    4734:	4798      	blx	r3

			break;
    4736:	e01f      	b.n	4778 <cb_follow_le+0xe4>
				idle_rxbuf[j] = byte;
			}

			// verify CRC
			if (le.crc_verify) {
				int len		 = (idle_rxbuf[5] & 0x3f) + 2;
    4738:	6823      	ldr	r3, [r4, #0]
    473a:	795d      	ldrb	r5, [r3, #5]
				u32 calc_crc = btle_crcgen_lut(le.crc_init_reversed, (uint8_t*)idle_rxbuf + 4, len);
    473c:	4b10      	ldr	r3, [pc, #64]	; (4780 <cb_follow_le+0xec>)
    473e:	6821      	ldr	r1, [r4, #0]
				idle_rxbuf[j] = byte;
			}

			// verify CRC
			if (le.crc_verify) {
				int len		 = (idle_rxbuf[5] & 0x3f) + 2;
    4740:	f005 053f 	and.w	r5, r5, #63	; 0x3f
				u32 calc_crc = btle_crcgen_lut(le.crc_init_reversed, (uint8_t*)idle_rxbuf + 4, len);
    4744:	1caa      	adds	r2, r5, #2
    4746:	6918      	ldr	r0, [r3, #16]
    4748:	3104      	adds	r1, #4
    474a:	f003 f883 	bl	7854 <btle_crcgen_lut>
				u32 wire_crc = (idle_rxbuf[4+len+2] << 16)
    474e:	6822      	ldr	r2, [r4, #0]
    4750:	f105 0308 	add.w	r3, r5, #8
    4754:	5cd1      	ldrb	r1, [r2, r3]
							 | (idle_rxbuf[4+len+1] << 8)
    4756:	6822      	ldr	r2, [r4, #0]
    4758:	1deb      	adds	r3, r5, #7
    475a:	5cd3      	ldrb	r3, [r2, r3]
							 |  idle_rxbuf[4+len+0];
    475c:	6822      	ldr	r2, [r4, #0]
    475e:	3506      	adds	r5, #6
    4760:	5d52      	ldrb	r2, [r2, r5]
			// verify CRC
			if (le.crc_verify) {
				int len		 = (idle_rxbuf[5] & 0x3f) + 2;
				u32 calc_crc = btle_crcgen_lut(le.crc_init_reversed, (uint8_t*)idle_rxbuf + 4, len);
				u32 wire_crc = (idle_rxbuf[4+len+2] << 16)
							 | (idle_rxbuf[4+len+1] << 8)
    4762:	021b      	lsls	r3, r3, #8
    4764:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
							 |  idle_rxbuf[4+len+0];
    4768:	4313      	orrs	r3, r2
				if (calc_crc != wire_crc) // skip packets with a bad CRC
    476a:	4298      	cmp	r0, r3
    476c:	d104      	bne.n	4778 <cb_follow_le+0xe4>
    476e:	e7d7      	b.n	4720 <cb_follow_le+0x8c>
	for (i = 0; i < 31; ++i) {
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
	}

	for (i = 31; i < DMA_SIZE * 8 + 32; i++) {
    4770:	3301      	adds	r3, #1
    4772:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
    4776:	d1a5      	bne.n	46c4 <cb_follow_le+0x30>
			break;
		}
	}

	return 1;
}
    4778:	2001      	movs	r0, #1
    477a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    477e:	bf00      	nop
    4780:	1000044c 	.word	0x1000044c
    4784:	00009fcc 	.word	0x00009fcc
    4788:	10001184 	.word	0x10001184
    478c:	10001180 	.word	0x10001180
    4790:	2009c038 	.word	0x2009c038
    4794:	10000e34 	.word	0x10000e34

00004798 <connection_follow_cb>:

/**
 * Called when we receive a packet in connection following mode.
 */
void connection_follow_cb(u8 *packet) {
    4798:	b538      	push	{r3, r4, r5, lr}
	u8 header = packet[HEADER_IDX];
	u8 *data_len = &packet[DATA_LEN_IDX];
	u8 *data = &packet[DATA_START_IDX];
	// u8 *crc = &packet[DATA_START_IDX + *data_len];

	if (le.link_state == LINK_CONN_PENDING) {
    479a:	4b58      	ldr	r3, [pc, #352]	; (48fc <connection_follow_cb+0x164>)
}

/**
 * Called when we receive a packet in connection following mode.
 */
void connection_follow_cb(u8 *packet) {
    479c:	4605      	mov	r5, r0
	u8 header = packet[HEADER_IDX];
	u8 *data_len = &packet[DATA_LEN_IDX];
	u8 *data = &packet[DATA_START_IDX];
	// u8 *crc = &packet[DATA_START_IDX + *data_len];

	if (le.link_state == LINK_CONN_PENDING) {
    479e:	7e1a      	ldrb	r2, [r3, #24]
#define HEADER_IDX 4
#define DATA_LEN_IDX 5
#define DATA_START_IDX 6

	// u8 *adv_addr = &packet[ADV_ADDRESS_IDX];
	u8 header = packet[HEADER_IDX];
    47a0:	7901      	ldrb	r1, [r0, #4]
	u8 *data_len = &packet[DATA_LEN_IDX];
	u8 *data = &packet[DATA_START_IDX];
	// u8 *crc = &packet[DATA_START_IDX + *data_len];

	if (le.link_state == LINK_CONN_PENDING) {
    47a2:	2a02      	cmp	r2, #2
    47a4:	461c      	mov	r4, r3
    47a6:	d113      	bne.n	47d0 <connection_follow_cb+0x38>
		// We received a packet in the connection pending state, so now the device *should* be connected
		le.link_state = LINK_CONNECTED;
    47a8:	2203      	movs	r2, #3
    47aa:	761a      	strb	r2, [r3, #24]
		le.conn_epoch = clkn;
    47ac:	4a54      	ldr	r2, [pc, #336]	; (4900 <connection_follow_cb+0x168>)
    47ae:	6812      	ldr	r2, [r2, #0]
    47b0:	61da      	str	r2, [r3, #28]
		le.interval_timer = le.conn_interval - 1;
    47b2:	8c5a      	ldrh	r2, [r3, #34]	; 0x22
    47b4:	3a01      	subs	r2, #1
    47b6:	b292      	uxth	r2, r2
    47b8:	841a      	strh	r2, [r3, #32]
		le.conn_count = 0;
    47ba:	2200      	movs	r2, #0
    47bc:	849a      	strh	r2, [r3, #36]	; 0x24
		le.update_pending = 0;
    47be:	62da      	str	r2, [r3, #44]	; 0x2c

		// hue hue hue
		if (jam_mode != JAM_NONE)
    47c0:	4b50      	ldr	r3, [pc, #320]	; (4904 <connection_follow_cb+0x16c>)
    47c2:	7cda      	ldrb	r2, [r3, #19]
    47c4:	2a00      	cmp	r2, #0
    47c6:	f000 8098 	beq.w	48fa <connection_follow_cb+0x162>
			le_jam_count = JAM_COUNT_DEFAULT;
    47ca:	2228      	movs	r2, #40	; 0x28
    47cc:	61da      	str	r2, [r3, #28]
    47ce:	bd38      	pop	{r3, r4, r5, pc}

	} else if (le.link_state == LINK_CONNECTED) {
    47d0:	2a03      	cmp	r2, #3
    47d2:	d13b      	bne.n	484c <connection_follow_cb+0xb4>
		u8 llid =  header & 0x03;

		// Apply any connection parameter update if necessary
		if (le.update_pending && le.conn_count == le.update_instant) {
    47d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
		// hue hue hue
		if (jam_mode != JAM_NONE)
			le_jam_count = JAM_COUNT_DEFAULT;

	} else if (le.link_state == LINK_CONNECTED) {
		u8 llid =  header & 0x03;
    47d6:	f001 0103 	and.w	r1, r1, #3

		// Apply any connection parameter update if necessary
		if (le.update_pending && le.conn_count == le.update_instant) {
    47da:	b1a3      	cbz	r3, 4806 <connection_follow_cb+0x6e>
    47dc:	8ca3      	ldrh	r3, [r4, #36]	; 0x24
    47de:	8e22      	ldrh	r2, [r4, #48]	; 0x30
    47e0:	b29b      	uxth	r3, r3
    47e2:	429a      	cmp	r2, r3
    47e4:	d10f      	bne.n	4806 <connection_follow_cb+0x6e>
			// This is the first packet received in the connection interval for which the new parameters apply
			le.conn_epoch = clkn;
    47e6:	4b46      	ldr	r3, [pc, #280]	; (4900 <connection_follow_cb+0x168>)
    47e8:	681b      	ldr	r3, [r3, #0]
    47ea:	61e3      	str	r3, [r4, #28]
			le.conn_interval = le.interval_update;
    47ec:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    47ee:	8463      	strh	r3, [r4, #34]	; 0x22
			le.interval_timer = le.interval_update - 1;
    47f0:	3b01      	subs	r3, #1
    47f2:	b29b      	uxth	r3, r3
    47f4:	8423      	strh	r3, [r4, #32]
			le.win_size = le.win_size_update;
    47f6:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
    47fa:	f884 3026 	strb.w	r3, [r4, #38]	; 0x26
			le.win_offset = le.win_offset_update;
    47fe:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
    4800:	8523      	strh	r3, [r4, #40]	; 0x28
			le.update_pending = 0;
    4802:	2300      	movs	r3, #0
    4804:	62e3      	str	r3, [r4, #44]	; 0x2c
		}

		if (llid == 0x03 && data[0] == 0x00) {
    4806:	2903      	cmp	r1, #3
    4808:	d177      	bne.n	48fa <connection_follow_cb+0x162>
    480a:	79ab      	ldrb	r3, [r5, #6]
    480c:	2b00      	cmp	r3, #0
    480e:	d174      	bne.n	48fa <connection_follow_cb+0x162>
			// This is a CONNECTION_UPDATE_REQ.
			// The host is changing the connection parameters.
			le.win_size_update = packet[7];
    4810:	79eb      	ldrb	r3, [r5, #7]
    4812:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
			le.win_offset_update = packet[8] + ((u16)packet[9] << 8);
    4816:	7a6a      	ldrb	r2, [r5, #9]
    4818:	7a2b      	ldrb	r3, [r5, #8]
    481a:	eb03 2302 	add.w	r3, r3, r2, lsl #8
    481e:	86e3      	strh	r3, [r4, #54]	; 0x36
			le.interval_update = packet[10] + ((u16)packet[11] << 8);
    4820:	7aea      	ldrb	r2, [r5, #11]
    4822:	7aab      	ldrb	r3, [r5, #10]
    4824:	eb03 2302 	add.w	r3, r3, r2, lsl #8
    4828:	8663      	strh	r3, [r4, #50]	; 0x32
			le.update_instant = packet[16] + ((u16)packet[17] << 8);
    482a:	7c6a      	ldrb	r2, [r5, #17]
    482c:	7c2b      	ldrb	r3, [r5, #16]
    482e:	eb03 2302 	add.w	r3, r3, r2, lsl #8
			if (le.update_instant - le.conn_count < 32767)
    4832:	8ca2      	ldrh	r2, [r4, #36]	; 0x24
			// This is a CONNECTION_UPDATE_REQ.
			// The host is changing the connection parameters.
			le.win_size_update = packet[7];
			le.win_offset_update = packet[8] + ((u16)packet[9] << 8);
			le.interval_update = packet[10] + ((u16)packet[11] << 8);
			le.update_instant = packet[16] + ((u16)packet[17] << 8);
    4834:	b29b      	uxth	r3, r3
			if (le.update_instant - le.conn_count < 32767)
    4836:	b292      	uxth	r2, r2
			// This is a CONNECTION_UPDATE_REQ.
			// The host is changing the connection parameters.
			le.win_size_update = packet[7];
			le.win_offset_update = packet[8] + ((u16)packet[9] << 8);
			le.interval_update = packet[10] + ((u16)packet[11] << 8);
			le.update_instant = packet[16] + ((u16)packet[17] << 8);
    4838:	8623      	strh	r3, [r4, #48]	; 0x30
			if (le.update_instant - le.conn_count < 32767)
    483a:	1a9b      	subs	r3, r3, r2
    483c:	f647 72fe 	movw	r2, #32766	; 0x7ffe
    4840:	4293      	cmp	r3, r2
    4842:	dc5a      	bgt.n	48fa <connection_follow_cb+0x162>
				le.update_pending = 1;
    4844:	4b2d      	ldr	r3, [pc, #180]	; (48fc <connection_follow_cb+0x164>)
    4846:	2201      	movs	r2, #1
    4848:	62da      	str	r2, [r3, #44]	; 0x2c
    484a:	bd38      	pop	{r3, r4, r5, pc}
		}

	} else if (le.link_state == LINK_LISTENING) {
    484c:	2a01      	cmp	r2, #1
    484e:	d154      	bne.n	48fa <connection_follow_cb+0x162>
		u8 pkt_type = packet[4] & 0x0F;
		if (pkt_type == 0x05) {
    4850:	f001 010f 	and.w	r1, r1, #15
    4854:	2905      	cmp	r1, #5
    4856:	d150      	bne.n	48fa <connection_follow_cb+0x162>
			uint16_t conn_interval;

			// ignore packets with incorrect length
			if (*data_len != 34)
    4858:	7943      	ldrb	r3, [r0, #5]
    485a:	2b22      	cmp	r3, #34	; 0x22
    485c:	d14d      	bne.n	48fa <connection_follow_cb+0x162>
				return;

			// conn interval must be [7.5 ms, 4.0s] in units of 1.25 ms
			conn_interval = (packet[29] << 8) | packet[28];
    485e:	7f03      	ldrb	r3, [r0, #28]
    4860:	7f42      	ldrb	r2, [r0, #29]
    4862:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
			if (conn_interval < 6 || conn_interval > 3200)
    4866:	3a06      	subs	r2, #6
    4868:	b292      	uxth	r2, r2
    486a:	f640 437a 	movw	r3, #3194	; 0xc7a
    486e:	429a      	cmp	r2, r3
    4870:	d843      	bhi.n	48fa <connection_follow_cb+0x162>
				return;

			// This is a connect packet
			// if we have a target, see if InitA or AdvA matches
			if (le.target_set &&
    4872:	6c23      	ldr	r3, [r4, #64]	; 0x40
    4874:	b92b      	cbnz	r3, 4882 <connection_follow_cb+0xea>
				memcmp(le.target, &packet[6], 6) &&  // Target address doesn't match Initiator.
				memcmp(le.target, &packet[12], 6)) {  // Target address doesn't match Advertiser.
				return;
			}

			le.link_state = LINK_CONN_PENDING;
    4876:	2302      	movs	r3, #2
			le.crc_verify = 0; // we will drop many packets if we attempt to filter by CRC
    4878:	2000      	movs	r0, #0
				memcmp(le.target, &packet[6], 6) &&  // Target address doesn't match Initiator.
				memcmp(le.target, &packet[12], 6)) {  // Target address doesn't match Advertiser.
				return;
			}

			le.link_state = LINK_CONN_PENDING;
    487a:	7623      	strb	r3, [r4, #24]
			le.crc_verify = 0; // we will drop many packets if we attempt to filter by CRC
    487c:	6160      	str	r0, [r4, #20]

			for (i = 0; i < 4; ++i)
    487e:	4603      	mov	r3, r0
    4880:	e011      	b.n	48a6 <connection_follow_cb+0x10e>
				return;

			// This is a connect packet
			// if we have a target, see if InitA or AdvA matches
			if (le.target_set &&
				memcmp(le.target, &packet[6], 6) &&  // Target address doesn't match Initiator.
    4882:	f104 0038 	add.w	r0, r4, #56	; 0x38
    4886:	1da9      	adds	r1, r5, #6
    4888:	2206      	movs	r2, #6
    488a:	f005 f97b 	bl	9b84 <memcmp>
			if (conn_interval < 6 || conn_interval > 3200)
				return;

			// This is a connect packet
			// if we have a target, see if InitA or AdvA matches
			if (le.target_set &&
    488e:	2800      	cmp	r0, #0
    4890:	d0f1      	beq.n	4876 <connection_follow_cb+0xde>
				memcmp(le.target, &packet[6], 6) &&  // Target address doesn't match Initiator.
				memcmp(le.target, &packet[12], 6)) {  // Target address doesn't match Advertiser.
    4892:	f104 0038 	add.w	r0, r4, #56	; 0x38
    4896:	f105 010c 	add.w	r1, r5, #12
    489a:	2206      	movs	r2, #6
    489c:	f005 f972 	bl	9b84 <memcmp>
				return;

			// This is a connect packet
			// if we have a target, see if InitA or AdvA matches
			if (le.target_set &&
				memcmp(le.target, &packet[6], 6) &&  // Target address doesn't match Initiator.
    48a0:	2800      	cmp	r0, #0
    48a2:	d0e8      	beq.n	4876 <connection_follow_cb+0xde>
    48a4:	bd38      	pop	{r3, r4, r5, pc}
    48a6:	18ea      	adds	r2, r5, r3

			le.link_state = LINK_CONN_PENDING;
			le.crc_verify = 0; // we will drop many packets if we attempt to filter by CRC

			for (i = 0; i < 4; ++i)
				aa |= packet[18+i] << (i*8);
    48a8:	7c91      	ldrb	r1, [r2, #18]
    48aa:	00da      	lsls	r2, r3, #3
    48ac:	fa01 f202 	lsl.w	r2, r1, r2
			}

			le.link_state = LINK_CONN_PENDING;
			le.crc_verify = 0; // we will drop many packets if we attempt to filter by CRC

			for (i = 0; i < 4; ++i)
    48b0:	3301      	adds	r3, #1
    48b2:	2b04      	cmp	r3, #4
				aa |= packet[18+i] << (i*8);
    48b4:	ea40 0002 	orr.w	r0, r0, r2
			}

			le.link_state = LINK_CONN_PENDING;
			le.crc_verify = 0; // we will drop many packets if we attempt to filter by CRC

			for (i = 0; i < 4; ++i)
    48b8:	d1f5      	bne.n	48a6 <connection_follow_cb+0x10e>
				aa |= packet[18+i] << (i*8);
			le_set_access_address(aa);
    48ba:	f7ff fe89 	bl	45d0 <le_set_access_address>

#define CRC_INIT (2+4+6+6+4)
			le.crc_init = (packet[CRC_INIT+2] << 16)
						| (packet[CRC_INIT+1] << 8)
    48be:	7de8      	ldrb	r0, [r5, #23]
			for (i = 0; i < 4; ++i)
				aa |= packet[18+i] << (i*8);
			le_set_access_address(aa);

#define CRC_INIT (2+4+6+6+4)
			le.crc_init = (packet[CRC_INIT+2] << 16)
    48c0:	7e2b      	ldrb	r3, [r5, #24]
						| (packet[CRC_INIT+1] << 8)
    48c2:	0200      	lsls	r0, r0, #8
    48c4:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
						|  packet[CRC_INIT+0];
    48c8:	7dab      	ldrb	r3, [r5, #22]
    48ca:	4318      	orrs	r0, r3
			for (i = 0; i < 4; ++i)
				aa |= packet[18+i] << (i*8);
			le_set_access_address(aa);

#define CRC_INIT (2+4+6+6+4)
			le.crc_init = (packet[CRC_INIT+2] << 16)
    48cc:	60e0      	str	r0, [r4, #12]
						| (packet[CRC_INIT+1] << 8)
						|  packet[CRC_INIT+0];
			le.crc_init_reversed = rbit(le.crc_init);
    48ce:	f003 ffd1 	bl	8874 <rbit>

#define WIN_SIZE (2+4+6+6+4+3)
			le.win_size = packet[WIN_SIZE];
    48d2:	7e6b      	ldrb	r3, [r5, #25]

#define CRC_INIT (2+4+6+6+4)
			le.crc_init = (packet[CRC_INIT+2] << 16)
						| (packet[CRC_INIT+1] << 8)
						|  packet[CRC_INIT+0];
			le.crc_init_reversed = rbit(le.crc_init);
    48d4:	6120      	str	r0, [r4, #16]

#define WIN_SIZE (2+4+6+6+4+3)
			le.win_size = packet[WIN_SIZE];
    48d6:	f884 3026 	strb.w	r3, [r4, #38]	; 0x26

#define WIN_OFFSET (2+4+6+6+4+3+1)
			le.win_offset = packet[WIN_OFFSET];
    48da:	7eab      	ldrb	r3, [r5, #26]
    48dc:	8523      	strh	r3, [r4, #40]	; 0x28

#define CONN_INTERVAL (2+4+6+6+4+3+1+2)
			le.conn_interval = (packet[CONN_INTERVAL+1] << 8)
    48de:	7f6a      	ldrb	r2, [r5, #29]
    48e0:	7f2b      	ldrb	r3, [r5, #28]
    48e2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    48e6:	8463      	strh	r3, [r4, #34]	; 0x22
							 |  packet[CONN_INTERVAL+0];

#define CHANNEL_INC (2+4+6+6+4+3+1+2+2+2+2+5)
			le.channel_increment = packet[CHANNEL_INC] & 0x1f;
    48e8:	f895 3027 	ldrb.w	r3, [r5, #39]	; 0x27
			le.channel_idx = le.channel_increment;

			// Hop to the initial channel immediately
			do_hop = 1;
    48ec:	2201      	movs	r2, #1
#define CONN_INTERVAL (2+4+6+6+4+3+1+2)
			le.conn_interval = (packet[CONN_INTERVAL+1] << 8)
							 |  packet[CONN_INTERVAL+0];

#define CHANNEL_INC (2+4+6+6+4+3+1+2+2+2+2+5)
			le.channel_increment = packet[CHANNEL_INC] & 0x1f;
    48ee:	f003 031f 	and.w	r3, r3, #31
    48f2:	76a3      	strb	r3, [r4, #26]
			le.channel_idx = le.channel_increment;
    48f4:	7663      	strb	r3, [r4, #25]

			// Hop to the initial channel immediately
			do_hop = 1;
    48f6:	4b03      	ldr	r3, [pc, #12]	; (4904 <connection_follow_cb+0x16c>)
    48f8:	72da      	strb	r2, [r3, #11]
    48fa:	bd38      	pop	{r3, r4, r5, pc}
    48fc:	1000044c 	.word	0x1000044c
    4900:	10001024 	.word	0x10001024
    4904:	10000e34 	.word	0x10000e34

00004908 <vendor_request_handler>:

	return 1;
}

static int vendor_request_handler(uint8_t request, uint16_t* request_params, uint8_t* data, int* data_len)
{
    4908:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint32_t clock;
	size_t length; // string length
	usb_pkt_rx* p = NULL;
	uint16_t reg_val;
	uint8_t i;
	dlen = *data_len;
    490c:	4c8a      	ldr	r4, [pc, #552]	; (4b38 <vendor_request_handler+0x230>)

	return 1;
}

static int vendor_request_handler(uint8_t request, uint16_t* request_params, uint8_t* data, int* data_len)
{
    490e:	461d      	mov	r5, r3
	uint32_t clock;
	size_t length; // string length
	usb_pkt_rx* p = NULL;
	uint16_t reg_val;
	uint8_t i;
	dlen = *data_len;
    4910:	681b      	ldr	r3, [r3, #0]

	return 1;
}

static int vendor_request_handler(uint8_t request, uint16_t* request_params, uint8_t* data, int* data_len)
{
    4912:	460f      	mov	r7, r1
    4914:	4616      	mov	r6, r2
	uint32_t clock;
	size_t length; // string length
	usb_pkt_rx* p = NULL;
	uint16_t reg_val;
	uint8_t i;
	dlen = *data_len;
    4916:	6223      	str	r3, [r4, #32]

	switch (request) {
    4918:	284a      	cmp	r0, #74	; 0x4a
    491a:	f200 8354 	bhi.w	4fc6 <vendor_request_handler+0x6be>
    491e:	e8df f010 	tbh	[pc, r0, lsl #1]
    4922:	0104      	.short	0x0104
    4924:	0053004f 	.word	0x0053004f
    4928:	005b0056 	.word	0x005b0056
    492c:	0063005e 	.word	0x0063005e
    4930:	00680066 	.word	0x00680066
    4934:	0071006c 	.word	0x0071006c
    4938:	00cb00c4 	.word	0x00cb00c4
    493c:	007f0109 	.word	0x007f0109
    4940:	0084007a 	.word	0x0084007a
    4944:	008c0089 	.word	0x008c0089
    4948:	00990091 	.word	0x00990091
    494c:	00bf00bd 	.word	0x00bf00bd
    4950:	010200c1 	.word	0x010200c1
    4954:	03520106 	.word	0x03520106
    4958:	009c0121 	.word	0x009c0121
    495c:	00ad00a3 	.word	0x00ad00a3
    4960:	00af00ab 	.word	0x00af00ab
    4964:	0140014e 	.word	0x0140014e
    4968:	016e016b 	.word	0x016e016b
    496c:	01760172 	.word	0x01760172
    4970:	01de01a9 	.word	0x01de01a9
    4974:	02420202 	.word	0x02420202
    4978:	02600255 	.word	0x02600255
    497c:	026f034f 	.word	0x026f034f
    4980:	027a0274 	.word	0x027a0274
    4984:	02900281 	.word	0x02900281
    4988:	01f801eb 	.word	0x01f801eb
    498c:	02ee02b7 	.word	0x02ee02b7
    4990:	0331015d 	.word	0x0331015d
    4994:	02bf0352 	.word	0x02bf0352
    4998:	034b0348 	.word	0x034b0348
    499c:	01da01c8 	.word	0x01da01c8
    49a0:	0352020d 	.word	0x0352020d
    49a4:	02d5004d 	.word	0x02d5004d
    49a8:	02e5013e 	.word	0x02e5013e
    49ac:	02490214 	.word	0x02490214
    49b0:	031a024f 	.word	0x031a024f
    49b4:	004b02f9 	.word	0x004b02f9
    49b8:	2300      	movs	r3, #0
    49ba:	e2b9      	b.n	4f30 <vendor_request_handler+0x628>
    49bc:	2400      	movs	r4, #0
    49be:	e274      	b.n	4eaa <vendor_request_handler+0x5a2>
	case UBERTOOTH_PING:
		*data_len = 0;
		break;

	case UBERTOOTH_RX_SYMBOLS:
		requested_mode = MODE_RX_SYMBOLS;
    49c0:	2001      	movs	r0, #1
    49c2:	74a0      	strb	r0, [r4, #18]
		*data_len = 0;
    49c4:	2300      	movs	r3, #0
    49c6:	e1a1      	b.n	4d0c <vendor_request_handler+0x404>
		break;

	case UBERTOOTH_TX_SYMBOLS:
		hop_mode = HOP_BLUETOOTH;
    49c8:	2302      	movs	r3, #2
    49ca:	72a3      	strb	r3, [r4, #10]
    49cc:	e0f5      	b.n	4bba <vendor_request_handler+0x2b2>
		requested_mode = MODE_TX_SYMBOLS;
		*data_len = 0;
		break;

	case UBERTOOTH_GET_USRLED:
		data[0] = (USRLED) ? 1 : 0;
    49ce:	4b5b      	ldr	r3, [pc, #364]	; (4b3c <vendor_request_handler+0x234>)
    49d0:	681b      	ldr	r3, [r3, #0]
    49d2:	f3c3 0340 	ubfx	r3, r3, #1, #1
    49d6:	e118      	b.n	4c0a <vendor_request_handler+0x302>
		*data_len = 1;
		break;

	case UBERTOOTH_SET_USRLED:
		if (request_params[0])
    49d8:	880a      	ldrh	r2, [r1, #0]
    49da:	2302      	movs	r3, #2
    49dc:	e015      	b.n	4a0a <vendor_request_handler+0x102>
		else
			USRLED_CLR;
		break;

	case UBERTOOTH_GET_RXLED:
		data[0] = (RXLED) ? 1 : 0;
    49de:	4b57      	ldr	r3, [pc, #348]	; (4b3c <vendor_request_handler+0x234>)
    49e0:	681b      	ldr	r3, [r3, #0]
    49e2:	f3c3 1300 	ubfx	r3, r3, #4, #1
    49e6:	e110      	b.n	4c0a <vendor_request_handler+0x302>
		*data_len = 1;
		break;

	case UBERTOOTH_SET_RXLED:
		if (request_params[0])
    49e8:	880a      	ldrh	r2, [r1, #0]
    49ea:	2310      	movs	r3, #16
    49ec:	e00d      	b.n	4a0a <vendor_request_handler+0x102>
		else
			RXLED_CLR;
		break;

	case UBERTOOTH_GET_TXLED:
		data[0] = (TXLED) ? 1 : 0;
    49ee:	4b53      	ldr	r3, [pc, #332]	; (4b3c <vendor_request_handler+0x234>)
    49f0:	e024      	b.n	4a3c <vendor_request_handler+0x134>
		*data_len = 1;
		break;

	case UBERTOOTH_SET_TXLED:
		if (request_params[0])
    49f2:	880a      	ldrh	r2, [r1, #0]
    49f4:	f44f 7380 	mov.w	r3, #256	; 0x100
    49f8:	e007      	b.n	4a0a <vendor_request_handler+0x102>
		else
			TXLED_CLR;
		break;

	case UBERTOOTH_GET_1V8:
		data[0] = (CC1V8) ? 1 : 0;
    49fa:	4b50      	ldr	r3, [pc, #320]	; (4b3c <vendor_request_handler+0x234>)
    49fc:	681b      	ldr	r3, [r3, #0]
    49fe:	f3c3 2340 	ubfx	r3, r3, #9, #1
    4a02:	e102      	b.n	4c0a <vendor_request_handler+0x302>
		*data_len = 1;
		break;

	case UBERTOOTH_SET_1V8:
		if (request_params[0])
    4a04:	880a      	ldrh	r2, [r1, #0]
    4a06:	f44f 7300 	mov.w	r3, #512	; 0x200
    4a0a:	b912      	cbnz	r2, 4a12 <vendor_request_handler+0x10a>

	case UBERTOOTH_SET_TXLED:
		if (request_params[0])
			TXLED_SET;
		else
			TXLED_CLR;
    4a0c:	4a4c      	ldr	r2, [pc, #304]	; (4b40 <vendor_request_handler+0x238>)
    4a0e:	6013      	str	r3, [r2, #0]
    4a10:	e2d6      	b.n	4fc0 <vendor_request_handler+0x6b8>
		*data_len = 1;
		break;

	case UBERTOOTH_SET_1V8:
		if (request_params[0])
			CC1V8_SET;
    4a12:	4a4c      	ldr	r2, [pc, #304]	; (4b44 <vendor_request_handler+0x23c>)
    4a14:	e7fb      	b.n	4a0e <vendor_request_handler+0x106>
		else
			CC1V8_CLR;
		break;

	case UBERTOOTH_GET_PARTNUM:
		get_part_num(data, data_len);
    4a16:	4630      	mov	r0, r6
    4a18:	4629      	mov	r1, r5
    4a1a:	f004 f9df 	bl	8ddc <get_part_num>
    4a1e:	e2cf      	b.n	4fc0 <vendor_request_handler+0x6b8>
	case UBERTOOTH_RESET:
		requested_mode = MODE_RESET;
		break;

	case UBERTOOTH_GET_SERIAL:
		get_device_serial(data, data_len);
    4a20:	4630      	mov	r0, r6
    4a22:	4629      	mov	r1, r5
    4a24:	f004 f9f6 	bl	8e14 <get_device_serial>
    4a28:	e2ca      	b.n	4fc0 <vendor_request_handler+0x6b8>
		break;

#ifdef UBERTOOTH_ONE
	case UBERTOOTH_GET_PAEN:
		data[0] = (PAEN) ? 1 : 0;
    4a2a:	4b47      	ldr	r3, [pc, #284]	; (4b48 <vendor_request_handler+0x240>)
    4a2c:	681b      	ldr	r3, [r3, #0]
    4a2e:	f3c3 13c0 	ubfx	r3, r3, #7, #1
    4a32:	e0ea      	b.n	4c0a <vendor_request_handler+0x302>
		*data_len = 1;
		break;

	case UBERTOOTH_SET_PAEN:
		if (request_params[0])
    4a34:	880a      	ldrh	r2, [r1, #0]
    4a36:	2380      	movs	r3, #128	; 0x80
    4a38:	e007      	b.n	4a4a <vendor_request_handler+0x142>
		else
			PAEN_CLR;
		break;

	case UBERTOOTH_GET_HGM:
		data[0] = (HGM) ? 1 : 0;
    4a3a:	4b43      	ldr	r3, [pc, #268]	; (4b48 <vendor_request_handler+0x240>)
    4a3c:	681b      	ldr	r3, [r3, #0]
    4a3e:	f3c3 2300 	ubfx	r3, r3, #8, #1
    4a42:	e0e2      	b.n	4c0a <vendor_request_handler+0x302>
		*data_len = 1;
		break;

	case UBERTOOTH_SET_HGM:
		if (request_params[0])
    4a44:	880a      	ldrh	r2, [r1, #0]
    4a46:	f44f 7380 	mov.w	r3, #256	; 0x100
    4a4a:	b10a      	cbz	r2, 4a50 <vendor_request_handler+0x148>
			HGM_SET;
    4a4c:	4a3f      	ldr	r2, [pc, #252]	; (4b4c <vendor_request_handler+0x244>)
    4a4e:	e7de      	b.n	4a0e <vendor_request_handler+0x106>
		else
			HGM_CLR;
    4a50:	4a3f      	ldr	r2, [pc, #252]	; (4b50 <vendor_request_handler+0x248>)
    4a52:	e7dc      	b.n	4a0e <vendor_request_handler+0x106>
		break;
#endif

#ifdef TX_ENABLE
	case UBERTOOTH_TX_TEST:
		requested_mode = MODE_TX_TEST;
    4a54:	2303      	movs	r3, #3
    4a56:	74a3      	strb	r3, [r4, #18]
    4a58:	e2b2      	b.n	4fc0 <vendor_request_handler+0x6b8>
		break;

	case UBERTOOTH_GET_PALEVEL:
		data[0] = cc2400_get(FREND) & 0x7;
    4a5a:	2005      	movs	r0, #5
    4a5c:	f003 fff6 	bl	8a4c <cc2400_get>
    4a60:	f000 0007 	and.w	r0, r0, #7
    4a64:	7030      	strb	r0, [r6, #0]
    4a66:	e1e8      	b.n	4e3a <vendor_request_handler+0x532>
		*data_len = 1;
		break;

	case UBERTOOTH_SET_PALEVEL:
		if( request_params[0] < 8 ) {
    4a68:	8809      	ldrh	r1, [r1, #0]
    4a6a:	2907      	cmp	r1, #7
    4a6c:	f200 82ab 	bhi.w	4fc6 <vendor_request_handler+0x6be>
			cc2400_set(FREND, 8 | request_params[0]);
    4a70:	2005      	movs	r0, #5
    4a72:	f041 0108 	orr.w	r1, r1, #8
    4a76:	e215      	b.n	4ea4 <vendor_request_handler+0x59c>
			return 0;
		}
		break;

	case UBERTOOTH_RANGE_TEST:
		requested_mode = MODE_RANGE_TEST;
    4a78:	2305      	movs	r3, #5
    4a7a:	e7ec      	b.n	4a56 <vendor_request_handler+0x14e>
		break;

	case UBERTOOTH_REPEATER:
		requested_mode = MODE_REPEATER;
    4a7c:	2306      	movs	r3, #6
    4a7e:	e7ea      	b.n	4a56 <vendor_request_handler+0x14e>
		break;
#endif

	case UBERTOOTH_RANGE_CHECK:
		data[0] = rr.valid;
    4a80:	4b34      	ldr	r3, [pc, #208]	; (4b54 <vendor_request_handler+0x24c>)
    4a82:	781a      	ldrb	r2, [r3, #0]
    4a84:	7032      	strb	r2, [r6, #0]
		data[1] = rr.request_pa;
    4a86:	785a      	ldrb	r2, [r3, #1]
    4a88:	7072      	strb	r2, [r6, #1]
		data[2] = rr.request_num;
    4a8a:	789a      	ldrb	r2, [r3, #2]
    4a8c:	70b2      	strb	r2, [r6, #2]
		data[3] = rr.reply_pa;
    4a8e:	78da      	ldrb	r2, [r3, #3]
    4a90:	70f2      	strb	r2, [r6, #3]
		data[4] = rr.reply_num;
    4a92:	791b      	ldrb	r3, [r3, #4]
    4a94:	7133      	strb	r3, [r6, #4]
		*data_len = 5;
    4a96:	2305      	movs	r3, #5
    4a98:	602b      	str	r3, [r5, #0]
    4a9a:	e291      	b.n	4fc0 <vendor_request_handler+0x6b8>
		break;

	case UBERTOOTH_STOP:
		requested_mode = MODE_IDLE;
    4a9c:	2300      	movs	r3, #0
    4a9e:	e7da      	b.n	4a56 <vendor_request_handler+0x14e>
		break;

	case UBERTOOTH_GET_MOD:
		data[0] = modulation;
    4aa0:	7823      	ldrb	r3, [r4, #0]
    4aa2:	e0b2      	b.n	4c0a <vendor_request_handler+0x302>
		*data_len = 1;
		break;

	case UBERTOOTH_SET_MOD:
		modulation = request_params[0];
    4aa4:	780b      	ldrb	r3, [r1, #0]
    4aa6:	7023      	strb	r3, [r4, #0]
    4aa8:	e28a      	b.n	4fc0 <vendor_request_handler+0x6b8>
		break;

	case UBERTOOTH_GET_CHANNEL:
		data[0] = channel & 0xFF;
    4aaa:	4b2b      	ldr	r3, [pc, #172]	; (4b58 <vendor_request_handler+0x250>)
    4aac:	881a      	ldrh	r2, [r3, #0]
    4aae:	7032      	strb	r2, [r6, #0]
		data[1] = (channel >> 8) & 0xFF;
    4ab0:	881b      	ldrh	r3, [r3, #0]
    4ab2:	f3c3 2307 	ubfx	r3, r3, #8, #8
    4ab6:	e1a6      	b.n	4e06 <vendor_request_handler+0x4fe>
		*data_len = 2;
		break;

	case UBERTOOTH_SET_CHANNEL:
		requested_channel = request_params[0];
    4ab8:	880a      	ldrh	r2, [r1, #0]
    4aba:	4b1f      	ldr	r3, [pc, #124]	; (4b38 <vendor_request_handler+0x230>)
    4abc:	81e2      	strh	r2, [r4, #14]
		/* bluetooth band sweep mode, start at channel 2402 */
		if (requested_channel > MAX_FREQ) {
    4abe:	89e1      	ldrh	r1, [r4, #14]
    4ac0:	f640 22ea 	movw	r2, #2794	; 0xaea
    4ac4:	b289      	uxth	r1, r1
    4ac6:	4291      	cmp	r1, r2
    4ac8:	d905      	bls.n	4ad6 <vendor_request_handler+0x1ce>
			hop_mode = HOP_SWEEP;
    4aca:	2201      	movs	r2, #1
    4acc:	729a      	strb	r2, [r3, #10]
			requested_channel = 2402;
    4ace:	f640 1262 	movw	r2, #2402	; 0x962
    4ad2:	81da      	strh	r2, [r3, #14]
    4ad4:	e017      	b.n	4b06 <vendor_request_handler+0x1fe>
		}
		/* fixed channel mode, can be outside bluetooth band */
		else {
			hop_mode = HOP_NONE;
    4ad6:	2200      	movs	r2, #0
    4ad8:	729a      	strb	r2, [r3, #10]
			requested_channel = MAX(requested_channel, MIN_FREQ);
    4ada:	89d9      	ldrh	r1, [r3, #14]
    4adc:	f640 02dc 	movw	r2, #2268	; 0x8dc
    4ae0:	b289      	uxth	r1, r1
    4ae2:	4291      	cmp	r1, r2
    4ae4:	bf8a      	itet	hi
    4ae6:	89db      	ldrhhi	r3, [r3, #14]
    4ae8:	4613      	movls	r3, r2
    4aea:	b29b      	uxthhi	r3, r3
    4aec:	81e3      	strh	r3, [r4, #14]
			requested_channel = MIN(requested_channel, MAX_FREQ);
    4aee:	89e2      	ldrh	r2, [r4, #14]
    4af0:	f640 23e9 	movw	r3, #2793	; 0xae9
    4af4:	b292      	uxth	r2, r2
    4af6:	429a      	cmp	r2, r3
    4af8:	bf97      	itett	ls
    4afa:	4b0f      	ldrls	r3, [pc, #60]	; (4b38 <vendor_request_handler+0x230>)
    4afc:	f640 23ea 	movwhi	r3, #2794	; 0xaea
    4b00:	89db      	ldrhls	r3, [r3, #14]
    4b02:	b29b      	uxthls	r3, r3
    4b04:	81e3      	strh	r3, [r4, #14]
		}

		le_adv_channel = requested_channel;
    4b06:	89e1      	ldrh	r1, [r4, #14]
    4b08:	4b13      	ldr	r3, [pc, #76]	; (4b58 <vendor_request_handler+0x250>)
    4b0a:	b289      	uxth	r1, r1
    4b0c:	f8a3 104a 	strh.w	r1, [r3, #74]	; 0x4a
		if (mode != MODE_BT_FOLLOW_LE) {
    4b10:	7c61      	ldrb	r1, [r4, #17]
			hop_mode = HOP_NONE;
			requested_channel = MAX(requested_channel, MIN_FREQ);
			requested_channel = MIN(requested_channel, MAX_FREQ);
		}

		le_adv_channel = requested_channel;
    4b12:	4a09      	ldr	r2, [pc, #36]	; (4b38 <vendor_request_handler+0x230>)
		if (mode != MODE_BT_FOLLOW_LE) {
    4b14:	2909      	cmp	r1, #9
    4b16:	f000 8253 	beq.w	4fc0 <vendor_request_handler+0x6b8>
			channel = requested_channel;
    4b1a:	89d1      	ldrh	r1, [r2, #14]
    4b1c:	b289      	uxth	r1, r1
    4b1e:	8019      	strh	r1, [r3, #0]
			requested_channel = 0;
    4b20:	2100      	movs	r1, #0
    4b22:	81d1      	strh	r1, [r2, #14]
    4b24:	e229      	b.n	4f7a <vendor_request_handler+0x672>
			cs_threshold_calc_and_set(channel);
		}
		break;

	case UBERTOOTH_SET_ISP:
		set_isp();
    4b26:	f004 f9a9 	bl	8e7c <set_isp>
		*data_len = 0; /* should never return */
    4b2a:	2300      	movs	r3, #0
    4b2c:	e7b4      	b.n	4a98 <vendor_request_handler+0x190>
		break;

	case UBERTOOTH_FLASH:
		bootloader_ctrl = DFU_MODE;
    4b2e:	4a0b      	ldr	r2, [pc, #44]	; (4b5c <vendor_request_handler+0x254>)
    4b30:	4b0b      	ldr	r3, [pc, #44]	; (4b60 <vendor_request_handler+0x258>)
    4b32:	601a      	str	r2, [r3, #0]
		requested_mode = MODE_RESET;
    4b34:	230b      	movs	r3, #11
    4b36:	e78e      	b.n	4a56 <vendor_request_handler+0x14e>
    4b38:	10000e34 	.word	0x10000e34
    4b3c:	2009c034 	.word	0x2009c034
    4b40:	2009c03c 	.word	0x2009c03c
    4b44:	2009c038 	.word	0x2009c038
    4b48:	2009c054 	.word	0x2009c054
    4b4c:	2009c058 	.word	0x2009c058
    4b50:	2009c05c 	.word	0x2009c05c
    4b54:	100014e4 	.word	0x100014e4
    4b58:	1000044c 	.word	0x1000044c
    4b5c:	4305bb21 	.word	0x4305bb21
    4b60:	1000001c 	.word	0x1000001c
		break;

	case UBERTOOTH_SPECAN:
		if (request_params[0] < 2049 || request_params[0] > 3072 ||
    4b64:	880a      	ldrh	r2, [r1, #0]
    4b66:	f46f 6c00 	mvn.w	ip, #2048	; 0x800
    4b6a:	eb02 030c 	add.w	r3, r2, ip
    4b6e:	f240 31ff 	movw	r1, #1023	; 0x3ff
    4b72:	b29b      	uxth	r3, r3
    4b74:	428b      	cmp	r3, r1
    4b76:	f200 8226 	bhi.w	4fc6 <vendor_request_handler+0x6be>
				request_params[1] < 2049 || request_params[1] > 3072 ||
    4b7a:	887b      	ldrh	r3, [r7, #2]
		bootloader_ctrl = DFU_MODE;
		requested_mode = MODE_RESET;
		break;

	case UBERTOOTH_SPECAN:
		if (request_params[0] < 2049 || request_params[0] > 3072 ||
    4b7c:	f46f 6600 	mvn.w	r6, #2048	; 0x800
    4b80:	1998      	adds	r0, r3, r6
    4b82:	b280      	uxth	r0, r0
    4b84:	4288      	cmp	r0, r1
    4b86:	f200 821e 	bhi.w	4fc6 <vendor_request_handler+0x6be>
				request_params[1] < 2049 || request_params[1] > 3072 ||
    4b8a:	4293      	cmp	r3, r2
    4b8c:	f0c0 821b 	bcc.w	4fc6 <vendor_request_handler+0x6be>
				request_params[1] < request_params[0])
			return 0;
		low_freq = request_params[0];
    4b90:	49af      	ldr	r1, [pc, #700]	; (4e50 <vendor_request_handler+0x548>)
    4b92:	f8a1 204c 	strh.w	r2, [r1, #76]	; 0x4c
		high_freq = request_params[1];
    4b96:	f8a1 304e 	strh.w	r3, [r1, #78]	; 0x4e
		requested_mode = MODE_SPECAN;
    4b9a:	2304      	movs	r3, #4
    4b9c:	e00d      	b.n	4bba <vendor_request_handler+0x2b2>
		*data_len = 0;
		break;

	case UBERTOOTH_RX_GENERIC:
		requested_mode = MODE_RX_GENERIC;
    4b9e:	230f      	movs	r3, #15
    4ba0:	e00b      	b.n	4bba <vendor_request_handler+0x2b2>
		*data_len = 0;
		break;

	case UBERTOOTH_LED_SPECAN:
		if (request_params[0] > 256)
    4ba2:	880b      	ldrh	r3, [r1, #0]
    4ba4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    4ba8:	f200 820d 	bhi.w	4fc6 <vendor_request_handler+0x6be>
			return 0;
		rssi_threshold = 54 - request_params[0];
    4bac:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    4bb0:	4aa7      	ldr	r2, [pc, #668]	; (4e50 <vendor_request_handler+0x548>)
    4bb2:	b2db      	uxtb	r3, r3
    4bb4:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
		requested_mode = MODE_LED_SPECAN;
    4bb8:	2307      	movs	r3, #7
    4bba:	74a3      	strb	r3, [r4, #18]
    4bbc:	e7b5      	b.n	4b2a <vendor_request_handler+0x222>
		*data_len = 0;
		break;

	case UBERTOOTH_GET_REV_NUM:
		data[0] = 0x00;
    4bbe:	2300      	movs	r3, #0
    4bc0:	7033      	strb	r3, [r6, #0]
		data[1] = 0x00;
    4bc2:	7073      	strb	r3, [r6, #1]

		length = (u8)strlen(GIT_REVISION);
    4bc4:	48a3      	ldr	r0, [pc, #652]	; (4e54 <vendor_request_handler+0x54c>)
    4bc6:	f005 f89f 	bl	9d08 <strlen>
    4bca:	b2c4      	uxtb	r4, r0
		data[2] = length;
    4bcc:	70b4      	strb	r4, [r6, #2]

		memcpy(&data[3], GIT_REVISION, length);
    4bce:	4622      	mov	r2, r4
    4bd0:	1cf0      	adds	r0, r6, #3
    4bd2:	49a0      	ldr	r1, [pc, #640]	; (4e54 <vendor_request_handler+0x54c>)
    4bd4:	f005 f80a 	bl	9bec <memcpy>

		*data_len = 2 + 1 + length;
    4bd8:	3403      	adds	r4, #3
    4bda:	e00b      	b.n	4bf4 <vendor_request_handler+0x2ec>
		break;

	case UBERTOOTH_GET_COMPILE_INFO:
		length = (u8)strlen(compile_info);
    4bdc:	489e      	ldr	r0, [pc, #632]	; (4e58 <vendor_request_handler+0x550>)
    4bde:	f005 f893 	bl	9d08 <strlen>
    4be2:	b2c4      	uxtb	r4, r0
		data[0] = length;
    4be4:	4630      	mov	r0, r6
    4be6:	f800 4b01 	strb.w	r4, [r0], #1
		memcpy(&data[1], compile_info, length);
    4bea:	4622      	mov	r2, r4
    4bec:	499a      	ldr	r1, [pc, #616]	; (4e58 <vendor_request_handler+0x550>)
    4bee:	f004 fffd 	bl	9bec <memcpy>
		*data_len = 1 + length;
    4bf2:	3401      	adds	r4, #1
    4bf4:	602c      	str	r4, [r5, #0]
    4bf6:	e1e3      	b.n	4fc0 <vendor_request_handler+0x6b8>
		break;

	case UBERTOOTH_GET_BOARD_ID:
		data[0] = BOARD_ID;
    4bf8:	2001      	movs	r0, #1
    4bfa:	7030      	strb	r0, [r6, #0]
    4bfc:	e11e      	b.n	4e3c <vendor_request_handler+0x534>
		*data_len = 1;
		break;

	case UBERTOOTH_SET_SQUELCH:
		cs_threshold_req = (int8_t)request_params[0];
    4bfe:	880a      	ldrh	r2, [r1, #0]
    4c00:	4b96      	ldr	r3, [pc, #600]	; (4e5c <vendor_request_handler+0x554>)
    4c02:	701a      	strb	r2, [r3, #0]
    4c04:	e1b8      	b.n	4f78 <vendor_request_handler+0x670>
		cs_threshold_calc_and_set(channel);
		break;

	case UBERTOOTH_GET_SQUELCH:
		data[0] = cs_threshold_req;
    4c06:	4b95      	ldr	r3, [pc, #596]	; (4e5c <vendor_request_handler+0x554>)
    4c08:	781b      	ldrb	r3, [r3, #0]
    4c0a:	7033      	strb	r3, [r6, #0]
    4c0c:	e115      	b.n	4e3a <vendor_request_handler+0x532>
		*data_len = 1;
		break;

	case UBERTOOTH_SET_BDADDR:
		target.address = 0;
    4c0e:	4f94      	ldr	r7, [pc, #592]	; (4e60 <vendor_request_handler+0x558>)
    4c10:	2400      	movs	r4, #0
    4c12:	2500      	movs	r5, #0
    4c14:	e9c7 4500 	strd	r4, r5, [r7]
		target.syncword = 0;
    4c18:	e9c7 4502 	strd	r4, r5, [r7, #8]
		for(int i=0; i < 8; i++) {
    4c1c:	f04f 0800 	mov.w	r8, #0
			target.address |= (uint64_t)data[i] << 8*i;
    4c20:	f816 0008 	ldrb.w	r0, [r6, r8]
    4c24:	ea4f 02c8 	mov.w	r2, r8, lsl #3
    4c28:	2100      	movs	r1, #0
    4c2a:	f004 fcdd 	bl	95e8 <__aeabi_llsl>
    4c2e:	e9d7 4500 	ldrd	r4, r5, [r7]
		break;

	case UBERTOOTH_SET_BDADDR:
		target.address = 0;
		target.syncword = 0;
		for(int i=0; i < 8; i++) {
    4c32:	f108 0801 	add.w	r8, r8, #1
			target.address |= (uint64_t)data[i] << 8*i;
    4c36:	4320      	orrs	r0, r4
    4c38:	4329      	orrs	r1, r5
		break;

	case UBERTOOTH_SET_BDADDR:
		target.address = 0;
		target.syncword = 0;
		for(int i=0; i < 8; i++) {
    4c3a:	f1b8 0f08 	cmp.w	r8, #8
			target.address |= (uint64_t)data[i] << 8*i;
    4c3e:	e9c7 0100 	strd	r0, r1, [r7]
		break;

	case UBERTOOTH_SET_BDADDR:
		target.address = 0;
		target.syncword = 0;
		for(int i=0; i < 8; i++) {
    4c42:	d1ed      	bne.n	4c20 <vendor_request_handler+0x318>
    4c44:	f04f 0800 	mov.w	r8, #0
    4c48:	eb06 0308 	add.w	r3, r6, r8
			target.address |= (uint64_t)data[i] << 8*i;
		}
		for(int i=0; i < 8; i++) {
			target.syncword |= (uint64_t)data[i+8] << 8*i;
    4c4c:	7a18      	ldrb	r0, [r3, #8]
    4c4e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
    4c52:	2100      	movs	r1, #0
    4c54:	f004 fcc8 	bl	95e8 <__aeabi_llsl>
    4c58:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
		target.address = 0;
		target.syncword = 0;
		for(int i=0; i < 8; i++) {
			target.address |= (uint64_t)data[i] << 8*i;
		}
		for(int i=0; i < 8; i++) {
    4c5c:	f108 0801 	add.w	r8, r8, #1
			target.syncword |= (uint64_t)data[i+8] << 8*i;
    4c60:	4320      	orrs	r0, r4
    4c62:	4329      	orrs	r1, r5
		target.address = 0;
		target.syncword = 0;
		for(int i=0; i < 8; i++) {
			target.address |= (uint64_t)data[i] << 8*i;
		}
		for(int i=0; i < 8; i++) {
    4c64:	f1b8 0f08 	cmp.w	r8, #8
			target.syncword |= (uint64_t)data[i+8] << 8*i;
    4c68:	e9c7 0102 	strd	r0, r1, [r7, #8]
		target.address = 0;
		target.syncword = 0;
		for(int i=0; i < 8; i++) {
			target.address |= (uint64_t)data[i] << 8*i;
		}
		for(int i=0; i < 8; i++) {
    4c6c:	d1ec      	bne.n	4c48 <vendor_request_handler+0x340>
			target.syncword |= (uint64_t)data[i+8] << 8*i;
		}
		precalc();
    4c6e:	f002 fc37 	bl	74e0 <precalc>
    4c72:	e1a5      	b.n	4fc0 <vendor_request_handler+0x6b8>
		break;

	case UBERTOOTH_START_HOPPING:
		clkn_offset = 0;
    4c74:	4a7b      	ldr	r2, [pc, #492]	; (4e64 <vendor_request_handler+0x55c>)
    4c76:	2300      	movs	r3, #0
    4c78:	6013      	str	r3, [r2, #0]
		for(int i=0; i < 4; i++) {
			clkn_offset <<= 8;
    4c7a:	6811      	ldr	r1, [r2, #0]
    4c7c:	0209      	lsls	r1, r1, #8
    4c7e:	6011      	str	r1, [r2, #0]
			clkn_offset |= data[i];
    4c80:	5cf0      	ldrb	r0, [r6, r3]
    4c82:	6811      	ldr	r1, [r2, #0]
		precalc();
		break;

	case UBERTOOTH_START_HOPPING:
		clkn_offset = 0;
		for(int i=0; i < 4; i++) {
    4c84:	3301      	adds	r3, #1
			clkn_offset <<= 8;
			clkn_offset |= data[i];
    4c86:	4301      	orrs	r1, r0
		precalc();
		break;

	case UBERTOOTH_START_HOPPING:
		clkn_offset = 0;
		for(int i=0; i < 4; i++) {
    4c88:	2b04      	cmp	r3, #4
			clkn_offset <<= 8;
			clkn_offset |= data[i];
    4c8a:	6011      	str	r1, [r2, #0]
		precalc();
		break;

	case UBERTOOTH_START_HOPPING:
		clkn_offset = 0;
		for(int i=0; i < 4; i++) {
    4c8c:	d1f5      	bne.n	4c7a <vendor_request_handler+0x372>
			clkn_offset <<= 8;
			clkn_offset |= data[i];
		}
		hop_mode = HOP_BLUETOOTH;
    4c8e:	2302      	movs	r3, #2
    4c90:	72a3      	strb	r3, [r4, #10]
		dma_discard = 1;
		DIO_SSEL_SET;
    4c92:	4b75      	ldr	r3, [pc, #468]	; (4e68 <vendor_request_handler+0x560>)
		for(int i=0; i < 4; i++) {
			clkn_offset <<= 8;
			clkn_offset |= data[i];
		}
		hop_mode = HOP_BLUETOOTH;
		dma_discard = 1;
    4c94:	2001      	movs	r0, #1
		DIO_SSEL_SET;
    4c96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
		for(int i=0; i < 4; i++) {
			clkn_offset <<= 8;
			clkn_offset |= data[i];
		}
		hop_mode = HOP_BLUETOOTH;
		dma_discard = 1;
    4c9a:	7420      	strb	r0, [r4, #16]
		DIO_SSEL_SET;
    4c9c:	601a      	str	r2, [r3, #0]
		clk100ns_offset = (data[4] << 8) | (data[5] << 0);
    4c9e:	7973      	ldrb	r3, [r6, #5]
    4ca0:	7932      	ldrb	r2, [r6, #4]
    4ca2:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
    4ca6:	4b71      	ldr	r3, [pc, #452]	; (4e6c <vendor_request_handler+0x564>)
    4ca8:	801a      	strh	r2, [r3, #0]
		requested_mode = MODE_BT_FOLLOW;
    4caa:	2308      	movs	r3, #8
    4cac:	74a3      	strb	r3, [r4, #18]
		break;
    4cae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

	case UBERTOOTH_AFH:
		hop_mode = HOP_AFH;
    4cb2:	2305      	movs	r3, #5
    4cb4:	72a3      	strb	r3, [r4, #10]
		requested_mode = MODE_AFH;
    4cb6:	230e      	movs	r3, #14
    4cb8:	74a3      	strb	r3, [r4, #18]

		for(int i=0; i < 10; i++) {
    4cba:	2300      	movs	r3, #0
			afh_map[i] = 0;
    4cbc:	496c      	ldr	r1, [pc, #432]	; (4e70 <vendor_request_handler+0x568>)
    4cbe:	2200      	movs	r2, #0
    4cc0:	545a      	strb	r2, [r3, r1]

	case UBERTOOTH_AFH:
		hop_mode = HOP_AFH;
		requested_mode = MODE_AFH;

		for(int i=0; i < 10; i++) {
    4cc2:	3301      	adds	r3, #1
    4cc4:	2b0a      	cmp	r3, #10
    4cc6:	d1f9      	bne.n	4cbc <vendor_request_handler+0x3b4>
			afh_map[i] = 0;
		}
		used_channels = 0;
    4cc8:	4b6a      	ldr	r3, [pc, #424]	; (4e74 <vendor_request_handler+0x56c>)
		afh_enabled = 1;
    4cca:	2001      	movs	r0, #1
		requested_mode = MODE_AFH;

		for(int i=0; i < 10; i++) {
			afh_map[i] = 0;
		}
		used_channels = 0;
    4ccc:	701a      	strb	r2, [r3, #0]
		afh_enabled = 1;
    4cce:	4b6a      	ldr	r3, [pc, #424]	; (4e78 <vendor_request_handler+0x570>)
    4cd0:	7018      	strb	r0, [r3, #0]
		break;
    4cd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

	case UBERTOOTH_HOP:
		do_hop = 1;
    4cd6:	2001      	movs	r0, #1
    4cd8:	72e0      	strb	r0, [r4, #11]
		break;
    4cda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

	case UBERTOOTH_SET_CLOCK:
		clock = data[0] | data[1] << 8 | data[2] << 16 | data[3] << 24;
    4cde:	78b2      	ldrb	r2, [r6, #2]
    4ce0:	7873      	ldrb	r3, [r6, #1]
    4ce2:	0412      	lsls	r2, r2, #16
    4ce4:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
    4ce8:	7833      	ldrb	r3, [r6, #0]
    4cea:	431a      	orrs	r2, r3
    4cec:	78f3      	ldrb	r3, [r6, #3]
    4cee:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
		clkn = clock;
    4cf2:	4b62      	ldr	r3, [pc, #392]	; (4e7c <vendor_request_handler+0x574>)
    4cf4:	601a      	str	r2, [r3, #0]
    4cf6:	e13f      	b.n	4f78 <vendor_request_handler+0x670>
	usb_pkt_rx* p = NULL;
	uint16_t reg_val;
	uint8_t i;
	dlen = *data_len;

	switch (request) {
    4cf8:	2300      	movs	r3, #0
		cs_threshold_calc_and_set(channel);
		break;

	case UBERTOOTH_SET_AFHMAP:
		for(int i=0; i < 10; i++) {
			afh_map[i] = data[i];
    4cfa:	5cf1      	ldrb	r1, [r6, r3]
    4cfc:	4a5c      	ldr	r2, [pc, #368]	; (4e70 <vendor_request_handler+0x568>)
    4cfe:	5499      	strb	r1, [r3, r2]
		clkn = clock;
		cs_threshold_calc_and_set(channel);
		break;

	case UBERTOOTH_SET_AFHMAP:
		for(int i=0; i < 10; i++) {
    4d00:	3301      	adds	r3, #1
    4d02:	2b0a      	cmp	r3, #10
    4d04:	d1f9      	bne.n	4cfa <vendor_request_handler+0x3f2>
			afh_map[i] = data[i];
		}
		afh_enabled = 1;
    4d06:	4a5c      	ldr	r2, [pc, #368]	; (4e78 <vendor_request_handler+0x570>)
    4d08:	2001      	movs	r0, #1
    4d0a:	7010      	strb	r0, [r2, #0]
		*data_len = 10;
    4d0c:	602b      	str	r3, [r5, #0]
		break;
    4d0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	usb_pkt_rx* p = NULL;
	uint16_t reg_val;
	uint8_t i;
	dlen = *data_len;

	switch (request) {
    4d12:	2300      	movs	r3, #0
		*data_len = 10;
		break;

	case UBERTOOTH_CLEAR_AFHMAP:
		for(int i=0; i < 10; i++) {
			afh_map[i] = 0;
    4d14:	4956      	ldr	r1, [pc, #344]	; (4e70 <vendor_request_handler+0x568>)
    4d16:	2200      	movs	r2, #0
    4d18:	545a      	strb	r2, [r3, r1]
		afh_enabled = 1;
		*data_len = 10;
		break;

	case UBERTOOTH_CLEAR_AFHMAP:
		for(int i=0; i < 10; i++) {
    4d1a:	3301      	adds	r3, #1
    4d1c:	2b0a      	cmp	r3, #10
    4d1e:	d1f9      	bne.n	4d14 <vendor_request_handler+0x40c>
			afh_map[i] = 0;
		}
		afh_enabled = 0;
    4d20:	4955      	ldr	r1, [pc, #340]	; (4e78 <vendor_request_handler+0x570>)
    4d22:	700a      	strb	r2, [r1, #0]
    4d24:	e6b8      	b.n	4a98 <vendor_request_handler+0x190>
		*data_len = 10;
		break;

	case UBERTOOTH_GET_CLOCK:
		clock = clkn;
    4d26:	4b55      	ldr	r3, [pc, #340]	; (4e7c <vendor_request_handler+0x574>)
    4d28:	6819      	ldr	r1, [r3, #0]
		for(int i=0; i < 4; i++) {
    4d2a:	2300      	movs	r3, #0
    4d2c:	00da      	lsls	r2, r3, #3
			data[i] = (clock >> (8*i)) & 0xff;
    4d2e:	fa21 f202 	lsr.w	r2, r1, r2
    4d32:	54f2      	strb	r2, [r6, r3]
		*data_len = 10;
		break;

	case UBERTOOTH_GET_CLOCK:
		clock = clkn;
		for(int i=0; i < 4; i++) {
    4d34:	3301      	adds	r3, #1
    4d36:	2b04      	cmp	r3, #4
    4d38:	d1f8      	bne.n	4d2c <vendor_request_handler+0x424>
    4d3a:	e6ad      	b.n	4a98 <vendor_request_handler+0x190>
		}
		*data_len = 4;
		break;

	case UBERTOOTH_TRIM_CLOCK:
		clk100ns_offset = (data[0] << 8) | (data[1] << 0);
    4d3c:	7873      	ldrb	r3, [r6, #1]
    4d3e:	7832      	ldrb	r2, [r6, #0]
    4d40:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
    4d44:	4b49      	ldr	r3, [pc, #292]	; (4e6c <vendor_request_handler+0x564>)
    4d46:	801a      	strh	r2, [r3, #0]
    4d48:	e13a      	b.n	4fc0 <vendor_request_handler+0x6b8>
		break;

	case UBERTOOTH_FIX_CLOCK_DRIFT:
		clk_drift_ppm += (int16_t)(data[0] << 8) | (data[1] << 0);
    4d4a:	4b4d      	ldr	r3, [pc, #308]	; (4e80 <vendor_request_handler+0x578>)
    4d4c:	7830      	ldrb	r0, [r6, #0]
    4d4e:	8819      	ldrh	r1, [r3, #0]
    4d50:	7872      	ldrb	r2, [r6, #1]
    4d52:	b289      	uxth	r1, r1
    4d54:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
    4d58:	440a      	add	r2, r1
    4d5a:	b292      	uxth	r2, r2
    4d5c:	801a      	strh	r2, [r3, #0]

		// Too slow
		if (clk_drift_ppm < 0) {
    4d5e:	881a      	ldrh	r2, [r3, #0]
    4d60:	4948      	ldr	r1, [pc, #288]	; (4e84 <vendor_request_handler+0x57c>)
    4d62:	b212      	sxth	r2, r2
    4d64:	2a00      	cmp	r2, #0
    4d66:	4a48      	ldr	r2, [pc, #288]	; (4e88 <vendor_request_handler+0x580>)
    4d68:	da07      	bge.n	4d7a <vendor_request_handler+0x472>
			clk_drift_correction = 320 / (uint16_t)(-clk_drift_ppm);
    4d6a:	881b      	ldrh	r3, [r3, #0]
    4d6c:	f44f 70a0 	mov.w	r0, #320	; 0x140
    4d70:	425b      	negs	r3, r3
    4d72:	b29b      	uxth	r3, r3
    4d74:	fb90 f3f3 	sdiv	r3, r0, r3
    4d78:	e00a      	b.n	4d90 <vendor_request_handler+0x488>
			clkn_next_drift_fix = clkn_last_drift_fix + clk_drift_correction;
		}
		// Too fast
		else if (clk_drift_ppm > 0) {
    4d7a:	8818      	ldrh	r0, [r3, #0]
    4d7c:	b200      	sxth	r0, r0
    4d7e:	2800      	cmp	r0, #0
    4d80:	dd0d      	ble.n	4d9e <vendor_request_handler+0x496>
			clk_drift_correction = 320 / clk_drift_ppm;
    4d82:	881b      	ldrh	r3, [r3, #0]
    4d84:	f44f 70a0 	mov.w	r0, #320	; 0x140
    4d88:	b21b      	sxth	r3, r3
    4d8a:	fb90 f3f3 	sdiv	r3, r0, r3
    4d8e:	b29b      	uxth	r3, r3
    4d90:	8013      	strh	r3, [r2, #0]
			clkn_next_drift_fix = clkn_last_drift_fix + clk_drift_correction;
    4d92:	4b3e      	ldr	r3, [pc, #248]	; (4e8c <vendor_request_handler+0x584>)
    4d94:	6818      	ldr	r0, [r3, #0]
    4d96:	8813      	ldrh	r3, [r2, #0]
    4d98:	b29b      	uxth	r3, r3
    4d9a:	4403      	add	r3, r0
    4d9c:	e001      	b.n	4da2 <vendor_request_handler+0x49a>
		}
		// Don't trim
		else {
			clk_drift_correction = 0;
    4d9e:	2300      	movs	r3, #0
    4da0:	8013      	strh	r3, [r2, #0]
			clkn_next_drift_fix = 0;
    4da2:	600b      	str	r3, [r1, #0]
    4da4:	e10c      	b.n	4fc0 <vendor_request_handler+0x6b8>
		}

		break;

	case UBERTOOTH_BTLE_SNIFFING:
		*data_len = 0;
    4da6:	2300      	movs	r3, #0
    4da8:	602b      	str	r3, [r5, #0]

		do_hop = 0;
    4daa:	72e3      	strb	r3, [r4, #11]
		hop_mode = HOP_BTLE;
    4dac:	2303      	movs	r3, #3
    4dae:	72a3      	strb	r3, [r4, #10]
		requested_mode = MODE_BT_FOLLOW_LE;
    4db0:	2309      	movs	r3, #9
    4db2:	e04a      	b.n	4e4a <vendor_request_handler+0x542>
		cs_threshold_calc_and_set(channel);
		break;
	
	// JWHUR cfo estimation tracking
	case UBERTOOTH_BTLE_CFO:
		do_hop = 0;
    4db4:	2300      	movs	r3, #0
    4db6:	72e3      	strb	r3, [r4, #11]
		hop_mode = HOP_BTLE;
    4db8:	2303      	movs	r3, #3
    4dba:	72a3      	strb	r3, [r4, #10]
		requested_mode = MODE_BT_CFO_LE;
    4dbc:	2311      	movs	r3, #17
    4dbe:	e044      	b.n	4e4a <vendor_request_handler+0x542>
		queue_init();
		cs_threshold_calc_and_set(channel);
		break;

	case UBERTOOTH_BTLE_RSSI:
		do_hop = 0;
    4dc0:	2300      	movs	r3, #0
    4dc2:	72e3      	strb	r3, [r4, #11]
		hop_mode = HOP_BTLE;
    4dc4:	2303      	movs	r3, #3
    4dc6:	72a3      	strb	r3, [r4, #10]
		requested_mode = MODE_BT_RSSI_LE;
    4dc8:	2312      	movs	r3, #18
    4dca:	e03e      	b.n	4e4a <vendor_request_handler+0x542>
	usb_pkt_rx* p = NULL;
	uint16_t reg_val;
	uint8_t i;
	dlen = *data_len;

	switch (request) {
    4dcc:	2300      	movs	r3, #0
		cs_threshold_calc_and_set(channel);
		break;

	case UBERTOOTH_GET_ACCESS_ADDRESS:
		for(int i=0; i < 4; i++) {
			data[i] = (le.access_address >> (8*i)) & 0xff;
    4dce:	4920      	ldr	r1, [pc, #128]	; (4e50 <vendor_request_handler+0x548>)
    4dd0:	00da      	lsls	r2, r3, #3
    4dd2:	6849      	ldr	r1, [r1, #4]
    4dd4:	fa21 f202 	lsr.w	r2, r1, r2
    4dd8:	54f2      	strb	r2, [r6, r3]
		queue_init();
		cs_threshold_calc_and_set(channel);
		break;

	case UBERTOOTH_GET_ACCESS_ADDRESS:
		for(int i=0; i < 4; i++) {
    4dda:	3301      	adds	r3, #1
    4ddc:	2b04      	cmp	r3, #4
    4dde:	d1f6      	bne.n	4dce <vendor_request_handler+0x4c6>
    4de0:	e65a      	b.n	4a98 <vendor_request_handler+0x190>
		}
		*data_len = 4;
		break;

	case UBERTOOTH_SET_ACCESS_ADDRESS:
		le_set_access_address(data[0] | data[1] << 8 | data[2] << 16 | data[3] << 24);
    4de2:	78b3      	ldrb	r3, [r6, #2]
    4de4:	7872      	ldrb	r2, [r6, #1]
    4de6:	041b      	lsls	r3, r3, #16
    4de8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    4dec:	7832      	ldrb	r2, [r6, #0]
    4dee:	78f0      	ldrb	r0, [r6, #3]
    4df0:	4313      	orrs	r3, r2
    4df2:	ea43 6000 	orr.w	r0, r3, r0, lsl #24
    4df6:	f7ff fbeb 	bl	45d0 <le_set_access_address>
		le.target_set = 1;
    4dfa:	2001      	movs	r0, #1
    4dfc:	4b14      	ldr	r3, [pc, #80]	; (4e50 <vendor_request_handler+0x548>)
    4dfe:	e0d5      	b.n	4fac <vendor_request_handler+0x6a4>
		break;

	case UBERTOOTH_DO_SOMETHING_REPLY:
		// after you do something, tell me what you did!
		// don't commit here please
		data[0] = 0x13;
    4e00:	2313      	movs	r3, #19
    4e02:	7033      	strb	r3, [r6, #0]
		data[1] = 0x37;
    4e04:	2337      	movs	r3, #55	; 0x37
    4e06:	7073      	strb	r3, [r6, #1]
    4e08:	e048      	b.n	4e9c <vendor_request_handler+0x594>
		*data_len = 2;
		break;

	case UBERTOOTH_GET_CRC_VERIFY:
		data[0] = le.crc_verify ? 1 : 0;
    4e0a:	4b11      	ldr	r3, [pc, #68]	; (4e50 <vendor_request_handler+0x548>)
    4e0c:	695b      	ldr	r3, [r3, #20]
    4e0e:	3300      	adds	r3, #0
    4e10:	bf18      	it	ne
    4e12:	2301      	movne	r3, #1
    4e14:	e6f9      	b.n	4c0a <vendor_request_handler+0x302>
		*data_len = 1;
		break;

	case UBERTOOTH_SET_CRC_VERIFY:
		le.crc_verify = request_params[0] ? 1 : 0;
    4e16:	880a      	ldrh	r2, [r1, #0]
    4e18:	4b0d      	ldr	r3, [pc, #52]	; (4e50 <vendor_request_handler+0x548>)
    4e1a:	3200      	adds	r2, #0
    4e1c:	bf18      	it	ne
    4e1e:	2201      	movne	r2, #1
    4e20:	615a      	str	r2, [r3, #20]
    4e22:	e0cd      	b.n	4fc0 <vendor_request_handler+0x6b8>
		break;

	case UBERTOOTH_POLL:
		p = dequeue();
    4e24:	f002 fdd2 	bl	79cc <dequeue>
		if (p != NULL) {
    4e28:	4601      	mov	r1, r0
    4e2a:	b128      	cbz	r0, 4e38 <vendor_request_handler+0x530>
			memcpy(data, (void *)p, sizeof(usb_pkt_rx));
    4e2c:	4630      	mov	r0, r6
    4e2e:	2240      	movs	r2, #64	; 0x40
    4e30:	f004 fedc 	bl	9bec <memcpy>
			*data_len = sizeof(usb_pkt_rx);
    4e34:	2340      	movs	r3, #64	; 0x40
    4e36:	e62f      	b.n	4a98 <vendor_request_handler+0x190>
		} else {
			data[0] = 0;
    4e38:	7030      	strb	r0, [r6, #0]
			*data_len = 1;
    4e3a:	2001      	movs	r0, #1
    4e3c:	6028      	str	r0, [r5, #0]
    4e3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		break;

	case UBERTOOTH_BTLE_PROMISC:
		*data_len = 0;
    4e42:	2300      	movs	r3, #0
    4e44:	602b      	str	r3, [r5, #0]

		hop_mode = HOP_NONE;
    4e46:	72a3      	strb	r3, [r4, #10]
		requested_mode = MODE_BT_PROMISC_LE;
    4e48:	230a      	movs	r3, #10
    4e4a:	74a3      	strb	r3, [r4, #18]
    4e4c:	e092      	b.n	4f74 <vendor_request_handler+0x66c>
    4e4e:	bf00      	nop
    4e50:	1000044c 	.word	0x1000044c
    4e54:	0000a8b0 	.word	0x0000a8b0
    4e58:	0000a073 	.word	0x0000a073
    4e5c:	100014a8 	.word	0x100014a8
    4e60:	10001528 	.word	0x10001528
    4e64:	10001018 	.word	0x10001018
    4e68:	2009c098 	.word	0x2009c098
    4e6c:	10001172 	.word	0x10001172
    4e70:	1000100b 	.word	0x1000100b
    4e74:	10001009 	.word	0x10001009
    4e78:	100014a7 	.word	0x100014a7
    4e7c:	10001024 	.word	0x10001024
    4e80:	100014a4 	.word	0x100014a4
    4e84:	100014dc 	.word	0x100014dc
    4e88:	10001020 	.word	0x10001020
    4e8c:	1000101c 	.word	0x1000101c
		queue_init();
		cs_threshold_calc_and_set(channel);
		break;

	case UBERTOOTH_READ_REGISTER:
		reg_val = cc2400_get(request_params[0]);
    4e90:	7808      	ldrb	r0, [r1, #0]
    4e92:	f003 fddb 	bl	8a4c <cc2400_get>
		data[0] = (reg_val >> 8) & 0xff;
    4e96:	0a03      	lsrs	r3, r0, #8
    4e98:	7033      	strb	r3, [r6, #0]
		data[1] = reg_val & 0xff;
    4e9a:	7070      	strb	r0, [r6, #1]
		*data_len = 2;
    4e9c:	2302      	movs	r3, #2
    4e9e:	e5fb      	b.n	4a98 <vendor_request_handler+0x190>
		break;

	case UBERTOOTH_WRITE_REGISTER:
		cc2400_set(request_params[0] & 0xff, request_params[1]);
    4ea0:	7808      	ldrb	r0, [r1, #0]
    4ea2:	8849      	ldrh	r1, [r1, #2]
    4ea4:	f003 fddb 	bl	8a5e <cc2400_set>
    4ea8:	e08a      	b.n	4fc0 <vendor_request_handler+0x6b8>
		break;

	case UBERTOOTH_WRITE_REGISTERS:
		for(i=0; i<request_params[0]; i++) {
    4eaa:	883b      	ldrh	r3, [r7, #0]
    4eac:	42a3      	cmp	r3, r4
    4eae:	f240 8087 	bls.w	4fc0 <vendor_request_handler+0x6b8>
			reg_val = (data[(i*3)+1] << 8) | data[(i*3)+2];
    4eb2:	2303      	movs	r3, #3
    4eb4:	4363      	muls	r3, r4
    4eb6:	18f2      	adds	r2, r6, r3
    4eb8:	7851      	ldrb	r1, [r2, #1]
    4eba:	7892      	ldrb	r2, [r2, #2]
			cc2400_set(data[i*3], reg_val);
    4ebc:	5cf0      	ldrb	r0, [r6, r3]
    4ebe:	ea42 2101 	orr.w	r1, r2, r1, lsl #8
	case UBERTOOTH_WRITE_REGISTER:
		cc2400_set(request_params[0] & 0xff, request_params[1]);
		break;

	case UBERTOOTH_WRITE_REGISTERS:
		for(i=0; i<request_params[0]; i++) {
    4ec2:	3401      	adds	r4, #1
			reg_val = (data[(i*3)+1] << 8) | data[(i*3)+2];
			cc2400_set(data[i*3], reg_val);
    4ec4:	f003 fdcb 	bl	8a5e <cc2400_set>
	case UBERTOOTH_WRITE_REGISTER:
		cc2400_set(request_params[0] & 0xff, request_params[1]);
		break;

	case UBERTOOTH_WRITE_REGISTERS:
		for(i=0; i<request_params[0]; i++) {
    4ec8:	b2e4      	uxtb	r4, r4
    4eca:	e7ee      	b.n	4eaa <vendor_request_handler+0x5a2>
	usb_pkt_rx* p = NULL;
	uint16_t reg_val;
	uint8_t i;
	dlen = *data_len;

	switch (request) {
    4ecc:	2400      	movs	r4, #0
		break;

	case UBERTOOTH_READ_ALL_REGISTERS:
		#define MAX_READ_REG 0x2d
		for(i=0; i<=MAX_READ_REG; i++) {
			reg_val = cc2400_get(i);
    4ece:	4620      	mov	r0, r4
    4ed0:	f003 fdbc 	bl	8a4c <cc2400_get>
			data[i*3] = i;
    4ed4:	7034      	strb	r4, [r6, #0]
		}
		break;

	case UBERTOOTH_READ_ALL_REGISTERS:
		#define MAX_READ_REG 0x2d
		for(i=0; i<=MAX_READ_REG; i++) {
    4ed6:	3401      	adds	r4, #1
    4ed8:	b2e4      	uxtb	r4, r4
			reg_val = cc2400_get(i);
			data[i*3] = i;
			data[(i*3)+1] = (reg_val >> 8) & 0xff;
    4eda:	0a03      	lsrs	r3, r0, #8
		}
		break;

	case UBERTOOTH_READ_ALL_REGISTERS:
		#define MAX_READ_REG 0x2d
		for(i=0; i<=MAX_READ_REG; i++) {
    4edc:	2c2e      	cmp	r4, #46	; 0x2e
			reg_val = cc2400_get(i);
			data[i*3] = i;
			data[(i*3)+1] = (reg_val >> 8) & 0xff;
    4ede:	7073      	strb	r3, [r6, #1]
			data[(i*3)+2] = reg_val & 0xff;
    4ee0:	70b0      	strb	r0, [r6, #2]
    4ee2:	f106 0603 	add.w	r6, r6, #3
		}
		break;

	case UBERTOOTH_READ_ALL_REGISTERS:
		#define MAX_READ_REG 0x2d
		for(i=0; i<=MAX_READ_REG; i++) {
    4ee6:	d1f2      	bne.n	4ece <vendor_request_handler+0x5c6>
			reg_val = cc2400_get(i);
			data[i*3] = i;
			data[(i*3)+1] = (reg_val >> 8) & 0xff;
			data[(i*3)+2] = reg_val & 0xff;
		}
		*data_len = MAX_READ_REG*3;
    4ee8:	2387      	movs	r3, #135	; 0x87
    4eea:	e5d5      	b.n	4a98 <vendor_request_handler+0x190>
		break;

	case UBERTOOTH_TX_GENERIC_PACKET:
		i = 7 + data[6];
    4eec:	79b2      	ldrb	r2, [r6, #6]
		memcpy(&tx_pkt, data, i);
    4eee:	4837      	ldr	r0, [pc, #220]	; (4fcc <vendor_request_handler+0x6c4>)
		}
		*data_len = MAX_READ_REG*3;
		break;

	case UBERTOOTH_TX_GENERIC_PACKET:
		i = 7 + data[6];
    4ef0:	3207      	adds	r2, #7
		memcpy(&tx_pkt, data, i);
    4ef2:	4631      	mov	r1, r6
    4ef4:	b2d2      	uxtb	r2, r2
    4ef6:	f004 fe79 	bl	9bec <memcpy>
		//tx_pkt.channel = data[4] << 8 | data[5];
		requested_mode = MODE_TX_GENERIC;
    4efa:	2310      	movs	r3, #16
    4efc:	e65d      	b.n	4bba <vendor_request_handler+0x2b2>
		*data_len = 0;
		break;

	case UBERTOOTH_BTLE_SLAVE:
		// FIXME, If slave_mac_address_data has already been memory allocated, it has to be freed
		slave_mac_address_data = (uint8_t*) malloc(sizeof(uint8_t)*dlen);
    4efe:	4618      	mov	r0, r3
    4f00:	f004 fb7e 	bl	9600 <malloc>
    4f04:	4b32      	ldr	r3, [pc, #200]	; (4fd0 <vendor_request_handler+0x6c8>)
		memcpy(slave_mac_address_data, data, dlen);
    4f06:	4631      	mov	r1, r6
    4f08:	6a22      	ldr	r2, [r4, #32]
		*data_len = 0;
		break;

	case UBERTOOTH_BTLE_SLAVE:
		// FIXME, If slave_mac_address_data has already been memory allocated, it has to be freed
		slave_mac_address_data = (uint8_t*) malloc(sizeof(uint8_t)*dlen);
    4f0a:	6018      	str	r0, [r3, #0]
		memcpy(slave_mac_address_data, data, dlen);
    4f0c:	f004 fe6e 	bl	9bec <memcpy>
		requested_mode = MODE_BT_SLAVE_LE;
    4f10:	230c      	movs	r3, #12
    4f12:	e5a0      	b.n	4a56 <vendor_request_handler+0x14e>
		break;

	case UBERTOOTH_BTLE_SLAVE_BULK1:
		slave_mac_address_data = (uint8_t*) malloc(sizeof(uint8_t)*390); // Transmit 3 RSA public key encrypted data (128 byte) + mac address (6 byte)
    4f14:	f44f 70c3 	mov.w	r0, #390	; 0x186
    4f18:	f004 fb72 	bl	9600 <malloc>
    4f1c:	4b2c      	ldr	r3, [pc, #176]	; (4fd0 <vendor_request_handler+0x6c8>)
		memcpy(slave_mac_address_data, data, dlen);
    4f1e:	4631      	mov	r1, r6
    4f20:	6a22      	ldr	r2, [r4, #32]
		memcpy(slave_mac_address_data, data, dlen);
		requested_mode = MODE_BT_SLAVE_LE;
		break;

	case UBERTOOTH_BTLE_SLAVE_BULK1:
		slave_mac_address_data = (uint8_t*) malloc(sizeof(uint8_t)*390); // Transmit 3 RSA public key encrypted data (128 byte) + mac address (6 byte)
    4f22:	6018      	str	r0, [r3, #0]
		memcpy(slave_mac_address_data, data, dlen);
    4f24:	f004 fe62 	bl	9bec <memcpy>
		dlen_bulk1 = dlen;
    4f28:	6a23      	ldr	r3, [r4, #32]
    4f2a:	6263      	str	r3, [r4, #36]	; 0x24
		requested_mode = MODE_WAIT_BULK;
    4f2c:	2314      	movs	r3, #20
    4f2e:	e592      	b.n	4a56 <vendor_request_handler+0x14e>
		break;

	case UBERTOOTH_BTLE_SLAVE_BULK2:
//		memcpy(slave_mac_address_data + dlen_bulk1, data, dlen);
		for(i=0; i<dlen; i++) slave_mac_address_data[dlen_bulk1 + i] = data[i];
    4f30:	6a21      	ldr	r1, [r4, #32]
    4f32:	4a28      	ldr	r2, [pc, #160]	; (4fd4 <vendor_request_handler+0x6cc>)
    4f34:	428b      	cmp	r3, r1
    4f36:	da08      	bge.n	4f4a <vendor_request_handler+0x642>
    4f38:	4825      	ldr	r0, [pc, #148]	; (4fd0 <vendor_request_handler+0x6c8>)
    4f3a:	6a52      	ldr	r2, [r2, #36]	; 0x24
    4f3c:	6800      	ldr	r0, [r0, #0]
    4f3e:	5cf1      	ldrb	r1, [r6, r3]
    4f40:	4402      	add	r2, r0
    4f42:	54d1      	strb	r1, [r2, r3]
    4f44:	3301      	adds	r3, #1
    4f46:	b2db      	uxtb	r3, r3
    4f48:	e7f2      	b.n	4f30 <vendor_request_handler+0x628>
		dlen = 390;
    4f4a:	f44f 73c3 	mov.w	r3, #390	; 0x186
    4f4e:	6213      	str	r3, [r2, #32]
		requested_mode = MODE_BT_SLAVE_LE;
    4f50:	230c      	movs	r3, #12
    4f52:	7493      	strb	r3, [r2, #18]
    4f54:	e034      	b.n	4fc0 <vendor_request_handler+0x6b8>
		break;

	//JWHUR for rssi sampling synchronization
	case UBERTOOTH_BTLE_SYNC:
		slave_mac_address_data = (uint8_t*) malloc(sizeof(uint8_t)*6);
    4f56:	2006      	movs	r0, #6
    4f58:	f004 fb52 	bl	9600 <malloc>
    4f5c:	4b1c      	ldr	r3, [pc, #112]	; (4fd0 <vendor_request_handler+0x6c8>)
		memcpy(slave_mac_address_data, data, 6);
    4f5e:	4631      	mov	r1, r6
    4f60:	2206      	movs	r2, #6
		requested_mode = MODE_BT_SLAVE_LE;
		break;

	//JWHUR for rssi sampling synchronization
	case UBERTOOTH_BTLE_SYNC:
		slave_mac_address_data = (uint8_t*) malloc(sizeof(uint8_t)*6);
    4f62:	6018      	str	r0, [r3, #0]
		memcpy(slave_mac_address_data, data, 6);
    4f64:	f004 fe42 	bl	9bec <memcpy>
		requested_mode = MODE_BT_SYNC_LE;
    4f68:	2313      	movs	r3, #19
    4f6a:	74a3      	strb	r3, [r4, #18]
		do_hop = 0;
    4f6c:	2300      	movs	r3, #0
    4f6e:	72e3      	strb	r3, [r4, #11]
		hop_mode = HOP_BTLE;
    4f70:	2303      	movs	r3, #3
    4f72:	72a3      	strb	r3, [r4, #10]
		queue_init();
    4f74:	f002 fce8 	bl	7948 <queue_init>
		cs_threshold_calc_and_set(channel);
    4f78:	4b17      	ldr	r3, [pc, #92]	; (4fd8 <vendor_request_handler+0x6d0>)
    4f7a:	8818      	ldrh	r0, [r3, #0]
    4f7c:	b280      	uxth	r0, r0
    4f7e:	f002 fdeb 	bl	7b58 <cs_threshold_calc_and_set>
    4f82:	e01d      	b.n	4fc0 <vendor_request_handler+0x6b8>
		break;
	
	case UBERTOOTH_BTLE_SET_TARGET:
		// Addresses appear in packets in reverse-octet order.
		// Store the target address in reverse order so that we can do a simple memcmp later
		le.target[0] = data[5];
    4f84:	7972      	ldrb	r2, [r6, #5]
    4f86:	4b14      	ldr	r3, [pc, #80]	; (4fd8 <vendor_request_handler+0x6d0>)
		le.target[1] = data[4];
		le.target[2] = data[3];
		le.target[3] = data[2];
		le.target[4] = data[1];
		le.target[5] = data[0];
		le.target_set = 1;
    4f88:	2001      	movs	r0, #1
		break;
	
	case UBERTOOTH_BTLE_SET_TARGET:
		// Addresses appear in packets in reverse-octet order.
		// Store the target address in reverse order so that we can do a simple memcmp later
		le.target[0] = data[5];
    4f8a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		le.target[1] = data[4];
    4f8e:	7932      	ldrb	r2, [r6, #4]
    4f90:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
		le.target[2] = data[3];
    4f94:	78f2      	ldrb	r2, [r6, #3]
    4f96:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
		le.target[3] = data[2];
    4f9a:	78b2      	ldrb	r2, [r6, #2]
    4f9c:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
		le.target[4] = data[1];
    4fa0:	7872      	ldrb	r2, [r6, #1]
    4fa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
		le.target[5] = data[0];
    4fa6:	7832      	ldrb	r2, [r6, #0]
    4fa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
		le.target_set = 1;
    4fac:	6418      	str	r0, [r3, #64]	; 0x40
		break;
    4fae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

#ifdef TX_ENABLE
	case UBERTOOTH_JAM_MODE:
		jam_mode = request_params[0];
    4fb2:	780b      	ldrb	r3, [r1, #0]
    4fb4:	74e3      	strb	r3, [r4, #19]
    4fb6:	e003      	b.n	4fc0 <vendor_request_handler+0x6b8>
	case UBERTOOTH_EGO:
#ifndef TX_ENABLE
		if (ego_mode == EGO_JAM)
			return 0;
#endif
		requested_mode = MODE_EGO;
    4fb8:	230d      	movs	r3, #13
    4fba:	74a3      	strb	r3, [r4, #18]
		ego_mode = request_params[0];
    4fbc:	780b      	ldrb	r3, [r1, #0]
    4fbe:	7523      	strb	r3, [r4, #20]
		break;

	default:
		return 0;
	}
	return 1;
    4fc0:	2001      	movs	r0, #1
    4fc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

	case UBERTOOTH_SET_PALEVEL:
		if( request_params[0] < 8 ) {
			cc2400_set(FREND, 8 | request_params[0]);
		} else {
			return 0;
    4fc6:	2000      	movs	r0, #0

	default:
		return 0;
	}
	return 1;
}
    4fc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    4fcc:	10001028 	.word	0x10001028
    4fd0:	100014e0 	.word	0x100014e0
    4fd4:	10000e34 	.word	0x10000e34
    4fd8:	1000044c 	.word	0x1000044c

00004fdc <enqueue_time>:
	return 1;
}

//JWHUR usb_time_rx
static int enqueue_time(uint8_t* buf)
{
    4fdc:	b510      	push	{r4, lr}
    4fde:	4604      	mov	r4, r0
	usb_time_rx* f = usb_enqueue_time();
    4fe0:	f002 fcda 	bl	7998 <usb_enqueue_time>
	if  (f == NULL) {
    4fe4:	b928      	cbnz	r0, 4ff2 <enqueue_time+0x16>
		status |= FIFO_OVERFLOW;
    4fe6:	4b06      	ldr	r3, [pc, #24]	; (5000 <enqueue_time+0x24>)
    4fe8:	7859      	ldrb	r1, [r3, #1]
    4fea:	f041 0104 	orr.w	r1, r1, #4
    4fee:	7059      	strb	r1, [r3, #1]
    4ff0:	bd10      	pop	{r4, pc}
		return 0;
	}
	memcpy(f->time, buf, 16 * sizeof(long));
    4ff2:	4621      	mov	r1, r4
    4ff4:	2240      	movs	r2, #64	; 0x40
    4ff6:	f004 fdf9 	bl	9bec <memcpy>
	return 1;
    4ffa:	2001      	movs	r0, #1
}
    4ffc:	bd10      	pop	{r4, pc}
    4ffe:	bf00      	nop
    5000:	10000e34 	.word	0x10000e34

00005004 <enqueue_with_ts>:
//

int enqueue_with_ts(uint8_t type, uint8_t* buf, uint32_t ts)
{
    5004:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5008:	4606      	mov	r6, r0
    500a:	460f      	mov	r7, r1
    500c:	4690      	mov	r8, r2
	usb_pkt_rx* f = usb_enqueue();
    500e:	f002 fca9 	bl	7964 <usb_enqueue>
    5012:	4d10      	ldr	r5, [pc, #64]	; (5054 <enqueue_with_ts+0x50>)

	/* fail if queue is full */
	if (f == NULL) {
    5014:	4604      	mov	r4, r0
    5016:	b928      	cbnz	r0, 5024 <enqueue_with_ts+0x20>
		status |= FIFO_OVERFLOW;
    5018:	786b      	ldrb	r3, [r5, #1]
    501a:	f043 0304 	orr.w	r3, r3, #4
    501e:	706b      	strb	r3, [r5, #1]
		return 0;
    5020:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	f->pkt_type = type;

	f->clkn_high = 0;
	f->clk100ns = ts;

	f->channel = (uint8_t)((channel - 2402) & 0xff);
    5024:	4b0c      	ldr	r3, [pc, #48]	; (5058 <enqueue_with_ts+0x54>)
	if (f == NULL) {
		status |= FIFO_OVERFLOW;
		return 0;
	}

	f->pkt_type = type;
    5026:	7006      	strb	r6, [r0, #0]

	f->clkn_high = 0;
	f->clk100ns = ts;

	f->channel = (uint8_t)((channel - 2402) & 0xff);
    5028:	881b      	ldrh	r3, [r3, #0]
		return 0;
	}

	f->pkt_type = type;

	f->clkn_high = 0;
    502a:	2600      	movs	r6, #0
	f->clk100ns = ts;

	f->channel = (uint8_t)((channel - 2402) & 0xff);
    502c:	b29b      	uxth	r3, r3
    502e:	3b62      	subs	r3, #98	; 0x62
		return 0;
	}

	f->pkt_type = type;

	f->clkn_high = 0;
    5030:	70c6      	strb	r6, [r0, #3]
	f->clk100ns = ts;
    5032:	f8c0 8004 	str.w	r8, [r0, #4]

	f->channel = (uint8_t)((channel - 2402) & 0xff);
    5036:	7083      	strb	r3, [r0, #2]
	f->rssi_avg = 0;
    5038:	7286      	strb	r6, [r0, #10]
	f->rssi_count = 0;
    503a:	72c6      	strb	r6, [r0, #11]

	memcpy(f->data, buf, DMA_SIZE);
    503c:	4639      	mov	r1, r7
    503e:	2232      	movs	r2, #50	; 0x32
    5040:	300e      	adds	r0, #14
    5042:	f004 fdd3 	bl	9bec <memcpy>

	f->status = status;
    5046:	786b      	ldrb	r3, [r5, #1]
	status = 0;
    5048:	706e      	strb	r6, [r5, #1]
	f->rssi_avg = 0;
	f->rssi_count = 0;

	memcpy(f->data, buf, DMA_SIZE);

	f->status = status;
    504a:	7063      	strb	r3, [r4, #1]
	status = 0;

	return 1;
    504c:	2001      	movs	r0, #1
}
    504e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    5052:	bf00      	nop
    5054:	10000e34 	.word	0x10000e34
    5058:	1000044c 	.word	0x1000044c

0000505c <TIMER0_IRQHandler>:
	return 1;
}

/* Update CLKN. */
void TIMER0_IRQHandler()
{
    505c:	b570      	push	{r4, r5, r6, lr}
	if (T0IR & TIR_MR0_Interrupt) {
    505e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
    5062:	681b      	ldr	r3, [r3, #0]
    5064:	07db      	lsls	r3, r3, #31
    5066:	d57f      	bpl.n	5168 <TIMER0_IRQHandler+0x10c>

		clkn += clkn_offset + 1;
    5068:	4940      	ldr	r1, [pc, #256]	; (516c <TIMER0_IRQHandler+0x110>)
    506a:	4b41      	ldr	r3, [pc, #260]	; (5170 <TIMER0_IRQHandler+0x114>)
    506c:	6808      	ldr	r0, [r1, #0]
    506e:	681a      	ldr	r2, [r3, #0]
    5070:	4402      	add	r2, r0
    5072:	3201      	adds	r2, #1
    5074:	600a      	str	r2, [r1, #0]
		clkn_offset = 0;
    5076:	2200      	movs	r2, #0
    5078:	601a      	str	r2, [r3, #0]
		uint32_t le_clk = (clkn - le.conn_epoch) & 0x03;

		/* Trigger hop based on mode */

		/* NONE or SWEEP -> 25 Hz */
		if (hop_mode == HOP_NONE || hop_mode == HOP_SWEEP) {
    507a:	4a3e      	ldr	r2, [pc, #248]	; (5174 <TIMER0_IRQHandler+0x118>)
	if (T0IR & TIR_MR0_Interrupt) {

		clkn += clkn_offset + 1;
		clkn_offset = 0;

		uint32_t le_clk = (clkn - le.conn_epoch) & 0x03;
    507c:	680c      	ldr	r4, [r1, #0]
    507e:	4b3e      	ldr	r3, [pc, #248]	; (5178 <TIMER0_IRQHandler+0x11c>)

		/* Trigger hop based on mode */

		/* NONE or SWEEP -> 25 Hz */
		if (hop_mode == HOP_NONE || hop_mode == HOP_SWEEP) {
    5080:	7a96      	ldrb	r6, [r2, #10]
	if (T0IR & TIR_MR0_Interrupt) {

		clkn += clkn_offset + 1;
		clkn_offset = 0;

		uint32_t le_clk = (clkn - le.conn_epoch) & 0x03;
    5082:	69d8      	ldr	r0, [r3, #28]
    5084:	4615      	mov	r5, r2

		/* Trigger hop based on mode */

		/* NONE or SWEEP -> 25 Hz */
		if (hop_mode == HOP_NONE || hop_mode == HOP_SWEEP) {
    5086:	b116      	cbz	r6, 508e <TIMER0_IRQHandler+0x32>
    5088:	7a96      	ldrb	r6, [r2, #10]
    508a:	2e01      	cmp	r6, #1
    508c:	d105      	bne.n	509a <TIMER0_IRQHandler+0x3e>
			if ((clkn & 0x7f) == 0)
    508e:	680b      	ldr	r3, [r1, #0]
    5090:	065e      	lsls	r6, r3, #25
    5092:	d137      	bne.n	5104 <TIMER0_IRQHandler+0xa8>
				do_hop = 1;
    5094:	2301      	movs	r3, #1
    5096:	72eb      	strb	r3, [r5, #11]
    5098:	e034      	b.n	5104 <TIMER0_IRQHandler+0xa8>
		}
		/* BLUETOOTH -> 1600 Hz */
		else if (hop_mode == HOP_BLUETOOTH) {
    509a:	7a95      	ldrb	r5, [r2, #10]
    509c:	2d02      	cmp	r5, #2
    509e:	d103      	bne.n	50a8 <TIMER0_IRQHandler+0x4c>
			if ((clkn & 0x1) == 0)
    50a0:	680b      	ldr	r3, [r1, #0]
    50a2:	07dc      	lsls	r4, r3, #31
    50a4:	d42e      	bmi.n	5104 <TIMER0_IRQHandler+0xa8>
    50a6:	e02b      	b.n	5100 <TIMER0_IRQHandler+0xa4>
				do_hop = 1;
		}
		/* BLUETOOTH Low Energy -> 7.5ms - 4.0s in multiples of 1.25 ms */
		else if (hop_mode == HOP_BTLE) {
    50a8:	7a95      	ldrb	r5, [r2, #10]
    50aa:	2d03      	cmp	r5, #3
    50ac:	d11c      	bne.n	50e8 <TIMER0_IRQHandler+0x8c>
			// Only hop if connected
			if (le.link_state == LINK_CONNECTED && le_clk == 0) {
    50ae:	7e1d      	ldrb	r5, [r3, #24]
    50b0:	2d03      	cmp	r5, #3
    50b2:	d127      	bne.n	5104 <TIMER0_IRQHandler+0xa8>
	if (T0IR & TIR_MR0_Interrupt) {

		clkn += clkn_offset + 1;
		clkn_offset = 0;

		uint32_t le_clk = (clkn - le.conn_epoch) & 0x03;
    50b4:	1a20      	subs	r0, r4, r0
				do_hop = 1;
		}
		/* BLUETOOTH Low Energy -> 7.5ms - 4.0s in multiples of 1.25 ms */
		else if (hop_mode == HOP_BTLE) {
			// Only hop if connected
			if (le.link_state == LINK_CONNECTED && le_clk == 0) {
    50b6:	0780      	lsls	r0, r0, #30
    50b8:	d124      	bne.n	5104 <TIMER0_IRQHandler+0xa8>
				--le.interval_timer;
    50ba:	8c18      	ldrh	r0, [r3, #32]
    50bc:	b280      	uxth	r0, r0
    50be:	3801      	subs	r0, #1
    50c0:	b280      	uxth	r0, r0
    50c2:	8418      	strh	r0, [r3, #32]
				if (le.interval_timer == 0) {
    50c4:	8c18      	ldrh	r0, [r3, #32]
    50c6:	b280      	uxth	r0, r0
    50c8:	b948      	cbnz	r0, 50de <TIMER0_IRQHandler+0x82>
					do_hop = 1;
    50ca:	2001      	movs	r0, #1
    50cc:	72d0      	strb	r0, [r2, #11]
					++le.conn_count;
    50ce:	8c9a      	ldrh	r2, [r3, #36]	; 0x24
    50d0:	b292      	uxth	r2, r2
    50d2:	4402      	add	r2, r0
    50d4:	b292      	uxth	r2, r2
    50d6:	849a      	strh	r2, [r3, #36]	; 0x24
					le.interval_timer = le.conn_interval;
    50d8:	8c5a      	ldrh	r2, [r3, #34]	; 0x22
    50da:	841a      	strh	r2, [r3, #32]
    50dc:	e012      	b.n	5104 <TIMER0_IRQHandler+0xa8>
				} else {
					TXLED_CLR; // hack!
    50de:	4b27      	ldr	r3, [pc, #156]	; (517c <TIMER0_IRQHandler+0x120>)
    50e0:	f44f 7280 	mov.w	r2, #256	; 0x100
    50e4:	601a      	str	r2, [r3, #0]
    50e6:	e00d      	b.n	5104 <TIMER0_IRQHandler+0xa8>
				}
			}
		}
		else if (hop_mode == HOP_AFH) {
    50e8:	7a90      	ldrb	r0, [r2, #10]
    50ea:	2805      	cmp	r0, #5
    50ec:	d10a      	bne.n	5104 <TIMER0_IRQHandler+0xa8>
			if( (last_hop + hop_timeout) == clkn ) {
    50ee:	4824      	ldr	r0, [pc, #144]	; (5180 <TIMER0_IRQHandler+0x124>)
    50f0:	6804      	ldr	r4, [r0, #0]
    50f2:	f8b3 0048 	ldrh.w	r0, [r3, #72]	; 0x48
    50f6:	680b      	ldr	r3, [r1, #0]
    50f8:	b280      	uxth	r0, r0
    50fa:	4420      	add	r0, r4
    50fc:	4298      	cmp	r0, r3
    50fe:	d101      	bne.n	5104 <TIMER0_IRQHandler+0xa8>
				do_hop = 1;
    5100:	2301      	movs	r3, #1
    5102:	72d3      	strb	r3, [r2, #11]
			}
		}

		// Fix linear clock drift deviation
		if(clkn_next_drift_fix != 0 && clk100ns_offset == 0) {
    5104:	4a1f      	ldr	r2, [pc, #124]	; (5184 <TIMER0_IRQHandler+0x128>)
    5106:	4b20      	ldr	r3, [pc, #128]	; (5188 <TIMER0_IRQHandler+0x12c>)
    5108:	6810      	ldr	r0, [r2, #0]
    510a:	b1c0      	cbz	r0, 513e <TIMER0_IRQHandler+0xe2>
    510c:	8818      	ldrh	r0, [r3, #0]
    510e:	b280      	uxth	r0, r0
    5110:	b9a8      	cbnz	r0, 513e <TIMER0_IRQHandler+0xe2>
			if(clkn >= clkn_next_drift_fix) {
    5112:	680c      	ldr	r4, [r1, #0]
    5114:	6810      	ldr	r0, [r2, #0]
    5116:	4284      	cmp	r4, r0
    5118:	d311      	bcc.n	513e <TIMER0_IRQHandler+0xe2>

				// Too fast
				if(clk_drift_ppm >= 0) {
    511a:	481c      	ldr	r0, [pc, #112]	; (518c <TIMER0_IRQHandler+0x130>)
    511c:	8800      	ldrh	r0, [r0, #0]
    511e:	b200      	sxth	r0, r0
    5120:	2800      	cmp	r0, #0
					clk100ns_offset = 1;
    5122:	bfac      	ite	ge
    5124:	2001      	movge	r0, #1
				}

				// Too slow
				else {
					clk100ns_offset = 6249;
    5126:	f641 0069 	movwlt	r0, #6249	; 0x1869
    512a:	8018      	strh	r0, [r3, #0]
				}
				clkn_last_drift_fix = clkn;
    512c:	680c      	ldr	r4, [r1, #0]
    512e:	4818      	ldr	r0, [pc, #96]	; (5190 <TIMER0_IRQHandler+0x134>)
    5130:	6004      	str	r4, [r0, #0]
				clkn_next_drift_fix = clkn_last_drift_fix + clk_drift_correction;
    5132:	6804      	ldr	r4, [r0, #0]
    5134:	4817      	ldr	r0, [pc, #92]	; (5194 <TIMER0_IRQHandler+0x138>)
    5136:	8800      	ldrh	r0, [r0, #0]
    5138:	b280      	uxth	r0, r0
    513a:	4420      	add	r0, r4
    513c:	6010      	str	r0, [r2, #0]
			}
		}

		// Negative clock correction
		if(clk100ns_offset > 3124)
    513e:	8818      	ldrh	r0, [r3, #0]
    5140:	f640 4234 	movw	r2, #3124	; 0xc34
    5144:	b280      	uxth	r0, r0
    5146:	4290      	cmp	r0, r2
    5148:	d902      	bls.n	5150 <TIMER0_IRQHandler+0xf4>
			clkn += 2;
    514a:	680a      	ldr	r2, [r1, #0]
    514c:	3202      	adds	r2, #2
    514e:	600a      	str	r2, [r1, #0]

		T0MR0 = 3124 + clk100ns_offset;
    5150:	8819      	ldrh	r1, [r3, #0]
    5152:	4a11      	ldr	r2, [pc, #68]	; (5198 <TIMER0_IRQHandler+0x13c>)
    5154:	b289      	uxth	r1, r1
    5156:	f601 4134 	addw	r1, r1, #3124	; 0xc34
    515a:	6011      	str	r1, [r2, #0]
		clk100ns_offset = 0;
    515c:	2200      	movs	r2, #0
    515e:	801a      	strh	r2, [r3, #0]

		/* Ack interrupt */
		T0IR = TIR_MR0_Interrupt;
    5160:	2201      	movs	r2, #1
    5162:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
    5166:	601a      	str	r2, [r3, #0]
    5168:	bd70      	pop	{r4, r5, r6, pc}
    516a:	bf00      	nop
    516c:	10001024 	.word	0x10001024
    5170:	10001018 	.word	0x10001018
    5174:	10000e34 	.word	0x10000e34
    5178:	1000044c 	.word	0x1000044c
    517c:	2009c03c 	.word	0x2009c03c
    5180:	10001000 	.word	0x10001000
    5184:	100014dc 	.word	0x100014dc
    5188:	10001172 	.word	0x10001172
    518c:	100014a4 	.word	0x100014a4
    5190:	1000101c 	.word	0x1000101c
    5194:	10001020 	.word	0x10001020
    5198:	40004018 	.word	0x40004018

0000519c <EINT3_IRQHandler>:
/* EINT3 handler is also defined in ubertooth.c for TC13BADGE. */
#ifndef TC13BADGE
void EINT3_IRQHandler()
{
	/* TODO - check specific source of shared interrupt */
	IO2IntClr   = PIN_GIO6; // clear interrupt
    519c:	4b08      	ldr	r3, [pc, #32]	; (51c0 <EINT3_IRQHandler+0x24>)
    519e:	2204      	movs	r2, #4
    51a0:	601a      	str	r2, [r3, #0]
	DIO_SSEL_CLR;           // enable SPI
    51a2:	4b08      	ldr	r3, [pc, #32]	; (51c4 <EINT3_IRQHandler+0x28>)
    51a4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    51a8:	601a      	str	r2, [r3, #0]
	cs_trigger  = 1;        // signal trigger
    51aa:	4b07      	ldr	r3, [pc, #28]	; (51c8 <EINT3_IRQHandler+0x2c>)
    51ac:	2201      	movs	r2, #1
    51ae:	701a      	strb	r2, [r3, #0]
	if (hop_mode == HOP_BLUETOOTH)
    51b0:	4b06      	ldr	r3, [pc, #24]	; (51cc <EINT3_IRQHandler+0x30>)
    51b2:	7a9a      	ldrb	r2, [r3, #10]
    51b4:	2a02      	cmp	r2, #2
		dma_discard = 0; 
    51b6:	bf04      	itt	eq
    51b8:	2200      	moveq	r2, #0
    51ba:	741a      	strbeq	r2, [r3, #16]
    51bc:	4770      	bx	lr
    51be:	bf00      	nop
    51c0:	400280ac 	.word	0x400280ac
    51c4:	2009c09c 	.word	0x2009c09c
    51c8:	10001521 	.word	0x10001521
    51cc:	10000e34 	.word	0x10000e34

000051d0 <DMA_IRQHandler>:
		while ((clkn & 0xffffff) < stop_at);
	}
}

void DMA_IRQHandler()
{
    51d0:	b510      	push	{r4, lr}
	if ( mode == MODE_RX_SYMBOLS
    51d2:	4b2e      	ldr	r3, [pc, #184]	; (528c <DMA_IRQHandler+0xbc>)
    51d4:	7c5a      	ldrb	r2, [r3, #17]
    51d6:	2a01      	cmp	r2, #1
    51d8:	d01d      	beq.n	5216 <DMA_IRQHandler+0x46>
	   || mode == MODE_BT_FOLLOW
    51da:	7c5a      	ldrb	r2, [r3, #17]
    51dc:	2a08      	cmp	r2, #8
    51de:	d01a      	beq.n	5216 <DMA_IRQHandler+0x46>
	   || mode == MODE_SPECAN
    51e0:	7c5a      	ldrb	r2, [r3, #17]
    51e2:	2a04      	cmp	r2, #4
    51e4:	d017      	beq.n	5216 <DMA_IRQHandler+0x46>
	   || mode == MODE_BT_FOLLOW_LE
    51e6:	7c5a      	ldrb	r2, [r3, #17]
    51e8:	2a09      	cmp	r2, #9
    51ea:	d014      	beq.n	5216 <DMA_IRQHandler+0x46>
	   || mode == MODE_BT_CFO_LE
    51ec:	7c5a      	ldrb	r2, [r3, #17]
    51ee:	2a11      	cmp	r2, #17
    51f0:	d011      	beq.n	5216 <DMA_IRQHandler+0x46>
	   || mode == MODE_BT_RSSI_LE
    51f2:	7c5a      	ldrb	r2, [r3, #17]
    51f4:	2a12      	cmp	r2, #18
    51f6:	d00e      	beq.n	5216 <DMA_IRQHandler+0x46>
	   || mode == MODE_BT_PROMISC_LE
    51f8:	7c5a      	ldrb	r2, [r3, #17]
    51fa:	2a0a      	cmp	r2, #10
    51fc:	d00b      	beq.n	5216 <DMA_IRQHandler+0x46>
	   || mode == MODE_BT_SLAVE_LE
    51fe:	7c5a      	ldrb	r2, [r3, #17]
    5200:	2a0c      	cmp	r2, #12
    5202:	d008      	beq.n	5216 <DMA_IRQHandler+0x46>
	   || mode == MODE_WAIT_BULK
    5204:	7c5a      	ldrb	r2, [r3, #17]
    5206:	2a14      	cmp	r2, #20
    5208:	d005      	beq.n	5216 <DMA_IRQHandler+0x46>
	   || mode == MODE_BT_SYNC_LE
    520a:	7c5a      	ldrb	r2, [r3, #17]
    520c:	2a13      	cmp	r2, #19
    520e:	d002      	beq.n	5216 <DMA_IRQHandler+0x46>
	   || mode == MODE_RX_GENERIC)
    5210:	7c5a      	ldrb	r2, [r3, #17]
    5212:	2a0f      	cmp	r2, #15
    5214:	d139      	bne.n	528a <DMA_IRQHandler+0xba>
	{
		/* interrupt on channel 0 */
		if (DMACIntStat & (1 << 0)) {
    5216:	4a1e      	ldr	r2, [pc, #120]	; (5290 <DMA_IRQHandler+0xc0>)
    5218:	6812      	ldr	r2, [r2, #0]
    521a:	07d0      	lsls	r0, r2, #31
    521c:	d535      	bpl.n	528a <DMA_IRQHandler+0xba>
			if (DMACIntTCStat & (1 << 0)) {
    521e:	4a1d      	ldr	r2, [pc, #116]	; (5294 <DMA_IRQHandler+0xc4>)
    5220:	6812      	ldr	r2, [r2, #0]
    5222:	07d1      	lsls	r1, r2, #31
    5224:	d526      	bpl.n	5274 <DMA_IRQHandler+0xa4>
				DMACIntTCClear = (1 << 0);
    5226:	4a1c      	ldr	r2, [pc, #112]	; (5298 <DMA_IRQHandler+0xc8>)
    5228:	2101      	movs	r1, #1
    522a:	6011      	str	r1, [r2, #0]

				if (hop_mode == HOP_BLUETOOTH)
    522c:	7a9a      	ldrb	r2, [r3, #10]
    522e:	2a02      	cmp	r2, #2
    5230:	d103      	bne.n	523a <DMA_IRQHandler+0x6a>
					DIO_SSEL_SET;
    5232:	4a1a      	ldr	r2, [pc, #104]	; (529c <DMA_IRQHandler+0xcc>)
    5234:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
    5238:	6011      	str	r1, [r2, #0]

				idle_buf_clk100ns  = CLK100NS;
    523a:	4a19      	ldr	r2, [pc, #100]	; (52a0 <DMA_IRQHandler+0xd0>)
    523c:	4819      	ldr	r0, [pc, #100]	; (52a4 <DMA_IRQHandler+0xd4>)
    523e:	6811      	ldr	r1, [r2, #0]
    5240:	6800      	ldr	r0, [r0, #0]
    5242:	f3c1 0113 	ubfx	r1, r1, #0, #20
    5246:	f640 4435 	movw	r4, #3125	; 0xc35
    524a:	fb04 0101 	mla	r1, r4, r1, r0
    524e:	6059      	str	r1, [r3, #4]
				idle_buf_clkn_high = (clkn >> 20) & 0xff;
    5250:	6812      	ldr	r2, [r2, #0]
    5252:	f3c2 5207 	ubfx	r2, r2, #20, #8
    5256:	709a      	strb	r2, [r3, #2]
				idle_buf_channel   = channel;
    5258:	4a13      	ldr	r2, [pc, #76]	; (52a8 <DMA_IRQHandler+0xd8>)
    525a:	8812      	ldrh	r2, [r2, #0]
    525c:	b292      	uxth	r2, r2
    525e:	811a      	strh	r2, [r3, #8]

				/* Keep buffer swapping in sync with DMA. */
				volatile uint8_t* tmp = active_rxbuf;
    5260:	4a12      	ldr	r2, [pc, #72]	; (52ac <DMA_IRQHandler+0xdc>)
				active_rxbuf = idle_rxbuf;
    5262:	4b13      	ldr	r3, [pc, #76]	; (52b0 <DMA_IRQHandler+0xe0>)
				idle_buf_clk100ns  = CLK100NS;
				idle_buf_clkn_high = (clkn >> 20) & 0xff;
				idle_buf_channel   = channel;

				/* Keep buffer swapping in sync with DMA. */
				volatile uint8_t* tmp = active_rxbuf;
    5264:	6811      	ldr	r1, [r2, #0]
				active_rxbuf = idle_rxbuf;
    5266:	6818      	ldr	r0, [r3, #0]
    5268:	6010      	str	r0, [r2, #0]
				idle_rxbuf = tmp;
    526a:	6019      	str	r1, [r3, #0]

				++rx_tc;
    526c:	4b11      	ldr	r3, [pc, #68]	; (52b4 <DMA_IRQHandler+0xe4>)
    526e:	681a      	ldr	r2, [r3, #0]
    5270:	3201      	adds	r2, #1
    5272:	601a      	str	r2, [r3, #0]
			}
			if (DMACIntErrStat & (1 << 0)) {
    5274:	4b10      	ldr	r3, [pc, #64]	; (52b8 <DMA_IRQHandler+0xe8>)
    5276:	681b      	ldr	r3, [r3, #0]
    5278:	07da      	lsls	r2, r3, #31
    527a:	d506      	bpl.n	528a <DMA_IRQHandler+0xba>
				DMACIntErrClr = (1 << 0);
    527c:	4b0f      	ldr	r3, [pc, #60]	; (52bc <DMA_IRQHandler+0xec>)
    527e:	2201      	movs	r2, #1
    5280:	601a      	str	r2, [r3, #0]
				++rx_err;
    5282:	4b0f      	ldr	r3, [pc, #60]	; (52c0 <DMA_IRQHandler+0xf0>)
    5284:	681a      	ldr	r2, [r3, #0]
    5286:	3201      	adds	r2, #1
    5288:	601a      	str	r2, [r3, #0]
    528a:	bd10      	pop	{r4, pc}
    528c:	10000e34 	.word	0x10000e34
    5290:	50004000 	.word	0x50004000
    5294:	50004004 	.word	0x50004004
    5298:	50004008 	.word	0x50004008
    529c:	2009c098 	.word	0x2009c098
    52a0:	10001024 	.word	0x10001024
    52a4:	40004008 	.word	0x40004008
    52a8:	1000044c 	.word	0x1000044c
    52ac:	10001064 	.word	0x10001064
    52b0:	10001180 	.word	0x10001180
    52b4:	10001004 	.word	0x10001004
    52b8:	5000400c 	.word	0x5000400c
    52bc:	50004010 	.word	0x50004010
    52c0:	1000151c 	.word	0x1000151c

000052c4 <le_transmit>:
 * All modulation parameters are set within this function. The data
 * should not be pre-whitened, but the CRC should be calculated and
 * included in the data length.
 */
void le_transmit(u32 aa, u8 len, u8 *data, u16 ch)
{
    52c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    52c8:	b090      	sub	sp, #64	; 0x40
    52ca:	4605      	mov	r5, r0
    52cc:	460f      	mov	r7, r1
    52ce:	4690      	mov	r8, r2
	unsigned i, j;
	int bit;
	uint16_t jw_channel = 2402;
	jw_channel = ch;
	u8 txbuf[64] = {0, };
    52d0:	2100      	movs	r1, #0
    52d2:	4668      	mov	r0, sp
    52d4:	2240      	movs	r2, #64	; 0x40
 * All modulation parameters are set within this function. The data
 * should not be pre-whitened, but the CRC should be calculated and
 * included in the data length.
 */
void le_transmit(u32 aa, u8 len, u8 *data, u16 ch)
{
    52d6:	461e      	mov	r6, r3
	unsigned i, j;
	int bit;
	uint16_t jw_channel = 2402;
	jw_channel = ch;
	u8 txbuf[64] = {0, };
    52d8:	f7fe ffaa 	bl	4230 <memset>
    52dc:	f10d 30ff 	add.w	r0, sp, #4294967295	; 0xffffffff
    52e0:	f10d 0103 	add.w	r1, sp, #3

	// first four bytes: AA
	for (i = 0; i < 4; ++i) {
		byte = aa & 0xff;
		aa >>= 8;
		txbuf[i] = 0;
    52e4:	2200      	movs	r2, #0
	//JWHUR tx power control
	u8 tx_pwr = 0x0007;

	// first four bytes: AA
	for (i = 0; i < 4; ++i) {
		byte = aa & 0xff;
    52e6:	b2eb      	uxtb	r3, r5
		aa >>= 8;
		txbuf[i] = 0;
    52e8:	7042      	strb	r2, [r0, #1]
	u8 tx_pwr = 0x0007;

	// first four bytes: AA
	for (i = 0; i < 4; ++i) {
		byte = aa & 0xff;
		aa >>= 8;
    52ea:	0a2d      	lsrs	r5, r5, #8
		txbuf[i] = 0;
    52ec:	2407      	movs	r4, #7
		for (j = 0; j < 8; ++j) {
			txbuf[i] |= (byte & 1) << (7 - j);
    52ee:	f003 0e01 	and.w	lr, r3, #1
    52f2:	fa0e fe04 	lsl.w	lr, lr, r4
	// first four bytes: AA
	for (i = 0; i < 4; ++i) {
		byte = aa & 0xff;
		aa >>= 8;
		txbuf[i] = 0;
		for (j = 0; j < 8; ++j) {
    52f6:	f114 34ff 	adds.w	r4, r4, #4294967295	; 0xffffffff
			txbuf[i] |= (byte & 1) << (7 - j);
    52fa:	ea4e 0202 	orr.w	r2, lr, r2
    52fe:	b2d2      	uxtb	r2, r2
			byte >>= 1;
    5300:	ea4f 0353 	mov.w	r3, r3, lsr #1
	// first four bytes: AA
	for (i = 0; i < 4; ++i) {
		byte = aa & 0xff;
		aa >>= 8;
		txbuf[i] = 0;
		for (j = 0; j < 8; ++j) {
    5304:	d2f3      	bcs.n	52ee <le_transmit+0x2a>
    5306:	f800 2f01 	strb.w	r2, [r0, #1]!
	u16 gio_save;
	//JWHUR tx power control
	u8 tx_pwr = 0x0007;

	// first four bytes: AA
	for (i = 0; i < 4; ++i) {
    530a:	4288      	cmp	r0, r1
    530c:	d1ea      	bne.n	52e4 <le_transmit+0x20>
			byte >>= 1;
		}
	}

	// whiten the data and copy it into the txbuf
	int idx = whitening_index[btle_channel_index(jw_channel-2402)];
    530e:	f1a6 0062 	sub.w	r0, r6, #98	; 0x62
    5312:	b2c0      	uxtb	r0, r0
    5314:	f002 fa1e 	bl	7754 <btle_channel_index>
    5318:	4b52      	ldr	r3, [pc, #328]	; (5464 <le_transmit+0x1a0>)
	
	for (i = 0; i < len; ++i) {
    531a:	2400      	movs	r4, #0
			byte >>= 1;
		}
	}

	// whiten the data and copy it into the txbuf
	int idx = whitening_index[btle_channel_index(jw_channel-2402)];
    531c:	5c1b      	ldrb	r3, [r3, r0]
	
	for (i = 0; i < len; ++i) {
    531e:	42bc      	cmp	r4, r7
    5320:	d224      	bcs.n	536c <le_transmit+0xa8>
    5322:	f10d 0c00 	add.w	ip, sp, #0
		byte = data[i];
    5326:	f818 2004 	ldrb.w	r2, [r8, r4]
    532a:	44a4      	add	ip, r4
    532c:	2007      	movs	r0, #7
    532e:	2100      	movs	r1, #0
		txbuf[i+4] = 0;
		for (j = 0; j < 8; ++j) {
			bit = (byte & 1) ^ whitening[idx];
    5330:	f8df e130 	ldr.w	lr, [pc, #304]	; 5464 <le_transmit+0x1a0>
    5334:	f002 0901 	and.w	r9, r2, #1
    5338:	449e      	add	lr, r3
    533a:	f89e e028 	ldrb.w	lr, [lr, #40]	; 0x28
			idx = (idx + 1) % sizeof(whitening);
    533e:	3301      	adds	r3, #1
	
	for (i = 0; i < len; ++i) {
		byte = data[i];
		txbuf[i+4] = 0;
		for (j = 0; j < 8; ++j) {
			bit = (byte & 1) ^ whitening[idx];
    5340:	ea89 090e 	eor.w	r9, r9, lr
			idx = (idx + 1) % sizeof(whitening);
    5344:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
    5348:	fbb3 fafe 	udiv	sl, r3, lr
    534c:	fb0e 331a 	mls	r3, lr, sl, r3
			byte >>= 1;
			txbuf[i+4] |= bit << (7 - j);
    5350:	fa09 fe00 	lsl.w	lr, r9, r0
	int idx = whitening_index[btle_channel_index(jw_channel-2402)];
	
	for (i = 0; i < len; ++i) {
		byte = data[i];
		txbuf[i+4] = 0;
		for (j = 0; j < 8; ++j) {
    5354:	f110 30ff 	adds.w	r0, r0, #4294967295	; 0xffffffff
			bit = (byte & 1) ^ whitening[idx];
			idx = (idx + 1) % sizeof(whitening);
			byte >>= 1;
			txbuf[i+4] |= bit << (7 - j);
    5358:	ea4e 0101 	orr.w	r1, lr, r1
		byte = data[i];
		txbuf[i+4] = 0;
		for (j = 0; j < 8; ++j) {
			bit = (byte & 1) ^ whitening[idx];
			idx = (idx + 1) % sizeof(whitening);
			byte >>= 1;
    535c:	ea4f 0252 	mov.w	r2, r2, lsr #1
			txbuf[i+4] |= bit << (7 - j);
    5360:	b2c9      	uxtb	r1, r1
	int idx = whitening_index[btle_channel_index(jw_channel-2402)];
	
	for (i = 0; i < len; ++i) {
		byte = data[i];
		txbuf[i+4] = 0;
		for (j = 0; j < 8; ++j) {
    5362:	d2e5      	bcs.n	5330 <le_transmit+0x6c>
    5364:	f88c 1004 	strb.w	r1, [ip, #4]
	}

	// whiten the data and copy it into the txbuf
	int idx = whitening_index[btle_channel_index(jw_channel-2402)];
	
	for (i = 0; i < len; ++i) {
    5368:	3401      	adds	r4, #1
    536a:	e7d8      	b.n	531e <le_transmit+0x5a>
	}

	len += 4; // include the AA in len

	// Bluetooth-like modulation
	cc2400_set(MANAND,  0x7fff);
    536c:	200d      	movs	r0, #13
    536e:	f647 71ff 	movw	r1, #32767	; 0x7fff
    5372:	f003 fb74 	bl	8a5e <cc2400_set>
	cc2400_set(LMTST,   0x2b22);    // LNA and receive mixers test register
    5376:	2012      	movs	r0, #18
    5378:	f642 3122 	movw	r1, #11042	; 0x2b22
    537c:	f003 fb6f 	bl	8a5e <cc2400_set>
	cc2400_set(MDMTST0, 0x134b);    // no PRNG
    5380:	2014      	movs	r0, #20
    5382:	f241 314b 	movw	r1, #4939	; 0x134b
    5386:	f003 fb6a 	bl	8a5e <cc2400_set>

	cc2400_set(GRMDM,   0x0c01);
    538a:	2020      	movs	r0, #32
    538c:	f640 4101 	movw	r1, #3073	; 0xc01
    5390:	f003 fb65 	bl	8a5e <cc2400_set>
	//      |  | |   +-----------> sync word: 8 MSB bits of SYNC_WORD
	//      |  | +---------------> 0 preamble bytes of 01010101
	//      |  +-----------------> packet mode
	//      +--------------------> buffered mode

	cc2400_set(FSDIV,   jw_channel);
    5394:	2002      	movs	r0, #2
    5396:	4631      	mov	r1, r6
    5398:	f003 fb61 	bl	8a5e <cc2400_set>
	// 011 : -7
	// 100 : -4.6
	// 101 : -2.8
	// 110 : -1.3
	// 111 : 0
	cc2400_set(FREND, tx_pwr);
    539c:	2005      	movs	r0, #5
    539e:	2107      	movs	r1, #7
    53a0:	f003 fb5d 	bl	8a5e <cc2400_set>
	//cc2400_set(FREND,   0b1011);    // amplifier level (-7 dBm, picked from hat)
	cc2400_set(MDMCTRL, 0x0040);    // 250 kHz frequency deviation
    53a4:	2003      	movs	r0, #3
    53a6:	2140      	movs	r1, #64	; 0x40
    53a8:	f003 fb59 	bl	8a5e <cc2400_set>
	cc2400_set(INT,     0x0014);    // FIFO_THRESHOLD: 20 bytes
    53ac:	2114      	movs	r1, #20
    53ae:	2023      	movs	r0, #35	; 0x23
    53b0:	f003 fb55 	bl	8a5e <cc2400_set>

	// sync byte depends on the first transmitted bit of the AA
	if (aa & 1)
    53b4:	07e9      	lsls	r1, r5, #31
		cc2400_set(SYNCH,   0xaaaa);
    53b6:	bf4c      	ite	mi
    53b8:	f64a 21aa 	movwmi	r1, #43690	; 0xaaaa
	else
		cc2400_set(SYNCH,   0x5555);
    53bc:	f245 5155 	movwpl	r1, #21845	; 0x5555
	cc2400_set(MDMCTRL, 0x0040);    // 250 kHz frequency deviation
	cc2400_set(INT,     0x0014);    // FIFO_THRESHOLD: 20 bytes

	// sync byte depends on the first transmitted bit of the AA
	if (aa & 1)
		cc2400_set(SYNCH,   0xaaaa);
    53c0:	202d      	movs	r0, #45	; 0x2d
	else
		cc2400_set(SYNCH,   0x5555);
    53c2:	f003 fb4c 	bl	8a5e <cc2400_set>

	// set GIO to FIFO_FULL
	gio_save = cc2400_get(IOCFG);
    53c6:	2008      	movs	r0, #8
    53c8:	f003 fb40 	bl	8a4c <cc2400_get>
	cc2400_set(IOCFG, (GIO_FIFO_FULL << 9) | (gio_save & 0x1ff));
    53cc:	f3c0 0108 	ubfx	r1, r0, #0, #9
			byte >>= 1;
			txbuf[i+4] |= bit << (7 - j);
		}
	}

	len += 4; // include the AA in len
    53d0:	3704      	adds	r7, #4
		cc2400_set(SYNCH,   0xaaaa);
	else
		cc2400_set(SYNCH,   0x5555);

	// set GIO to FIFO_FULL
	gio_save = cc2400_get(IOCFG);
    53d2:	4604      	mov	r4, r0
	cc2400_set(IOCFG, (GIO_FIFO_FULL << 9) | (gio_save & 0x1ff));
    53d4:	f441 419c 	orr.w	r1, r1, #19968	; 0x4e00
    53d8:	2008      	movs	r0, #8
			byte >>= 1;
			txbuf[i+4] |= bit << (7 - j);
		}
	}

	len += 4; // include the AA in len
    53da:	b2ff      	uxtb	r7, r7
	else
		cc2400_set(SYNCH,   0x5555);

	// set GIO to FIFO_FULL
	gio_save = cc2400_get(IOCFG);
	cc2400_set(IOCFG, (GIO_FIFO_FULL << 9) | (gio_save & 0x1ff));
    53dc:	f003 fb3f 	bl	8a5e <cc2400_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    53e0:	f003 fc0e 	bl	8c00 <cc2400_status>
    53e4:	0642      	lsls	r2, r0, #25
    53e6:	d5fb      	bpl.n	53e0 <le_transmit+0x11c>
	cc2400_strobe(SFSON);
    53e8:	2061      	movs	r0, #97	; 0x61
    53ea:	f003 fc10 	bl	8c0e <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    53ee:	f003 fc07 	bl	8c00 <cc2400_status>
    53f2:	0743      	lsls	r3, r0, #29
    53f4:	d5fb      	bpl.n	53ee <le_transmit+0x12a>
	TXLED_SET;
    53f6:	4b1c      	ldr	r3, [pc, #112]	; (5468 <le_transmit+0x1a4>)
    53f8:	f44f 7280 	mov.w	r2, #256	; 0x100
    53fc:	601a      	str	r2, [r3, #0]
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    53fe:	2280      	movs	r2, #128	; 0x80
    5400:	621a      	str	r2, [r3, #32]
#endif
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    5402:	200e      	movs	r0, #14
    5404:	f003 fb22 	bl	8a4c <cc2400_get>
    5408:	f000 001f 	and.w	r0, r0, #31
    540c:	280f      	cmp	r0, #15
    540e:	d1f8      	bne.n	5402 <le_transmit+0x13e>
	cc2400_strobe(STX);
    5410:	2063      	movs	r0, #99	; 0x63
    5412:	f003 fbfc 	bl	8c0e <cc2400_strobe>
			tx_len = 16;
		cc2400_fifo_write(tx_len, txbuf + i);
	}*/

	//JWHUR cc2400 fifo write
	while (GIO6) ;
    5416:	4b15      	ldr	r3, [pc, #84]	; (546c <le_transmit+0x1a8>)
    5418:	681b      	ldr	r3, [r3, #0]
    541a:	075e      	lsls	r6, r3, #29
    541c:	d4fb      	bmi.n	5416 <le_transmit+0x152>
	if (len > 46) len = 46;
	cc2400_fifo_write(len, txbuf);
    541e:	2f2e      	cmp	r7, #46	; 0x2e
    5420:	bf34      	ite	cc
    5422:	4638      	movcc	r0, r7
    5424:	202e      	movcs	r0, #46	; 0x2e
    5426:	4669      	mov	r1, sp
    5428:	f003 fb5a 	bl	8ae0 <cc2400_fifo_write>

	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    542c:	200e      	movs	r0, #14
    542e:	f003 fb0d 	bl	8a4c <cc2400_get>
    5432:	f000 001f 	and.w	r0, r0, #31
    5436:	280f      	cmp	r0, #15
    5438:	d1f8      	bne.n	542c <le_transmit+0x168>
	TXLED_CLR;
    543a:	4b0d      	ldr	r3, [pc, #52]	; (5470 <le_transmit+0x1ac>)
    543c:	f44f 7280 	mov.w	r2, #256	; 0x100
    5440:	601a      	str	r2, [r3, #0]

	cc2400_strobe(SRFOFF);
    5442:	2064      	movs	r0, #100	; 0x64
    5444:	f003 fbe3 	bl	8c0e <cc2400_strobe>
	while ((cc2400_status() & FS_LOCK));
    5448:	f003 fbda 	bl	8c00 <cc2400_status>
    544c:	0745      	lsls	r5, r0, #29
    544e:	d4fb      	bmi.n	5448 <le_transmit+0x184>

#ifdef UBERTOOTH_ONE
	PAEN_CLR;
    5450:	4b08      	ldr	r3, [pc, #32]	; (5474 <le_transmit+0x1b0>)
    5452:	2280      	movs	r2, #128	; 0x80
    5454:	601a      	str	r2, [r3, #0]
#endif

	// reset GIO
	cc2400_set(IOCFG, gio_save);
    5456:	2008      	movs	r0, #8
    5458:	4621      	mov	r1, r4
    545a:	f003 fb00 	bl	8a5e <cc2400_set>
}
    545e:	b010      	add	sp, #64	; 0x40
    5460:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    5464:	00009fcc 	.word	0x00009fcc
    5468:	2009c038 	.word	0x2009c038
    546c:	2009c054 	.word	0x2009c054
    5470:	2009c03c 	.word	0x2009c03c
    5474:	2009c05c 	.word	0x2009c05c

00005478 <le_jam>:

void le_jam(void) {
    5478:	b508      	push	{r3, lr}
#ifdef TX_ENABLE
	cc2400_set(MANAND,  0x7fff);
    547a:	200d      	movs	r0, #13
    547c:	f647 71ff 	movw	r1, #32767	; 0x7fff
    5480:	f003 faed 	bl	8a5e <cc2400_set>
	cc2400_set(LMTST,   0x2b22);    // LNA and receive mixers test register
    5484:	2012      	movs	r0, #18
    5486:	f642 3122 	movw	r1, #11042	; 0x2b22
    548a:	f003 fae8 	bl	8a5e <cc2400_set>
	cc2400_set(MDMTST0, 0x234b);    // PRNG, 1 MHz offset
    548e:	2014      	movs	r0, #20
    5490:	f242 314b 	movw	r1, #9035	; 0x234b
    5494:	f003 fae3 	bl	8a5e <cc2400_set>

	cc2400_set(GRMDM,   0x0c01);
    5498:	2020      	movs	r0, #32
    549a:	f640 4101 	movw	r1, #3073	; 0xc01
    549e:	f003 fade 	bl	8a5e <cc2400_set>
	//      |  | +---------------> 0 preamble bytes of 01010101
	//      |  +-----------------> packet mode
	//      +--------------------> buffered mode

	// cc2400_set(FSDIV,   channel);
	cc2400_set(FREND,   0b1011);    // amplifier level (-7 dBm, picked from hat)
    54a2:	2005      	movs	r0, #5
    54a4:	210b      	movs	r1, #11
    54a6:	f003 fada 	bl	8a5e <cc2400_set>
	cc2400_set(MDMCTRL, 0x0040);    // 250 kHz frequency deviation
    54aa:	2003      	movs	r0, #3
    54ac:	2140      	movs	r1, #64	; 0x40
    54ae:	f003 fad6 	bl	8a5e <cc2400_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    54b2:	f003 fba5 	bl	8c00 <cc2400_status>
    54b6:	0643      	lsls	r3, r0, #25
    54b8:	d5fb      	bpl.n	54b2 <le_jam+0x3a>
	cc2400_strobe(SFSON);
    54ba:	2061      	movs	r0, #97	; 0x61
    54bc:	f003 fba7 	bl	8c0e <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    54c0:	f003 fb9e 	bl	8c00 <cc2400_status>
    54c4:	0740      	lsls	r0, r0, #29
    54c6:	d5fb      	bpl.n	54c0 <le_jam+0x48>
	TXLED_SET;
    54c8:	4b08      	ldr	r3, [pc, #32]	; (54ec <le_jam+0x74>)
    54ca:	f44f 7280 	mov.w	r2, #256	; 0x100
    54ce:	601a      	str	r2, [r3, #0]
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    54d0:	2280      	movs	r2, #128	; 0x80
    54d2:	621a      	str	r2, [r3, #32]
#endif
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    54d4:	200e      	movs	r0, #14
    54d6:	f003 fab9 	bl	8a4c <cc2400_get>
    54da:	f000 001f 	and.w	r0, r0, #31
    54de:	280f      	cmp	r0, #15
    54e0:	d1f8      	bne.n	54d4 <le_jam+0x5c>
	cc2400_strobe(STX);
    54e2:	2063      	movs	r0, #99	; 0x63
#endif
}
    54e4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	TXLED_SET;
#ifdef UBERTOOTH_ONE
	PAEN_SET;
#endif
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
	cc2400_strobe(STX);
    54e8:	f003 bb91 	b.w	8c0e <cc2400_strobe>
    54ec:	2009c038 	.word	0x2009c038

000054f0 <hop>:
}

/* TODO - return whether hop happened, or should caller have to keep
 * track of this? */
void hop(void)
{
    54f0:	b538      	push	{r3, r4, r5, lr}
	do_hop = 0;
    54f2:	4c5f      	ldr	r4, [pc, #380]	; (5670 <hop+0x180>)
    54f4:	2300      	movs	r3, #0
    54f6:	72e3      	strb	r3, [r4, #11]
	last_hop = clkn;
    54f8:	4b5e      	ldr	r3, [pc, #376]	; (5674 <hop+0x184>)
    54fa:	4a5f      	ldr	r2, [pc, #380]	; (5678 <hop+0x188>)
    54fc:	6819      	ldr	r1, [r3, #0]
    54fe:	6011      	str	r1, [r2, #0]

	// No hopping, if channel is set correctly, do nothing
	if (hop_mode == HOP_NONE) {
    5500:	7aa2      	ldrb	r2, [r4, #10]
    5502:	b94a      	cbnz	r2, 5518 <hop+0x28>
		if (cc2400_get(FSDIV) == (channel - 1))
    5504:	2002      	movs	r0, #2
    5506:	f003 faa1 	bl	8a4c <cc2400_get>
    550a:	4b5c      	ldr	r3, [pc, #368]	; (567c <hop+0x18c>)
    550c:	881b      	ldrh	r3, [r3, #0]
    550e:	b29b      	uxth	r3, r3
    5510:	3b01      	subs	r3, #1
    5512:	4298      	cmp	r0, r3
    5514:	d17f      	bne.n	5616 <hop+0x126>
    5516:	bd38      	pop	{r3, r4, r5, pc}
			return;
	}
	/* Slow sweep (100 hops/sec)
	 * only hop to currently used channels if AFH is enabled
	 */
	else if (hop_mode == HOP_SWEEP) {
    5518:	7aa2      	ldrb	r2, [r4, #10]
    551a:	2a01      	cmp	r2, #1
    551c:	d131      	bne.n	5582 <hop+0x92>
		do {
			channel += 32;
			if (channel > 2480)
				channel -= 79;
		} while ( used_channels != 0 && afh_enabled && !( afh_map[(channel-2402)/8] & 0x1<<((channel-2402)%8) ) );
    551e:	4b58      	ldr	r3, [pc, #352]	; (5680 <hop+0x190>)
    5520:	7819      	ldrb	r1, [r3, #0]
    5522:	4b58      	ldr	r3, [pc, #352]	; (5684 <hop+0x194>)
    5524:	7818      	ldrb	r0, [r3, #0]
	/* Slow sweep (100 hops/sec)
	 * only hop to currently used channels if AFH is enabled
	 */
	else if (hop_mode == HOP_SWEEP) {
		do {
			channel += 32;
    5526:	4b55      	ldr	r3, [pc, #340]	; (567c <hop+0x18c>)
    5528:	881a      	ldrh	r2, [r3, #0]
    552a:	b292      	uxth	r2, r2
    552c:	3220      	adds	r2, #32
    552e:	b292      	uxth	r2, r2
    5530:	801a      	strh	r2, [r3, #0]
			if (channel > 2480)
    5532:	881a      	ldrh	r2, [r3, #0]
    5534:	b292      	uxth	r2, r2
    5536:	f5b2 6f1b 	cmp.w	r2, #2480	; 0x9b0
    553a:	d904      	bls.n	5546 <hop+0x56>
				channel -= 79;
    553c:	881a      	ldrh	r2, [r3, #0]
    553e:	b292      	uxth	r2, r2
    5540:	3a4f      	subs	r2, #79	; 0x4f
    5542:	b292      	uxth	r2, r2
    5544:	801a      	strh	r2, [r3, #0]
		} while ( used_channels != 0 && afh_enabled && !( afh_map[(channel-2402)/8] & 0x1<<((channel-2402)%8) ) );
    5546:	2900      	cmp	r1, #0
    5548:	d065      	beq.n	5616 <hop+0x126>
    554a:	2800      	cmp	r0, #0
    554c:	d063      	beq.n	5616 <hop+0x126>
    554e:	881a      	ldrh	r2, [r3, #0]
    5550:	881d      	ldrh	r5, [r3, #0]
    5552:	b292      	uxth	r2, r2
    5554:	f6a2 1362 	subw	r3, r2, #2402	; 0x962
    5558:	2208      	movs	r2, #8
    555a:	fb93 f3f2 	sdiv	r3, r3, r2
    555e:	4a4a      	ldr	r2, [pc, #296]	; (5688 <hop+0x198>)
    5560:	b2ad      	uxth	r5, r5
    5562:	5cd2      	ldrb	r2, [r2, r3]
    5564:	4b49      	ldr	r3, [pc, #292]	; (568c <hop+0x19c>)
    5566:	f6a5 1562 	subw	r5, r5, #2402	; 0x962
    556a:	402b      	ands	r3, r5
    556c:	2b00      	cmp	r3, #0
    556e:	da03      	bge.n	5578 <hop+0x88>
    5570:	3b01      	subs	r3, #1
    5572:	f063 0307 	orn	r3, r3, #7
    5576:	3301      	adds	r3, #1
    5578:	fa42 f303 	asr.w	r3, r2, r3
    557c:	07dd      	lsls	r5, r3, #31
    557e:	d5d2      	bpl.n	5526 <hop+0x36>
    5580:	e049      	b.n	5616 <hop+0x126>
	}

	/* AFH detection
	 * only hop to currently unused channesl
	 */
	else if (hop_mode == HOP_AFH) {
    5582:	7aa2      	ldrb	r2, [r4, #10]
    5584:	2a05      	cmp	r2, #5
    5586:	d12d      	bne.n	55e4 <hop+0xf4>
		do {
			channel += 32;
			if (channel > 2480)
				channel -= 79;
		} while( used_channels != 79 && (afh_map[(channel-2402)/8] & 0x1<<((channel-2402)%8)) );
    5588:	4b3d      	ldr	r3, [pc, #244]	; (5680 <hop+0x190>)
    558a:	7819      	ldrb	r1, [r3, #0]
	/* AFH detection
	 * only hop to currently unused channesl
	 */
	else if (hop_mode == HOP_AFH) {
		do {
			channel += 32;
    558c:	4b3b      	ldr	r3, [pc, #236]	; (567c <hop+0x18c>)
    558e:	881a      	ldrh	r2, [r3, #0]
    5590:	b292      	uxth	r2, r2
    5592:	3220      	adds	r2, #32
    5594:	b292      	uxth	r2, r2
    5596:	801a      	strh	r2, [r3, #0]
			if (channel > 2480)
    5598:	881a      	ldrh	r2, [r3, #0]
    559a:	b292      	uxth	r2, r2
    559c:	f5b2 6f1b 	cmp.w	r2, #2480	; 0x9b0
    55a0:	d904      	bls.n	55ac <hop+0xbc>
				channel -= 79;
    55a2:	881a      	ldrh	r2, [r3, #0]
    55a4:	b292      	uxth	r2, r2
    55a6:	3a4f      	subs	r2, #79	; 0x4f
    55a8:	b292      	uxth	r2, r2
    55aa:	801a      	strh	r2, [r3, #0]
		} while( used_channels != 79 && (afh_map[(channel-2402)/8] & 0x1<<((channel-2402)%8)) );
    55ac:	294f      	cmp	r1, #79	; 0x4f
    55ae:	d032      	beq.n	5616 <hop+0x126>
    55b0:	881a      	ldrh	r2, [r3, #0]
    55b2:	8818      	ldrh	r0, [r3, #0]
    55b4:	b292      	uxth	r2, r2
    55b6:	f6a2 1362 	subw	r3, r2, #2402	; 0x962
    55ba:	2208      	movs	r2, #8
    55bc:	fb93 f3f2 	sdiv	r3, r3, r2
    55c0:	4a31      	ldr	r2, [pc, #196]	; (5688 <hop+0x198>)
    55c2:	b280      	uxth	r0, r0
    55c4:	5cd2      	ldrb	r2, [r2, r3]
    55c6:	4b31      	ldr	r3, [pc, #196]	; (568c <hop+0x19c>)
    55c8:	f6a0 1062 	subw	r0, r0, #2402	; 0x962
    55cc:	4003      	ands	r3, r0
    55ce:	2b00      	cmp	r3, #0
    55d0:	da03      	bge.n	55da <hop+0xea>
    55d2:	3b01      	subs	r3, #1
    55d4:	f063 0307 	orn	r3, r3, #7
    55d8:	3301      	adds	r3, #1
    55da:	fa42 f303 	asr.w	r3, r2, r3
    55de:	07d8      	lsls	r0, r3, #31
    55e0:	d4d4      	bmi.n	558c <hop+0x9c>
    55e2:	e018      	b.n	5616 <hop+0x126>
	}

	else if (hop_mode == HOP_BLUETOOTH) {
    55e4:	7aa2      	ldrb	r2, [r4, #10]
    55e6:	2a02      	cmp	r2, #2
    55e8:	d105      	bne.n	55f6 <hop+0x106>
		channel = next_hop(clkn);
    55ea:	6818      	ldr	r0, [r3, #0]
    55ec:	f002 f814 	bl	7618 <next_hop>
    55f0:	4b22      	ldr	r3, [pc, #136]	; (567c <hop+0x18c>)
    55f2:	8018      	strh	r0, [r3, #0]
    55f4:	e00f      	b.n	5616 <hop+0x126>
	}

	else if (hop_mode == HOP_BTLE) {
    55f6:	7aa3      	ldrb	r3, [r4, #10]
    55f8:	2b03      	cmp	r3, #3
    55fa:	d105      	bne.n	5608 <hop+0x118>
		channel = btle_next_hop(&le);
    55fc:	4d1f      	ldr	r5, [pc, #124]	; (567c <hop+0x18c>)
    55fe:	1d28      	adds	r0, r5, #4
    5600:	f002 f8d3 	bl	77aa <btle_next_hop>
    5604:	8028      	strh	r0, [r5, #0]
    5606:	e006      	b.n	5616 <hop+0x126>
	}

	else if (hop_mode == HOP_DIRECT) {
    5608:	7aa3      	ldrb	r3, [r4, #10]
    560a:	2b04      	cmp	r3, #4
    560c:	d103      	bne.n	5616 <hop+0x126>
		channel = hop_direct_channel;
    560e:	89a2      	ldrh	r2, [r4, #12]
    5610:	4b1a      	ldr	r3, [pc, #104]	; (567c <hop+0x18c>)
    5612:	b292      	uxth	r2, r2
    5614:	801a      	strh	r2, [r3, #0]
	}
	/* IDLE mode, but leave amp on, so don't call cc2400_idle(). */
	cc2400_strobe(SRFOFF);
    5616:	2064      	movs	r0, #100	; 0x64
    5618:	f003 faf9 	bl	8c0e <cc2400_strobe>
	while ((cc2400_status() & FS_LOCK)); // need to wait for unlock?
    561c:	f003 faf0 	bl	8c00 <cc2400_status>
    5620:	0741      	lsls	r1, r0, #29
    5622:	d4fb      	bmi.n	561c <hop+0x12c>
    5624:	4d15      	ldr	r5, [pc, #84]	; (567c <hop+0x18c>)

	/* Retune */
	if(mode == MODE_TX_SYMBOLS)
    5626:	7c60      	ldrb	r0, [r4, #17]
		cc2400_set(FSDIV, channel);
    5628:	8829      	ldrh	r1, [r5, #0]
	/* IDLE mode, but leave amp on, so don't call cc2400_idle(). */
	cc2400_strobe(SRFOFF);
	while ((cc2400_status() & FS_LOCK)); // need to wait for unlock?

	/* Retune */
	if(mode == MODE_TX_SYMBOLS)
    562a:	b2c0      	uxtb	r0, r0
    562c:	2802      	cmp	r0, #2
		cc2400_set(FSDIV, channel);
    562e:	b289      	uxth	r1, r1
	else
		cc2400_set(FSDIV, channel - 1);
    5630:	bf1e      	ittt	ne
    5632:	f101 31ff 	addne.w	r1, r1, #4294967295	; 0xffffffff
    5636:	2002      	movne	r0, #2
    5638:	b289      	uxthne	r1, r1
    563a:	f003 fa10 	bl	8a5e <cc2400_set>

	/* Update CS register if hopping.  */
	if (hop_mode > 0) {
    563e:	7aa3      	ldrb	r3, [r4, #10]
    5640:	b11b      	cbz	r3, 564a <hop+0x15a>
		cs_threshold_calc_and_set(channel);
    5642:	8828      	ldrh	r0, [r5, #0]
    5644:	b280      	uxth	r0, r0
    5646:	f002 fa87 	bl	7b58 <cs_threshold_calc_and_set>
	}

	/* Wait for lock */
	cc2400_strobe(SFSON);
    564a:	2061      	movs	r0, #97	; 0x61
    564c:	f003 fadf 	bl	8c0e <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    5650:	f003 fad6 	bl	8c00 <cc2400_status>
    5654:	0742      	lsls	r2, r0, #29
    5656:	d5fb      	bpl.n	5650 <hop+0x160>

	dma_discard = 1;
    5658:	2301      	movs	r3, #1
    565a:	7423      	strb	r3, [r4, #16]

	if(mode == MODE_TX_SYMBOLS)
    565c:	7c63      	ldrb	r3, [r4, #17]
    565e:	2b02      	cmp	r3, #2
		cc2400_strobe(STX);
    5660:	bf0c      	ite	eq
    5662:	2063      	moveq	r0, #99	; 0x63
	else
		cc2400_strobe(SRX);
    5664:	2062      	movne	r0, #98	; 0x62
}
    5666:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	dma_discard = 1;

	if(mode == MODE_TX_SYMBOLS)
		cc2400_strobe(STX);
	else
		cc2400_strobe(SRX);
    566a:	f003 bad0 	b.w	8c0e <cc2400_strobe>
    566e:	bf00      	nop
    5670:	10000e34 	.word	0x10000e34
    5674:	10001024 	.word	0x10001024
    5678:	10001000 	.word	0x10001000
    567c:	1000044c 	.word	0x1000044c
    5680:	10001009 	.word	0x10001009
    5684:	100014a7 	.word	0x100014a7
    5688:	1000100b 	.word	0x1000100b
    568c:	80000007 	.word	0x80000007

00005690 <bt_stream_rx>:
}

/* Bluetooth packet monitoring */
void bt_stream_rx()
{
    5690:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	int8_t rssi;
	int8_t rssi_at_trigger;

	RXLED_CLR;
    5694:	4b49      	ldr	r3, [pc, #292]	; (57bc <bt_stream_rx+0x12c>)
    5696:	2210      	movs	r2, #16
    5698:	601a      	str	r2, [r3, #0]

	queue_init();
    569a:	f002 f955 	bl	7948 <queue_init>
	dio_ssp_init();
    569e:	f003 f94d 	bl	893c <dio_ssp_init>
	dma_init();
    56a2:	f002 fb49 	bl	7d38 <dma_init>
	dio_ssp_start();
    56a6:	f002 fbcd 	bl	7e44 <dio_ssp_start>

	cc2400_rx();
    56aa:	f7fe fe95 	bl	43d8 <cc2400_rx>

	cs_trigger_enable();
    56ae:	f002 fa85 	bl	7bbc <cs_trigger_enable>

	while ( requested_mode == MODE_RX_SYMBOLS || requested_mode == MODE_BT_FOLLOW )
    56b2:	4c43      	ldr	r4, [pc, #268]	; (57c0 <bt_stream_rx+0x130>)
    56b4:	7ca3      	ldrb	r3, [r4, #18]
    56b6:	46a1      	mov	r9, r4
    56b8:	2b01      	cmp	r3, #1
    56ba:	d175      	bne.n	57a8 <bt_stream_rx+0x118>
	{

		RXLED_CLR;
    56bc:	4b3f      	ldr	r3, [pc, #252]	; (57bc <bt_stream_rx+0x12c>)
    56be:	2210      	movs	r2, #16
    56c0:	601a      	str	r2, [r3, #0]
		 * cover all the symbols in a DMA transfer. Can not do
		 * RSSI sampling in CS interrupt, but could log time
		 * at multiple trigger points there. The MAX() below
		 * helps with statistics in the case that cs_trigger
		 * happened before the loop started. */
		rssi_reset();
    56c2:	f002 f9d1 	bl	7a68 <rssi_reset>
		rssi_at_trigger = INT8_MIN;
    56c6:	2580      	movs	r5, #128	; 0x80
		while (!rx_tc) {
    56c8:	4f3e      	ldr	r7, [pc, #248]	; (57c4 <bt_stream_rx+0x134>)
    56ca:	4e3f      	ldr	r6, [pc, #252]	; (57c8 <bt_stream_rx+0x138>)
    56cc:	683b      	ldr	r3, [r7, #0]
    56ce:	f8df 8118 	ldr.w	r8, [pc, #280]	; 57e8 <bt_stream_rx+0x158>
    56d2:	bb2b      	cbnz	r3, 5720 <bt_stream_rx+0x90>
			rssi = (int8_t)(cc2400_get(RSSI) >> 8);
    56d4:	2006      	movs	r0, #6
    56d6:	f003 f9b9 	bl	8a4c <cc2400_get>
			if (cs_trigger && (rssi_at_trigger == INT8_MIN)) {
    56da:	7833      	ldrb	r3, [r6, #0]
		 * helps with statistics in the case that cs_trigger
		 * happened before the loop started. */
		rssi_reset();
		rssi_at_trigger = INT8_MIN;
		while (!rx_tc) {
			rssi = (int8_t)(cc2400_get(RSSI) >> 8);
    56dc:	f3c0 2007 	ubfx	r0, r0, #8, #8
			if (cs_trigger && (rssi_at_trigger == INT8_MIN)) {
    56e0:	b163      	cbz	r3, 56fc <bt_stream_rx+0x6c>
    56e2:	b26b      	sxtb	r3, r5
    56e4:	3380      	adds	r3, #128	; 0x80
    56e6:	d109      	bne.n	56fc <bt_stream_rx+0x6c>
				rssi = MAX(rssi,(cs_threshold_cur+54));
    56e8:	4b38      	ldr	r3, [pc, #224]	; (57cc <bt_stream_rx+0x13c>)
    56ea:	b240      	sxtb	r0, r0
    56ec:	f993 5000 	ldrsb.w	r5, [r3]
    56f0:	3536      	adds	r5, #54	; 0x36
    56f2:	42a8      	cmp	r0, r5
    56f4:	bfa8      	it	ge
    56f6:	4605      	movge	r5, r0
    56f8:	b2ed      	uxtb	r5, r5
				rssi_at_trigger = rssi;
    56fa:	4628      	mov	r0, r5
			}
			rssi_add(rssi);
    56fc:	b240      	sxtb	r0, r0
    56fe:	f002 f9cf 	bl	7aa0 <rssi_add>

			handle_usb(clkn);
    5702:	f8d8 0000 	ldr.w	r0, [r8]
    5706:	f002 f99b 	bl	7a40 <handle_usb>

			/* If timer says time to hop, do it. */
			if (do_hop) {
    570a:	f899 300b 	ldrb.w	r3, [r9, #11]
    570e:	b113      	cbz	r3, 5716 <bt_stream_rx+0x86>
				hop();
    5710:	f7ff feee 	bl	54f0 <hop>
    5714:	e7d8      	b.n	56c8 <bt_stream_rx+0x38>
			} else {
				TXLED_CLR;
    5716:	4b29      	ldr	r3, [pc, #164]	; (57bc <bt_stream_rx+0x12c>)
    5718:	f44f 7280 	mov.w	r2, #256	; 0x100
    571c:	601a      	str	r2, [r3, #0]
    571e:	e7d3      	b.n	56c8 <bt_stream_rx+0x38>
			}
			/* TODO - set per-channel carrier sense threshold.
			 * Set by firmware or host. */
		}

		RXLED_SET;
    5720:	4b2b      	ldr	r3, [pc, #172]	; (57d0 <bt_stream_rx+0x140>)
    5722:	2210      	movs	r2, #16

		if (rx_err) {
    5724:	4d2b      	ldr	r5, [pc, #172]	; (57d4 <bt_stream_rx+0x144>)
			}
			/* TODO - set per-channel carrier sense threshold.
			 * Set by firmware or host. */
		}

		RXLED_SET;
    5726:	601a      	str	r2, [r3, #0]

		if (rx_err) {
    5728:	682b      	ldr	r3, [r5, #0]
    572a:	b11b      	cbz	r3, 5734 <bt_stream_rx+0xa4>
			status |= DMA_ERROR;
    572c:	7863      	ldrb	r3, [r4, #1]
    572e:	f043 0302 	orr.w	r3, r3, #2
    5732:	7063      	strb	r3, [r4, #1]
		}

		/* Missed a DMA trasfer? */
		if (rx_tc > 1)
    5734:	683b      	ldr	r3, [r7, #0]
    5736:	2b01      	cmp	r3, #1
    5738:	d903      	bls.n	5742 <bt_stream_rx+0xb2>
			status |= DMA_OVERFLOW;
    573a:	7863      	ldrb	r3, [r4, #1]
    573c:	f043 0301 	orr.w	r3, r3, #1
    5740:	7063      	strb	r3, [r4, #1]

		if (dma_discard) {
    5742:	7c22      	ldrb	r2, [r4, #16]
    5744:	4b1e      	ldr	r3, [pc, #120]	; (57c0 <bt_stream_rx+0x130>)
    5746:	b12a      	cbz	r2, 5754 <bt_stream_rx+0xc4>
			status |= DISCARD;
    5748:	785a      	ldrb	r2, [r3, #1]
    574a:	f042 0220 	orr.w	r2, r2, #32
    574e:	705a      	strb	r2, [r3, #1]
			dma_discard = 0;
    5750:	2200      	movs	r2, #0
    5752:	741a      	strb	r2, [r3, #16]
		}

		rssi_iir_update(channel);
    5754:	4b20      	ldr	r3, [pc, #128]	; (57d8 <bt_stream_rx+0x148>)
    5756:	8818      	ldrh	r0, [r3, #0]
    5758:	b280      	uxth	r0, r0
    575a:	f002 f9c1 	bl	7ae0 <rssi_iir_update>

		/* Set squelch hold if there was either a CS trigger, squelch
		 * is disabled, or if the current rssi_max is above the same
		 * threshold. Currently, this is redundant, but allows for
		 * per-channel or other rssi triggers in the future. */
		if (cs_trigger || cs_no_squelch) {
    575e:	7833      	ldrb	r3, [r6, #0]
    5760:	b913      	cbnz	r3, 5768 <bt_stream_rx+0xd8>
    5762:	4b1e      	ldr	r3, [pc, #120]	; (57dc <bt_stream_rx+0x14c>)
    5764:	781b      	ldrb	r3, [r3, #0]
    5766:	b12b      	cbz	r3, 5774 <bt_stream_rx+0xe4>
			status |= CS_TRIGGER;
    5768:	7863      	ldrb	r3, [r4, #1]
    576a:	f043 0308 	orr.w	r3, r3, #8
    576e:	7063      	strb	r3, [r4, #1]
			cs_trigger = 0;
    5770:	2300      	movs	r3, #0
    5772:	7033      	strb	r3, [r6, #0]
		}

		if (rssi_max >= (cs_threshold_cur + 54)) {
    5774:	4b15      	ldr	r3, [pc, #84]	; (57cc <bt_stream_rx+0x13c>)
    5776:	f993 2000 	ldrsb.w	r2, [r3]
    577a:	4b19      	ldr	r3, [pc, #100]	; (57e0 <bt_stream_rx+0x150>)
    577c:	3235      	adds	r2, #53	; 0x35
    577e:	f993 3000 	ldrsb.w	r3, [r3]
    5782:	429a      	cmp	r2, r3
    5784:	da03      	bge.n	578e <bt_stream_rx+0xfe>
			status |= RSSI_TRIGGER;
    5786:	7863      	ldrb	r3, [r4, #1]
    5788:	f043 0310 	orr.w	r3, r3, #16
    578c:	7063      	strb	r3, [r4, #1]
		}

		enqueue(BR_PACKET, (uint8_t*)idle_rxbuf);
    578e:	4b15      	ldr	r3, [pc, #84]	; (57e4 <bt_stream_rx+0x154>)
    5790:	2000      	movs	r0, #0
    5792:	6819      	ldr	r1, [r3, #0]
    5794:	f7fe fece 	bl	4534 <enqueue>

		handle_usb(clkn);
    5798:	f8d8 0000 	ldr.w	r0, [r8]
    579c:	f002 f950 	bl	7a40 <handle_usb>
		rx_tc = 0;
    57a0:	2300      	movs	r3, #0
    57a2:	603b      	str	r3, [r7, #0]
		rx_err = 0;
    57a4:	602b      	str	r3, [r5, #0]
    57a6:	e784      	b.n	56b2 <bt_stream_rx+0x22>

	cc2400_rx();

	cs_trigger_enable();

	while ( requested_mode == MODE_RX_SYMBOLS || requested_mode == MODE_BT_FOLLOW )
    57a8:	7ca3      	ldrb	r3, [r4, #18]
    57aa:	2b08      	cmp	r3, #8
    57ac:	d086      	beq.n	56bc <bt_stream_rx+0x2c>

	/* This call is a nop so far. Since bt_rx_stream() starts the
	 * stream, it makes sense that it would stop it. TODO - how
	 * should setup/teardown be handled? Should every new mode be
	 * starting from scratch? */
	dio_ssp_stop();
    57ae:	f002 fb6f 	bl	7e90 <dio_ssp_stop>
	cs_trigger_disable();
}
    57b2:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	/* This call is a nop so far. Since bt_rx_stream() starts the
	 * stream, it makes sense that it would stop it. TODO - how
	 * should setup/teardown be handled? Should every new mode be
	 * starting from scratch? */
	dio_ssp_stop();
	cs_trigger_disable();
    57b6:	f002 ba17 	b.w	7be8 <cs_trigger_disable>
    57ba:	bf00      	nop
    57bc:	2009c03c 	.word	0x2009c03c
    57c0:	10000e34 	.word	0x10000e34
    57c4:	10001004 	.word	0x10001004
    57c8:	10001521 	.word	0x10001521
    57cc:	10001520 	.word	0x10001520
    57d0:	2009c038 	.word	0x2009c038
    57d4:	1000151c 	.word	0x1000151c
    57d8:	1000044c 	.word	0x1000044c
    57dc:	10001170 	.word	0x10001170
    57e0:	10001008 	.word	0x10001008
    57e4:	10001180 	.word	0x10001180
    57e8:	10001024 	.word	0x10001024

000057ec <br_transmit>:
 * Transmit a BTBR packet with the specified access code.
 *
 * All modulation parameters are set within this function.
 */
void br_transmit()
{
    57ec:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	uint16_t gio_save;

	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
    57f0:	4b95      	ldr	r3, [pc, #596]	; (5a48 <br_transmit+0x25c>)
    57f2:	2201      	movs	r2, #1
    57f4:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
    57f8:	2300      	movs	r3, #0
    57fa:	4022      	ands	r2, r4
    57fc:	402b      	ands	r3, r5
    57fe:	ea52 0103 	orrs.w	r1, r2, r3
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;
    5802:	f04f 0700 	mov.w	r7, #0
{
	uint16_t gio_save;

	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
    5806:	f245 5355 	movw	r3, #21845	; 0x5555
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;
    580a:	ea4f 76d5 	mov.w	r6, r5, lsr #31
{
	uint16_t gio_save;

	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
    580e:	f64a 28aa 	movw	r8, #43690	; 0xaaaa
    5812:	bf18      	it	ne
    5814:	4698      	movne	r8, r3
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
		reverse8((target.syncword >> 0) & 0xFF),
    5816:	b2e0      	uxtb	r0, r4
	uint16_t gio_save;

	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;
    5818:	2f00      	cmp	r7, #0
    581a:	bf08      	it	eq
    581c:	2e01      	cmpeq	r6, #1
    581e:	bf14      	ite	ne
    5820:	2655      	movne	r6, #85	; 0x55
    5822:	26aa      	moveq	r6, #170	; 0xaa

	uint8_t data[16] = {
		reverse8((target.syncword >> 0) & 0xFF),
    5824:	f7fe fdc6 	bl	43b4 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    5828:	f88d 0000 	strb.w	r0, [sp]
		reverse8((target.syncword >> 0) & 0xFF),
		reverse8((target.syncword >> 8) & 0xFF),
    582c:	f3c4 2007 	ubfx	r0, r4, #8, #8
    5830:	f7fe fdc0 	bl	43b4 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    5834:	f88d 0001 	strb.w	r0, [sp, #1]
		reverse8((target.syncword >> 0) & 0xFF),
		reverse8((target.syncword >> 8) & 0xFF),
		reverse8((target.syncword >> 16) & 0xFF),
    5838:	f3c4 4007 	ubfx	r0, r4, #16, #8
    583c:	f7fe fdba 	bl	43b4 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    5840:	f88d 0002 	strb.w	r0, [sp, #2]
		reverse8((target.syncword >> 0) & 0xFF),
		reverse8((target.syncword >> 8) & 0xFF),
		reverse8((target.syncword >> 16) & 0xFF),
		reverse8((target.syncword >> 24) & 0xFF),
    5844:	0e20      	lsrs	r0, r4, #24
    5846:	f7fe fdb5 	bl	43b4 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    584a:	f88d 0003 	strb.w	r0, [sp, #3]
		reverse8((target.syncword >> 0) & 0xFF),
		reverse8((target.syncword >> 8) & 0xFF),
		reverse8((target.syncword >> 16) & 0xFF),
		reverse8((target.syncword >> 24) & 0xFF),
		reverse8((target.syncword >> 32) & 0xFF),
    584e:	b2e8      	uxtb	r0, r5
    5850:	f7fe fdb0 	bl	43b4 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    5854:	f88d 0004 	strb.w	r0, [sp, #4]
		reverse8((target.syncword >> 0) & 0xFF),
		reverse8((target.syncword >> 8) & 0xFF),
		reverse8((target.syncword >> 16) & 0xFF),
		reverse8((target.syncword >> 24) & 0xFF),
		reverse8((target.syncword >> 32) & 0xFF),
		reverse8((target.syncword >> 40) & 0xFF),
    5858:	f3c5 2007 	ubfx	r0, r5, #8, #8
    585c:	f7fe fdaa 	bl	43b4 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    5860:	f88d 0005 	strb.w	r0, [sp, #5]
		reverse8((target.syncword >> 8) & 0xFF),
		reverse8((target.syncword >> 16) & 0xFF),
		reverse8((target.syncword >> 24) & 0xFF),
		reverse8((target.syncword >> 32) & 0xFF),
		reverse8((target.syncword >> 40) & 0xFF),
		reverse8((target.syncword >> 48) & 0xFF),
    5864:	f3c5 4007 	ubfx	r0, r5, #16, #8
    5868:	f7fe fda4 	bl	43b4 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    586c:	f88d 0006 	strb.w	r0, [sp, #6]
		reverse8((target.syncword >> 16) & 0xFF),
		reverse8((target.syncword >> 24) & 0xFF),
		reverse8((target.syncword >> 32) & 0xFF),
		reverse8((target.syncword >> 40) & 0xFF),
		reverse8((target.syncword >> 48) & 0xFF),
		reverse8((target.syncword >> 56) & 0xFF),
    5870:	0e28      	lsrs	r0, r5, #24
    5872:	f7fe fd9f 	bl	43b4 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    5876:	f88d 0007 	strb.w	r0, [sp, #7]
		reverse8((target.syncword >> 24) & 0xFF),
		reverse8((target.syncword >> 32) & 0xFF),
		reverse8((target.syncword >> 40) & 0xFF),
		reverse8((target.syncword >> 48) & 0xFF),
		reverse8((target.syncword >> 56) & 0xFF),
		reverse8(trailer),
    587a:	4630      	mov	r0, r6
    587c:	f7fe fd9a 	bl	43b4 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    5880:	f88d 0008 	strb.w	r0, [sp, #8]
		reverse8((target.syncword >> 32) & 0xFF),
		reverse8((target.syncword >> 40) & 0xFF),
		reverse8((target.syncword >> 48) & 0xFF),
		reverse8((target.syncword >> 56) & 0xFF),
		reverse8(trailer),
		reverse8(0x77),
    5884:	2077      	movs	r0, #119	; 0x77
    5886:	f7fe fd95 	bl	43b4 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    588a:	f88d 0009 	strb.w	r0, [sp, #9]
		reverse8((target.syncword >> 40) & 0xFF),
		reverse8((target.syncword >> 48) & 0xFF),
		reverse8((target.syncword >> 56) & 0xFF),
		reverse8(trailer),
		reverse8(0x77),
		reverse8(0x66),
    588e:	2066      	movs	r0, #102	; 0x66
    5890:	f7fe fd90 	bl	43b4 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    5894:	f88d 000a 	strb.w	r0, [sp, #10]
		reverse8((target.syncword >> 48) & 0xFF),
		reverse8((target.syncword >> 56) & 0xFF),
		reverse8(trailer),
		reverse8(0x77),
		reverse8(0x66),
		reverse8(0x55),
    5898:	2055      	movs	r0, #85	; 0x55
    589a:	f7fe fd8b 	bl	43b4 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    589e:	f88d 000b 	strb.w	r0, [sp, #11]
		reverse8((target.syncword >> 56) & 0xFF),
		reverse8(trailer),
		reverse8(0x77),
		reverse8(0x66),
		reverse8(0x55),
		reverse8(0x44),
    58a2:	2044      	movs	r0, #68	; 0x44
    58a4:	f7fe fd86 	bl	43b4 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    58a8:	f88d 000c 	strb.w	r0, [sp, #12]
		reverse8(trailer),
		reverse8(0x77),
		reverse8(0x66),
		reverse8(0x55),
		reverse8(0x44),
		reverse8(0x33),
    58ac:	2033      	movs	r0, #51	; 0x33
    58ae:	f7fe fd81 	bl	43b4 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    58b2:	f88d 000d 	strb.w	r0, [sp, #13]
		reverse8(0x77),
		reverse8(0x66),
		reverse8(0x55),
		reverse8(0x44),
		reverse8(0x33),
		reverse8(0x22),
    58b6:	2022      	movs	r0, #34	; 0x22
    58b8:	f7fe fd7c 	bl	43b4 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    58bc:	f88d 000e 	strb.w	r0, [sp, #14]
		reverse8(0x66),
		reverse8(0x55),
		reverse8(0x44),
		reverse8(0x33),
		reverse8(0x22),
		reverse8(0x11)
    58c0:	2011      	movs	r0, #17
    58c2:	f7fe fd77 	bl	43b4 <reverse8>
	return reversed;
}

static uint16_t reverse16(uint16_t data)
{
	uint16_t reversed = 0;
    58c6:	463c      	mov	r4, r7
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    58c8:	f88d 000f 	strb.w	r0, [sp, #15]

static uint16_t reverse16(uint16_t data)
{
	uint16_t reversed = 0;

	for(size_t i=0; i<16; i++)
    58cc:	463b      	mov	r3, r7
	{
		reversed |= ((data >> i) & 0x01) << (15-i);
    58ce:	fa48 f203 	asr.w	r2, r8, r3
    58d2:	f1c3 010f 	rsb	r1, r3, #15
    58d6:	f002 0201 	and.w	r2, r2, #1
    58da:	408a      	lsls	r2, r1

static uint16_t reverse16(uint16_t data)
{
	uint16_t reversed = 0;

	for(size_t i=0; i<16; i++)
    58dc:	3301      	adds	r3, #1
	{
		reversed |= ((data >> i) & 0x01) << (15-i);
    58de:	4314      	orrs	r4, r2

static uint16_t reverse16(uint16_t data)
{
	uint16_t reversed = 0;

	for(size_t i=0; i<16; i++)
    58e0:	2b10      	cmp	r3, #16
	{
		reversed |= ((data >> i) & 0x01) << (15-i);
    58e2:	b2a4      	uxth	r4, r4

static uint16_t reverse16(uint16_t data)
{
	uint16_t reversed = 0;

	for(size_t i=0; i<16; i++)
    58e4:	d1f3      	bne.n	58ce <br_transmit+0xe2>
/* start buffered tx */
static void cc2400_tx_sync(uint32_t sync)
{
#ifdef TX_ENABLE
	// Bluetooth-like modulation
	cc2400_set(MANAND,  0x7fff);
    58e6:	200d      	movs	r0, #13
    58e8:	f647 71ff 	movw	r1, #32767	; 0x7fff
    58ec:	f003 f8b7 	bl	8a5e <cc2400_set>
	cc2400_set(LMTST,   0x2b22);    // LNA and receive mixers test register
    58f0:	2012      	movs	r0, #18
    58f2:	f642 3122 	movw	r1, #11042	; 0x2b22
    58f6:	f003 f8b2 	bl	8a5e <cc2400_set>
	cc2400_set(MDMTST0, 0x134b);    // no PRNG
    58fa:	2014      	movs	r0, #20
    58fc:	f241 314b 	movw	r1, #4939	; 0x134b
    5900:	f003 f8ad 	bl	8a5e <cc2400_set>

	cc2400_set(GRMDM,   0x0c01);
    5904:	2020      	movs	r0, #32
    5906:	f640 4101 	movw	r1, #3073	; 0xc01
    590a:	f003 f8a8 	bl	8a5e <cc2400_set>
	//      |  | |   +-----------> sync word: 8 MSB bits of SYNC_WORD
	//      |  | +---------------> 0 preamble bytes of 01010101
	//      |  +-----------------> packet mode
	//      +--------------------> buffered mode

	cc2400_set(SYNCL,   sync & 0xffff);
    590e:	4621      	mov	r1, r4
    5910:	202c      	movs	r0, #44	; 0x2c
    5912:	f003 f8a4 	bl	8a5e <cc2400_set>
	cc2400_set(SYNCH,   (sync >> 16) & 0xffff);
    5916:	202d      	movs	r0, #45	; 0x2d
    5918:	2100      	movs	r1, #0
    591a:	f003 f8a0 	bl	8a5e <cc2400_set>

	cc2400_set(FSDIV,   channel);
    591e:	4b4b      	ldr	r3, [pc, #300]	; (5a4c <br_transmit+0x260>)
    5920:	2002      	movs	r0, #2
    5922:	8819      	ldrh	r1, [r3, #0]
	cc2400_set(FREND,   0b1011);    // amplifier level (-7 dBm, picked from hat)

	if (modulation == MOD_BT_BASIC_RATE) {
    5924:	4c4a      	ldr	r4, [pc, #296]	; (5a50 <br_transmit+0x264>)
	//      +--------------------> buffered mode

	cc2400_set(SYNCL,   sync & 0xffff);
	cc2400_set(SYNCH,   (sync >> 16) & 0xffff);

	cc2400_set(FSDIV,   channel);
    5926:	b289      	uxth	r1, r1
    5928:	f003 f899 	bl	8a5e <cc2400_set>
	cc2400_set(FREND,   0b1011);    // amplifier level (-7 dBm, picked from hat)
    592c:	2005      	movs	r0, #5
    592e:	210b      	movs	r1, #11
    5930:	f003 f895 	bl	8a5e <cc2400_set>

	if (modulation == MOD_BT_BASIC_RATE) {
    5934:	7823      	ldrb	r3, [r4, #0]
    5936:	b913      	cbnz	r3, 593e <br_transmit+0x152>
		cc2400_set(MDMCTRL, 0x0029);    // 160 kHz frequency deviation
    5938:	2003      	movs	r0, #3
    593a:	2129      	movs	r1, #41	; 0x29
    593c:	e004      	b.n	5948 <br_transmit+0x15c>
	} else if (modulation == MOD_BT_LOW_ENERGY) {
    593e:	7823      	ldrb	r3, [r4, #0]
    5940:	2b01      	cmp	r3, #1
    5942:	d11d      	bne.n	5980 <br_transmit+0x194>
		cc2400_set(MDMCTRL, 0x0040);    // 250 kHz frequency deviation
    5944:	2003      	movs	r0, #3
    5946:	2140      	movs	r1, #64	; 0x40
    5948:	f003 f889 	bl	8a5e <cc2400_set>
	} else {
		/* oops */
		return;
	}

	clkn_start();
    594c:	f002 f99c 	bl	7c88 <clkn_start>

	while (!(cc2400_status() & XOSC16M_STABLE));
    5950:	f003 f956 	bl	8c00 <cc2400_status>
    5954:	0645      	lsls	r5, r0, #25
    5956:	d5fb      	bpl.n	5950 <br_transmit+0x164>
	cc2400_strobe(SFSON);
    5958:	2061      	movs	r0, #97	; 0x61
    595a:	f003 f958 	bl	8c0e <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    595e:	f003 f94f 	bl	8c00 <cc2400_status>
    5962:	0740      	lsls	r0, r0, #29
    5964:	d5fb      	bpl.n	595e <br_transmit+0x172>

#ifdef UBERTOOTH_ONE
	PAEN_SET;
    5966:	4b3b      	ldr	r3, [pc, #236]	; (5a54 <br_transmit+0x268>)
    5968:	2280      	movs	r2, #128	; 0x80
    596a:	601a      	str	r2, [r3, #0]
#endif

	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    596c:	200e      	movs	r0, #14
    596e:	f003 f86d 	bl	8a4c <cc2400_get>
    5972:	f000 001f 	and.w	r0, r0, #31
    5976:	280f      	cmp	r0, #15
    5978:	d1f8      	bne.n	596c <br_transmit+0x180>
	cc2400_strobe(STX);
    597a:	2063      	movs	r0, #99	; 0x63
    597c:	f003 f947 	bl	8c0e <cc2400_strobe>
		reverse8(0x11)
	};

	cc2400_tx_sync(reverse16(preamble));

	cc2400_set(INT,     0x0014);    // FIFO_THRESHOLD: 20 bytes
    5980:	2114      	movs	r1, #20
    5982:	2023      	movs	r0, #35	; 0x23
    5984:	f003 f86b 	bl	8a5e <cc2400_set>

	// set GIO to FIFO_FULL
	gio_save = cc2400_get(IOCFG);
    5988:	2008      	movs	r0, #8
    598a:	f003 f85f 	bl	8a4c <cc2400_get>
	cc2400_set(IOCFG, (GIO_FIFO_FULL << 9) | (gio_save & 0x1ff));
    598e:	f3c0 0108 	ubfx	r1, r0, #0, #9
	cc2400_tx_sync(reverse16(preamble));

	cc2400_set(INT,     0x0014);    // FIFO_THRESHOLD: 20 bytes

	// set GIO to FIFO_FULL
	gio_save = cc2400_get(IOCFG);
    5992:	4605      	mov	r5, r0
	cc2400_set(IOCFG, (GIO_FIFO_FULL << 9) | (gio_save & 0x1ff));
    5994:	f441 419c 	orr.w	r1, r1, #19968	; 0x4e00
    5998:	2008      	movs	r0, #8
    599a:	f003 f860 	bl	8a5e <cc2400_set>
 */
void br_transmit()
{
	uint16_t gio_save;

	uint32_t clkn_saved = 0;
    599e:	2600      	movs	r6, #0

	// set GIO to FIFO_FULL
	gio_save = cc2400_get(IOCFG);
	cc2400_set(IOCFG, (GIO_FIFO_FULL << 9) | (gio_save & 0x1ff));

	while ( requested_mode == MODE_TX_SYMBOLS )
    59a0:	7ca3      	ldrb	r3, [r4, #18]
    59a2:	2b02      	cmp	r3, #2
    59a4:	d145      	bne.n	5a32 <br_transmit+0x246>
	{

		while ((clkn >> 1) == (clkn_saved >> 1) || T0TC < 2250) {
    59a6:	0876      	lsrs	r6, r6, #1
    59a8:	4f2b      	ldr	r7, [pc, #172]	; (5a58 <br_transmit+0x26c>)
    59aa:	683b      	ldr	r3, [r7, #0]
    59ac:	ebb6 0f53 	cmp.w	r6, r3, lsr #1
    59b0:	d105      	bne.n	59be <br_transmit+0x1d2>

			// If timer says time to hop, do it.
			if (do_hop) {
    59b2:	7ae3      	ldrb	r3, [r4, #11]
    59b4:	2b00      	cmp	r3, #0
    59b6:	d0f7      	beq.n	59a8 <br_transmit+0x1bc>
				hop();
    59b8:	f7ff fd9a 	bl	54f0 <hop>
    59bc:	e7f4      	b.n	59a8 <br_transmit+0x1bc>
	cc2400_set(IOCFG, (GIO_FIFO_FULL << 9) | (gio_save & 0x1ff));

	while ( requested_mode == MODE_TX_SYMBOLS )
	{

		while ((clkn >> 1) == (clkn_saved >> 1) || T0TC < 2250) {
    59be:	4b27      	ldr	r3, [pc, #156]	; (5a5c <br_transmit+0x270>)
    59c0:	681a      	ldr	r2, [r3, #0]
    59c2:	f640 03c9 	movw	r3, #2249	; 0x8c9
    59c6:	429a      	cmp	r2, r3
    59c8:	d9f3      	bls.n	59b2 <br_transmit+0x1c6>
			}
		}

		clkn_saved = clkn;

		TXLED_SET;
    59ca:	4b25      	ldr	r3, [pc, #148]	; (5a60 <br_transmit+0x274>)
    59cc:	f44f 7280 	mov.w	r2, #256	; 0x100
			if (do_hop) {
				hop();
			}
		}

		clkn_saved = clkn;
    59d0:	683e      	ldr	r6, [r7, #0]

		TXLED_SET;

		cc2400_fifo_write(16, data);
    59d2:	2010      	movs	r0, #16
			}
		}

		clkn_saved = clkn;

		TXLED_SET;
    59d4:	601a      	str	r2, [r3, #0]

		cc2400_fifo_write(16, data);
    59d6:	4669      	mov	r1, sp
    59d8:	f003 f882 	bl	8ae0 <cc2400_fifo_write>

		while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    59dc:	200e      	movs	r0, #14
    59de:	f003 f835 	bl	8a4c <cc2400_get>
    59e2:	f000 001f 	and.w	r0, r0, #31
    59e6:	280f      	cmp	r0, #15
    59e8:	d1f8      	bne.n	59dc <br_transmit+0x1f0>
		TXLED_CLR;
    59ea:	4b1e      	ldr	r3, [pc, #120]	; (5a64 <br_transmit+0x278>)
    59ec:	f44f 7280 	mov.w	r2, #256	; 0x100
    59f0:	601a      	str	r2, [r3, #0]

		cc2400_strobe(SRFOFF);
    59f2:	2064      	movs	r0, #100	; 0x64
    59f4:	f003 f90b 	bl	8c0e <cc2400_strobe>
		while ((cc2400_status() & FS_LOCK));
    59f8:	f003 f902 	bl	8c00 <cc2400_status>
    59fc:	0741      	lsls	r1, r0, #29
    59fe:	d4fb      	bmi.n	59f8 <br_transmit+0x20c>

		while (!(cc2400_status() & XOSC16M_STABLE));
    5a00:	f003 f8fe 	bl	8c00 <cc2400_status>
    5a04:	0642      	lsls	r2, r0, #25
    5a06:	d5fb      	bpl.n	5a00 <br_transmit+0x214>
		cc2400_strobe(SFSON);
    5a08:	2061      	movs	r0, #97	; 0x61
    5a0a:	f003 f900 	bl	8c0e <cc2400_strobe>
		while (!(cc2400_status() & FS_LOCK));
    5a0e:	f003 f8f7 	bl	8c00 <cc2400_status>
    5a12:	0743      	lsls	r3, r0, #29
    5a14:	d5fb      	bpl.n	5a0e <br_transmit+0x222>

		while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    5a16:	200e      	movs	r0, #14
    5a18:	f003 f818 	bl	8a4c <cc2400_get>
    5a1c:	f000 001f 	and.w	r0, r0, #31
    5a20:	280f      	cmp	r0, #15
    5a22:	d1f8      	bne.n	5a16 <br_transmit+0x22a>
		cc2400_strobe(STX);
    5a24:	2063      	movs	r0, #99	; 0x63
    5a26:	f003 f8f2 	bl	8c0e <cc2400_strobe>

		handle_usb(clkn);
    5a2a:	6838      	ldr	r0, [r7, #0]
    5a2c:	f002 f808 	bl	7a40 <handle_usb>
    5a30:	e7b6      	b.n	59a0 <br_transmit+0x1b4>
	}

#ifdef UBERTOOTH_ONE
	PAEN_CLR;
    5a32:	4b0d      	ldr	r3, [pc, #52]	; (5a68 <br_transmit+0x27c>)
    5a34:	2280      	movs	r2, #128	; 0x80
    5a36:	601a      	str	r2, [r3, #0]
#endif

	// reset GIO
	cc2400_set(IOCFG, gio_save);
    5a38:	2008      	movs	r0, #8
    5a3a:	4629      	mov	r1, r5
    5a3c:	f003 f80f 	bl	8a5e <cc2400_set>
}
    5a40:	b004      	add	sp, #16
    5a42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    5a46:	bf00      	nop
    5a48:	10001528 	.word	0x10001528
    5a4c:	1000044c 	.word	0x1000044c
    5a50:	10000e34 	.word	0x10000e34
    5a54:	2009c058 	.word	0x2009c058
    5a58:	10001024 	.word	0x10001024
    5a5c:	40004008 	.word	0x40004008
    5a60:	2009c038 	.word	0x2009c038
    5a64:	2009c03c 	.word	0x2009c03c
    5a68:	2009c05c 	.word	0x2009c05c

00005a6c <reset_le>:
	le.syncl = aa_rev & 0xffff;
	le.synch = aa_rev >> 16;
}

/* reset le state, called by bt_generic_le and bt_follow_le() */
void reset_le() {
    5a6c:	b508      	push	{r3, lr}
	le_set_access_address(0x8e89bed6);     // advertising channel access address
    5a6e:	480f      	ldr	r0, [pc, #60]	; (5aac <reset_le+0x40>)
    5a70:	f7fe fdae 	bl	45d0 <le_set_access_address>
	le.crc_init  = 0x555555;               // advertising channel CRCInit
    5a74:	4b0e      	ldr	r3, [pc, #56]	; (5ab0 <reset_le+0x44>)
    5a76:	4a0f      	ldr	r2, [pc, #60]	; (5ab4 <reset_le+0x48>)
    5a78:	60da      	str	r2, [r3, #12]
	le.crc_init_reversed = 0xAAAAAA;
    5a7a:	4a0f      	ldr	r2, [pc, #60]	; (5ab8 <reset_le+0x4c>)
    5a7c:	611a      	str	r2, [r3, #16]
	//JWHUR crc verify on
	le.crc_verify = 1;
    5a7e:	2201      	movs	r2, #1
    5a80:	615a      	str	r2, [r3, #20]
	le.last_packet = 0;
    5a82:	2200      	movs	r2, #0

	le.channel_idx = 0;
	le.channel_increment = 0;

	le.conn_epoch = 0;
	le.interval_timer = 0;
    5a84:	841a      	strh	r2, [r3, #32]
	le_set_access_address(0x8e89bed6);     // advertising channel access address
	le.crc_init  = 0x555555;               // advertising channel CRCInit
	le.crc_init_reversed = 0xAAAAAA;
	//JWHUR crc verify on
	le.crc_verify = 1;
	le.last_packet = 0;
    5a86:	645a      	str	r2, [r3, #68]	; 0x44

	le.conn_epoch = 0;
	le.interval_timer = 0;
	le.conn_interval = 0;
	le.conn_interval = 0;
	le.conn_count = 0;
    5a88:	849a      	strh	r2, [r3, #36]	; 0x24
	le.crc_init_reversed = 0xAAAAAA;
	//JWHUR crc verify on
	le.crc_verify = 1;
	le.last_packet = 0;

	le.link_state = LINK_INACTIVE;
    5a8a:	761a      	strb	r2, [r3, #24]

	le.channel_idx = 0;
    5a8c:	765a      	strb	r2, [r3, #25]
	le.channel_increment = 0;
    5a8e:	769a      	strb	r2, [r3, #26]

	le.conn_epoch = 0;
    5a90:	61da      	str	r2, [r3, #28]
	le.interval_timer = 0;
	le.conn_interval = 0;
    5a92:	845a      	strh	r2, [r3, #34]	; 0x22
	le.conn_interval = 0;
	le.conn_count = 0;

	le.win_size = 0;
    5a94:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	le.win_offset = 0;
    5a98:	851a      	strh	r2, [r3, #40]	; 0x28

	le.update_pending = 0;
    5a9a:	62da      	str	r2, [r3, #44]	; 0x2c
	le.update_instant = 0;
    5a9c:	861a      	strh	r2, [r3, #48]	; 0x30
	le.interval_update = 0;
    5a9e:	865a      	strh	r2, [r3, #50]	; 0x32
	le.win_size_update = 0;
    5aa0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	le.win_offset_update = 0;
    5aa4:	86da      	strh	r2, [r3, #54]	; 0x36

	do_hop = 0;
    5aa6:	4b05      	ldr	r3, [pc, #20]	; (5abc <reset_le+0x50>)
    5aa8:	72da      	strb	r2, [r3, #11]
    5aaa:	bd08      	pop	{r3, pc}
    5aac:	8e89bed6 	.word	0x8e89bed6
    5ab0:	1000044c 	.word	0x1000044c
    5ab4:	00555555 	.word	0x00555555
    5ab8:	00aaaaaa 	.word	0x00aaaaaa
    5abc:	10000e34 	.word	0x10000e34

00005ac0 <reset_le_promisc>:
}

// reset LE Promisc state
void reset_le_promisc(void) {
    5ac0:	b510      	push	{r4, lr}
	memset(&le_promisc, 0, sizeof(le_promisc));
    5ac2:	4c06      	ldr	r4, [pc, #24]	; (5adc <reset_le_promisc+0x1c>)
    5ac4:	2100      	movs	r1, #0
    5ac6:	4620      	mov	r0, r4
    5ac8:	f44f 7284 	mov.w	r2, #264	; 0x108
    5acc:	f7fe fbb0 	bl	4230 <memset>
	le_promisc.smallest_hop_interval = 0xffffffff;
    5ad0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    5ad4:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
    5ad8:	bd10      	pop	{r4, pc}
    5ada:	bf00      	nop
    5adc:	10001068 	.word	0x10001068

00005ae0 <bt_generic_le>:
}

/* generic le mode */
void bt_generic_le(u8 active_mode)
{
    5ae0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	u8 hold;
	int i, j;
	int8_t rssi, rssi_at_trigger;

	modulation = MOD_BT_LOW_ENERGY;
    5ae4:	4c69      	ldr	r4, [pc, #420]	; (5c8c <bt_generic_le+0x1ac>)
    5ae6:	2301      	movs	r3, #1
	le_promisc.smallest_hop_interval = 0xffffffff;
}

/* generic le mode */
void bt_generic_le(u8 active_mode)
{
    5ae8:	4680      	mov	r8, r0
	u8 hold;
	int i, j;
	int8_t rssi, rssi_at_trigger;

	modulation = MOD_BT_LOW_ENERGY;
    5aea:	7023      	strb	r3, [r4, #0]
	mode = active_mode;
    5aec:	7460      	strb	r0, [r4, #17]

	reset_le();
    5aee:	f7ff ffbd 	bl	5a6c <reset_le>

	// enable USB interrupts
	ISER0 = ISER0_ISE_USB;
    5af2:	4b67      	ldr	r3, [pc, #412]	; (5c90 <bt_generic_le+0x1b0>)
    5af4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    5af8:	601a      	str	r2, [r3, #0]

	RXLED_CLR;
    5afa:	4b66      	ldr	r3, [pc, #408]	; (5c94 <bt_generic_le+0x1b4>)
    5afc:	2210      	movs	r2, #16
    5afe:	601a      	str	r2, [r3, #0]

	queue_init();
    5b00:	f001 ff22 	bl	7948 <queue_init>
	dio_ssp_init();
    5b04:	f002 ff1a 	bl	893c <dio_ssp_init>
	dma_init();
    5b08:	f002 f916 	bl	7d38 <dma_init>
	dio_ssp_start();
    5b0c:	f002 f99a 	bl	7e44 <dio_ssp_start>
	cc2400_rx();
    5b10:	f7fe fc62 	bl	43d8 <cc2400_rx>

	cs_trigger_enable();
    5b14:	f002 f852 	bl	7bbc <cs_trigger_enable>

	hold = 0;
    5b18:	2500      	movs	r5, #0

	while (requested_mode == active_mode) {
    5b1a:	7ca3      	ldrb	r3, [r4, #18]
    5b1c:	4543      	cmp	r3, r8
    5b1e:	f040 80a3 	bne.w	5c68 <bt_generic_le+0x188>
		if (requested_channel != 0) {
    5b22:	4b5a      	ldr	r3, [pc, #360]	; (5c8c <bt_generic_le+0x1ac>)
    5b24:	89db      	ldrh	r3, [r3, #14]
    5b26:	b29b      	uxth	r3, r3
    5b28:	b1d3      	cbz	r3, 5b60 <bt_generic_le+0x80>
			cc2400_strobe(SRFOFF);
    5b2a:	2064      	movs	r0, #100	; 0x64
    5b2c:	f003 f86f 	bl	8c0e <cc2400_strobe>
			while ((cc2400_status() & FS_LOCK)); // need to wait for unlock?
    5b30:	f003 f866 	bl	8c00 <cc2400_status>
    5b34:	0747      	lsls	r7, r0, #29
    5b36:	d4fb      	bmi.n	5b30 <bt_generic_le+0x50>

			/* Retune */
			cc2400_set(FSDIV, channel - 1);
    5b38:	4b57      	ldr	r3, [pc, #348]	; (5c98 <bt_generic_le+0x1b8>)
    5b3a:	2002      	movs	r0, #2
    5b3c:	8819      	ldrh	r1, [r3, #0]
    5b3e:	b289      	uxth	r1, r1
    5b40:	3901      	subs	r1, #1
    5b42:	b289      	uxth	r1, r1
    5b44:	f002 ff8b 	bl	8a5e <cc2400_set>

			/* Wait for lock */
			cc2400_strobe(SFSON);
    5b48:	2061      	movs	r0, #97	; 0x61
    5b4a:	f003 f860 	bl	8c0e <cc2400_strobe>
			while (!(cc2400_status() & FS_LOCK));
    5b4e:	f003 f857 	bl	8c00 <cc2400_status>
    5b52:	0746      	lsls	r6, r0, #29
    5b54:	d5fb      	bpl.n	5b4e <bt_generic_le+0x6e>

			/* RX mode */
			cc2400_strobe(SRX);
    5b56:	2062      	movs	r0, #98	; 0x62
    5b58:	f003 f859 	bl	8c0e <cc2400_strobe>

			requested_channel = 0;
    5b5c:	2300      	movs	r3, #0
    5b5e:	81e3      	strh	r3, [r4, #14]
		}

		if (do_hop) {
    5b60:	7ae3      	ldrb	r3, [r4, #11]
    5b62:	4e4c      	ldr	r6, [pc, #304]	; (5c94 <bt_generic_le+0x1b4>)
    5b64:	b113      	cbz	r3, 5b6c <bt_generic_le+0x8c>
			hop();
    5b66:	f7ff fcc3 	bl	54f0 <hop>
    5b6a:	e002      	b.n	5b72 <bt_generic_le+0x92>
		} else {
			TXLED_CLR;
    5b6c:	f44f 7380 	mov.w	r3, #256	; 0x100
    5b70:	6033      	str	r3, [r6, #0]
		}

		RXLED_CLR;
    5b72:	2310      	movs	r3, #16
    5b74:	6033      	str	r3, [r6, #0]

		/* Wait for DMA. Meanwhile keep track of RSSI. */
		rssi_reset();
    5b76:	f001 ff77 	bl	7a68 <rssi_reset>
		rssi_at_trigger = INT8_MIN;
    5b7a:	2780      	movs	r7, #128	; 0x80
		while ((rx_tc == 0) && (rx_err == 0))
    5b7c:	4b47      	ldr	r3, [pc, #284]	; (5c9c <bt_generic_le+0x1bc>)
    5b7e:	4e48      	ldr	r6, [pc, #288]	; (5ca0 <bt_generic_le+0x1c0>)
    5b80:	681a      	ldr	r2, [r3, #0]
    5b82:	4699      	mov	r9, r3
    5b84:	b9d2      	cbnz	r2, 5bbc <bt_generic_le+0xdc>
    5b86:	6833      	ldr	r3, [r6, #0]
    5b88:	b9c3      	cbnz	r3, 5bbc <bt_generic_le+0xdc>
		{
			rssi = (int8_t)(cc2400_get(RSSI) >> 8);
    5b8a:	2006      	movs	r0, #6
    5b8c:	f002 ff5e 	bl	8a4c <cc2400_get>
			if (cs_trigger && (rssi_at_trigger == INT8_MIN)) {
    5b90:	4b44      	ldr	r3, [pc, #272]	; (5ca4 <bt_generic_le+0x1c4>)
		/* Wait for DMA. Meanwhile keep track of RSSI. */
		rssi_reset();
		rssi_at_trigger = INT8_MIN;
		while ((rx_tc == 0) && (rx_err == 0))
		{
			rssi = (int8_t)(cc2400_get(RSSI) >> 8);
    5b92:	f3c0 2007 	ubfx	r0, r0, #8, #8
			if (cs_trigger && (rssi_at_trigger == INT8_MIN)) {
    5b96:	781b      	ldrb	r3, [r3, #0]
    5b98:	b163      	cbz	r3, 5bb4 <bt_generic_le+0xd4>
    5b9a:	b27b      	sxtb	r3, r7
    5b9c:	3380      	adds	r3, #128	; 0x80
    5b9e:	d109      	bne.n	5bb4 <bt_generic_le+0xd4>
				rssi = MAX(rssi,(cs_threshold_cur+54));
    5ba0:	4b41      	ldr	r3, [pc, #260]	; (5ca8 <bt_generic_le+0x1c8>)
    5ba2:	b240      	sxtb	r0, r0
    5ba4:	f993 7000 	ldrsb.w	r7, [r3]
    5ba8:	3736      	adds	r7, #54	; 0x36
    5baa:	42b8      	cmp	r0, r7
    5bac:	bfa8      	it	ge
    5bae:	4607      	movge	r7, r0
    5bb0:	b2ff      	uxtb	r7, r7
				rssi_at_trigger = rssi;
    5bb2:	4638      	mov	r0, r7
			}
			rssi_add(rssi);
    5bb4:	b240      	sxtb	r0, r0
    5bb6:	f001 ff73 	bl	7aa0 <rssi_add>
    5bba:	e7df      	b.n	5b7c <bt_generic_le+0x9c>
		}

		if (rx_err) {
    5bbc:	6833      	ldr	r3, [r6, #0]
    5bbe:	b11b      	cbz	r3, 5bc8 <bt_generic_le+0xe8>
			status |= DMA_ERROR;
    5bc0:	7863      	ldrb	r3, [r4, #1]
    5bc2:	f043 0302 	orr.w	r3, r3, #2
    5bc6:	7063      	strb	r3, [r4, #1]
		}

		/* No DMA transfer? */
		if (!rx_tc)
    5bc8:	f8d9 3000 	ldr.w	r3, [r9]
    5bcc:	2b00      	cmp	r3, #0
    5bce:	d057      	beq.n	5c80 <bt_generic_le+0x1a0>
			goto rx_continue;

		/* Missed a DMA trasfer? */
		if (rx_tc > 1)
    5bd0:	4b32      	ldr	r3, [pc, #200]	; (5c9c <bt_generic_le+0x1bc>)
    5bd2:	681b      	ldr	r3, [r3, #0]
    5bd4:	2b01      	cmp	r3, #1
    5bd6:	d903      	bls.n	5be0 <bt_generic_le+0x100>
			status |= DMA_OVERFLOW;
    5bd8:	7863      	ldrb	r3, [r4, #1]
    5bda:	f043 0301 	orr.w	r3, r3, #1
    5bde:	7063      	strb	r3, [r4, #1]

		rssi_iir_update(channel);
    5be0:	4b2d      	ldr	r3, [pc, #180]	; (5c98 <bt_generic_le+0x1b8>)
    5be2:	8818      	ldrh	r0, [r3, #0]
    5be4:	b280      	uxth	r0, r0
    5be6:	f001 ff7b 	bl	7ae0 <rssi_iir_update>

		/* Set squelch hold if there was either a CS trigger, squelch
		 * is disabled, or if the current rssi_max is above the same
		 * threshold. Currently, this is redundant, but allows for
		 * per-channel or other rssi triggers in the future. */
		if (cs_trigger || cs_no_squelch) {
    5bea:	4b2e      	ldr	r3, [pc, #184]	; (5ca4 <bt_generic_le+0x1c4>)
    5bec:	781a      	ldrb	r2, [r3, #0]
    5bee:	b912      	cbnz	r2, 5bf6 <bt_generic_le+0x116>
    5bf0:	4a2e      	ldr	r2, [pc, #184]	; (5cac <bt_generic_le+0x1cc>)
    5bf2:	7812      	ldrb	r2, [r2, #0]
    5bf4:	b132      	cbz	r2, 5c04 <bt_generic_le+0x124>
			status |= CS_TRIGGER;
    5bf6:	7862      	ldrb	r2, [r4, #1]
			hold = CS_HOLD_TIME;
    5bf8:	2502      	movs	r5, #2
		/* Set squelch hold if there was either a CS trigger, squelch
		 * is disabled, or if the current rssi_max is above the same
		 * threshold. Currently, this is redundant, but allows for
		 * per-channel or other rssi triggers in the future. */
		if (cs_trigger || cs_no_squelch) {
			status |= CS_TRIGGER;
    5bfa:	f042 0208 	orr.w	r2, r2, #8
    5bfe:	7062      	strb	r2, [r4, #1]
			hold = CS_HOLD_TIME;
			cs_trigger = 0;
    5c00:	2200      	movs	r2, #0
    5c02:	701a      	strb	r2, [r3, #0]
		}

		if (rssi_max >= (cs_threshold_cur + 54)) {
    5c04:	4b28      	ldr	r3, [pc, #160]	; (5ca8 <bt_generic_le+0x1c8>)
    5c06:	f993 2000 	ldrsb.w	r2, [r3]
    5c0a:	4b29      	ldr	r3, [pc, #164]	; (5cb0 <bt_generic_le+0x1d0>)
    5c0c:	3235      	adds	r2, #53	; 0x35
    5c0e:	f993 3000 	ldrsb.w	r3, [r3]
    5c12:	429a      	cmp	r2, r3
    5c14:	da05      	bge.n	5c22 <bt_generic_le+0x142>
			status |= RSSI_TRIGGER;
    5c16:	7863      	ldrb	r3, [r4, #1]
			hold = CS_HOLD_TIME;
    5c18:	2502      	movs	r5, #2
			hold = CS_HOLD_TIME;
			cs_trigger = 0;
		}

		if (rssi_max >= (cs_threshold_cur + 54)) {
			status |= RSSI_TRIGGER;
    5c1a:	f043 0310 	orr.w	r3, r3, #16
    5c1e:	7063      	strb	r3, [r4, #1]
    5c20:	e000      	b.n	5c24 <bt_generic_le+0x144>
			hold = CS_HOLD_TIME;
		}

		/* Hold expired? Ignore data. */
		if (hold == 0) {
    5c22:	b36d      	cbz	r5, 5c80 <bt_generic_le+0x1a0>
			goto rx_continue;
		}
		hold--;

		// copy the previously unpacked symbols to the front of the buffer
		memcpy(unpacked, unpacked + DMA_SIZE*8, DMA_SIZE*8);
    5c24:	4823      	ldr	r0, [pc, #140]	; (5cb4 <bt_generic_le+0x1d4>)

		/* Hold expired? Ignore data. */
		if (hold == 0) {
			goto rx_continue;
		}
		hold--;
    5c26:	3d01      	subs	r5, #1

		// copy the previously unpacked symbols to the front of the buffer
		memcpy(unpacked, unpacked + DMA_SIZE*8, DMA_SIZE*8);
    5c28:	f500 71c8 	add.w	r1, r0, #400	; 0x190
    5c2c:	f44f 72c8 	mov.w	r2, #400	; 0x190
    5c30:	f003 ffdc 	bl	9bec <memcpy>

		/* Hold expired? Ignore data. */
		if (hold == 0) {
			goto rx_continue;
		}
		hold--;
    5c34:	b2ed      	uxtb	r5, r5

		// copy the previously unpacked symbols to the front of the buffer
		memcpy(unpacked, unpacked + DMA_SIZE*8, DMA_SIZE*8);

		// unpack the new packet to the end of the buffer
		for (i = 0; i < DMA_SIZE; ++i) {
    5c36:	2300      	movs	r3, #0
    5c38:	481f      	ldr	r0, [pc, #124]	; (5cb8 <bt_generic_le+0x1d8>)
			cs_trigger = 0;
		}

		if (rssi_max >= (cs_threshold_cur + 54)) {
			status |= RSSI_TRIGGER;
			hold = CS_HOLD_TIME;
    5c3a:	2200      	movs	r2, #0
    5c3c:	eb00 00c3 	add.w	r0, r0, r3, lsl #3

		// unpack the new packet to the end of the buffer
		for (i = 0; i < DMA_SIZE; ++i) {
			/* output one byte for each received symbol (0x00 or 0x01) */
			for (j = 0; j < 8; ++j) {
				unpacked[DMA_SIZE*8 + i * 8 + j] = (idle_rxbuf[i] & 0x80) >> 7;
    5c40:	491e      	ldr	r1, [pc, #120]	; (5cbc <bt_generic_le+0x1dc>)
    5c42:	680f      	ldr	r7, [r1, #0]
    5c44:	5cff      	ldrb	r7, [r7, r3]
				idle_rxbuf[i] <<= 1;
    5c46:	6809      	ldr	r1, [r1, #0]

		// unpack the new packet to the end of the buffer
		for (i = 0; i < DMA_SIZE; ++i) {
			/* output one byte for each received symbol (0x00 or 0x01) */
			for (j = 0; j < 8; ++j) {
				unpacked[DMA_SIZE*8 + i * 8 + j] = (idle_rxbuf[i] & 0x80) >> 7;
    5c48:	09ff      	lsrs	r7, r7, #7
    5c4a:	5487      	strb	r7, [r0, r2]
				idle_rxbuf[i] <<= 1;
    5c4c:	5ccf      	ldrb	r7, [r1, r3]
		memcpy(unpacked, unpacked + DMA_SIZE*8, DMA_SIZE*8);

		// unpack the new packet to the end of the buffer
		for (i = 0; i < DMA_SIZE; ++i) {
			/* output one byte for each received symbol (0x00 or 0x01) */
			for (j = 0; j < 8; ++j) {
    5c4e:	3201      	adds	r2, #1
				unpacked[DMA_SIZE*8 + i * 8 + j] = (idle_rxbuf[i] & 0x80) >> 7;
				idle_rxbuf[i] <<= 1;
    5c50:	007f      	lsls	r7, r7, #1
    5c52:	b2ff      	uxtb	r7, r7
		memcpy(unpacked, unpacked + DMA_SIZE*8, DMA_SIZE*8);

		// unpack the new packet to the end of the buffer
		for (i = 0; i < DMA_SIZE; ++i) {
			/* output one byte for each received symbol (0x00 or 0x01) */
			for (j = 0; j < 8; ++j) {
    5c54:	2a08      	cmp	r2, #8
				unpacked[DMA_SIZE*8 + i * 8 + j] = (idle_rxbuf[i] & 0x80) >> 7;
				idle_rxbuf[i] <<= 1;
    5c56:	54cf      	strb	r7, [r1, r3]
		memcpy(unpacked, unpacked + DMA_SIZE*8, DMA_SIZE*8);

		// unpack the new packet to the end of the buffer
		for (i = 0; i < DMA_SIZE; ++i) {
			/* output one byte for each received symbol (0x00 or 0x01) */
			for (j = 0; j < 8; ++j) {
    5c58:	d1f2      	bne.n	5c40 <bt_generic_le+0x160>

		// copy the previously unpacked symbols to the front of the buffer
		memcpy(unpacked, unpacked + DMA_SIZE*8, DMA_SIZE*8);

		// unpack the new packet to the end of the buffer
		for (i = 0; i < DMA_SIZE; ++i) {
    5c5a:	3301      	adds	r3, #1
    5c5c:	2b32      	cmp	r3, #50	; 0x32
    5c5e:	d1eb      	bne.n	5c38 <bt_generic_le+0x158>
				unpacked[DMA_SIZE*8 + i * 8 + j] = (idle_rxbuf[i] & 0x80) >> 7;
				idle_rxbuf[i] <<= 1;
			}
		}

		int ret = data_cb(unpacked);
    5c60:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    5c62:	4814      	ldr	r0, [pc, #80]	; (5cb4 <bt_generic_le+0x1d4>)
    5c64:	4798      	blx	r3
		if (!ret) break;
    5c66:	b958      	cbnz	r0, 5c80 <bt_generic_le+0x1a0>
		rx_tc = 0;
		rx_err = 0;
	}

	// disable USB interrupts
	ICER0 = ICER0_ICE_USB;
    5c68:	4b15      	ldr	r3, [pc, #84]	; (5cc0 <bt_generic_le+0x1e0>)
    5c6a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    5c6e:	601a      	str	r2, [r3, #0]

	// reset the radio completely
	cc2400_idle();
    5c70:	f7fe fcba 	bl	45e8 <cc2400_idle>
	dio_ssp_stop();
    5c74:	f002 f90c 	bl	7e90 <dio_ssp_stop>
	cs_trigger_disable();
}
    5c78:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	ICER0 = ICER0_ICE_USB;

	// reset the radio completely
	cc2400_idle();
	dio_ssp_stop();
	cs_trigger_disable();
    5c7c:	f001 bfb4 	b.w	7be8 <cs_trigger_disable>

		int ret = data_cb(unpacked);
		if (!ret) break;

	rx_continue:
		rx_tc = 0;
    5c80:	2300      	movs	r3, #0
    5c82:	f8c9 3000 	str.w	r3, [r9]
		rx_err = 0;
    5c86:	6033      	str	r3, [r6, #0]
    5c88:	e747      	b.n	5b1a <bt_generic_le+0x3a>
    5c8a:	bf00      	nop
    5c8c:	10000e34 	.word	0x10000e34
    5c90:	e000e100 	.word	0xe000e100
    5c94:	2009c03c 	.word	0x2009c03c
    5c98:	1000044c 	.word	0x1000044c
    5c9c:	10001004 	.word	0x10001004
    5ca0:	1000151c 	.word	0x1000151c
    5ca4:	10001521 	.word	0x10001521
    5ca8:	10001520 	.word	0x10001520
    5cac:	10001170 	.word	0x10001170
    5cb0:	10001008 	.word	0x10001008
    5cb4:	10001184 	.word	0x10001184
    5cb8:	10001314 	.word	0x10001314
    5cbc:	10001180 	.word	0x10001180
    5cc0:	e000e180 	.word	0xe000e180

00005cc4 <bt_le_sync_rssi>:
	cs_trigger_disable();
}

//JWHUR rssi tracking
void bt_le_sync_rssi(u8 active_mode) 
{
    5cc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5cc8:	b0cf      	sub	sp, #316	; 0x13c
	int8_t rssi;
	// channel 37 = 2402, channel 38 = 2426, channel 39 = 2480
	static int restart_jamming = 0;
	u8 rssi_buf[DMA_SIZE] = {0, };

	if (start_sync >= ((uint32_t)1<<28)) {
    5cca:	4c89      	ldr	r4, [pc, #548]	; (5ef0 <bt_le_sync_rssi+0x22c>)
{
	int i;
	int8_t rssi;
	// channel 37 = 2402, channel 38 = 2426, channel 39 = 2480
	static int restart_jamming = 0;
	u8 rssi_buf[DMA_SIZE] = {0, };
    5ccc:	f10d 0804 	add.w	r8, sp, #4
	cs_trigger_disable();
}

//JWHUR rssi tracking
void bt_le_sync_rssi(u8 active_mode) 
{
    5cd0:	4607      	mov	r7, r0
	int i;
	int8_t rssi;
	// channel 37 = 2402, channel 38 = 2426, channel 39 = 2480
	static int restart_jamming = 0;
	u8 rssi_buf[DMA_SIZE] = {0, };
    5cd2:	2100      	movs	r1, #0
    5cd4:	4640      	mov	r0, r8
    5cd6:	2232      	movs	r2, #50	; 0x32
    5cd8:	f7fe faaa 	bl	4230 <memset>

	if (start_sync >= ((uint32_t)1<<28)) {
    5cdc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    5cde:	4d85      	ldr	r5, [pc, #532]	; (5ef4 <bt_le_sync_rssi+0x230>)
    5ce0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
    5ce4:	d336      	bcc.n	5d54 <bt_le_sync_rssi+0x90>
		start_sync -= ((uint32_t)1<<28);
    5ce6:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
		while ((clkn & 0xffffff) >= now_sync || (clkn & 0xffffff) < start_sync);
    5cea:	6b21      	ldr	r1, [r4, #48]	; 0x30
	// channel 37 = 2402, channel 38 = 2426, channel 39 = 2480
	static int restart_jamming = 0;
	u8 rssi_buf[DMA_SIZE] = {0, };

	if (start_sync >= ((uint32_t)1<<28)) {
		start_sync -= ((uint32_t)1<<28);
    5cec:	62e3      	str	r3, [r4, #44]	; 0x2c
		while ((clkn & 0xffffff) >= now_sync || (clkn & 0xffffff) < start_sync);
    5cee:	682a      	ldr	r2, [r5, #0]
    5cf0:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    5cf4:	428a      	cmp	r2, r1
    5cf6:	d2fa      	bcs.n	5cee <bt_le_sync_rssi+0x2a>
    5cf8:	4a7e      	ldr	r2, [pc, #504]	; (5ef4 <bt_le_sync_rssi+0x230>)
    5cfa:	6812      	ldr	r2, [r2, #0]
    5cfc:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    5d00:	429a      	cmp	r2, r3
    5d02:	d3f4      	bcc.n	5cee <bt_le_sync_rssi+0x2a>
	} else {
		while ((clkn & 0xffffff) < start_sync);
	}

	// rssi sampling for only 3000 ms
	uint32_t now = (clkn & 0xffffff);
    5d04:	682b      	ldr	r3, [r5, #0]

	modulation = MOD_BT_LOW_ENERGY;
	requested_mode = active_mode;
	mode = active_mode;

	le.link_state = LINK_LISTENING;
    5d06:	4e7c      	ldr	r6, [pc, #496]	; (5ef8 <bt_le_sync_rssi+0x234>)
	} else {
		while ((clkn & 0xffffff) < start_sync);
	}

	// rssi sampling for only 3000 ms
	uint32_t now = (clkn & 0xffffff);
    5d08:	f023 4a7f 	bic.w	sl, r3, #4278190080	; 0xff000000
	requested_mode = active_mode;
	mode = active_mode;

	le.link_state = LINK_LISTENING;

	ISER0 = ISER0_ISE_USB;
    5d0c:	4b7b      	ldr	r3, [pc, #492]	; (5efc <bt_le_sync_rssi+0x238>)
	if (stop_at >= ((uint32_t)1<<28)) {
		stop_at -= ((uint32_t)1<<28);
		overflow = 1;
	}

	modulation = MOD_BT_LOW_ENERGY;
    5d0e:	f04f 0901 	mov.w	r9, #1
	requested_mode = active_mode;
	mode = active_mode;

	le.link_state = LINK_LISTENING;

	ISER0 = ISER0_ISE_USB;
    5d12:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
	if (stop_at >= ((uint32_t)1<<28)) {
		stop_at -= ((uint32_t)1<<28);
		overflow = 1;
	}

	modulation = MOD_BT_LOW_ENERGY;
    5d16:	f884 9000 	strb.w	r9, [r4]
	requested_mode = active_mode;
	mode = active_mode;

	le.link_state = LINK_LISTENING;
    5d1a:	f886 9018 	strb.w	r9, [r6, #24]
		stop_at -= ((uint32_t)1<<28);
		overflow = 1;
	}

	modulation = MOD_BT_LOW_ENERGY;
	requested_mode = active_mode;
    5d1e:	74a7      	strb	r7, [r4, #18]
	mode = active_mode;
    5d20:	7467      	strb	r7, [r4, #17]

	le.link_state = LINK_LISTENING;

	ISER0 = ISER0_ISE_USB;
    5d22:	601a      	str	r2, [r3, #0]
	RXLED_CLR;
    5d24:	4b76      	ldr	r3, [pc, #472]	; (5f00 <bt_le_sync_rssi+0x23c>)
    5d26:	2210      	movs	r2, #16
    5d28:	601a      	str	r2, [r3, #0]
	queue_init();
    5d2a:	f001 fe0d 	bl	7948 <queue_init>
	dio_ssp_init();
    5d2e:	f002 fe05 	bl	893c <dio_ssp_init>
	dma_init_le();
    5d32:	f002 f83f 	bl	7db4 <dma_init_le>
	dio_ssp_start();
    5d36:	f002 f885 	bl	7e44 <dio_ssp_start>

	cc2400_rx_sync(rbit(le.access_address));
    5d3a:	6870      	ldr	r0, [r6, #4]
    5d3c:	f002 fd9a 	bl	8874 <rbit>
    5d40:	f7fe fb9c 	bl	447c <cc2400_rx_sync>

	requested_channel = 1;
	channel = 2472;
    5d44:	f640 13a8 	movw	r3, #2472	; 0x9a8
	dma_init_le();
	dio_ssp_start();

	cc2400_rx_sync(rbit(le.access_address));

	requested_channel = 1;
    5d48:	f8a4 900e 	strh.w	r9, [r4, #14]
		while ((clkn & 0xffffff) < start_sync);
	}

	// rssi sampling for only 3000 ms
	uint32_t now = (clkn & 0xffffff);
	uint32_t stop_at = now + 10000 * 10000 / 3125; // millis -> clkn ticks
    5d4c:	f50a 4afa 	add.w	sl, sl, #32000	; 0x7d00
	dio_ssp_start();

	cc2400_rx_sync(rbit(le.access_address));

	requested_channel = 1;
	channel = 2472;
    5d50:	8033      	strh	r3, [r6, #0]
	while (requested_mode == active_mode) {
    5d52:	e0ab      	b.n	5eac <bt_le_sync_rssi+0x1e8>

	if (start_sync >= ((uint32_t)1<<28)) {
		start_sync -= ((uint32_t)1<<28);
		while ((clkn & 0xffffff) >= now_sync || (clkn & 0xffffff) < start_sync);
	} else {
		while ((clkn & 0xffffff) < start_sync);
    5d54:	682a      	ldr	r2, [r5, #0]
    5d56:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    5d5a:	429a      	cmp	r2, r3
    5d5c:	d3fa      	bcc.n	5d54 <bt_le_sync_rssi+0x90>
    5d5e:	e7d1      	b.n	5d04 <bt_le_sync_rssi+0x40>
	cc2400_rx_sync(rbit(le.access_address));

	requested_channel = 1;
	channel = 2472;
	while (requested_mode == active_mode) {
		if (requested_channel != 0) {
    5d60:	4b63      	ldr	r3, [pc, #396]	; (5ef0 <bt_le_sync_rssi+0x22c>)
    5d62:	89db      	ldrh	r3, [r3, #14]
    5d64:	b29b      	uxth	r3, r3
    5d66:	b1c3      	cbz	r3, 5d9a <bt_le_sync_rssi+0xd6>
			cc2400_strobe(SRFOFF);
    5d68:	2064      	movs	r0, #100	; 0x64
    5d6a:	f002 ff50 	bl	8c0e <cc2400_strobe>
			while ((cc2400_status() & FS_LOCK));
    5d6e:	f002 ff47 	bl	8c00 <cc2400_status>
    5d72:	0742      	lsls	r2, r0, #29
    5d74:	d4fb      	bmi.n	5d6e <bt_le_sync_rssi+0xaa>
			cc2400_set(FSDIV, channel);
    5d76:	4b60      	ldr	r3, [pc, #384]	; (5ef8 <bt_le_sync_rssi+0x234>)
    5d78:	2002      	movs	r0, #2
    5d7a:	8819      	ldrh	r1, [r3, #0]
    5d7c:	b289      	uxth	r1, r1
    5d7e:	f002 fe6e 	bl	8a5e <cc2400_set>
			cc2400_strobe(SFSON);
    5d82:	2061      	movs	r0, #97	; 0x61
    5d84:	f002 ff43 	bl	8c0e <cc2400_strobe>
			while (!(cc2400_status() & FS_LOCK));
    5d88:	f002 ff3a 	bl	8c00 <cc2400_status>
    5d8c:	0743      	lsls	r3, r0, #29
    5d8e:	d5fb      	bpl.n	5d88 <bt_le_sync_rssi+0xc4>
			cc2400_strobe(SRX);
    5d90:	2062      	movs	r0, #98	; 0x62
    5d92:	f002 ff3c 	bl	8c0e <cc2400_strobe>
			requested_channel = 0;
    5d96:	2300      	movs	r3, #0
    5d98:	81e3      	strh	r3, [r4, #14]
		}
		RXLED_CLR;
    5d9a:	4b59      	ldr	r3, [pc, #356]	; (5f00 <bt_le_sync_rssi+0x23c>)
    5d9c:	2210      	movs	r2, #16
    5d9e:	601a      	str	r2, [r3, #0]
		if (requested_mode != active_mode) {
    5da0:	7ca3      	ldrb	r3, [r4, #18]
    5da2:	42bb      	cmp	r3, r7
    5da4:	f040 8097 	bne.w	5ed6 <bt_le_sync_rssi+0x212>
			goto cleanup;
		}

		//JWHUR buffering time information
		u32 time_buf1[16] = {0, };
    5da8:	f10d 0938 	add.w	r9, sp, #56	; 0x38
    5dac:	2100      	movs	r1, #0
    5dae:	2240      	movs	r2, #64	; 0x40
    5db0:	4648      	mov	r0, r9
    5db2:	f7fe fa3d 	bl	4230 <memset>
		u32 time_buf2[16] = {0, };
    5db6:	2100      	movs	r1, #0
    5db8:	2240      	movs	r2, #64	; 0x40
    5dba:	a81e      	add	r0, sp, #120	; 0x78
    5dbc:	f7fe fa38 	bl	4230 <memset>
		u32 time_buf3[16] = {0, };
    5dc0:	2100      	movs	r1, #0
    5dc2:	2240      	movs	r2, #64	; 0x40
    5dc4:	a82e      	add	r0, sp, #184	; 0xb8
    5dc6:	f7fe fa33 	bl	4230 <memset>
		u32 time_buf4[16] = {0, };
    5dca:	a83e      	add	r0, sp, #248	; 0xf8
    5dcc:	2100      	movs	r1, #0
    5dce:	2240      	movs	r2, #64	; 0x40
    5dd0:	f7fe fa2e 	bl	4230 <memset>
    5dd4:	f04f 0b00 	mov.w	fp, #0
		for (i = 0; i < DMA_SIZE; i++) {
    5dd8:	465e      	mov	r6, fp
			if (i<16) time_buf1[i] = CLK100NS;
    5dda:	2e0f      	cmp	r6, #15
    5ddc:	dc0a      	bgt.n	5df4 <bt_le_sync_rssi+0x130>
    5dde:	4949      	ldr	r1, [pc, #292]	; (5f04 <bt_le_sync_rssi+0x240>)
    5de0:	682a      	ldr	r2, [r5, #0]
    5de2:	6809      	ldr	r1, [r1, #0]
    5de4:	f3c2 0213 	ubfx	r2, r2, #0, #20
    5de8:	f640 4035 	movw	r0, #3125	; 0xc35
    5dec:	fb00 1202 	mla	r2, r0, r2, r1
    5df0:	f849 200b 	str.w	r2, [r9, fp]
    5df4:	f1a6 0210 	sub.w	r2, r6, #16
			if (15<i && i<32) time_buf2[i-16] = CLK100NS;
    5df8:	2a0f      	cmp	r2, #15
    5dfa:	d80c      	bhi.n	5e16 <bt_le_sync_rssi+0x152>
    5dfc:	4a41      	ldr	r2, [pc, #260]	; (5f04 <bt_le_sync_rssi+0x240>)
    5dfe:	6829      	ldr	r1, [r5, #0]
    5e00:	6810      	ldr	r0, [r2, #0]
    5e02:	f3c1 0113 	ubfx	r1, r1, #0, #20
    5e06:	f640 4e35 	movw	lr, #3125	; 0xc35
    5e0a:	fb0e 0101 	mla	r1, lr, r1, r0
    5e0e:	aa1e      	add	r2, sp, #120	; 0x78
    5e10:	445a      	add	r2, fp
    5e12:	f842 1c40 	str.w	r1, [r2, #-64]
    5e16:	f1a6 0220 	sub.w	r2, r6, #32
			if (31<i && i<48) time_buf3[i-32] = CLK100NS;
    5e1a:	2a0f      	cmp	r2, #15
    5e1c:	d84b      	bhi.n	5eb6 <bt_le_sync_rssi+0x1f2>
    5e1e:	4a39      	ldr	r2, [pc, #228]	; (5f04 <bt_le_sync_rssi+0x240>)
    5e20:	6829      	ldr	r1, [r5, #0]
    5e22:	6810      	ldr	r0, [r2, #0]
    5e24:	f3c1 0113 	ubfx	r1, r1, #0, #20
    5e28:	f640 4e35 	movw	lr, #3125	; 0xc35
    5e2c:	fb0e 0101 	mla	r1, lr, r1, r0
    5e30:	aa2e      	add	r2, sp, #184	; 0xb8
    5e32:	445a      	add	r2, fp
    5e34:	f842 1c80 	str.w	r1, [r2, #-128]
			if (47<i) time_buf4[i-48] = CLK100NS;
			rssi_buf[i] = (u8)(cc2400_get(RSSI) >> 8);
    5e38:	2006      	movs	r0, #6
    5e3a:	f002 fe07 	bl	8a4c <cc2400_get>
			//rssi_buf[i] = (u8)(cc2400_get_rev(FREQEST));
			volatile u32 j = 1314; while (--j); // empty for loop ~= 70ns, 598 empty while loop ~= 41.8us, 14171 loop ~= 992us, 1314 loop ~= 92us
    5e3e:	f240 5222 	movw	r2, #1314	; 0x522
		for (i = 0; i < DMA_SIZE; i++) {
			if (i<16) time_buf1[i] = CLK100NS;
			if (15<i && i<32) time_buf2[i-16] = CLK100NS;
			if (31<i && i<48) time_buf3[i-32] = CLK100NS;
			if (47<i) time_buf4[i-48] = CLK100NS;
			rssi_buf[i] = (u8)(cc2400_get(RSSI) >> 8);
    5e42:	0a00      	lsrs	r0, r0, #8
    5e44:	f808 0006 	strb.w	r0, [r8, r6]
			//rssi_buf[i] = (u8)(cc2400_get_rev(FREQEST));
			volatile u32 j = 1314; while (--j); // empty for loop ~= 70ns, 598 empty while loop ~= 41.8us, 14171 loop ~= 992us, 1314 loop ~= 92us
    5e48:	9200      	str	r2, [sp, #0]
    5e4a:	9a00      	ldr	r2, [sp, #0]
    5e4c:	3a01      	subs	r2, #1
    5e4e:	9200      	str	r2, [sp, #0]
    5e50:	2a00      	cmp	r2, #0
    5e52:	d1fa      	bne.n	5e4a <bt_le_sync_rssi+0x186>
		//JWHUR buffering time information
		u32 time_buf1[16] = {0, };
		u32 time_buf2[16] = {0, };
		u32 time_buf3[16] = {0, };
		u32 time_buf4[16] = {0, };
		for (i = 0; i < DMA_SIZE; i++) {
    5e54:	3601      	adds	r6, #1
    5e56:	2e32      	cmp	r6, #50	; 0x32
    5e58:	f10b 0b04 	add.w	fp, fp, #4
    5e5c:	d1bd      	bne.n	5dda <bt_le_sync_rssi+0x116>
			rssi_buf[i] = (u8)(cc2400_get(RSSI) >> 8);
			//rssi_buf[i] = (u8)(cc2400_get_rev(FREQEST));
			volatile u32 j = 1314; while (--j); // empty for loop ~= 70ns, 598 empty while loop ~= 41.8us, 14171 loop ~= 992us, 1314 loop ~= 92us
		}

		RXLED_SET;
    5e5e:	4b2a      	ldr	r3, [pc, #168]	; (5f08 <bt_le_sync_rssi+0x244>)
    5e60:	2210      	movs	r2, #16
    5e62:	601a      	str	r2, [r3, #0]

		ICER0 = ICER0_ICE_USB;
    5e64:	4b29      	ldr	r3, [pc, #164]	; (5f0c <bt_le_sync_rssi+0x248>)
    5e66:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
    5e6a:	601e      	str	r6, [r3, #0]
		enqueue_with_ts(RSSI_TRACK, (uint8_t *)rssi_buf, CLK100NS);
    5e6c:	4b25      	ldr	r3, [pc, #148]	; (5f04 <bt_le_sync_rssi+0x240>)
    5e6e:	682a      	ldr	r2, [r5, #0]
    5e70:	681b      	ldr	r3, [r3, #0]
    5e72:	f640 4e35 	movw	lr, #3125	; 0xc35
    5e76:	f3c2 0213 	ubfx	r2, r2, #0, #20
    5e7a:	fb0e 3202 	mla	r2, lr, r2, r3
    5e7e:	4641      	mov	r1, r8
    5e80:	2008      	movs	r0, #8
    5e82:	f7ff f8bf 	bl	5004 <enqueue_with_ts>
		enqueue_time((uint8_t *) time_buf1);
    5e86:	4648      	mov	r0, r9
    5e88:	f7ff f8a8 	bl	4fdc <enqueue_time>
		enqueue_time((uint8_t *) time_buf2);
    5e8c:	a81e      	add	r0, sp, #120	; 0x78
    5e8e:	f7ff f8a5 	bl	4fdc <enqueue_time>
		enqueue_time((uint8_t *) time_buf3);
    5e92:	a82e      	add	r0, sp, #184	; 0xb8
    5e94:	f7ff f8a2 	bl	4fdc <enqueue_time>
		enqueue_time((uint8_t *) time_buf4);
    5e98:	a83e      	add	r0, sp, #248	; 0xf8
    5e9a:	f7ff f89f 	bl	4fdc <enqueue_time>
		ISER0 = ISER0_ISE_USB;
    5e9e:	4b17      	ldr	r3, [pc, #92]	; (5efc <bt_le_sync_rssi+0x238>)
    5ea0:	601e      	str	r6, [r3, #0]
	
		if (overflow == 0) {
			if ((clkn & 0xffffff) > stop_at)
    5ea2:	682b      	ldr	r3, [r5, #0]
    5ea4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    5ea8:	4553      	cmp	r3, sl
    5eaa:	d814      	bhi.n	5ed6 <bt_le_sync_rssi+0x212>

	cc2400_rx_sync(rbit(le.access_address));

	requested_channel = 1;
	channel = 2472;
	while (requested_mode == active_mode) {
    5eac:	7ca3      	ldrb	r3, [r4, #18]
    5eae:	42bb      	cmp	r3, r7
    5eb0:	f43f af56 	beq.w	5d60 <bt_le_sync_rssi+0x9c>
    5eb4:	e00f      	b.n	5ed6 <bt_le_sync_rssi+0x212>
		u32 time_buf4[16] = {0, };
		for (i = 0; i < DMA_SIZE; i++) {
			if (i<16) time_buf1[i] = CLK100NS;
			if (15<i && i<32) time_buf2[i-16] = CLK100NS;
			if (31<i && i<48) time_buf3[i-32] = CLK100NS;
			if (47<i) time_buf4[i-48] = CLK100NS;
    5eb6:	2e2f      	cmp	r6, #47	; 0x2f
    5eb8:	ddbe      	ble.n	5e38 <bt_le_sync_rssi+0x174>
    5eba:	4a12      	ldr	r2, [pc, #72]	; (5f04 <bt_le_sync_rssi+0x240>)
    5ebc:	6829      	ldr	r1, [r5, #0]
    5ebe:	6810      	ldr	r0, [r2, #0]
    5ec0:	f3c1 0113 	ubfx	r1, r1, #0, #20
    5ec4:	f640 4e35 	movw	lr, #3125	; 0xc35
    5ec8:	fb0e 0101 	mla	r1, lr, r1, r0
    5ecc:	aa3e      	add	r2, sp, #248	; 0xf8
    5ece:	445a      	add	r2, fp
    5ed0:	f842 1cc0 	str.w	r1, [r2, #-192]
    5ed4:	e7b0      	b.n	5e38 <bt_le_sync_rssi+0x174>
				goto cleanup;
		}
	
	}
cleanup:
	ICER0 = ICER0_ICE_USB;
    5ed6:	4b0d      	ldr	r3, [pc, #52]	; (5f0c <bt_le_sync_rssi+0x248>)
    5ed8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    5edc:	601a      	str	r2, [r3, #0]
	cc2400_idle();
    5ede:	f7fe fb83 	bl	45e8 <cc2400_idle>
	dio_ssp_stop ();
    5ee2:	f001 ffd5 	bl	7e90 <dio_ssp_stop>
	cs_trigger_disable();
    5ee6:	f001 fe7f 	bl	7be8 <cs_trigger_disable>
}
    5eea:	b04f      	add	sp, #316	; 0x13c
    5eec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5ef0:	10000e34 	.word	0x10000e34
    5ef4:	10001024 	.word	0x10001024
    5ef8:	1000044c 	.word	0x1000044c
    5efc:	e000e100 	.word	0xe000e100
    5f00:	2009c03c 	.word	0x2009c03c
    5f04:	40004008 	.word	0x40004008
    5f08:	2009c038 	.word	0x2009c038
    5f0c:	e000e180 	.word	0xe000e180

00005f10 <bt_le_sync>:


void bt_le_sync(u8 active_mode)
{
    5f10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5f14:	b091      	sub	sp, #68	; 0x44
	int i;
	int8_t rssi;
	static int restart_jamming = 0;
	int sync_flag = 0; //JWHUR to detect packet with pdu sync

	modulation = MOD_BT_LOW_ENERGY;
    5f16:	4cab      	ldr	r4, [pc, #684]	; (61c4 <bt_le_sync+0x2b4>)
	mode = active_mode;

	le.link_state = LINK_LISTENING;
    5f18:	4dab      	ldr	r5, [pc, #684]	; (61c8 <bt_le_sync+0x2b8>)
	int i;
	int8_t rssi;
	static int restart_jamming = 0;
	int sync_flag = 0; //JWHUR to detect packet with pdu sync

	modulation = MOD_BT_LOW_ENERGY;
    5f1a:	2301      	movs	r3, #1
    5f1c:	7023      	strb	r3, [r4, #0]
	mode = active_mode;

	le.link_state = LINK_LISTENING;
    5f1e:	762b      	strb	r3, [r5, #24]

	// enable USB interrupts
	ISER0 = ISER0_ISE_USB;
    5f20:	4baa      	ldr	r3, [pc, #680]	; (61cc <bt_le_sync+0x2bc>)
    5f22:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
	int8_t rssi;
	static int restart_jamming = 0;
	int sync_flag = 0; //JWHUR to detect packet with pdu sync

	modulation = MOD_BT_LOW_ENERGY;
	mode = active_mode;
    5f26:	7460      	strb	r0, [r4, #17]

	le.link_state = LINK_LISTENING;

	// enable USB interrupts
	ISER0 = ISER0_ISE_USB;
    5f28:	601a      	str	r2, [r3, #0]

	RXLED_CLR;
    5f2a:	4ba9      	ldr	r3, [pc, #676]	; (61d0 <bt_le_sync+0x2c0>)
    5f2c:	2210      	movs	r2, #16
    5f2e:	601a      	str	r2, [r3, #0]
	cs_trigger_disable();
}


void bt_le_sync(u8 active_mode)
{
    5f30:	4607      	mov	r7, r0

	// enable USB interrupts
	ISER0 = ISER0_ISE_USB;

	RXLED_CLR;
	queue_init();
    5f32:	f001 fd09 	bl	7948 <queue_init>
	dio_ssp_init();
    5f36:	f002 fd01 	bl	893c <dio_ssp_init>
	dma_init_le();
    5f3a:	f001 ff3b 	bl	7db4 <dma_init_le>
	dio_ssp_start();
    5f3e:	f001 ff81 	bl	7e44 <dio_ssp_start>

	cc2400_rx_sync(rbit(le.access_address)); // bit-reversed access address
    5f42:	6868      	ldr	r0, [r5, #4]
    5f44:	f002 fc96 	bl	8874 <rbit>
    5f48:	f7fe fa98 	bl	447c <cc2400_rx_sync>

	while (requested_mode == active_mode) {
    5f4c:	7ca3      	ldrb	r3, [r4, #18]
    5f4e:	42bb      	cmp	r3, r7
    5f50:	f040 81d6 	bne.w	6300 <bt_le_sync+0x3f0>
		if (requested_channel != 0) {
    5f54:	4b9b      	ldr	r3, [pc, #620]	; (61c4 <bt_le_sync+0x2b4>)
    5f56:	89db      	ldrh	r3, [r3, #14]
    5f58:	b29b      	uxth	r3, r3
    5f5a:	b1cb      	cbz	r3, 5f90 <bt_le_sync+0x80>
			cc2400_strobe(SRFOFF);
    5f5c:	2064      	movs	r0, #100	; 0x64
    5f5e:	f002 fe56 	bl	8c0e <cc2400_strobe>
			while ((cc2400_status() & FS_LOCK)); // need to wait for unlock?
    5f62:	f002 fe4d 	bl	8c00 <cc2400_status>
    5f66:	0741      	lsls	r1, r0, #29
    5f68:	d4fb      	bmi.n	5f62 <bt_le_sync+0x52>

			/* Retune */
			cc2400_set(FSDIV, channel - 1);
    5f6a:	8829      	ldrh	r1, [r5, #0]
    5f6c:	2002      	movs	r0, #2
    5f6e:	b289      	uxth	r1, r1
    5f70:	3901      	subs	r1, #1
    5f72:	b289      	uxth	r1, r1
    5f74:	f002 fd73 	bl	8a5e <cc2400_set>

			/* Wait for lock */
			cc2400_strobe(SFSON);
    5f78:	2061      	movs	r0, #97	; 0x61
    5f7a:	f002 fe48 	bl	8c0e <cc2400_strobe>
			while (!(cc2400_status() & FS_LOCK));
    5f7e:	f002 fe3f 	bl	8c00 <cc2400_status>
    5f82:	0742      	lsls	r2, r0, #29
    5f84:	d5fb      	bpl.n	5f7e <bt_le_sync+0x6e>

			/* RX mode */
			cc2400_strobe(SRX);
    5f86:	2062      	movs	r0, #98	; 0x62
    5f88:	f002 fe41 	bl	8c0e <cc2400_strobe>

			requested_channel = 0;
    5f8c:	2300      	movs	r3, #0
    5f8e:	81e3      	strh	r3, [r4, #14]
		}
		RXLED_CLR;
    5f90:	4b8f      	ldr	r3, [pc, #572]	; (61d0 <bt_le_sync+0x2c0>)
    5f92:	2210      	movs	r2, #16
    5f94:	601a      	str	r2, [r3, #0]

		/* Wait for DMA. Meanwhile keep track of RSSI. */
		rssi_reset();
    5f96:	f001 fd67 	bl	7a68 <rssi_reset>
		while ((rx_tc == 0) && (rx_err == 0) && (do_hop == 0) && requested_mode == active_mode) ;
    5f9a:	4b8e      	ldr	r3, [pc, #568]	; (61d4 <bt_le_sync+0x2c4>)
    5f9c:	681a      	ldr	r2, [r3, #0]
    5f9e:	469a      	mov	sl, r3
    5fa0:	b942      	cbnz	r2, 5fb4 <bt_le_sync+0xa4>
    5fa2:	4b8d      	ldr	r3, [pc, #564]	; (61d8 <bt_le_sync+0x2c8>)
    5fa4:	681b      	ldr	r3, [r3, #0]
    5fa6:	b92b      	cbnz	r3, 5fb4 <bt_le_sync+0xa4>
    5fa8:	7ae3      	ldrb	r3, [r4, #11]
    5faa:	b91b      	cbnz	r3, 5fb4 <bt_le_sync+0xa4>
    5fac:	4b85      	ldr	r3, [pc, #532]	; (61c4 <bt_le_sync+0x2b4>)
    5fae:	7c9b      	ldrb	r3, [r3, #18]
    5fb0:	42bb      	cmp	r3, r7
    5fb2:	d0f2      	beq.n	5f9a <bt_le_sync+0x8a>

		rssi = (int8_t)(cc2400_get(RSSI) >> 8);
    5fb4:	2006      	movs	r0, #6
    5fb6:	f002 fd49 	bl	8a4c <cc2400_get>
		rssi_min = rssi_max = rssi;
    5fba:	4b88      	ldr	r3, [pc, #544]	; (61dc <bt_le_sync+0x2cc>)

		/* Wait for DMA. Meanwhile keep track of RSSI. */
		rssi_reset();
		while ((rx_tc == 0) && (rx_err == 0) && (do_hop == 0) && requested_mode == active_mode) ;

		rssi = (int8_t)(cc2400_get(RSSI) >> 8);
    5fbc:	f3c0 2007 	ubfx	r0, r0, #8, #8
		rssi_min = rssi_max = rssi;
    5fc0:	7018      	strb	r0, [r3, #0]
    5fc2:	4b87      	ldr	r3, [pc, #540]	; (61e0 <bt_le_sync+0x2d0>)

		if (requested_mode != active_mode)
    5fc4:	4a7f      	ldr	r2, [pc, #508]	; (61c4 <bt_le_sync+0x2b4>)
		/* Wait for DMA. Meanwhile keep track of RSSI. */
		rssi_reset();
		while ((rx_tc == 0) && (rx_err == 0) && (do_hop == 0) && requested_mode == active_mode) ;

		rssi = (int8_t)(cc2400_get(RSSI) >> 8);
		rssi_min = rssi_max = rssi;
    5fc6:	7018      	strb	r0, [r3, #0]

		if (requested_mode != active_mode)
    5fc8:	7ca3      	ldrb	r3, [r4, #18]
    5fca:	42bb      	cmp	r3, r7
    5fcc:	f040 8198 	bne.w	6300 <bt_le_sync+0x3f0>
			goto cleanup;

		if (rx_err)
    5fd0:	f8df 9204 	ldr.w	r9, [pc, #516]	; 61d8 <bt_le_sync+0x2c8>
    5fd4:	f8d9 1000 	ldr.w	r1, [r9]
    5fd8:	46cb      	mov	fp, r9
    5fda:	b119      	cbz	r1, 5fe4 <bt_le_sync+0xd4>
			status |= DMA_ERROR;
    5fdc:	7851      	ldrb	r1, [r2, #1]
    5fde:	f041 0102 	orr.w	r1, r1, #2
    5fe2:	7051      	strb	r1, [r2, #1]

		if (do_hop)
    5fe4:	7ae2      	ldrb	r2, [r4, #11]
    5fe6:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    5fea:	2a00      	cmp	r2, #0
    5fec:	f040 80db 	bne.w	61a6 <bt_le_sync+0x296>
			goto rx_flush;

		/* No DMA transfer? */
		if (!rx_tc)
    5ff0:	f8da 2000 	ldr.w	r2, [sl]
    5ff4:	2a00      	cmp	r2, #0
    5ff6:	d0a9      	beq.n	5f4c <bt_le_sync+0x3c>
			continue;

		/////////////////////
		// process the packet

		uint32_t packet[48/4+1] = { 0, };
    5ff8:	2234      	movs	r2, #52	; 0x34
    5ffa:	a803      	add	r0, sp, #12
    5ffc:	f7fe f918 	bl	4230 <memset>
		u8 *p = (u8 *)packet;
		packet[0] = le.access_address;

		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
    6000:	8828      	ldrh	r0, [r5, #0]
		/////////////////////
		// process the packet

		uint32_t packet[48/4+1] = { 0, };
		u8 *p = (u8 *)packet;
		packet[0] = le.access_address;
    6002:	686a      	ldr	r2, [r5, #4]

		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
    6004:	b280      	uxth	r0, r0
    6006:	3862      	subs	r0, #98	; 0x62
    6008:	b2c0      	uxtb	r0, r0
		/////////////////////
		// process the packet

		uint32_t packet[48/4+1] = { 0, };
		u8 *p = (u8 *)packet;
		packet[0] = le.access_address;
    600a:	9203      	str	r2, [sp, #12]

		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
    600c:	f001 fba2 	bl	7754 <btle_channel_index>
    6010:	f04f 0830 	mov.w	r8, #48	; 0x30
    6014:	fb08 f800 	mul.w	r8, r8, r0
    6018:	4a72      	ldr	r2, [pc, #456]	; (61e4 <bt_le_sync+0x2d4>)
		for (i = 0; i < 4; i+= 4) {
			uint32_t v = rxbuf1[i+0] << 24
    601a:	4e73      	ldr	r6, [pc, #460]	; (61e8 <bt_le_sync+0x2d8>)

		uint32_t packet[48/4+1] = { 0, };
		u8 *p = (u8 *)packet;
		packet[0] = le.access_address;

		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
    601c:	eb02 0108 	add.w	r1, r2, r8
		for (i = 0; i < 4; i+= 4) {
			uint32_t v = rxbuf1[i+0] << 24
    6020:	f896 c000 	ldrb.w	ip, [r6]

		uint32_t packet[48/4+1] = { 0, };
		u8 *p = (u8 *)packet;
		packet[0] = le.access_address;

		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
    6024:	9101      	str	r1, [sp, #4]
		for (i = 0; i < 4; i+= 4) {
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
    6026:	7871      	ldrb	r1, [r6, #1]
					   | rxbuf1[i+2] << 8
    6028:	78b0      	ldrb	r0, [r6, #2]
		packet[0] = le.access_address;

		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
		for (i = 0; i < 4; i+= 4) {
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
    602a:	0409      	lsls	r1, r1, #16
					   | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
    602c:	f896 e003 	ldrb.w	lr, [r6, #3]
		packet[0] = le.access_address;

		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
		for (i = 0; i < 4; i+= 4) {
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
    6030:	ea41 610c 	orr.w	r1, r1, ip, lsl #24
					   | rxbuf1[i+2] << 8
    6034:	ea41 010e 	orr.w	r1, r1, lr
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
    6038:	ea41 2000 	orr.w	r0, r1, r0, lsl #8
    603c:	9200      	str	r2, [sp, #0]
    603e:	f002 fc19 	bl	8874 <rbit>
    6042:	9a00      	ldr	r2, [sp, #0]
    6044:	f852 2008 	ldr.w	r2, [r2, r8]
    6048:	4050      	eors	r0, r2
		}

		u8 len = (p[5] & 0x3f) + 2;
    604a:	f3c0 2805 	ubfx	r8, r0, #8, #6
    604e:	f108 0802 	add.w	r8, r8, #2
		if (len > 39)
    6052:	f1b8 0f27 	cmp.w	r8, #39	; 0x27
		for (i = 0; i < 4; i+= 4) {
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
					   | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
    6056:	9004      	str	r0, [sp, #16]
		}

		u8 len = (p[5] & 0x3f) + 2;
		if (len > 39)
    6058:	f200 80a5 	bhi.w	61a6 <bt_le_sync+0x296>
			goto rx_flush;

		// transfer the minimum number of bytes from the CC2400
		// this allows us enough time to resume RX for subsequent packets on the same channel
		unsigned total_transfers = ((len + 3) + 4 - 1) / 4;
    605c:	f108 0206 	add.w	r2, r8, #6
    6060:	1092      	asrs	r2, r2, #2
		if (total_transfers < 11) {
    6062:	2a0b      	cmp	r2, #11
    6064:	d00d      	beq.n	6082 <bt_le_sync+0x172>
			while (DMACC0DestAddr < (uint32_t)rxbuf1 + 4 * total_transfers && rx_err == 0)
    6066:	eb06 0682 	add.w	r6, r6, r2, lsl #2
    606a:	4a60      	ldr	r2, [pc, #384]	; (61ec <bt_le_sync+0x2dc>)
    606c:	6812      	ldr	r2, [r2, #0]
    606e:	42b2      	cmp	r2, r6
    6070:	d20b      	bcs.n	608a <bt_le_sync+0x17a>
    6072:	f8db 1000 	ldr.w	r1, [fp]
    6076:	2900      	cmp	r1, #0
    6078:	d0f7      	beq.n	606a <bt_le_sync+0x15a>
    607a:	e006      	b.n	608a <bt_le_sync+0x17a>
				;
		} else { // max transfers? just wait till DMA's done
			while (DMACC0Config & DMACCxConfig_E && rx_err == 0)
    607c:	f8db 2000 	ldr.w	r2, [fp]
    6080:	b91a      	cbnz	r2, 608a <bt_le_sync+0x17a>
    6082:	4a5b      	ldr	r2, [pc, #364]	; (61f0 <bt_le_sync+0x2e0>)
    6084:	6812      	ldr	r2, [r2, #0]
    6086:	07d3      	lsls	r3, r2, #31
    6088:	d4f8      	bmi.n	607c <bt_le_sync+0x16c>
				;
		}
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    608a:	4b5a      	ldr	r3, [pc, #360]	; (61f4 <bt_le_sync+0x2e4>)

		// strobe SFSON to allow the resync to occur while we process the packet
		cc2400_strobe(SFSON);
    608c:	2061      	movs	r0, #97	; 0x61
				;
		} else { // max transfers? just wait till DMA's done
			while (DMACC0Config & DMACCxConfig_E && rx_err == 0)
				;
		}
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    608e:	681a      	ldr	r2, [r3, #0]

		// strobe SFSON to allow the resync to occur while we process the packet
		cc2400_strobe(SFSON);

		// unwhiten the rest of the packet
		for (i = 4; i < 44; i += 4) {
    6090:	2604      	movs	r6, #4
				;
		} else { // max transfers? just wait till DMA's done
			while (DMACC0Config & DMACCxConfig_E && rx_err == 0)
				;
		}
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    6092:	f022 0201 	bic.w	r2, r2, #1
    6096:	601a      	str	r2, [r3, #0]

		// strobe SFSON to allow the resync to occur while we process the packet
		cc2400_strobe(SFSON);
    6098:	f002 fdb9 	bl	8c0e <cc2400_strobe>

		// unwhiten the rest of the packet
		for (i = 4; i < 44; i += 4) {
			uint32_t v = rxbuf1[i+0] << 24
    609c:	4b52      	ldr	r3, [pc, #328]	; (61e8 <bt_le_sync+0x2d8>)
    609e:	1c72      	adds	r2, r6, #1
    60a0:	f813 e006 	ldrb.w	lr, [r3, r6]
					   | rxbuf1[i+1] << 16
    60a4:	5c99      	ldrb	r1, [r3, r2]
    60a6:	1cb2      	adds	r2, r6, #2
					   | rxbuf1[i+2] << 8
    60a8:	5c98      	ldrb	r0, [r3, r2]
    60aa:	1cf2      	adds	r2, r6, #3
					   | rxbuf1[i+3] << 0;
    60ac:	5c9a      	ldrb	r2, [r3, r2]
			packet[i/4+1] = rbit(v) ^ whit[i/4];
    60ae:	ea4f 0ba6 	mov.w	fp, r6, asr #2
		cc2400_strobe(SFSON);

		// unwhiten the rest of the packet
		for (i = 4; i < 44; i += 4) {
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
    60b2:	ea42 620e 	orr.w	r2, r2, lr, lsl #24
					   | rxbuf1[i+2] << 8
    60b6:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
    60ba:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
    60be:	f002 fbd9 	bl	8874 <rbit>
    60c2:	9901      	ldr	r1, [sp, #4]
    60c4:	ab10      	add	r3, sp, #64	; 0x40
    60c6:	eb03 028b 	add.w	r2, r3, fp, lsl #2
    60ca:	f851 302b 	ldr.w	r3, [r1, fp, lsl #2]

		// strobe SFSON to allow the resync to occur while we process the packet
		cc2400_strobe(SFSON);

		// unwhiten the rest of the packet
		for (i = 4; i < 44; i += 4) {
    60ce:	3604      	adds	r6, #4
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
					   | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
    60d0:	4058      	eors	r0, r3

		// strobe SFSON to allow the resync to occur while we process the packet
		cc2400_strobe(SFSON);

		// unwhiten the rest of the packet
		for (i = 4; i < 44; i += 4) {
    60d2:	2e2c      	cmp	r6, #44	; 0x2c
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
					   | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
    60d4:	f842 0c30 	str.w	r0, [r2, #-48]

		// strobe SFSON to allow the resync to occur while we process the packet
		cc2400_strobe(SFSON);

		// unwhiten the rest of the packet
		for (i = 4; i < 44; i += 4) {
    60d8:	d1e0      	bne.n	609c <bt_le_sync+0x18c>
					   | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
		}

		if (le.crc_verify) {
    60da:	696b      	ldr	r3, [r5, #20]
    60dc:	b933      	cbnz	r3, 60ec <bt_le_sync+0x1dc>
				goto rx_flush;
		}

		//JWHUR rssi sampling synchronization test
		//If a BLE advertising packet with pdu preamble 0xff, data SYNC received, after 100ms goto le_sync_rssi
		if (p[23] == 0xff && p[24] == 0x53 && p[25] == 0x59 && p[26] == 0x4e && p[27] == 0x43) {
    60de:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
    60e2:	f8df 8128 	ldr.w	r8, [pc, #296]	; 620c <bt_le_sync+0x2fc>
    60e6:	2bff      	cmp	r3, #255	; 0xff
    60e8:	d138      	bne.n	615c <bt_le_sync+0x24c>
    60ea:	e015      	b.n	6118 <bt_le_sync+0x208>
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
		}

		if (le.crc_verify) {
			u32 calc_crc = btle_crcgen_lut(le.crc_init_reversed, p + 4, len);
    60ec:	4b36      	ldr	r3, [pc, #216]	; (61c8 <bt_le_sync+0x2b8>)
    60ee:	a904      	add	r1, sp, #16
    60f0:	6918      	ldr	r0, [r3, #16]
    60f2:	4642      	mov	r2, r8
    60f4:	f001 fbae 	bl	7854 <btle_crcgen_lut>
			u32 wire_crc = (p[4+len+2] << 16)
						 | (p[4+len+1] << 8)
    60f8:	ab10      	add	r3, sp, #64	; 0x40
    60fa:	4443      	add	r3, r8
			packet[i/4+1] = rbit(v) ^ whit[i/4];
		}

		if (le.crc_verify) {
			u32 calc_crc = btle_crcgen_lut(le.crc_init_reversed, p + 4, len);
			u32 wire_crc = (p[4+len+2] << 16)
    60fc:	f813 1c2e 	ldrb.w	r1, [r3, #-46]
						 | (p[4+len+1] << 8)
    6100:	f813 2c2f 	ldrb.w	r2, [r3, #-47]
			packet[i/4+1] = rbit(v) ^ whit[i/4];
		}

		if (le.crc_verify) {
			u32 calc_crc = btle_crcgen_lut(le.crc_init_reversed, p + 4, len);
			u32 wire_crc = (p[4+len+2] << 16)
    6104:	0409      	lsls	r1, r1, #16
						 | (p[4+len+1] << 8)
    6106:	ea41 2102 	orr.w	r1, r1, r2, lsl #8
						 | (p[4+len+0] << 0);
    610a:	f813 2c30 	ldrb.w	r2, [r3, #-48]
    610e:	ea41 0302 	orr.w	r3, r1, r2
			if (calc_crc != wire_crc) // skip packets with a bad CRC
    6112:	4298      	cmp	r0, r3
    6114:	d147      	bne.n	61a6 <bt_le_sync+0x296>
    6116:	e7e2      	b.n	60de <bt_le_sync+0x1ce>
				goto rx_flush;
		}

		//JWHUR rssi sampling synchronization test
		//If a BLE advertising packet with pdu preamble 0xff, data SYNC received, after 100ms goto le_sync_rssi
		if (p[23] == 0xff && p[24] == 0x53 && p[25] == 0x59 && p[26] == 0x4e && p[27] == 0x43) {
    6118:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
    611c:	2b53      	cmp	r3, #83	; 0x53
    611e:	d11d      	bne.n	615c <bt_le_sync+0x24c>
    6120:	f89d 3025 	ldrb.w	r3, [sp, #37]	; 0x25
    6124:	2b59      	cmp	r3, #89	; 0x59
    6126:	d119      	bne.n	615c <bt_le_sync+0x24c>
    6128:	f89d 3026 	ldrb.w	r3, [sp, #38]	; 0x26
    612c:	2b4e      	cmp	r3, #78	; 0x4e
    612e:	d115      	bne.n	615c <bt_le_sync+0x24c>
    6130:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
    6134:	2b43      	cmp	r3, #67	; 0x43
    6136:	d111      	bne.n	615c <bt_le_sync+0x24c>
			sync_flag = 1;
			now_sync = (clkn & 0xffffff);
			u8 remTime = p[28];
			start_sync = now_sync + remTime * 10000 / 3125; // wait for remaining time
    6138:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
    613c:	f242 7110 	movw	r1, #10000	; 0x2710
    6140:	434a      	muls	r2, r1

		//JWHUR rssi sampling synchronization test
		//If a BLE advertising packet with pdu preamble 0xff, data SYNC received, after 100ms goto le_sync_rssi
		if (p[23] == 0xff && p[24] == 0x53 && p[25] == 0x59 && p[26] == 0x4e && p[27] == 0x43) {
			sync_flag = 1;
			now_sync = (clkn & 0xffffff);
    6142:	f8d8 3000 	ldr.w	r3, [r8]
			u8 remTime = p[28];
			start_sync = now_sync + remTime * 10000 / 3125; // wait for remaining time
    6146:	f640 4135 	movw	r1, #3125	; 0xc35

		//JWHUR rssi sampling synchronization test
		//If a BLE advertising packet with pdu preamble 0xff, data SYNC received, after 100ms goto le_sync_rssi
		if (p[23] == 0xff && p[24] == 0x53 && p[25] == 0x59 && p[26] == 0x4e && p[27] == 0x43) {
			sync_flag = 1;
			now_sync = (clkn & 0xffffff);
    614a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
			u8 remTime = p[28];
			start_sync = now_sync + remTime * 10000 / 3125; // wait for remaining time
    614e:	fb92 f2f1 	sdiv	r2, r2, r1

		//JWHUR rssi sampling synchronization test
		//If a BLE advertising packet with pdu preamble 0xff, data SYNC received, after 100ms goto le_sync_rssi
		if (p[23] == 0xff && p[24] == 0x53 && p[25] == 0x59 && p[26] == 0x4e && p[27] == 0x43) {
			sync_flag = 1;
			now_sync = (clkn & 0xffffff);
    6152:	6323      	str	r3, [r4, #48]	; 0x30
			u8 remTime = p[28];
			start_sync = now_sync + remTime * 10000 / 3125; // wait for remaining time
    6154:	4413      	add	r3, r2
    6156:	62e3      	str	r3, [r4, #44]	; 0x2c
		}

		//JWHUR rssi sampling synchronization test
		//If a BLE advertising packet with pdu preamble 0xff, data SYNC received, after 100ms goto le_sync_rssi
		if (p[23] == 0xff && p[24] == 0x53 && p[25] == 0x59 && p[26] == 0x4e && p[27] == 0x43) {
			sync_flag = 1;
    6158:	2601      	movs	r6, #1
    615a:	e000      	b.n	615e <bt_le_sync+0x24e>
    615c:	2600      	movs	r6, #0
			start_sync = now_sync + remTime * 10000 / 3125; // wait for remaining time
//			sync_channel = (u16)p[28];
		}


		RXLED_SET;
    615e:	4b26      	ldr	r3, [pc, #152]	; (61f8 <bt_le_sync+0x2e8>)
    6160:	2210      	movs	r2, #16
    6162:	601a      	str	r2, [r3, #0]
		packet_cb((uint8_t *)packet);
    6164:	a803      	add	r0, sp, #12
    6166:	69a3      	ldr	r3, [r4, #24]
    6168:	4798      	blx	r3

		// disable USB interrupts while we touch USB data structures
		ICER0 = ICER0_ICE_USB;
    616a:	4b24      	ldr	r3, [pc, #144]	; (61fc <bt_le_sync+0x2ec>)
    616c:	f04f 7b80 	mov.w	fp, #16777216	; 0x1000000
    6170:	f8c3 b000 	str.w	fp, [r3]
		enqueue(LE_PACKET, (uint8_t *)packet);
    6174:	a903      	add	r1, sp, #12
    6176:	2001      	movs	r0, #1
    6178:	f7fe f9dc 	bl	4534 <enqueue>
		ISER0 = ISER0_ISE_USB;
    617c:	4b13      	ldr	r3, [pc, #76]	; (61cc <bt_le_sync+0x2bc>)

		le.last_packet = CLK100NS;
    617e:	4a20      	ldr	r2, [pc, #128]	; (6200 <bt_le_sync+0x2f0>)
		packet_cb((uint8_t *)packet);

		// disable USB interrupts while we touch USB data structures
		ICER0 = ICER0_ICE_USB;
		enqueue(LE_PACKET, (uint8_t *)packet);
		ISER0 = ISER0_ISE_USB;
    6180:	f8c3 b000 	str.w	fp, [r3]

		le.last_packet = CLK100NS;
    6184:	f8d8 3000 	ldr.w	r3, [r8]
    6188:	6812      	ldr	r2, [r2, #0]
    618a:	f3c3 0313 	ubfx	r3, r3, #0, #20
    618e:	f640 4135 	movw	r1, #3125	; 0xc35
    6192:	fb01 2303 	mla	r3, r1, r3, r2
    6196:	646b      	str	r3, [r5, #68]	; 0x44

		//JWHUR if sync_flag receive
		if (sync_flag == 1) {
    6198:	b12e      	cbz	r6, 61a6 <bt_le_sync+0x296>
			requested_mode = MODE_BT_RSSI_LE;
    619a:	4b0a      	ldr	r3, [pc, #40]	; (61c4 <bt_le_sync+0x2b4>)
    619c:	2012      	movs	r0, #18
    619e:	7498      	strb	r0, [r3, #18]
			bt_le_sync_rssi(MODE_BT_RSSI_LE);
    61a0:	f7ff fd90 	bl	5cc4 <bt_le_sync_rssi>
			goto cleanup;
    61a4:	e0ac      	b.n	6300 <bt_le_sync+0x3f0>
		}
	
	rx_flush:
		// this might happen twice, but it's safe to do so
		cc2400_strobe(SFSON);
    61a6:	2061      	movs	r0, #97	; 0x61
    61a8:	f002 fd31 	bl	8c0e <cc2400_strobe>

		// flush any excess bytes from the SSP's buffer
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    61ac:	4b11      	ldr	r3, [pc, #68]	; (61f4 <bt_le_sync+0x2e4>)
    61ae:	681a      	ldr	r2, [r3, #0]
    61b0:	f022 0201 	bic.w	r2, r2, #1
    61b4:	601a      	str	r2, [r3, #0]
		while (SSP1SR & SSPSR_RNE) {
    61b6:	4b13      	ldr	r3, [pc, #76]	; (6204 <bt_le_sync+0x2f4>)
    61b8:	681b      	ldr	r3, [r3, #0]
    61ba:	075e      	lsls	r6, r3, #29
    61bc:	d528      	bpl.n	6210 <bt_le_sync+0x300>
			u8 tmp = (u8)DIO_SSP_DR;
    61be:	4b12      	ldr	r3, [pc, #72]	; (6208 <bt_le_sync+0x2f8>)
    61c0:	681b      	ldr	r3, [r3, #0]
    61c2:	e7f8      	b.n	61b6 <bt_le_sync+0x2a6>
    61c4:	10000e34 	.word	0x10000e34
    61c8:	1000044c 	.word	0x1000044c
    61cc:	e000e100 	.word	0xe000e100
    61d0:	2009c03c 	.word	0x2009c03c
    61d4:	10001004 	.word	0x10001004
    61d8:	1000151c 	.word	0x1000151c
    61dc:	10001008 	.word	0x10001008
    61e0:	1000100a 	.word	0x1000100a
    61e4:	0000a0bc 	.word	0x0000a0bc
    61e8:	100014e9 	.word	0x100014e9
    61ec:	50004104 	.word	0x50004104
    61f0:	50004110 	.word	0x50004110
    61f4:	40030024 	.word	0x40030024
    61f8:	2009c038 	.word	0x2009c038
    61fc:	e000e180 	.word	0xe000e180
    6200:	40004008 	.word	0x40004008
    6204:	4003000c 	.word	0x4003000c
    6208:	40030008 	.word	0x40030008
    620c:	10001024 	.word	0x10001024
		}

		// timeout - FIXME this is an ugly hack
		u32 now = CLK100NS;
    6210:	4b42      	ldr	r3, [pc, #264]	; (631c <bt_le_sync+0x40c>)
    6212:	4a43      	ldr	r2, [pc, #268]	; (6320 <bt_le_sync+0x410>)
    6214:	681b      	ldr	r3, [r3, #0]
    6216:	6812      	ldr	r2, [r2, #0]
    6218:	f640 4135 	movw	r1, #3125	; 0xc35
    621c:	f3c3 0313 	ubfx	r3, r3, #0, #20
    6220:	fb01 2303 	mla	r3, r1, r3, r2
		if (now < le.last_packet)
    6224:	6c6a      	ldr	r2, [r5, #68]	; 0x44
			now += 3276800000; // handle rollover
		if  ( // timeout
			((le.link_state == LINK_CONNECTED || le.link_state == LINK_CONN_PENDING)
    6226:	7e29      	ldrb	r1, [r5, #24]
			u8 tmp = (u8)DIO_SSP_DR;
		}

		// timeout - FIXME this is an ugly hack
		u32 now = CLK100NS;
		if (now < le.last_packet)
    6228:	4293      	cmp	r3, r2
			now += 3276800000; // handle rollover
		if  ( // timeout
			((le.link_state == LINK_CONNECTED || le.link_state == LINK_CONN_PENDING)
    622a:	f1a1 0102 	sub.w	r1, r1, #2
		}

		// timeout - FIXME this is an ugly hack
		u32 now = CLK100NS;
		if (now < le.last_packet)
			now += 3276800000; // handle rollover
    622e:	bf38      	it	cc
    6230:	f103 4343 	addcc.w	r3, r3, #3271557120	; 0xc3000000
		if  ( // timeout
    6234:	b2c9      	uxtb	r1, r1
		}

		// timeout - FIXME this is an ugly hack
		u32 now = CLK100NS;
		if (now < le.last_packet)
			now += 3276800000; // handle rollover
    6236:	bf38      	it	cc
    6238:	f503 03a0 	addcc.w	r3, r3, #5242880	; 0x500000
		if  ( // timeout
    623c:	2901      	cmp	r1, #1
    623e:	d803      	bhi.n	6248 <bt_le_sync+0x338>
			((le.link_state == LINK_CONNECTED || le.link_state == LINK_CONN_PENDING)
			&& (now - le.last_packet > 50000000))
    6240:	4938      	ldr	r1, [pc, #224]	; (6324 <bt_le_sync+0x414>)
    6242:	1a9b      	subs	r3, r3, r2
    6244:	428b      	cmp	r3, r1
    6246:	d802      	bhi.n	624e <bt_le_sync+0x33e>
			// jam finished
			|| (le_jam_count == 1)
    6248:	69e3      	ldr	r3, [r4, #28]
    624a:	2b01      	cmp	r3, #1
    624c:	d127      	bne.n	629e <bt_le_sync+0x38e>
			)
		{
			reset_le();
    624e:	f7ff fc0d 	bl	5a6c <reset_le>
			le_jam_count = 0;
			TXLED_CLR;
    6252:	4935      	ldr	r1, [pc, #212]	; (6328 <bt_le_sync+0x418>)
			// jam finished
			|| (le_jam_count == 1)
			)
		{
			reset_le();
			le_jam_count = 0;
    6254:	2300      	movs	r3, #0
			TXLED_CLR;
    6256:	f44f 7080 	mov.w	r0, #256	; 0x100
			// jam finished
			|| (le_jam_count == 1)
			)
		{
			reset_le();
			le_jam_count = 0;
    625a:	61e3      	str	r3, [r4, #28]
			TXLED_CLR;
    625c:	6008      	str	r0, [r1, #0]

			if (jam_mode == JAM_ONCE) {
    625e:	7ce1      	ldrb	r1, [r4, #19]
			// jam finished
			|| (le_jam_count == 1)
			)
		{
			reset_le();
			le_jam_count = 0;
    6260:	4a32      	ldr	r2, [pc, #200]	; (632c <bt_le_sync+0x41c>)
			TXLED_CLR;

			if (jam_mode == JAM_ONCE) {
    6262:	2901      	cmp	r1, #1
    6264:	d102      	bne.n	626c <bt_le_sync+0x35c>
				jam_mode = JAM_NONE;
    6266:	74d3      	strb	r3, [r2, #19]
				requested_mode = MODE_IDLE;
    6268:	7493      	strb	r3, [r2, #18]
				goto cleanup;
    626a:	e049      	b.n	6300 <bt_le_sync+0x3f0>
			}

			// go back to promisc if the connection dies
			if (active_mode == MODE_BT_PROMISC_LE)
    626c:	2f0a      	cmp	r7, #10
    626e:	d047      	beq.n	6300 <bt_le_sync+0x3f0>
				goto cleanup;

			le.link_state = LINK_LISTENING;
    6270:	2301      	movs	r3, #1

			cc2400_strobe(SRFOFF);
    6272:	2064      	movs	r0, #100	; 0x64

			// go back to promisc if the connection dies
			if (active_mode == MODE_BT_PROMISC_LE)
				goto cleanup;

			le.link_state = LINK_LISTENING;
    6274:	762b      	strb	r3, [r5, #24]

			cc2400_strobe(SRFOFF);
    6276:	f002 fcca 	bl	8c0e <cc2400_strobe>
			while ((cc2400_status() & FS_LOCK));
    627a:	f002 fcc1 	bl	8c00 <cc2400_status>
    627e:	0740      	lsls	r0, r0, #29
    6280:	d4fb      	bmi.n	627a <bt_le_sync+0x36a>

			/* Retune */
			channel = le_adv_channel != 0 ? le_adv_channel : 2402;
    6282:	f8b5 304a 	ldrh.w	r3, [r5, #74]	; 0x4a
    6286:	b29b      	uxth	r3, r3
    6288:	b123      	cbz	r3, 6294 <bt_le_sync+0x384>
    628a:	4b29      	ldr	r3, [pc, #164]	; (6330 <bt_le_sync+0x420>)
    628c:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
    6290:	b29b      	uxth	r3, r3
    6292:	e001      	b.n	6298 <bt_le_sync+0x388>
    6294:	f640 1362 	movw	r3, #2402	; 0x962
    6298:	802b      	strh	r3, [r5, #0]
			restart_jamming = 1;
    629a:	2301      	movs	r3, #1
    629c:	6363      	str	r3, [r4, #52]	; 0x34
		}

		cc2400_set(SYNCL, le.syncl);
    629e:	202c      	movs	r0, #44	; 0x2c
    62a0:	8969      	ldrh	r1, [r5, #10]
    62a2:	f002 fbdc 	bl	8a5e <cc2400_set>
		cc2400_set(SYNCH, le.synch);
    62a6:	202d      	movs	r0, #45	; 0x2d
    62a8:	8929      	ldrh	r1, [r5, #8]
    62aa:	f002 fbd8 	bl	8a5e <cc2400_set>

		if (do_hop)
    62ae:	7ae3      	ldrb	r3, [r4, #11]
    62b0:	b10b      	cbz	r3, 62b6 <bt_le_sync+0x3a6>
			hop();
    62b2:	f7ff f91d 	bl	54f0 <hop>

		//  you can jam but you keep turning off the light 
		if (le_jam_count > 0) {
    62b6:	69e3      	ldr	r3, [r4, #28]
    62b8:	4e1c      	ldr	r6, [pc, #112]	; (632c <bt_le_sync+0x41c>)
    62ba:	2b00      	cmp	r3, #0
    62bc:	dd05      	ble.n	62ca <bt_le_sync+0x3ba>
			le_jam();
    62be:	f7ff f8db 	bl	5478 <le_jam>
			--le_jam_count;
    62c2:	69f3      	ldr	r3, [r6, #28]
    62c4:	3b01      	subs	r3, #1
    62c6:	61f3      	str	r3, [r6, #28]
    62c8:	e014      	b.n	62f4 <bt_le_sync+0x3e4>
		} else {
			/* RX mode */
			dma_init_le();
    62ca:	f001 fd73 	bl	7db4 <dma_init_le>
			dio_ssp_start();
    62ce:	f001 fdb9 	bl	7e44 <dio_ssp_start>

			if (restart_jamming) {
    62d2:	6b73      	ldr	r3, [r6, #52]	; 0x34
    62d4:	b13b      	cbz	r3, 62e6 <bt_le_sync+0x3d6>
				cc2400_rx_sync(rbit(le.access_address));
    62d6:	6868      	ldr	r0, [r5, #4]
    62d8:	f002 facc 	bl	8874 <rbit>
    62dc:	f7fe f8ce 	bl	447c <cc2400_rx_sync>
				restart_jamming = 0;
    62e0:	2300      	movs	r3, #0
    62e2:	6373      	str	r3, [r6, #52]	; 0x34
    62e4:	e006      	b.n	62f4 <bt_le_sync+0x3e4>
			} else {
				// wait till we're in FSLOCK before strobing RX
				while (!(cc2400_status() & FS_LOCK));
    62e6:	f002 fc8b 	bl	8c00 <cc2400_status>
    62ea:	0741      	lsls	r1, r0, #29
    62ec:	d5fb      	bpl.n	62e6 <bt_le_sync+0x3d6>
				cc2400_strobe(SRX);
    62ee:	2062      	movs	r0, #98	; 0x62
    62f0:	f002 fc8d 	bl	8c0e <cc2400_strobe>
			}
		}

		rx_tc = 0;
    62f4:	2300      	movs	r3, #0
    62f6:	f8ca 3000 	str.w	r3, [sl]
		rx_err = 0;
    62fa:	f8c9 3000 	str.w	r3, [r9]
    62fe:	e625      	b.n	5f4c <bt_le_sync+0x3c>
	}

cleanup:

	// disable USB interrupts
	ICER0 = ICER0_ICE_USB;
    6300:	4b0c      	ldr	r3, [pc, #48]	; (6334 <bt_le_sync+0x424>)
    6302:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    6306:	601a      	str	r2, [r3, #0]

	// reset the radio completely
	cc2400_idle();
    6308:	f7fe f96e 	bl	45e8 <cc2400_idle>
	dio_ssp_stop();
    630c:	f001 fdc0 	bl	7e90 <dio_ssp_stop>
	cs_trigger_disable();
    6310:	f001 fc6a 	bl	7be8 <cs_trigger_disable>
}
    6314:	b011      	add	sp, #68	; 0x44
    6316:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    631a:	bf00      	nop
    631c:	10001024 	.word	0x10001024
    6320:	40004008 	.word	0x40004008
    6324:	02faf080 	.word	0x02faf080
    6328:	2009c03c 	.word	0x2009c03c
    632c:	10000e34 	.word	0x10000e34
    6330:	1000044c 	.word	0x1000044c
    6334:	e000e180 	.word	0xe000e180

00006338 <bt_le_sync_cfo>:

//JWHUR cfo estimation tracking
void bt_le_sync_cfo(u8 active_mode) 
{
    6338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    633c:	b09d      	sub	sp, #116	; 0x74
	int i;
	int8_t rssi;
	static int restart_jamming = 0;
	u8 cfo_buf[DMA_SIZE] = {0, };
    633e:	2100      	movs	r1, #0
	cs_trigger_disable();
}

//JWHUR cfo estimation tracking
void bt_le_sync_cfo(u8 active_mode) 
{
    6340:	4607      	mov	r7, r0
	int i;
	int8_t rssi;
	static int restart_jamming = 0;
	u8 cfo_buf[DMA_SIZE] = {0, };
    6342:	2232      	movs	r2, #50	; 0x32

	modulation = MOD_BT_LOW_ENERGY;
    6344:	4da8      	ldr	r5, [pc, #672]	; (65e8 <bt_le_sync_cfo+0x2b0>)
	mode = active_mode;

	le.link_state = LINK_LISTENING;
    6346:	4ca9      	ldr	r4, [pc, #676]	; (65ec <bt_le_sync_cfo+0x2b4>)
void bt_le_sync_cfo(u8 active_mode) 
{
	int i;
	int8_t rssi;
	static int restart_jamming = 0;
	u8 cfo_buf[DMA_SIZE] = {0, };
    6348:	a802      	add	r0, sp, #8
    634a:	f7fd ff71 	bl	4230 <memset>

	modulation = MOD_BT_LOW_ENERGY;
    634e:	2301      	movs	r3, #1
    6350:	702b      	strb	r3, [r5, #0]
	mode = active_mode;

	le.link_state = LINK_LISTENING;
    6352:	7623      	strb	r3, [r4, #24]

	ISER0 = ISER0_ISE_USB;
    6354:	4ba6      	ldr	r3, [pc, #664]	; (65f0 <bt_le_sync_cfo+0x2b8>)
    6356:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
	int8_t rssi;
	static int restart_jamming = 0;
	u8 cfo_buf[DMA_SIZE] = {0, };

	modulation = MOD_BT_LOW_ENERGY;
	mode = active_mode;
    635a:	746f      	strb	r7, [r5, #17]

	le.link_state = LINK_LISTENING;

	ISER0 = ISER0_ISE_USB;
    635c:	601a      	str	r2, [r3, #0]
	RXLED_CLR;
    635e:	4ba5      	ldr	r3, [pc, #660]	; (65f4 <bt_le_sync_cfo+0x2bc>)
    6360:	2210      	movs	r2, #16
    6362:	601a      	str	r2, [r3, #0]
	queue_init();
    6364:	f001 faf0 	bl	7948 <queue_init>
	dio_ssp_init();
    6368:	f002 fae8 	bl	893c <dio_ssp_init>
	dma_init_le();
    636c:	f001 fd22 	bl	7db4 <dma_init_le>
	dio_ssp_start();
    6370:	f001 fd68 	bl	7e44 <dio_ssp_start>

	cc2400_rx_sync(rbit(le.access_address));
    6374:	6860      	ldr	r0, [r4, #4]
    6376:	f002 fa7d 	bl	8874 <rbit>
    637a:	f7fe f87f 	bl	447c <cc2400_rx_sync>

	while (requested_mode == active_mode) {
    637e:	7cab      	ldrb	r3, [r5, #18]
    6380:	42bb      	cmp	r3, r7
    6382:	f040 81cd 	bne.w	6720 <bt_le_sync_cfo+0x3e8>
		if (requested_channel != 0) {
    6386:	4b98      	ldr	r3, [pc, #608]	; (65e8 <bt_le_sync_cfo+0x2b0>)
    6388:	89db      	ldrh	r3, [r3, #14]
    638a:	b29b      	uxth	r3, r3
    638c:	b1cb      	cbz	r3, 63c2 <bt_le_sync_cfo+0x8a>
			cc2400_strobe(SRFOFF);
    638e:	2064      	movs	r0, #100	; 0x64
    6390:	f002 fc3d 	bl	8c0e <cc2400_strobe>
			while ((cc2400_status() & FS_LOCK));
    6394:	f002 fc34 	bl	8c00 <cc2400_status>
    6398:	0740      	lsls	r0, r0, #29
    639a:	d4fb      	bmi.n	6394 <bt_le_sync_cfo+0x5c>
			cc2400_set(FSDIV, channel - 1);
    639c:	8821      	ldrh	r1, [r4, #0]
    639e:	2002      	movs	r0, #2
    63a0:	b289      	uxth	r1, r1
    63a2:	3901      	subs	r1, #1
    63a4:	b289      	uxth	r1, r1
    63a6:	f002 fb5a 	bl	8a5e <cc2400_set>
			cc2400_strobe(SFSON);
    63aa:	2061      	movs	r0, #97	; 0x61
    63ac:	f002 fc2f 	bl	8c0e <cc2400_strobe>
			while (!(cc2400_status() & FS_LOCK));
    63b0:	f002 fc26 	bl	8c00 <cc2400_status>
    63b4:	0741      	lsls	r1, r0, #29
    63b6:	d5fb      	bpl.n	63b0 <bt_le_sync_cfo+0x78>
			cc2400_strobe(SRX);
    63b8:	2062      	movs	r0, #98	; 0x62
    63ba:	f002 fc28 	bl	8c0e <cc2400_strobe>
			requested_channel = 0;
    63be:	2300      	movs	r3, #0
    63c0:	81eb      	strh	r3, [r5, #14]
		}
		RXLED_CLR;
    63c2:	4b8c      	ldr	r3, [pc, #560]	; (65f4 <bt_le_sync_cfo+0x2bc>)
    63c4:	2210      	movs	r2, #16
    63c6:	601a      	str	r2, [r3, #0]
		rssi_reset();
    63c8:	f001 fb4e 	bl	7a68 <rssi_reset>
		while ((rx_tc == 0) && (rx_err == 0) && (do_hop == 0) && requested_mode == active_mode) ;
    63cc:	4b8a      	ldr	r3, [pc, #552]	; (65f8 <bt_le_sync_cfo+0x2c0>)
    63ce:	681a      	ldr	r2, [r3, #0]
    63d0:	4699      	mov	r9, r3
    63d2:	b942      	cbnz	r2, 63e6 <bt_le_sync_cfo+0xae>
    63d4:	4b89      	ldr	r3, [pc, #548]	; (65fc <bt_le_sync_cfo+0x2c4>)
    63d6:	681b      	ldr	r3, [r3, #0]
    63d8:	b92b      	cbnz	r3, 63e6 <bt_le_sync_cfo+0xae>
    63da:	7aeb      	ldrb	r3, [r5, #11]
    63dc:	b91b      	cbnz	r3, 63e6 <bt_le_sync_cfo+0xae>
    63de:	4b82      	ldr	r3, [pc, #520]	; (65e8 <bt_le_sync_cfo+0x2b0>)
    63e0:	7c9b      	ldrb	r3, [r3, #18]
    63e2:	42bb      	cmp	r3, r7
    63e4:	d0f2      	beq.n	63cc <bt_le_sync_cfo+0x94>
		rssi = (int8_t)(cc2400_get(RSSI) >> 8);
    63e6:	2006      	movs	r0, #6
    63e8:	f002 fb30 	bl	8a4c <cc2400_get>
		rssi_min = rssi_max = rssi;
    63ec:	4b84      	ldr	r3, [pc, #528]	; (6600 <bt_le_sync_cfo+0x2c8>)
			requested_channel = 0;
		}
		RXLED_CLR;
		rssi_reset();
		while ((rx_tc == 0) && (rx_err == 0) && (do_hop == 0) && requested_mode == active_mode) ;
		rssi = (int8_t)(cc2400_get(RSSI) >> 8);
    63ee:	f3c0 2007 	ubfx	r0, r0, #8, #8
		rssi_min = rssi_max = rssi;

		if (requested_mode != active_mode) {
    63f2:	7caa      	ldrb	r2, [r5, #18]
		}
		RXLED_CLR;
		rssi_reset();
		while ((rx_tc == 0) && (rx_err == 0) && (do_hop == 0) && requested_mode == active_mode) ;
		rssi = (int8_t)(cc2400_get(RSSI) >> 8);
		rssi_min = rssi_max = rssi;
    63f4:	7018      	strb	r0, [r3, #0]
    63f6:	4b83      	ldr	r3, [pc, #524]	; (6604 <bt_le_sync_cfo+0x2cc>)

		if (requested_mode != active_mode) {
    63f8:	42ba      	cmp	r2, r7
		}
		RXLED_CLR;
		rssi_reset();
		while ((rx_tc == 0) && (rx_err == 0) && (do_hop == 0) && requested_mode == active_mode) ;
		rssi = (int8_t)(cc2400_get(RSSI) >> 8);
		rssi_min = rssi_max = rssi;
    63fa:	7018      	strb	r0, [r3, #0]

		if (requested_mode != active_mode) {
    63fc:	4b7a      	ldr	r3, [pc, #488]	; (65e8 <bt_le_sync_cfo+0x2b0>)
    63fe:	f040 818f 	bne.w	6720 <bt_le_sync_cfo+0x3e8>
			goto cleanup;
		}
		if (rx_err) {
    6402:	4e7e      	ldr	r6, [pc, #504]	; (65fc <bt_le_sync_cfo+0x2c4>)
    6404:	6832      	ldr	r2, [r6, #0]
    6406:	b11a      	cbz	r2, 6410 <bt_le_sync_cfo+0xd8>
			status |= DMA_ERROR;
    6408:	785a      	ldrb	r2, [r3, #1]
    640a:	f042 0202 	orr.w	r2, r2, #2
    640e:	705a      	strb	r2, [r3, #1]
		}
		if (do_hop)
    6410:	7aeb      	ldrb	r3, [r5, #11]
    6412:	f003 08ff 	and.w	r8, r3, #255	; 0xff
    6416:	2b00      	cmp	r3, #0
    6418:	f040 80d6 	bne.w	65c8 <bt_le_sync_cfo+0x290>
			goto rx_flush;
		if (!rx_tc)
    641c:	f8d9 3000 	ldr.w	r3, [r9]
    6420:	2b00      	cmp	r3, #0
    6422:	d0ac      	beq.n	637e <bt_le_sync_cfo+0x46>
			continue;
		
		uint32_t packet[48/4+1] = {0, };
    6424:	a80f      	add	r0, sp, #60	; 0x3c
    6426:	4641      	mov	r1, r8
    6428:	2234      	movs	r2, #52	; 0x34
    642a:	f7fd ff01 	bl	4230 <memset>
		uint32_t whiten_packet[48/4+1] = {0, };
		u8 *p = (u8 *)packet;

		//JWHUR buffering carrier frequency offset estimation
		for (i = 0; i < DMA_SIZE; i++) {
			cfo_buf[i] = cc2400_get_rev(FREQEST);
    642e:	2007      	movs	r0, #7
    6430:	f002 fb24 	bl	8a7c <cc2400_get_rev>
    6434:	ab02      	add	r3, sp, #8
    6436:	f803 0008 	strb.w	r0, [r3, r8]
		uint32_t packet[48/4+1] = {0, };
		uint32_t whiten_packet[48/4+1] = {0, };
		u8 *p = (u8 *)packet;

		//JWHUR buffering carrier frequency offset estimation
		for (i = 0; i < DMA_SIZE; i++) {
    643a:	f108 0801 	add.w	r8, r8, #1
    643e:	f1b8 0f32 	cmp.w	r8, #50	; 0x32
    6442:	d1f4      	bne.n	642e <bt_le_sync_cfo+0xf6>
			cfo_buf[i] = cc2400_get_rev(FREQEST);
		}

		packet[0] = le.access_address;
		
		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
    6444:	8820      	ldrh	r0, [r4, #0]
		//JWHUR buffering carrier frequency offset estimation
		for (i = 0; i < DMA_SIZE; i++) {
			cfo_buf[i] = cc2400_get_rev(FREQEST);
		}

		packet[0] = le.access_address;
    6446:	6863      	ldr	r3, [r4, #4]
		
		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
    6448:	b280      	uxth	r0, r0
    644a:	3862      	subs	r0, #98	; 0x62
    644c:	b2c0      	uxtb	r0, r0
		//JWHUR buffering carrier frequency offset estimation
		for (i = 0; i < DMA_SIZE; i++) {
			cfo_buf[i] = cc2400_get_rev(FREQEST);
		}

		packet[0] = le.access_address;
    644e:	930f      	str	r3, [sp, #60]	; 0x3c
		
		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
    6450:	f001 f980 	bl	7754 <btle_channel_index>
		for (i=0; i<4; i+= 4) {
			uint32_t v = rxbuf1[i+0] << 24
    6454:	f8df b1c0 	ldr.w	fp, [pc, #448]	; 6618 <bt_le_sync_cfo+0x2e0>
			cfo_buf[i] = cc2400_get_rev(FREQEST);
		}

		packet[0] = le.access_address;
		
		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
    6458:	f04f 0a30 	mov.w	sl, #48	; 0x30
		for (i=0; i<4; i+= 4) {
			uint32_t v = rxbuf1[i+0] << 24
    645c:	f89b e000 	ldrb.w	lr, [fp]
					   | rxbuf1[i+1] << 16
    6460:	f89b 8001 	ldrb.w	r8, [fp, #1]
			cfo_buf[i] = cc2400_get_rev(FREQEST);
		}

		packet[0] = le.access_address;
		
		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
    6464:	fb0a fa00 	mul.w	sl, sl, r0
		for (i=0; i<4; i+= 4) {
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
					   | rxbuf1[i+2] << 8
    6468:	f89b 1002 	ldrb.w	r1, [fp, #2]
		packet[0] = le.access_address;
		
		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
		for (i=0; i<4; i+= 4) {
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
    646c:	ea4f 4808 	mov.w	r8, r8, lsl #16
					   | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
    6470:	f89b 0003 	ldrb.w	r0, [fp, #3]
		packet[0] = le.access_address;
		
		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
		for (i=0; i<4; i+= 4) {
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
    6474:	ea48 680e 	orr.w	r8, r8, lr, lsl #24
			cfo_buf[i] = cc2400_get_rev(FREQEST);
		}

		packet[0] = le.access_address;
		
		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
    6478:	4a63      	ldr	r2, [pc, #396]	; (6608 <bt_le_sync_cfo+0x2d0>)
		for (i=0; i<4; i+= 4) {
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
					   | rxbuf1[i+2] << 8
    647a:	ea48 0800 	orr.w	r8, r8, r0
					   | rxbuf1[i+3] << 0;
    647e:	ea48 2801 	orr.w	r8, r8, r1, lsl #8
			cfo_buf[i] = cc2400_get_rev(FREQEST);
		}

		packet[0] = le.access_address;
		
		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
    6482:	eb02 030a 	add.w	r3, r2, sl
		for (i=0; i<4; i+= 4) {
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
					   | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
    6486:	4640      	mov	r0, r8
			cfo_buf[i] = cc2400_get_rev(FREQEST);
		}

		packet[0] = le.access_address;
		
		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
    6488:	9301      	str	r3, [sp, #4]
		for (i=0; i<4; i+= 4) {
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
					   | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
    648a:	9200      	str	r2, [sp, #0]
    648c:	f002 f9f2 	bl	8874 <rbit>
    6490:	9a00      	ldr	r2, [sp, #0]
    6492:	f852 200a 	ldr.w	r2, [r2, sl]
    6496:	4050      	eors	r0, r2
    6498:	9010      	str	r0, [sp, #64]	; 0x40
			whiten_packet[i/4+1] = rbit(v);
    649a:	4640      	mov	r0, r8
    649c:	f002 f9ea 	bl	8874 <rbit>
		}

		unsigned len = (p[5] & 0x3f) + 2;
    64a0:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
    64a4:	f002 0a3f 	and.w	sl, r2, #63	; 0x3f
    64a8:	f10a 0802 	add.w	r8, sl, #2
		cfo_buf[DMA_SIZE - 1] = p[5];

		if (len > 39)
    64ac:	f1b8 0f27 	cmp.w	r8, #39	; 0x27
			packet[i/4+1] = rbit(v) ^ whit[i/4];
			whiten_packet[i/4+1] = rbit(v);
		}

		unsigned len = (p[5] & 0x3f) + 2;
		cfo_buf[DMA_SIZE - 1] = p[5];
    64b0:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39

		if (len > 39)
    64b4:	f200 8088 	bhi.w	65c8 <bt_le_sync_cfo+0x290>
			goto rx_flush;

		unsigned total_transfers = ((len + 3) + 4 - 1) / 4;
    64b8:	f10a 0a08 	add.w	sl, sl, #8
    64bc:	ea4f 029a 	mov.w	r2, sl, lsr #2
		if (total_transfers < 11) {
    64c0:	2a0b      	cmp	r2, #11
    64c2:	d00b      	beq.n	64dc <bt_le_sync_cfo+0x1a4>
			while (DMACC0DestAddr < (uint32_t)rxbuf1 + 4 * total_transfers && rx_err == 0) ;
    64c4:	eb0b 0382 	add.w	r3, fp, r2, lsl #2
    64c8:	4a50      	ldr	r2, [pc, #320]	; (660c <bt_le_sync_cfo+0x2d4>)
    64ca:	6812      	ldr	r2, [r2, #0]
    64cc:	429a      	cmp	r2, r3
    64ce:	d209      	bcs.n	64e4 <bt_le_sync_cfo+0x1ac>
    64d0:	6831      	ldr	r1, [r6, #0]
    64d2:	2900      	cmp	r1, #0
    64d4:	d0f8      	beq.n	64c8 <bt_le_sync_cfo+0x190>
    64d6:	e005      	b.n	64e4 <bt_le_sync_cfo+0x1ac>
		} else { while (DMACC0Config & DMACCxConfig_E && rx_err == 0) ;
    64d8:	6833      	ldr	r3, [r6, #0]
    64da:	b91b      	cbnz	r3, 64e4 <bt_le_sync_cfo+0x1ac>
    64dc:	4b4c      	ldr	r3, [pc, #304]	; (6610 <bt_le_sync_cfo+0x2d8>)
    64de:	681b      	ldr	r3, [r3, #0]
    64e0:	07da      	lsls	r2, r3, #31
    64e2:	d4f9      	bmi.n	64d8 <bt_le_sync_cfo+0x1a0>
		}

		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    64e4:	4b4b      	ldr	r3, [pc, #300]	; (6614 <bt_le_sync_cfo+0x2dc>)
		cc2400_strobe(SFSON);
    64e6:	2061      	movs	r0, #97	; 0x61
		if (total_transfers < 11) {
			while (DMACC0DestAddr < (uint32_t)rxbuf1 + 4 * total_transfers && rx_err == 0) ;
		} else { while (DMACC0Config & DMACCxConfig_E && rx_err == 0) ;
		}

		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    64e8:	681a      	ldr	r2, [r3, #0]
		cc2400_strobe(SFSON);

		for (i=4; i<44; i+=4) {
    64ea:	2604      	movs	r6, #4
		if (total_transfers < 11) {
			while (DMACC0DestAddr < (uint32_t)rxbuf1 + 4 * total_transfers && rx_err == 0) ;
		} else { while (DMACC0Config & DMACCxConfig_E && rx_err == 0) ;
		}

		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    64ec:	f022 0201 	bic.w	r2, r2, #1
    64f0:	601a      	str	r2, [r3, #0]
		cc2400_strobe(SFSON);
    64f2:	f002 fb8c 	bl	8c0e <cc2400_strobe>

		for (i=4; i<44; i+=4) {
			uint32_t v = rxbuf1[i+0] << 24
    64f6:	4b48      	ldr	r3, [pc, #288]	; (6618 <bt_le_sync_cfo+0x2e0>)
    64f8:	1c72      	adds	r2, r6, #1
    64fa:	5d98      	ldrb	r0, [r3, r6]
    64fc:	f106 0e03 	add.w	lr, r6, #3
					   | rxbuf1[i+1] << 16
    6500:	5c99      	ldrb	r1, [r3, r2]
    6502:	1cb2      	adds	r2, r6, #2
					   | rxbuf1[i+2] << 8
    6504:	5c9a      	ldrb	r2, [r3, r2]
					   | rxbuf1[i+3] << 0;
    6506:	f813 300e 	ldrb.w	r3, [r3, lr]
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
		cc2400_strobe(SFSON);

		for (i=4; i<44; i+=4) {
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
    650a:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
					   | rxbuf1[i+2] << 8
    650e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
					   | rxbuf1[i+3] << 0;
    6512:	ea43 2b02 	orr.w	fp, r3, r2, lsl #8
			packet[i/4+1] = rbit(v) ^ whit[i/4];
    6516:	4658      	mov	r0, fp
    6518:	10b2      	asrs	r2, r6, #2
    651a:	9200      	str	r2, [sp, #0]
    651c:	f002 f9aa 	bl	8874 <rbit>
    6520:	9a00      	ldr	r2, [sp, #0]
    6522:	ab1c      	add	r3, sp, #112	; 0x70
    6524:	eb03 0182 	add.w	r1, r3, r2, lsl #2
    6528:	9b01      	ldr	r3, [sp, #4]
		}

		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
		cc2400_strobe(SFSON);

		for (i=4; i<44; i+=4) {
    652a:	3604      	adds	r6, #4
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
					   | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
    652c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    6530:	4050      	eors	r0, r2
    6532:	f841 0c30 	str.w	r0, [r1, #-48]
			whiten_packet[i/4+1] = rbit(v);
    6536:	4658      	mov	r0, fp
    6538:	f002 f99c 	bl	8874 <rbit>
		}

		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
		cc2400_strobe(SFSON);

		for (i=4; i<44; i+=4) {
    653c:	2e2c      	cmp	r6, #44	; 0x2c
    653e:	d1da      	bne.n	64f6 <bt_le_sync_cfo+0x1be>
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
			whiten_packet[i/4+1] = rbit(v);
		}

		if (le.crc_verify) {
    6540:	6963      	ldr	r3, [r4, #20]
    6542:	b973      	cbnz	r3, 6562 <bt_le_sync_cfo+0x22a>
						 | (p[4+len+0] << 0);
			if (calc_crc != wire_crc)
				goto rx_flush;
		}

		RXLED_SET;
    6544:	4b35      	ldr	r3, [pc, #212]	; (661c <bt_le_sync_cfo+0x2e4>)
    6546:	2210      	movs	r2, #16
    6548:	601a      	str	r2, [r3, #0]
		packet_cb((uint8_t *)packet);
    654a:	a80f      	add	r0, sp, #60	; 0x3c
    654c:	69ab      	ldr	r3, [r5, #24]
    654e:	4798      	blx	r3

		ICER0 = ICER0_ICE_USB;
    6550:	4b33      	ldr	r3, [pc, #204]	; (6620 <bt_le_sync_cfo+0x2e8>)
    6552:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    6556:	601a      	str	r2, [r3, #0]
		if (p[10] == 0x55 && p[11] == 0xec) {
    6558:	f89d 3046 	ldrb.w	r3, [sp, #70]	; 0x46
    655c:	2b55      	cmp	r3, #85	; 0x55
    655e:	d124      	bne.n	65aa <bt_le_sync_cfo+0x272>
    6560:	e017      	b.n	6592 <bt_le_sync_cfo+0x25a>
			packet[i/4+1] = rbit(v) ^ whit[i/4];
			whiten_packet[i/4+1] = rbit(v);
		}

		if (le.crc_verify) {
			u32 calc_crc = btle_crcgen_lut(le.crc_init_reversed, p + 4, len);
    6562:	4b22      	ldr	r3, [pc, #136]	; (65ec <bt_le_sync_cfo+0x2b4>)
    6564:	a910      	add	r1, sp, #64	; 0x40
    6566:	6918      	ldr	r0, [r3, #16]
    6568:	4642      	mov	r2, r8
    656a:	f001 f973 	bl	7854 <btle_crcgen_lut>
			u32 wire_crc = (p[4+len+2] << 16)
    656e:	ab1c      	add	r3, sp, #112	; 0x70
    6570:	4453      	add	r3, sl
    6572:	f813 2c34 	ldrb.w	r2, [r3, #-52]
						 | (p[4+len+1] << 8)
    6576:	ab1c      	add	r3, sp, #112	; 0x70
    6578:	4443      	add	r3, r8
    657a:	f813 1c2f 	ldrb.w	r1, [r3, #-47]
    657e:	0209      	lsls	r1, r1, #8
    6580:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
						 | (p[4+len+0] << 0);
    6584:	f813 2c30 	ldrb.w	r2, [r3, #-48]
    6588:	ea41 0302 	orr.w	r3, r1, r2
			if (calc_crc != wire_crc)
    658c:	4298      	cmp	r0, r3
    658e:	d11b      	bne.n	65c8 <bt_le_sync_cfo+0x290>
    6590:	e7d8      	b.n	6544 <bt_le_sync_cfo+0x20c>

		RXLED_SET;
		packet_cb((uint8_t *)packet);

		ICER0 = ICER0_ICE_USB;
		if (p[10] == 0x55 && p[11] == 0xec) {
    6592:	f89d 3047 	ldrb.w	r3, [sp, #71]	; 0x47
    6596:	2bec      	cmp	r3, #236	; 0xec
    6598:	d107      	bne.n	65aa <bt_le_sync_cfo+0x272>
			enqueue(LE_PACKET, (uint8_t *)packet);
    659a:	a90f      	add	r1, sp, #60	; 0x3c
    659c:	2001      	movs	r0, #1
    659e:	f7fd ffc9 	bl	4534 <enqueue>
			enqueue(CFO_TRACK, (uint8_t *)cfo_buf);
    65a2:	2007      	movs	r0, #7
    65a4:	a902      	add	r1, sp, #8
    65a6:	f7fd ffc5 	bl	4534 <enqueue>
			//enqueue(MESSAGE, (uint8_t *)whiten_packet);
		}
		ISER0 = ISER0_ISE_USB;
    65aa:	4b11      	ldr	r3, [pc, #68]	; (65f0 <bt_le_sync_cfo+0x2b8>)
    65ac:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    65b0:	601a      	str	r2, [r3, #0]

		le.last_packet = CLK100NS;
    65b2:	4b1c      	ldr	r3, [pc, #112]	; (6624 <bt_le_sync_cfo+0x2ec>)
    65b4:	4a1c      	ldr	r2, [pc, #112]	; (6628 <bt_le_sync_cfo+0x2f0>)
    65b6:	681b      	ldr	r3, [r3, #0]
    65b8:	6812      	ldr	r2, [r2, #0]
    65ba:	f3c3 0313 	ubfx	r3, r3, #0, #20
    65be:	f640 4135 	movw	r1, #3125	; 0xc35
    65c2:	fb01 2303 	mla	r3, r1, r3, r2
    65c6:	6463      	str	r3, [r4, #68]	; 0x44

	rx_flush:
		cc2400_strobe(SFSON);
    65c8:	2061      	movs	r0, #97	; 0x61
    65ca:	f002 fb20 	bl	8c0e <cc2400_strobe>
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    65ce:	4b11      	ldr	r3, [pc, #68]	; (6614 <bt_le_sync_cfo+0x2dc>)
    65d0:	681a      	ldr	r2, [r3, #0]
    65d2:	f022 0201 	bic.w	r2, r2, #1
    65d6:	601a      	str	r2, [r3, #0]
		while (SSP1SR & SSPSR_RNE) {
    65d8:	4b14      	ldr	r3, [pc, #80]	; (662c <bt_le_sync_cfo+0x2f4>)
    65da:	681b      	ldr	r3, [r3, #0]
    65dc:	075b      	lsls	r3, r3, #29
    65de:	d529      	bpl.n	6634 <bt_le_sync_cfo+0x2fc>
			u8 tmp = (u8) DIO_SSP_DR;
    65e0:	4b13      	ldr	r3, [pc, #76]	; (6630 <bt_le_sync_cfo+0x2f8>)
    65e2:	681b      	ldr	r3, [r3, #0]
    65e4:	e7f8      	b.n	65d8 <bt_le_sync_cfo+0x2a0>
    65e6:	bf00      	nop
    65e8:	10000e34 	.word	0x10000e34
    65ec:	1000044c 	.word	0x1000044c
    65f0:	e000e100 	.word	0xe000e100
    65f4:	2009c03c 	.word	0x2009c03c
    65f8:	10001004 	.word	0x10001004
    65fc:	1000151c 	.word	0x1000151c
    6600:	10001008 	.word	0x10001008
    6604:	1000100a 	.word	0x1000100a
    6608:	0000a0bc 	.word	0x0000a0bc
    660c:	50004104 	.word	0x50004104
    6610:	50004110 	.word	0x50004110
    6614:	40030024 	.word	0x40030024
    6618:	100014e9 	.word	0x100014e9
    661c:	2009c038 	.word	0x2009c038
    6620:	e000e180 	.word	0xe000e180
    6624:	10001024 	.word	0x10001024
    6628:	40004008 	.word	0x40004008
    662c:	4003000c 	.word	0x4003000c
    6630:	40030008 	.word	0x40030008
		}
		u32 now = CLK100NS;
    6634:	4b41      	ldr	r3, [pc, #260]	; (673c <bt_le_sync_cfo+0x404>)
    6636:	4a42      	ldr	r2, [pc, #264]	; (6740 <bt_le_sync_cfo+0x408>)
    6638:	681b      	ldr	r3, [r3, #0]
    663a:	6812      	ldr	r2, [r2, #0]
    663c:	f640 4135 	movw	r1, #3125	; 0xc35
    6640:	f3c3 0313 	ubfx	r3, r3, #0, #20
    6644:	fb01 2303 	mla	r3, r1, r3, r2
		if (now <le.last_packet)
    6648:	6c62      	ldr	r2, [r4, #68]	; 0x44
			now += 3276800000;
		if ( ((le.link_state == LINK_CONNECTED || le.link_state == LINK_CONN_PENDING) && (now - le.last_packet > 50000000)) || (le_jam_count == 1) ) {
    664a:	7e21      	ldrb	r1, [r4, #24]
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
		while (SSP1SR & SSPSR_RNE) {
			u8 tmp = (u8) DIO_SSP_DR;
		}
		u32 now = CLK100NS;
		if (now <le.last_packet)
    664c:	4293      	cmp	r3, r2
			now += 3276800000;
		if ( ((le.link_state == LINK_CONNECTED || le.link_state == LINK_CONN_PENDING) && (now - le.last_packet > 50000000)) || (le_jam_count == 1) ) {
    664e:	f1a1 0102 	sub.w	r1, r1, #2
		while (SSP1SR & SSPSR_RNE) {
			u8 tmp = (u8) DIO_SSP_DR;
		}
		u32 now = CLK100NS;
		if (now <le.last_packet)
			now += 3276800000;
    6652:	bf38      	it	cc
    6654:	f103 4343 	addcc.w	r3, r3, #3271557120	; 0xc3000000
		if ( ((le.link_state == LINK_CONNECTED || le.link_state == LINK_CONN_PENDING) && (now - le.last_packet > 50000000)) || (le_jam_count == 1) ) {
    6658:	b2c9      	uxtb	r1, r1
		while (SSP1SR & SSPSR_RNE) {
			u8 tmp = (u8) DIO_SSP_DR;
		}
		u32 now = CLK100NS;
		if (now <le.last_packet)
			now += 3276800000;
    665a:	bf38      	it	cc
    665c:	f503 03a0 	addcc.w	r3, r3, #5242880	; 0x500000
		if ( ((le.link_state == LINK_CONNECTED || le.link_state == LINK_CONN_PENDING) && (now - le.last_packet > 50000000)) || (le_jam_count == 1) ) {
    6660:	2901      	cmp	r1, #1
    6662:	d803      	bhi.n	666c <bt_le_sync_cfo+0x334>
    6664:	4937      	ldr	r1, [pc, #220]	; (6744 <bt_le_sync_cfo+0x40c>)
    6666:	1a9b      	subs	r3, r3, r2
    6668:	428b      	cmp	r3, r1
    666a:	d802      	bhi.n	6672 <bt_le_sync_cfo+0x33a>
    666c:	69eb      	ldr	r3, [r5, #28]
    666e:	2b01      	cmp	r3, #1
    6670:	d125      	bne.n	66be <bt_le_sync_cfo+0x386>
			reset_le();
    6672:	f7ff f9fb 	bl	5a6c <reset_le>
			le_jam_count = 0;
			TXLED_CLR;
    6676:	4934      	ldr	r1, [pc, #208]	; (6748 <bt_le_sync_cfo+0x410>)
		u32 now = CLK100NS;
		if (now <le.last_packet)
			now += 3276800000;
		if ( ((le.link_state == LINK_CONNECTED || le.link_state == LINK_CONN_PENDING) && (now - le.last_packet > 50000000)) || (le_jam_count == 1) ) {
			reset_le();
			le_jam_count = 0;
    6678:	2300      	movs	r3, #0
			TXLED_CLR;
    667a:	f44f 7080 	mov.w	r0, #256	; 0x100
		u32 now = CLK100NS;
		if (now <le.last_packet)
			now += 3276800000;
		if ( ((le.link_state == LINK_CONNECTED || le.link_state == LINK_CONN_PENDING) && (now - le.last_packet > 50000000)) || (le_jam_count == 1) ) {
			reset_le();
			le_jam_count = 0;
    667e:	61eb      	str	r3, [r5, #28]
			TXLED_CLR;
    6680:	6008      	str	r0, [r1, #0]
			if (jam_mode == JAM_ONCE) {
    6682:	7ce9      	ldrb	r1, [r5, #19]
		u32 now = CLK100NS;
		if (now <le.last_packet)
			now += 3276800000;
		if ( ((le.link_state == LINK_CONNECTED || le.link_state == LINK_CONN_PENDING) && (now - le.last_packet > 50000000)) || (le_jam_count == 1) ) {
			reset_le();
			le_jam_count = 0;
    6684:	4a31      	ldr	r2, [pc, #196]	; (674c <bt_le_sync_cfo+0x414>)
			TXLED_CLR;
			if (jam_mode == JAM_ONCE) {
    6686:	2901      	cmp	r1, #1
    6688:	d102      	bne.n	6690 <bt_le_sync_cfo+0x358>
				jam_mode = JAM_NONE;
    668a:	74d3      	strb	r3, [r2, #19]
				requested_mode = MODE_IDLE;
    668c:	7493      	strb	r3, [r2, #18]
				goto cleanup;
    668e:	e047      	b.n	6720 <bt_le_sync_cfo+0x3e8>
			}
			le.link_state = LINK_LISTENING;
    6690:	2301      	movs	r3, #1
			cc2400_strobe(SRFOFF);
    6692:	2064      	movs	r0, #100	; 0x64
			if (jam_mode == JAM_ONCE) {
				jam_mode = JAM_NONE;
				requested_mode = MODE_IDLE;
				goto cleanup;
			}
			le.link_state = LINK_LISTENING;
    6694:	7623      	strb	r3, [r4, #24]
			cc2400_strobe(SRFOFF);
    6696:	f002 faba 	bl	8c0e <cc2400_strobe>
			while ((cc2400_status() & FS_LOCK));
    669a:	f002 fab1 	bl	8c00 <cc2400_status>
    669e:	0746      	lsls	r6, r0, #29
    66a0:	d4fb      	bmi.n	669a <bt_le_sync_cfo+0x362>

			channel = le_adv_channel != 0 ? le_adv_channel : 2402;
    66a2:	f8b4 304a 	ldrh.w	r3, [r4, #74]	; 0x4a
    66a6:	b29b      	uxth	r3, r3
    66a8:	b123      	cbz	r3, 66b4 <bt_le_sync_cfo+0x37c>
    66aa:	4b29      	ldr	r3, [pc, #164]	; (6750 <bt_le_sync_cfo+0x418>)
    66ac:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
    66b0:	b29b      	uxth	r3, r3
    66b2:	e001      	b.n	66b8 <bt_le_sync_cfo+0x380>
    66b4:	f640 1362 	movw	r3, #2402	; 0x962
    66b8:	8023      	strh	r3, [r4, #0]
			restart_jamming = 1;
    66ba:	2301      	movs	r3, #1
    66bc:	63ab      	str	r3, [r5, #56]	; 0x38
		}

		cc2400_set(SYNCL, le.syncl);
    66be:	202c      	movs	r0, #44	; 0x2c
    66c0:	8961      	ldrh	r1, [r4, #10]
    66c2:	f002 f9cc 	bl	8a5e <cc2400_set>
		cc2400_set(SYNCH, le.synch);
    66c6:	202d      	movs	r0, #45	; 0x2d
    66c8:	8921      	ldrh	r1, [r4, #8]
    66ca:	f002 f9c8 	bl	8a5e <cc2400_set>

		if (do_hop)
    66ce:	7aeb      	ldrb	r3, [r5, #11]
    66d0:	b10b      	cbz	r3, 66d6 <bt_le_sync_cfo+0x39e>
			hop();
    66d2:	f7fe ff0d 	bl	54f0 <hop>
		if (le_jam_count > 0) {
    66d6:	69eb      	ldr	r3, [r5, #28]
    66d8:	4e1c      	ldr	r6, [pc, #112]	; (674c <bt_le_sync_cfo+0x414>)
    66da:	2b00      	cmp	r3, #0
    66dc:	dd05      	ble.n	66ea <bt_le_sync_cfo+0x3b2>
			le_jam();
    66de:	f7fe fecb 	bl	5478 <le_jam>
			--le_jam_count;
    66e2:	69f3      	ldr	r3, [r6, #28]
    66e4:	3b01      	subs	r3, #1
    66e6:	61f3      	str	r3, [r6, #28]
    66e8:	e014      	b.n	6714 <bt_le_sync_cfo+0x3dc>
		} else {
			dma_init_le();
    66ea:	f001 fb63 	bl	7db4 <dma_init_le>
			dio_ssp_start();
    66ee:	f001 fba9 	bl	7e44 <dio_ssp_start>

			if (restart_jamming) {
    66f2:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    66f4:	b13b      	cbz	r3, 6706 <bt_le_sync_cfo+0x3ce>
				cc2400_rx_sync(rbit(le.access_address));
    66f6:	6860      	ldr	r0, [r4, #4]
    66f8:	f002 f8bc 	bl	8874 <rbit>
    66fc:	f7fd febe 	bl	447c <cc2400_rx_sync>
				restart_jamming = 0;
    6700:	2300      	movs	r3, #0
    6702:	63b3      	str	r3, [r6, #56]	; 0x38
    6704:	e006      	b.n	6714 <bt_le_sync_cfo+0x3dc>
			} else {
				while (!(cc2400_status() & FS_LOCK));
    6706:	f002 fa7b 	bl	8c00 <cc2400_status>
    670a:	0740      	lsls	r0, r0, #29
    670c:	d5fb      	bpl.n	6706 <bt_le_sync_cfo+0x3ce>
				cc2400_strobe(SRX);
    670e:	2062      	movs	r0, #98	; 0x62
    6710:	f002 fa7d 	bl	8c0e <cc2400_strobe>
			}
		}
		rx_tc = 0;
		rx_err = 0;
    6714:	4a0f      	ldr	r2, [pc, #60]	; (6754 <bt_le_sync_cfo+0x41c>)
			} else {
				while (!(cc2400_status() & FS_LOCK));
				cc2400_strobe(SRX);
			}
		}
		rx_tc = 0;
    6716:	2300      	movs	r3, #0
    6718:	f8c9 3000 	str.w	r3, [r9]
		rx_err = 0;
    671c:	6013      	str	r3, [r2, #0]
    671e:	e62e      	b.n	637e <bt_le_sync_cfo+0x46>

	}
	goto cleanup;

cleanup:
	ICER0 = ICER0_ICE_USB;
    6720:	4b0d      	ldr	r3, [pc, #52]	; (6758 <bt_le_sync_cfo+0x420>)
    6722:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    6726:	601a      	str	r2, [r3, #0]
	cc2400_idle();
    6728:	f7fd ff5e 	bl	45e8 <cc2400_idle>
	dio_ssp_stop ();
    672c:	f001 fbb0 	bl	7e90 <dio_ssp_stop>
	cs_trigger_disable();
    6730:	f001 fa5a 	bl	7be8 <cs_trigger_disable>
}
    6734:	b01d      	add	sp, #116	; 0x74
    6736:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    673a:	bf00      	nop
    673c:	10001024 	.word	0x10001024
    6740:	40004008 	.word	0x40004008
    6744:	02faf080 	.word	0x02faf080
    6748:	2009c03c 	.word	0x2009c03c
    674c:	10000e34 	.word	0x10000e34
    6750:	1000044c 	.word	0x1000044c
    6754:	1000151c 	.word	0x1000151c
    6758:	e000e180 	.word	0xe000e180

0000675c <bt_follow_le>:
			do_hop = 1;
		}
	}
}

void bt_follow_le() {
    675c:	b510      	push	{r4, lr}
	reset_le();
    675e:	f7ff f985 	bl	5a6c <reset_le>
	packet_cb = connection_follow_cb;
    6762:	4c04      	ldr	r4, [pc, #16]	; (6774 <bt_follow_le+0x18>)
    6764:	4b04      	ldr	r3, [pc, #16]	; (6778 <bt_follow_le+0x1c>)
	bt_le_sync(MODE_BT_FOLLOW_LE);
    6766:	2009      	movs	r0, #9
	}
}

void bt_follow_le() {
	reset_le();
	packet_cb = connection_follow_cb;
    6768:	61a3      	str	r3, [r4, #24]
	bt_le_sync(MODE_BT_FOLLOW_LE);
    676a:	f7ff fbd1 	bl	5f10 <bt_le_sync>
	data_cb = cb_follow_le;
	packet_cb = connection_follow_cb;
	bt_generic_le(MODE_BT_FOLLOW_LE);
	*/

	mode = MODE_IDLE;
    676e:	2300      	movs	r3, #0
    6770:	7463      	strb	r3, [r4, #17]
    6772:	bd10      	pop	{r4, pc}
    6774:	10000e34 	.word	0x10000e34
    6778:	00004799 	.word	0x00004799

0000677c <bt_tracking_le>:
}

//JWHUR rssi estimation tracking
void bt_tracking_le(uint8_t tracking_mode) {
    677c:	b538      	push	{r3, r4, r5, lr}
    677e:	4604      	mov	r4, r0
	reset_le();
    6780:	f7ff f974 	bl	5a6c <reset_le>
	packet_cb = connection_follow_cb;
    6784:	4b08      	ldr	r3, [pc, #32]	; (67a8 <bt_tracking_le+0x2c>)
    6786:	4a09      	ldr	r2, [pc, #36]	; (67ac <bt_tracking_le+0x30>)
	if (tracking_mode == MODE_BT_CFO_LE) bt_le_sync_cfo(MODE_BT_CFO_LE);
    6788:	2c11      	cmp	r4, #17
}

//JWHUR rssi estimation tracking
void bt_tracking_le(uint8_t tracking_mode) {
	reset_le();
	packet_cb = connection_follow_cb;
    678a:	619a      	str	r2, [r3, #24]
    678c:	461d      	mov	r5, r3
	if (tracking_mode == MODE_BT_CFO_LE) bt_le_sync_cfo(MODE_BT_CFO_LE);
    678e:	d103      	bne.n	6798 <bt_tracking_le+0x1c>
    6790:	4620      	mov	r0, r4
    6792:	f7ff fdd1 	bl	6338 <bt_le_sync_cfo>
    6796:	e004      	b.n	67a2 <bt_tracking_le+0x26>
	if (tracking_mode == MODE_BT_RSSI_LE) bt_le_sync_rssi(MODE_BT_RSSI_LE);
    6798:	2c12      	cmp	r4, #18
    679a:	d102      	bne.n	67a2 <bt_tracking_le+0x26>
    679c:	4620      	mov	r0, r4
    679e:	f7ff fa91 	bl	5cc4 <bt_le_sync_rssi>
	requested_mode = MODE_IDLE;
    67a2:	2300      	movs	r3, #0
    67a4:	74ab      	strb	r3, [r5, #18]
    67a6:	bd38      	pop	{r3, r4, r5, pc}
    67a8:	10000e34 	.word	0x10000e34
    67ac:	00004799 	.word	0x00004799

000067b0 <le_promisc_state>:
}

// issue state change message
void le_promisc_state(u8 type, void *data, unsigned len) {
    67b0:	b570      	push	{r4, r5, r6, lr}
    67b2:	b08e      	sub	sp, #56	; 0x38
    67b4:	4606      	mov	r6, r0
    67b6:	460d      	mov	r5, r1
    67b8:	4614      	mov	r4, r2
	u8 buf[50] = { 0, };
    67ba:	a801      	add	r0, sp, #4
    67bc:	2100      	movs	r1, #0
    67be:	2232      	movs	r2, #50	; 0x32
    67c0:	f7fd fd36 	bl	4230 <memset>
	if (len > 49)
		len = 49;

	buf[0] = type;
	memcpy(&buf[1], data, len);
    67c4:	4629      	mov	r1, r5
    67c6:	2c31      	cmp	r4, #49	; 0x31
    67c8:	bf34      	ite	cc
    67ca:	4622      	movcc	r2, r4
    67cc:	2231      	movcs	r2, #49	; 0x31
    67ce:	f10d 0005 	add.w	r0, sp, #5
void le_promisc_state(u8 type, void *data, unsigned len) {
	u8 buf[50] = { 0, };
	if (len > 49)
		len = 49;

	buf[0] = type;
    67d2:	f88d 6004 	strb.w	r6, [sp, #4]
	memcpy(&buf[1], data, len);
    67d6:	f003 fa09 	bl	9bec <memcpy>
	enqueue(LE_PROMISC, (uint8_t*)buf);
    67da:	a901      	add	r1, sp, #4
    67dc:	2005      	movs	r0, #5
    67de:	f7fd fea9 	bl	4534 <enqueue>
}
    67e2:	b00e      	add	sp, #56	; 0x38
    67e4:	bd70      	pop	{r4, r5, r6, pc}
    67e6:	0000      	movs	r0, r0

000067e8 <promisc_recover_hop_increment>:

// divide, rounding to the nearest integer: round up at 0.5.
#define DIVIDE_ROUND(N, D) ((N) + (D)/2) / (D)

void promisc_recover_hop_increment(u8 *packet) {
    67e8:	b538      	push	{r3, r4, r5, lr}
	static u32 first_ts = 0;
	if (channel == 2404) {
    67ea:	4a31      	ldr	r2, [pc, #196]	; (68b0 <promisc_recover_hop_increment+0xc8>)
    67ec:	f640 1364 	movw	r3, #2404	; 0x964
    67f0:	8811      	ldrh	r1, [r2, #0]
    67f2:	4c30      	ldr	r4, [pc, #192]	; (68b4 <promisc_recover_hop_increment+0xcc>)
    67f4:	b289      	uxth	r1, r1
    67f6:	4299      	cmp	r1, r3
    67f8:	d10d      	bne.n	6816 <promisc_recover_hop_increment+0x2e>
		first_ts = CLK100NS;
    67fa:	4b2f      	ldr	r3, [pc, #188]	; (68b8 <promisc_recover_hop_increment+0xd0>)
    67fc:	4a2f      	ldr	r2, [pc, #188]	; (68bc <promisc_recover_hop_increment+0xd4>)
    67fe:	681b      	ldr	r3, [r3, #0]
    6800:	6812      	ldr	r2, [r2, #0]
    6802:	f3c3 0313 	ubfx	r3, r3, #0, #20
    6806:	f640 4135 	movw	r1, #3125	; 0xc35
    680a:	fb01 2303 	mla	r3, r1, r3, r2
    680e:	63e3      	str	r3, [r4, #60]	; 0x3c
		hop_direct_channel = 2406;
    6810:	f640 1366 	movw	r3, #2406	; 0x966
    6814:	e048      	b.n	68a8 <promisc_recover_hop_increment+0xc0>
		do_hop = 1;
	} else if (channel == 2406) {
    6816:	8810      	ldrh	r0, [r2, #0]
    6818:	f640 1166 	movw	r1, #2406	; 0x966
    681c:	b280      	uxth	r0, r0
    681e:	4288      	cmp	r0, r1
    6820:	d142      	bne.n	68a8 <promisc_recover_hop_increment+0xc0>
		u32 second_ts = CLK100NS;
    6822:	4b25      	ldr	r3, [pc, #148]	; (68b8 <promisc_recover_hop_increment+0xd0>)
    6824:	4925      	ldr	r1, [pc, #148]	; (68bc <promisc_recover_hop_increment+0xd4>)
    6826:	681b      	ldr	r3, [r3, #0]
    6828:	6809      	ldr	r1, [r1, #0]
    682a:	f640 4035 	movw	r0, #3125	; 0xc35
    682e:	f3c3 0313 	ubfx	r3, r3, #0, #20
    6832:	fb00 1303 	mla	r3, r0, r3, r1
		if (second_ts < first_ts)
    6836:	6be0      	ldr	r0, [r4, #60]	; 0x3c
			second_ts += 3276800000; // handle rollover
		// Number of channels hopped between previous and current timestamp.
		u32 channels_hopped = DIVIDE_ROUND(second_ts - first_ts,
    6838:	8c52      	ldrh	r2, [r2, #34]	; 0x22
		first_ts = CLK100NS;
		hop_direct_channel = 2406;
		do_hop = 1;
	} else if (channel == 2406) {
		u32 second_ts = CLK100NS;
		if (second_ts < first_ts)
    683a:	4283      	cmp	r3, r0
			second_ts += 3276800000; // handle rollover
    683c:	bf3c      	itt	cc
    683e:	f103 4343 	addcc.w	r3, r3, #3271557120	; 0xc3000000
    6842:	f503 03a0 	addcc.w	r3, r3, #5242880	; 0x500000
		// Number of channels hopped between previous and current timestamp.
		u32 channels_hopped = DIVIDE_ROUND(second_ts - first_ts,
    6846:	1a1b      	subs	r3, r3, r0
    6848:	f243 05d4 	movw	r5, #12500	; 0x30d4
    684c:	f641 006a 	movw	r0, #6250	; 0x186a
    6850:	fb00 3302 	mla	r3, r0, r2, r3
    6854:	4355      	muls	r5, r2
    6856:	fbb3 f3f5 	udiv	r3, r3, r5
										   le.conn_interval * LE_BASECLK);
		if (channels_hopped < 37) {
    685a:	2b24      	cmp	r3, #36	; 0x24
	} else if (channel == 2406) {
		u32 second_ts = CLK100NS;
		if (second_ts < first_ts)
			second_ts += 3276800000; // handle rollover
		// Number of channels hopped between previous and current timestamp.
		u32 channels_hopped = DIVIDE_ROUND(second_ts - first_ts,
    685c:	4914      	ldr	r1, [pc, #80]	; (68b0 <promisc_recover_hop_increment+0xc8>)
										   le.conn_interval * LE_BASECLK);
		if (channels_hopped < 37) {
    685e:	d821      	bhi.n	68a4 <promisc_recover_hop_increment+0xbc>
			// Get the hop increment based on the number of channels hopped.
			le.channel_increment = hop_interval_lut[channels_hopped];
    6860:	4817      	ldr	r0, [pc, #92]	; (68c0 <promisc_recover_hop_increment+0xd8>)
			le.interval_timer = le.conn_interval / 2;
    6862:	0852      	lsrs	r2, r2, #1
		// Number of channels hopped between previous and current timestamp.
		u32 channels_hopped = DIVIDE_ROUND(second_ts - first_ts,
										   le.conn_interval * LE_BASECLK);
		if (channels_hopped < 37) {
			// Get the hop increment based on the number of channels hopped.
			le.channel_increment = hop_interval_lut[channels_hopped];
    6864:	4403      	add	r3, r0
    6866:	f893 0870 	ldrb.w	r0, [r3, #2160]	; 0x870
			le.interval_timer = le.conn_interval / 2;
    686a:	840a      	strh	r2, [r1, #32]
		// Number of channels hopped between previous and current timestamp.
		u32 channels_hopped = DIVIDE_ROUND(second_ts - first_ts,
										   le.conn_interval * LE_BASECLK);
		if (channels_hopped < 37) {
			// Get the hop increment based on the number of channels hopped.
			le.channel_increment = hop_interval_lut[channels_hopped];
    686c:	7688      	strb	r0, [r1, #26]
			le.interval_timer = le.conn_interval / 2;
			le.conn_count = 0;
			le.conn_epoch = 0;
			do_hop = 0;
			// Move on to regular connection following.
			le.channel_idx = (1 + le.channel_increment) % 37;
    686e:	2225      	movs	r2, #37	; 0x25
    6870:	3001      	adds	r0, #1
    6872:	fb90 f5f2 	sdiv	r5, r0, r2
    6876:	fb02 0215 	mls	r2, r2, r5, r0
										   le.conn_interval * LE_BASECLK);
		if (channels_hopped < 37) {
			// Get the hop increment based on the number of channels hopped.
			le.channel_increment = hop_interval_lut[channels_hopped];
			le.interval_timer = le.conn_interval / 2;
			le.conn_count = 0;
    687a:	2300      	movs	r3, #0
    687c:	848b      	strh	r3, [r1, #36]	; 0x24
			le.conn_epoch = 0;
    687e:	61cb      	str	r3, [r1, #28]
			do_hop = 0;
    6880:	72e3      	strb	r3, [r4, #11]
			// Move on to regular connection following.
			le.channel_idx = (1 + le.channel_increment) % 37;
			le.link_state = LINK_CONNECTED;
    6882:	2003      	movs	r0, #3
			le.crc_verify = 0;
    6884:	614b      	str	r3, [r1, #20]
			hop_mode = HOP_BTLE;
			packet_cb = connection_follow_cb;
    6886:	4b0f      	ldr	r3, [pc, #60]	; (68c4 <promisc_recover_hop_increment+0xdc>)
			le.interval_timer = le.conn_interval / 2;
			le.conn_count = 0;
			le.conn_epoch = 0;
			do_hop = 0;
			// Move on to regular connection following.
			le.channel_idx = (1 + le.channel_increment) % 37;
    6888:	764a      	strb	r2, [r1, #25]
			le.link_state = LINK_CONNECTED;
    688a:	7608      	strb	r0, [r1, #24]
			le.crc_verify = 0;
			hop_mode = HOP_BTLE;
			packet_cb = connection_follow_cb;
			le_promisc_state(3, &le.channel_increment, 1);
    688c:	2201      	movs	r2, #1
    688e:	311a      	adds	r1, #26
			// Move on to regular connection following.
			le.channel_idx = (1 + le.channel_increment) % 37;
			le.link_state = LINK_CONNECTED;
			le.crc_verify = 0;
			hop_mode = HOP_BTLE;
			packet_cb = connection_follow_cb;
    6890:	61a3      	str	r3, [r4, #24]
			do_hop = 0;
			// Move on to regular connection following.
			le.channel_idx = (1 + le.channel_increment) % 37;
			le.link_state = LINK_CONNECTED;
			le.crc_verify = 0;
			hop_mode = HOP_BTLE;
    6892:	72a0      	strb	r0, [r4, #10]
			packet_cb = connection_follow_cb;
			le_promisc_state(3, &le.channel_increment, 1);
    6894:	f7ff ff8c 	bl	67b0 <le_promisc_state>

			if (jam_mode != JAM_NONE)
    6898:	7ce3      	ldrb	r3, [r4, #19]
    689a:	b143      	cbz	r3, 68ae <promisc_recover_hop_increment+0xc6>
				le_jam_count = JAM_COUNT_DEFAULT;
    689c:	4b05      	ldr	r3, [pc, #20]	; (68b4 <promisc_recover_hop_increment+0xcc>)
    689e:	2228      	movs	r2, #40	; 0x28
    68a0:	61da      	str	r2, [r3, #28]
    68a2:	bd38      	pop	{r3, r4, r5, pc}

			return;
		}
		hop_direct_channel = 2404;
    68a4:	f640 1364 	movw	r3, #2404	; 0x964
		do_hop = 1;
	}
	else {
		hop_direct_channel = 2404;
    68a8:	81a3      	strh	r3, [r4, #12]
		do_hop = 1;
    68aa:	2301      	movs	r3, #1
    68ac:	72e3      	strb	r3, [r4, #11]
    68ae:	bd38      	pop	{r3, r4, r5, pc}
    68b0:	1000044c 	.word	0x1000044c
    68b4:	10000e34 	.word	0x10000e34
    68b8:	10001024 	.word	0x10001024
    68bc:	40004008 	.word	0x40004008
    68c0:	00009fcc 	.word	0x00009fcc
    68c4:	00004799 	.word	0x00004799

000068c8 <promisc_recover_hop_interval>:
	}
}

void promisc_recover_hop_interval(u8 *packet) {
    68c8:	b538      	push	{r3, r4, r5, lr}
	static u32 prev_clk = 0;

	u32 cur_clk = CLK100NS;
    68ca:	4b25      	ldr	r3, [pc, #148]	; (6960 <promisc_recover_hop_interval+0x98>)
    68cc:	f640 4235 	movw	r2, #3125	; 0xc35
    68d0:	681c      	ldr	r4, [r3, #0]
    68d2:	4b24      	ldr	r3, [pc, #144]	; (6964 <promisc_recover_hop_interval+0x9c>)
    68d4:	f3c4 0413 	ubfx	r4, r4, #0, #20
    68d8:	681b      	ldr	r3, [r3, #0]
	if (cur_clk < prev_clk)
    68da:	4d23      	ldr	r5, [pc, #140]	; (6968 <promisc_recover_hop_interval+0xa0>)
}

void promisc_recover_hop_interval(u8 *packet) {
	static u32 prev_clk = 0;

	u32 cur_clk = CLK100NS;
    68dc:	fb02 3404 	mla	r4, r2, r4, r3
	if (cur_clk < prev_clk)
    68e0:	6c2b      	ldr	r3, [r5, #64]	; 0x40
    68e2:	429c      	cmp	r4, r3
    68e4:	d205      	bcs.n	68f2 <promisc_recover_hop_interval+0x2a>
		cur_clk += 3267800000; // handle rollover
    68e6:	f104 4443 	add.w	r4, r4, #3271557120	; 0xc3000000
    68ea:	f5a4 1465 	sub.w	r4, r4, #3751936	; 0x394000
    68ee:	f5a4 54a2 	sub.w	r4, r4, #5184	; 0x1440
	u32 clk_diff = cur_clk - prev_clk;
    68f2:	1ae3      	subs	r3, r4, r3
	u16 obsv_hop_interval; // observed hop interval

	// probably consecutive data packets on the same channel
	if (clk_diff < 2 * LE_BASECLK)
    68f4:	f246 12a7 	movw	r2, #24999	; 0x61a7
    68f8:	4293      	cmp	r3, r2
    68fa:	d930      	bls.n	695e <promisc_recover_hop_interval+0x96>
		return;

	if (clk_diff < le_promisc.smallest_hop_interval)
    68fc:	4a1b      	ldr	r2, [pc, #108]	; (696c <promisc_recover_hop_interval+0xa4>)
    68fe:	f8d2 1100 	ldr.w	r1, [r2, #256]	; 0x100
    6902:	428b      	cmp	r3, r1
		le_promisc.smallest_hop_interval = clk_diff;
    6904:	bf38      	it	cc
    6906:	f8c2 3100 	strcc.w	r3, [r2, #256]	; 0x100

	obsv_hop_interval = DIVIDE_ROUND(le_promisc.smallest_hop_interval, 37 * LE_BASECLK);
    690a:	f8d2 2100 	ldr.w	r2, [r2, #256]	; 0x100
    690e:	4918      	ldr	r1, [pc, #96]	; (6970 <promisc_recover_hop_interval+0xa8>)
    6910:	f502 3261 	add.w	r2, r2, #230400	; 0x38400
    6914:	f202 3252 	addw	r2, r2, #850	; 0x352
    6918:	fbb2 f2f1 	udiv	r2, r2, r1

	if (le.conn_interval == obsv_hop_interval) {
    691c:	4915      	ldr	r1, [pc, #84]	; (6974 <promisc_recover_hop_interval+0xac>)
		return;

	if (clk_diff < le_promisc.smallest_hop_interval)
		le_promisc.smallest_hop_interval = clk_diff;

	obsv_hop_interval = DIVIDE_ROUND(le_promisc.smallest_hop_interval, 37 * LE_BASECLK);
    691e:	b292      	uxth	r2, r2

	if (le.conn_interval == obsv_hop_interval) {
    6920:	8c48      	ldrh	r0, [r1, #34]	; 0x22
		return;

	if (clk_diff < le_promisc.smallest_hop_interval)
		le_promisc.smallest_hop_interval = clk_diff;

	obsv_hop_interval = DIVIDE_ROUND(le_promisc.smallest_hop_interval, 37 * LE_BASECLK);
    6922:	4b12      	ldr	r3, [pc, #72]	; (696c <promisc_recover_hop_interval+0xa4>)

	if (le.conn_interval == obsv_hop_interval) {
    6924:	4290      	cmp	r0, r2
    6926:	d115      	bne.n	6954 <promisc_recover_hop_interval+0x8c>
		// 5 consecutive hop intervals: consider it legit and move on
		++le_promisc.consec_intervals;
    6928:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    692c:	3201      	adds	r2, #1
		if (le_promisc.consec_intervals == 5) {
    692e:	2a05      	cmp	r2, #5

	obsv_hop_interval = DIVIDE_ROUND(le_promisc.smallest_hop_interval, 37 * LE_BASECLK);

	if (le.conn_interval == obsv_hop_interval) {
		// 5 consecutive hop intervals: consider it legit and move on
		++le_promisc.consec_intervals;
    6930:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
		if (le_promisc.consec_intervals == 5) {
    6934:	d112      	bne.n	695c <promisc_recover_hop_interval+0x94>
			packet_cb = promisc_recover_hop_increment;
    6936:	4b10      	ldr	r3, [pc, #64]	; (6978 <promisc_recover_hop_interval+0xb0>)
			hop_direct_channel = 2404;
			hop_mode = HOP_DIRECT;
			do_hop = 1;
			le_promisc_state(2, &le.conn_interval, 2);
    6938:	2002      	movs	r0, #2

	if (le.conn_interval == obsv_hop_interval) {
		// 5 consecutive hop intervals: consider it legit and move on
		++le_promisc.consec_intervals;
		if (le_promisc.consec_intervals == 5) {
			packet_cb = promisc_recover_hop_increment;
    693a:	61ab      	str	r3, [r5, #24]
			hop_direct_channel = 2404;
    693c:	f640 1364 	movw	r3, #2404	; 0x964
    6940:	81ab      	strh	r3, [r5, #12]
			hop_mode = HOP_DIRECT;
    6942:	2304      	movs	r3, #4
    6944:	72ab      	strb	r3, [r5, #10]
			do_hop = 1;
			le_promisc_state(2, &le.conn_interval, 2);
    6946:	3122      	adds	r1, #34	; 0x22
		++le_promisc.consec_intervals;
		if (le_promisc.consec_intervals == 5) {
			packet_cb = promisc_recover_hop_increment;
			hop_direct_channel = 2404;
			hop_mode = HOP_DIRECT;
			do_hop = 1;
    6948:	2301      	movs	r3, #1
			le_promisc_state(2, &le.conn_interval, 2);
    694a:	4602      	mov	r2, r0
		++le_promisc.consec_intervals;
		if (le_promisc.consec_intervals == 5) {
			packet_cb = promisc_recover_hop_increment;
			hop_direct_channel = 2404;
			hop_mode = HOP_DIRECT;
			do_hop = 1;
    694c:	72eb      	strb	r3, [r5, #11]
			le_promisc_state(2, &le.conn_interval, 2);
    694e:	f7ff ff2f 	bl	67b0 <le_promisc_state>
    6952:	e003      	b.n	695c <promisc_recover_hop_interval+0x94>
		}
	} else {
		le.conn_interval = obsv_hop_interval;
    6954:	844a      	strh	r2, [r1, #34]	; 0x22
		le_promisc.consec_intervals = 0;
    6956:	2200      	movs	r2, #0
    6958:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	}

	prev_clk = cur_clk;
    695c:	642c      	str	r4, [r5, #64]	; 0x40
    695e:	bd38      	pop	{r3, r4, r5, pc}
    6960:	10001024 	.word	0x10001024
    6964:	40004008 	.word	0x40004008
    6968:	10000e34 	.word	0x10000e34
    696c:	10001068 	.word	0x10001068
    6970:	00070ea4 	.word	0x00070ea4
    6974:	1000044c 	.word	0x1000044c
    6978:	000067e9 	.word	0x000067e9

0000697c <promisc_follow_cb>:
}

void promisc_follow_cb(u8 *packet) {
    697c:	b538      	push	{r3, r4, r5, lr}
	int i;

	// get the CRCInit
	if (!le.crc_verify && packet[4] == 0x01 && packet[5] == 0x00) {
    697e:	4c18      	ldr	r4, [pc, #96]	; (69e0 <promisc_follow_cb+0x64>)
	}

	prev_clk = cur_clk;
}

void promisc_follow_cb(u8 *packet) {
    6980:	4601      	mov	r1, r0
	int i;

	// get the CRCInit
	if (!le.crc_verify && packet[4] == 0x01 && packet[5] == 0x00) {
    6982:	6963      	ldr	r3, [r4, #20]
    6984:	bb53      	cbnz	r3, 69dc <promisc_follow_cb+0x60>
    6986:	7903      	ldrb	r3, [r0, #4]
    6988:	2b01      	cmp	r3, #1
    698a:	d127      	bne.n	69dc <promisc_follow_cb+0x60>
    698c:	7945      	ldrb	r5, [r0, #5]
    698e:	bb2d      	cbnz	r5, 69dc <promisc_follow_cb+0x60>
		u32 crc = (packet[8] << 16) | (packet[7] << 8) | packet[6];
    6990:	7a03      	ldrb	r3, [r0, #8]
    6992:	79c0      	ldrb	r0, [r0, #7]

		le.crc_init = btle_reverse_crc(crc, packet + 4, 2);
    6994:	2202      	movs	r2, #2
void promisc_follow_cb(u8 *packet) {
	int i;

	// get the CRCInit
	if (!le.crc_verify && packet[4] == 0x01 && packet[5] == 0x00) {
		u32 crc = (packet[8] << 16) | (packet[7] << 8) | packet[6];
    6996:	0200      	lsls	r0, r0, #8
    6998:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
    699c:	798b      	ldrb	r3, [r1, #6]

		le.crc_init = btle_reverse_crc(crc, packet + 4, 2);
    699e:	3104      	adds	r1, #4
    69a0:	4318      	orrs	r0, r3
    69a2:	f000 ff2d 	bl	7800 <btle_reverse_crc>
    69a6:	462a      	mov	r2, r5
    69a8:	60e0      	str	r0, [r4, #12]
		le.crc_init_reversed = 0;
		for (i = 0; i < 24; ++i)
    69aa:	462b      	mov	r3, r5
			le.crc_init_reversed |= ((le.crc_init >> i) & 1) << (23 - i);
    69ac:	fa20 f103 	lsr.w	r1, r0, r3
    69b0:	f1c3 0517 	rsb	r5, r3, #23
    69b4:	f001 0101 	and.w	r1, r1, #1
    69b8:	40a9      	lsls	r1, r5
	if (!le.crc_verify && packet[4] == 0x01 && packet[5] == 0x00) {
		u32 crc = (packet[8] << 16) | (packet[7] << 8) | packet[6];

		le.crc_init = btle_reverse_crc(crc, packet + 4, 2);
		le.crc_init_reversed = 0;
		for (i = 0; i < 24; ++i)
    69ba:	3301      	adds	r3, #1
    69bc:	2b18      	cmp	r3, #24
			le.crc_init_reversed |= ((le.crc_init >> i) & 1) << (23 - i);
    69be:	ea42 0201 	orr.w	r2, r2, r1
	if (!le.crc_verify && packet[4] == 0x01 && packet[5] == 0x00) {
		u32 crc = (packet[8] << 16) | (packet[7] << 8) | packet[6];

		le.crc_init = btle_reverse_crc(crc, packet + 4, 2);
		le.crc_init_reversed = 0;
		for (i = 0; i < 24; ++i)
    69c2:	d1f3      	bne.n	69ac <promisc_follow_cb+0x30>
    69c4:	6122      	str	r2, [r4, #16]
			le.crc_init_reversed |= ((le.crc_init >> i) & 1) << (23 - i);

		le.crc_verify = 1;
		packet_cb = promisc_recover_hop_interval;
    69c6:	4b07      	ldr	r3, [pc, #28]	; (69e4 <promisc_follow_cb+0x68>)
    69c8:	4a07      	ldr	r2, [pc, #28]	; (69e8 <promisc_follow_cb+0x6c>)
		le.crc_init = btle_reverse_crc(crc, packet + 4, 2);
		le.crc_init_reversed = 0;
		for (i = 0; i < 24; ++i)
			le.crc_init_reversed |= ((le.crc_init >> i) & 1) << (23 - i);

		le.crc_verify = 1;
    69ca:	2001      	movs	r0, #1
		packet_cb = promisc_recover_hop_interval;
    69cc:	619a      	str	r2, [r3, #24]
		le.crc_init = btle_reverse_crc(crc, packet + 4, 2);
		le.crc_init_reversed = 0;
		for (i = 0; i < 24; ++i)
			le.crc_init_reversed |= ((le.crc_init >> i) & 1) << (23 - i);

		le.crc_verify = 1;
    69ce:	6160      	str	r0, [r4, #20]
		packet_cb = promisc_recover_hop_interval;
		le_promisc_state(1, &le.crc_init, 3);
    69d0:	4906      	ldr	r1, [pc, #24]	; (69ec <promisc_follow_cb+0x70>)
    69d2:	2203      	movs	r2, #3
	}
}
    69d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		for (i = 0; i < 24; ++i)
			le.crc_init_reversed |= ((le.crc_init >> i) & 1) << (23 - i);

		le.crc_verify = 1;
		packet_cb = promisc_recover_hop_interval;
		le_promisc_state(1, &le.crc_init, 3);
    69d8:	f7ff beea 	b.w	67b0 <le_promisc_state>
    69dc:	bd38      	pop	{r3, r4, r5, pc}
    69de:	bf00      	nop
    69e0:	1000044c 	.word	0x1000044c
    69e4:	10000e34 	.word	0x10000e34
    69e8:	000068c9 	.word	0x000068c9
    69ec:	10000458 	.word	0x10000458

000069f0 <see_aa>:
	}
}

// called when we see an AA, add it to the list
void see_aa(u32 aa) {
    69f0:	b530      	push	{r4, r5, lr}
	int i, max = -1, killme = -1;
	for (i = 0; i < AA_LIST_SIZE; ++i)
    69f2:	2200      	movs	r2, #0
		if (le_promisc.active_aa[i].aa == aa) {
    69f4:	4d14      	ldr	r5, [pc, #80]	; (6a48 <see_aa+0x58>)
    69f6:	f855 1032 	ldr.w	r1, [r5, r2, lsl #3]
    69fa:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
    69fe:	4281      	cmp	r1, r0
    6a00:	d102      	bne.n	6a08 <see_aa+0x18>
			++le_promisc.active_aa[i].count;
    6a02:	685a      	ldr	r2, [r3, #4]
    6a04:	3201      	adds	r2, #1
    6a06:	e01c      	b.n	6a42 <see_aa+0x52>
}

// called when we see an AA, add it to the list
void see_aa(u32 aa) {
	int i, max = -1, killme = -1;
	for (i = 0; i < AA_LIST_SIZE; ++i)
    6a08:	3201      	adds	r2, #1
    6a0a:	2a20      	cmp	r2, #32
    6a0c:	d1f2      	bne.n	69f4 <see_aa+0x4>
    6a0e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    6a12:	4619      	mov	r1, r3
    6a14:	2200      	movs	r2, #0
    6a16:	eb05 04c2 	add.w	r4, r5, r2, lsl #3
			return;
		}

	// evict someone
	for (i = 0; i < AA_LIST_SIZE; ++i)
		if (le_promisc.active_aa[i].count < max || max < 0) {
    6a1a:	6864      	ldr	r4, [r4, #4]
    6a1c:	428c      	cmp	r4, r1
    6a1e:	db05      	blt.n	6a2c <see_aa+0x3c>
    6a20:	2900      	cmp	r1, #0
    6a22:	bfa8      	it	ge
    6a24:	460c      	movge	r4, r1
    6a26:	bfb8      	it	lt
    6a28:	4613      	movlt	r3, r2
    6a2a:	e000      	b.n	6a2e <see_aa+0x3e>
    6a2c:	4613      	mov	r3, r2
			++le_promisc.active_aa[i].count;
			return;
		}

	// evict someone
	for (i = 0; i < AA_LIST_SIZE; ++i)
    6a2e:	3201      	adds	r2, #1
    6a30:	2a20      	cmp	r2, #32
    6a32:	d001      	beq.n	6a38 <see_aa+0x48>
    6a34:	4621      	mov	r1, r4
    6a36:	e7ee      	b.n	6a16 <see_aa+0x26>
		if (le_promisc.active_aa[i].count < max || max < 0) {
			killme = i;
			max = le_promisc.active_aa[i].count;
		}

	le_promisc.active_aa[killme].aa = aa;
    6a38:	f845 0033 	str.w	r0, [r5, r3, lsl #3]
	le_promisc.active_aa[killme].count = 1;
    6a3c:	2201      	movs	r2, #1
    6a3e:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
    6a42:	605a      	str	r2, [r3, #4]
    6a44:	bd30      	pop	{r4, r5, pc}
    6a46:	bf00      	nop
    6a48:	10001068 	.word	0x10001068

00006a4c <cb_le_promisc>:
}

/* le promiscuous mode */
int cb_le_promisc(char *unpacked) {
    6a4c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    6a50:	b095      	sub	sp, #84	; 0x54
	int i, j, k;
	int idx;

	// empty data PDU: 01 00
	char desired[4][16] = {
    6a52:	2100      	movs	r1, #0
	le_promisc.active_aa[killme].aa = aa;
	le_promisc.active_aa[killme].count = 1;
}

/* le promiscuous mode */
int cb_le_promisc(char *unpacked) {
    6a54:	4680      	mov	r8, r0
	int i, j, k;
	int idx;

	// empty data PDU: 01 00
	char desired[4][16] = {
    6a56:	2240      	movs	r2, #64	; 0x40
    6a58:	a804      	add	r0, sp, #16
    6a5a:	f7fd fbe9 	bl	4230 <memset>
    6a5e:	2301      	movs	r3, #1
    6a60:	f88d 3010 	strb.w	r3, [sp, #16]
    6a64:	f88d 3020 	strb.w	r3, [sp, #32]
    6a68:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
    6a6c:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
    6a70:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
    6a74:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
    6a78:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
    6a7c:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
    6a80:	ad14      	add	r5, sp, #80	; 0x50
    6a82:	ac04      	add	r4, sp, #16
		{ 1, 0, 1, 1, 0, 0, 0, 0,
		  0, 0, 0, 0, 0, 0, 0, 0, },
	};

	for (i = 0; i < 4; ++i) {
		idx = whitening_index[btle_channel_index(channel-2402)];
    6a84:	4e50      	ldr	r6, [pc, #320]	; (6bc8 <cb_le_promisc+0x17c>)
    6a86:	4f51      	ldr	r7, [pc, #324]	; (6bcc <cb_le_promisc+0x180>)
    6a88:	8830      	ldrh	r0, [r6, #0]
    6a8a:	b280      	uxth	r0, r0
    6a8c:	3862      	subs	r0, #98	; 0x62
    6a8e:	b2c0      	uxtb	r0, r0
    6a90:	f000 fe60 	bl	7754 <btle_channel_index>
    6a94:	5c3a      	ldrb	r2, [r7, r0]

		// whiten the desired data
		for (j = 0; j < (int)sizeof(desired[i]); ++j) {
    6a96:	2300      	movs	r3, #0
			desired[i][j] ^= whitening[idx];
    6a98:	18b9      	adds	r1, r7, r2
    6a9a:	5ce0      	ldrb	r0, [r4, r3]
    6a9c:	f891 1028 	ldrb.w	r1, [r1, #40]	; 0x28
			idx = (idx + 1) % sizeof(whitening);
    6aa0:	3201      	adds	r2, #1
	for (i = 0; i < 4; ++i) {
		idx = whitening_index[btle_channel_index(channel-2402)];

		// whiten the desired data
		for (j = 0; j < (int)sizeof(desired[i]); ++j) {
			desired[i][j] ^= whitening[idx];
    6aa2:	4041      	eors	r1, r0
    6aa4:	54e1      	strb	r1, [r4, r3]
			idx = (idx + 1) % sizeof(whitening);
    6aa6:	217f      	movs	r1, #127	; 0x7f

	for (i = 0; i < 4; ++i) {
		idx = whitening_index[btle_channel_index(channel-2402)];

		// whiten the desired data
		for (j = 0; j < (int)sizeof(desired[i]); ++j) {
    6aa8:	3301      	adds	r3, #1
			desired[i][j] ^= whitening[idx];
			idx = (idx + 1) % sizeof(whitening);
    6aaa:	fbb2 f0f1 	udiv	r0, r2, r1

	for (i = 0; i < 4; ++i) {
		idx = whitening_index[btle_channel_index(channel-2402)];

		// whiten the desired data
		for (j = 0; j < (int)sizeof(desired[i]); ++j) {
    6aae:	2b10      	cmp	r3, #16
			desired[i][j] ^= whitening[idx];
			idx = (idx + 1) % sizeof(whitening);
    6ab0:	fb01 2210 	mls	r2, r1, r0, r2

	for (i = 0; i < 4; ++i) {
		idx = whitening_index[btle_channel_index(channel-2402)];

		// whiten the desired data
		for (j = 0; j < (int)sizeof(desired[i]); ++j) {
    6ab4:	d1f0      	bne.n	6a98 <cb_le_promisc+0x4c>
    6ab6:	3410      	adds	r4, #16
		  0, 0, 0, 0, 0, 0, 0, 0, },
		{ 1, 0, 1, 1, 0, 0, 0, 0,
		  0, 0, 0, 0, 0, 0, 0, 0, },
	};

	for (i = 0; i < 4; ++i) {
    6ab8:	42ac      	cmp	r4, r5
    6aba:	d1e3      	bne.n	6a84 <cb_le_promisc+0x38>
    6abc:	f108 0520 	add.w	r5, r8, #32
    6ac0:	f508 783c 	add.w	r8, r8, #752	; 0x2f0
		}
	}

	// then look for that bitsream in our receive buffer
	for (i = 32; i < (DMA_SIZE*8*2 - 32 - 16); i++) {
		int ok[4] = { 1, 1, 1, 1 };
    6ac4:	4b42      	ldr	r3, [pc, #264]	; (6bd0 <cb_le_promisc+0x184>)
    6ac6:	466c      	mov	r4, sp
    6ac8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    6aca:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
    6ace:	2200      	movs	r2, #0
    6ad0:	ab04      	add	r3, sp, #16
    6ad2:	eb03 0182 	add.w	r1, r3, r2, lsl #2

	for (i = 0; i < 4; ++i) {
		idx = whitening_index[btle_channel_index(channel-2402)];

		// whiten the desired data
		for (j = 0; j < (int)sizeof(desired[i]); ++j) {
    6ad6:	2300      	movs	r3, #0
		int ok[4] = { 1, 1, 1, 1 };
		int matching = -1;

		for (j = 0; j < 4; ++j) {
			for (k = 0; k < (int)sizeof(desired[j]); ++k) {
				if (unpacked[i+k] != desired[j][k]) {
    6ad8:	f815 c003 	ldrb.w	ip, [r5, r3]
    6adc:	5cc8      	ldrb	r0, [r1, r3]
    6ade:	4584      	cmp	ip, r0
    6ae0:	d002      	beq.n	6ae8 <cb_le_promisc+0x9c>
					ok[j] = 0;
    6ae2:	2300      	movs	r3, #0
    6ae4:	50a3      	str	r3, [r4, r2]
					break;
    6ae6:	e002      	b.n	6aee <cb_le_promisc+0xa2>
	for (i = 32; i < (DMA_SIZE*8*2 - 32 - 16); i++) {
		int ok[4] = { 1, 1, 1, 1 };
		int matching = -1;

		for (j = 0; j < 4; ++j) {
			for (k = 0; k < (int)sizeof(desired[j]); ++k) {
    6ae8:	3301      	adds	r3, #1
    6aea:	2b10      	cmp	r3, #16
    6aec:	d1f4      	bne.n	6ad8 <cb_le_promisc+0x8c>
    6aee:	3204      	adds	r2, #4
	// then look for that bitsream in our receive buffer
	for (i = 32; i < (DMA_SIZE*8*2 - 32 - 16); i++) {
		int ok[4] = { 1, 1, 1, 1 };
		int matching = -1;

		for (j = 0; j < 4; ++j) {
    6af0:	2a10      	cmp	r2, #16
    6af2:	d1ed      	bne.n	6ad0 <cb_le_promisc+0x84>
    6af4:	2300      	movs	r3, #0
			}
		}

		// see if any match
		for (j = 0; j < 4; ++j) {
			if (ok[j]) {
    6af6:	58e2      	ldr	r2, [r4, r3]
    6af8:	b91a      	cbnz	r2, 6b02 <cb_le_promisc+0xb6>
    6afa:	3304      	adds	r3, #4
				}
			}
		}

		// see if any match
		for (j = 0; j < 4; ++j) {
    6afc:	2b10      	cmp	r3, #16
    6afe:	d1fa      	bne.n	6af6 <cb_le_promisc+0xaa>
    6b00:	e03e      	b.n	6b80 <cb_le_promisc+0x134>
		// skip if no match
		if (matching < 0)
			continue;

		// found a match! unwhiten it and send it home
		idx = whitening_index[btle_channel_index(channel-2402)];
    6b02:	8830      	ldrh	r0, [r6, #0]
    6b04:	b280      	uxth	r0, r0
    6b06:	3862      	subs	r0, #98	; 0x62
    6b08:	b2c0      	uxtb	r0, r0
    6b0a:	f000 fe23 	bl	7754 <btle_channel_index>
    6b0e:	5c38      	ldrb	r0, [r7, r0]
		for (j = 0; j < 4+3+3; ++j) {
    6b10:	2300      	movs	r3, #0
	// then look for that bitsream in our receive buffer
	for (i = 32; i < (DMA_SIZE*8*2 - 32 - 16); i++) {
		int ok[4] = { 1, 1, 1, 1 };
		int matching = -1;

		for (j = 0; j < 4; ++j) {
    6b12:	2100      	movs	r1, #0
    6b14:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
    6b18:	460a      	mov	r2, r1
    6b1a:	eb0c 0402 	add.w	r4, ip, r2
			u8 byte = 0;
			for (k = 0; k < 8; k++) {
				int offset = k + (j * 8) + i - 32;
				if (offset >= DMA_SIZE*8*2) break;
				int bit = unpacked[offset];
				if (j >= 4) { // unwhiten data bytes
    6b1e:	2b03      	cmp	r3, #3
		for (j = 0; j < 4+3+3; ++j) {
			u8 byte = 0;
			for (k = 0; k < 8; k++) {
				int offset = k + (j * 8) + i - 32;
				if (offset >= DMA_SIZE*8*2) break;
				int bit = unpacked[offset];
    6b20:	f814 4c20 	ldrb.w	r4, [r4, #-32]
				if (j >= 4) { // unwhiten data bytes
    6b24:	dd0c      	ble.n	6b40 <cb_le_promisc+0xf4>
					bit ^= whitening[idx];
    6b26:	eb07 0e00 	add.w	lr, r7, r0
    6b2a:	f89e e028 	ldrb.w	lr, [lr, #40]	; 0x28
					idx = (idx + 1) % sizeof(whitening);
    6b2e:	3001      	adds	r0, #1
			for (k = 0; k < 8; k++) {
				int offset = k + (j * 8) + i - 32;
				if (offset >= DMA_SIZE*8*2) break;
				int bit = unpacked[offset];
				if (j >= 4) { // unwhiten data bytes
					bit ^= whitening[idx];
    6b30:	ea84 040e 	eor.w	r4, r4, lr
					idx = (idx + 1) % sizeof(whitening);
    6b34:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
    6b38:	fbb0 f9fe 	udiv	r9, r0, lr
    6b3c:	fb0e 0019 	mls	r0, lr, r9, r0
				}
				byte |= bit << k;
    6b40:	4094      	lsls	r4, r2

		// found a match! unwhiten it and send it home
		idx = whitening_index[btle_channel_index(channel-2402)];
		for (j = 0; j < 4+3+3; ++j) {
			u8 byte = 0;
			for (k = 0; k < 8; k++) {
    6b42:	3201      	adds	r2, #1
				int bit = unpacked[offset];
				if (j >= 4) { // unwhiten data bytes
					bit ^= whitening[idx];
					idx = (idx + 1) % sizeof(whitening);
				}
				byte |= bit << k;
    6b44:	4321      	orrs	r1, r4

		// found a match! unwhiten it and send it home
		idx = whitening_index[btle_channel_index(channel-2402)];
		for (j = 0; j < 4+3+3; ++j) {
			u8 byte = 0;
			for (k = 0; k < 8; k++) {
    6b46:	2a08      	cmp	r2, #8
				int bit = unpacked[offset];
				if (j >= 4) { // unwhiten data bytes
					bit ^= whitening[idx];
					idx = (idx + 1) % sizeof(whitening);
				}
				byte |= bit << k;
    6b48:	b2c9      	uxtb	r1, r1

		// found a match! unwhiten it and send it home
		idx = whitening_index[btle_channel_index(channel-2402)];
		for (j = 0; j < 4+3+3; ++j) {
			u8 byte = 0;
			for (k = 0; k < 8; k++) {
    6b4a:	d1e6      	bne.n	6b1a <cb_le_promisc+0xce>
					bit ^= whitening[idx];
					idx = (idx + 1) % sizeof(whitening);
				}
				byte |= bit << k;
			}
			idle_rxbuf[j] = byte;
    6b4c:	4c21      	ldr	r4, [pc, #132]	; (6bd4 <cb_le_promisc+0x188>)
    6b4e:	6822      	ldr	r2, [r4, #0]
    6b50:	54d1      	strb	r1, [r2, r3]
		if (matching < 0)
			continue;

		// found a match! unwhiten it and send it home
		idx = whitening_index[btle_channel_index(channel-2402)];
		for (j = 0; j < 4+3+3; ++j) {
    6b52:	3301      	adds	r3, #1
    6b54:	2b0a      	cmp	r3, #10
    6b56:	d1dc      	bne.n	6b12 <cb_le_promisc+0xc6>
				byte |= bit << k;
			}
			idle_rxbuf[j] = byte;
		}

		u32 aa = (idle_rxbuf[3] << 24) |
    6b58:	6823      	ldr	r3, [r4, #0]
    6b5a:	78d9      	ldrb	r1, [r3, #3]
				 (idle_rxbuf[2] << 16) |
    6b5c:	6823      	ldr	r3, [r4, #0]
    6b5e:	789b      	ldrb	r3, [r3, #2]
				 (idle_rxbuf[1] <<  8) |
    6b60:	6822      	ldr	r2, [r4, #0]
			}
			idle_rxbuf[j] = byte;
		}

		u32 aa = (idle_rxbuf[3] << 24) |
				 (idle_rxbuf[2] << 16) |
    6b62:	041b      	lsls	r3, r3, #16
				 (idle_rxbuf[1] <<  8) |
    6b64:	7850      	ldrb	r0, [r2, #1]
				 (idle_rxbuf[0]);
    6b66:	6822      	ldr	r2, [r4, #0]
				byte |= bit << k;
			}
			idle_rxbuf[j] = byte;
		}

		u32 aa = (idle_rxbuf[3] << 24) |
    6b68:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
				 (idle_rxbuf[2] << 16) |
				 (idle_rxbuf[1] <<  8) |
				 (idle_rxbuf[0]);
    6b6c:	7812      	ldrb	r2, [r2, #0]
			}
			idle_rxbuf[j] = byte;
		}

		u32 aa = (idle_rxbuf[3] << 24) |
				 (idle_rxbuf[2] << 16) |
    6b6e:	4313      	orrs	r3, r2
				 (idle_rxbuf[1] <<  8) |
				 (idle_rxbuf[0]);
		see_aa(aa);
    6b70:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
    6b74:	f7ff ff3c 	bl	69f0 <see_aa>

		enqueue(LE_PACKET, (uint8_t*)idle_rxbuf);
    6b78:	6821      	ldr	r1, [r4, #0]
    6b7a:	2001      	movs	r0, #1
    6b7c:	f7fd fcda 	bl	4534 <enqueue>
    6b80:	3501      	adds	r5, #1
			idx = (idx + 1) % sizeof(whitening);
		}
	}

	// then look for that bitsream in our receive buffer
	for (i = 32; i < (DMA_SIZE*8*2 - 32 - 16); i++) {
    6b82:	4545      	cmp	r5, r8
    6b84:	d19e      	bne.n	6ac4 <cb_le_promisc+0x78>
    6b86:	2300      	movs	r3, #0
    6b88:	4a13      	ldr	r2, [pc, #76]	; (6bd8 <cb_le_promisc+0x18c>)
    6b8a:	eb02 01c3 	add.w	r1, r2, r3, lsl #3

	}

	// once we see an AA 5 times, start following it
	for (i = 0; i < AA_LIST_SIZE; ++i) {
		if (le_promisc.active_aa[i].count > 3) {
    6b8e:	6849      	ldr	r1, [r1, #4]
    6b90:	2903      	cmp	r1, #3
    6b92:	dd11      	ble.n	6bb8 <cb_le_promisc+0x16c>
			le_set_access_address(le_promisc.active_aa[i].aa);
    6b94:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
    6b98:	f7fd fd1a 	bl	45d0 <le_set_access_address>
			data_cb = cb_follow_le;
    6b9c:	4b0f      	ldr	r3, [pc, #60]	; (6bdc <cb_le_promisc+0x190>)
    6b9e:	4a10      	ldr	r2, [pc, #64]	; (6be0 <cb_le_promisc+0x194>)
			packet_cb = promisc_follow_cb;
			le.crc_verify = 0;
    6ba0:	2400      	movs	r4, #0

	// once we see an AA 5 times, start following it
	for (i = 0; i < AA_LIST_SIZE; ++i) {
		if (le_promisc.active_aa[i].count > 3) {
			le_set_access_address(le_promisc.active_aa[i].aa);
			data_cb = cb_follow_le;
    6ba2:	629a      	str	r2, [r3, #40]	; 0x28
			packet_cb = promisc_follow_cb;
    6ba4:	4a0f      	ldr	r2, [pc, #60]	; (6be4 <cb_le_promisc+0x198>)
			le.crc_verify = 0;
			le_promisc_state(0, &le.access_address, 4);
    6ba6:	4620      	mov	r0, r4
	// once we see an AA 5 times, start following it
	for (i = 0; i < AA_LIST_SIZE; ++i) {
		if (le_promisc.active_aa[i].count > 3) {
			le_set_access_address(le_promisc.active_aa[i].aa);
			data_cb = cb_follow_le;
			packet_cb = promisc_follow_cb;
    6ba8:	619a      	str	r2, [r3, #24]
			le.crc_verify = 0;
			le_promisc_state(0, &le.access_address, 4);
    6baa:	490f      	ldr	r1, [pc, #60]	; (6be8 <cb_le_promisc+0x19c>)
    6bac:	2204      	movs	r2, #4
	for (i = 0; i < AA_LIST_SIZE; ++i) {
		if (le_promisc.active_aa[i].count > 3) {
			le_set_access_address(le_promisc.active_aa[i].aa);
			data_cb = cb_follow_le;
			packet_cb = promisc_follow_cb;
			le.crc_verify = 0;
    6bae:	6174      	str	r4, [r6, #20]
			le_promisc_state(0, &le.access_address, 4);
    6bb0:	f7ff fdfe 	bl	67b0 <le_promisc_state>
			// quit using the old stuff and switch to sync mode
			return 0;
    6bb4:	4620      	mov	r0, r4
    6bb6:	e003      	b.n	6bc0 <cb_le_promisc+0x174>
		enqueue(LE_PACKET, (uint8_t*)idle_rxbuf);

	}

	// once we see an AA 5 times, start following it
	for (i = 0; i < AA_LIST_SIZE; ++i) {
    6bb8:	3301      	adds	r3, #1
    6bba:	2b20      	cmp	r3, #32
    6bbc:	d1e4      	bne.n	6b88 <cb_le_promisc+0x13c>
			// quit using the old stuff and switch to sync mode
			return 0;
		}
	}

	return 1;
    6bbe:	2001      	movs	r0, #1
}
    6bc0:	b015      	add	sp, #84	; 0x54
    6bc2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    6bc6:	bf00      	nop
    6bc8:	1000044c 	.word	0x1000044c
    6bcc:	00009fcc 	.word	0x00009fcc
    6bd0:	0000a864 	.word	0x0000a864
    6bd4:	10001180 	.word	0x10001180
    6bd8:	10001068 	.word	0x10001068
    6bdc:	10000e34 	.word	0x10000e34
    6be0:	00004695 	.word	0x00004695
    6be4:	0000697d 	.word	0x0000697d
    6be8:	10000450 	.word	0x10000450

00006bec <bt_promisc_le>:

void bt_promisc_le() {
    6bec:	b538      	push	{r3, r4, r5, lr}
	while (requested_mode == MODE_BT_PROMISC_LE) {
    6bee:	4d16      	ldr	r5, [pc, #88]	; (6c48 <bt_promisc_le+0x5c>)
    6bf0:	7cab      	ldrb	r3, [r5, #18]
    6bf2:	2b0a      	cmp	r3, #10
    6bf4:	d126      	bne.n	6c44 <bt_promisc_le+0x58>
		reset_le_promisc();

		// jump to a random data channel and turn up the squelch
		if ((channel & 1) == 1)
    6bf6:	4c15      	ldr	r4, [pc, #84]	; (6c4c <bt_promisc_le+0x60>)
	return 1;
}

void bt_promisc_le() {
	while (requested_mode == MODE_BT_PROMISC_LE) {
		reset_le_promisc();
    6bf8:	f7fe ff62 	bl	5ac0 <reset_le_promisc>

		// jump to a random data channel and turn up the squelch
		if ((channel & 1) == 1)
    6bfc:	8823      	ldrh	r3, [r4, #0]
    6bfe:	07db      	lsls	r3, r3, #31
			channel = 2440;
    6c00:	bf44      	itt	mi
    6c02:	f640 1388 	movwmi	r3, #2440	; 0x988
    6c06:	8023      	strhmi	r3, [r4, #0]

		// if the PC hasn't given us AA, determine by listening
		if (!le.target_set) {
    6c08:	6c23      	ldr	r3, [r4, #64]	; 0x40
    6c0a:	b94b      	cbnz	r3, 6c20 <bt_promisc_le+0x34>
			// cs_threshold_req = -80;
			cs_threshold_calc_and_set(channel);
    6c0c:	4b0f      	ldr	r3, [pc, #60]	; (6c4c <bt_promisc_le+0x60>)
    6c0e:	8818      	ldrh	r0, [r3, #0]
    6c10:	b280      	uxth	r0, r0
    6c12:	f000 ffa1 	bl	7b58 <cs_threshold_calc_and_set>
			data_cb = cb_le_promisc;
    6c16:	4b0e      	ldr	r3, [pc, #56]	; (6c50 <bt_promisc_le+0x64>)
			bt_generic_le(MODE_BT_PROMISC_LE);
    6c18:	200a      	movs	r0, #10

		// if the PC hasn't given us AA, determine by listening
		if (!le.target_set) {
			// cs_threshold_req = -80;
			cs_threshold_calc_and_set(channel);
			data_cb = cb_le_promisc;
    6c1a:	62ab      	str	r3, [r5, #40]	; 0x28
			bt_generic_le(MODE_BT_PROMISC_LE);
    6c1c:	f7fe ff60 	bl	5ae0 <bt_generic_le>
		}

		// could have got mode change in middle of above
		if (requested_mode != MODE_BT_PROMISC_LE)
    6c20:	7cad      	ldrb	r5, [r5, #18]
    6c22:	b2ed      	uxtb	r5, r5
    6c24:	2d0a      	cmp	r5, #10
    6c26:	d10d      	bne.n	6c44 <bt_promisc_le+0x58>
			break;

		le_promisc_state(0, &le.access_address, 4);
    6c28:	2000      	movs	r0, #0
    6c2a:	490a      	ldr	r1, [pc, #40]	; (6c54 <bt_promisc_le+0x68>)
    6c2c:	2204      	movs	r2, #4
    6c2e:	f7ff fdbf 	bl	67b0 <le_promisc_state>
		packet_cb = promisc_follow_cb;
    6c32:	4a09      	ldr	r2, [pc, #36]	; (6c58 <bt_promisc_le+0x6c>)
    6c34:	4b04      	ldr	r3, [pc, #16]	; (6c48 <bt_promisc_le+0x5c>)
		le.crc_verify = 0;
		bt_le_sync(MODE_BT_PROMISC_LE);
    6c36:	4628      	mov	r0, r5
		// could have got mode change in middle of above
		if (requested_mode != MODE_BT_PROMISC_LE)
			break;

		le_promisc_state(0, &le.access_address, 4);
		packet_cb = promisc_follow_cb;
    6c38:	619a      	str	r2, [r3, #24]
		le.crc_verify = 0;
    6c3a:	2300      	movs	r3, #0
    6c3c:	6163      	str	r3, [r4, #20]
		bt_le_sync(MODE_BT_PROMISC_LE);
    6c3e:	f7ff f967 	bl	5f10 <bt_le_sync>
    6c42:	e7d4      	b.n	6bee <bt_promisc_le+0x2>
    6c44:	bd38      	pop	{r3, r4, r5, pc}
    6c46:	bf00      	nop
    6c48:	10000e34 	.word	0x10000e34
    6c4c:	1000044c 	.word	0x1000044c
    6c50:	00006a4d 	.word	0x00006a4d
    6c54:	10000450 	.word	0x10000450
    6c58:	0000697d 	.word	0x0000697d

00006c5c <bt_slave_le>:
	}
}

void bt_slave_le() {
    6c5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6c60:	b08b      	sub	sp, #44	; 0x2c
	int num_adv_ind = 1;
	int fin_adv_len = 0;
	int plen = 11;
	u8 **adv_ind;
	u8 adv_ind_len;
	u16 ch[] = {2402, 2426, 2480};
    6c62:	4986      	ldr	r1, [pc, #536]	; (6e7c <bt_slave_le+0x220>)

	u8 adv_overhead[20] = {0x42, 0x1d,	// adv_nonconn_ind, length 29 (0001 1101)
    6c64:	aa05      	add	r2, sp, #20
	int num_adv_ind = 1;
	int fin_adv_len = 0;
	int plen = 11;
	u8 **adv_ind;
	u8 adv_ind_len;
	u16 ch[] = {2402, 2426, 2480};
    6c66:	888b      	ldrh	r3, [r1, #4]
    6c68:	6808      	ldr	r0, [r1, #0]
    6c6a:	f8ad 3010 	strh.w	r3, [sp, #16]
    6c6e:	9003      	str	r0, [sp, #12]

	u8 adv_overhead[20] = {0x42, 0x1d,	// adv_nonconn_ind, length 29 (0001 1101)
    6c70:	1d8b      	adds	r3, r1, #6
    6c72:	f101 0516 	add.w	r5, r1, #22
    6c76:	6818      	ldr	r0, [r3, #0]
    6c78:	6859      	ldr	r1, [r3, #4]
    6c7a:	4614      	mov	r4, r2
    6c7c:	c403      	stmia	r4!, {r0, r1}
    6c7e:	3308      	adds	r3, #8
    6c80:	42ab      	cmp	r3, r5
    6c82:	4622      	mov	r2, r4
    6c84:	d1f7      	bne.n	6c76 <bt_slave_le+0x1a>
    6c86:	6818      	ldr	r0, [r3, #0]
						   0x12, 0x16, 0xaa, 0xfe, // len(3 + URL frame + Eddystone URL), type, eddystone UUID
						   0x10, 0x00, 0x02, // URL frame - frametype(URL), tx power, URL scheme prefix (0x02: http://)
						   0xaa }; // preamble 0xaa

	for (i = 0; i < 6; i++)
		slave_mac_address[i] = slave_mac_address_data[i];
    6c88:	4a7d      	ldr	r2, [pc, #500]	; (6e80 <bt_slave_le+0x224>)
	int plen = 11;
	u8 **adv_ind;
	u8 adv_ind_len;
	u16 ch[] = {2402, 2426, 2480};

	u8 adv_overhead[20] = {0x42, 0x1d,	// adv_nonconn_ind, length 29 (0001 1101)
    6c8a:	6020      	str	r0, [r4, #0]
						   0x12, 0x16, 0xaa, 0xfe, // len(3 + URL frame + Eddystone URL), type, eddystone UUID
						   0x10, 0x00, 0x02, // URL frame - frametype(URL), tx power, URL scheme prefix (0x02: http://)
						   0xaa }; // preamble 0xaa

	for (i = 0; i < 6; i++)
		slave_mac_address[i] = slave_mac_address_data[i];
    6c8c:	6814      	ldr	r4, [r2, #0]
						   0x03, 0x03, 0xaa, 0xfe, // service advertised - len, type, eddystone UUID
						   0x12, 0x16, 0xaa, 0xfe, // len(3 + URL frame + Eddystone URL), type, eddystone UUID
						   0x10, 0x00, 0x02, // URL frame - frametype(URL), tx power, URL scheme prefix (0x02: http://)
						   0xaa }; // preamble 0xaa

	for (i = 0; i < 6; i++)
    6c8e:	2300      	movs	r3, #0
    6c90:	4692      	mov	sl, r2
		slave_mac_address[i] = slave_mac_address_data[i];
    6c92:	497c      	ldr	r1, [pc, #496]	; (6e84 <bt_slave_le+0x228>)
    6c94:	5ce0      	ldrb	r0, [r4, r3]
    6c96:	f101 0244 	add.w	r2, r1, #68	; 0x44
    6c9a:	5498      	strb	r0, [r3, r2]
						   0x03, 0x03, 0xaa, 0xfe, // service advertised - len, type, eddystone UUID
						   0x12, 0x16, 0xaa, 0xfe, // len(3 + URL frame + Eddystone URL), type, eddystone UUID
						   0x10, 0x00, 0x02, // URL frame - frametype(URL), tx power, URL scheme prefix (0x02: http://)
						   0xaa }; // preamble 0xaa

	for (i = 0; i < 6; i++)
    6c9c:	3301      	adds	r3, #1
    6c9e:	2b06      	cmp	r3, #6
    6ca0:	468b      	mov	fp, r1
    6ca2:	d1f6      	bne.n	6c92 <bt_slave_le+0x36>
		slave_mac_address[i] = slave_mac_address_data[i];

	// Standards said maximum advertising channel PDU length 39 bytes (adv payload 16 + 3 + 1 (preamble))
	// There's a probem, actual maximum length 34 bytes (adv payload 11 + 3  + 1 (preamble)) in ubertooth
	
	fin_adv_len = (dlen-6) % plen;
    6ca4:	6a0a      	ldr	r2, [r1, #32]
    6ca6:	230b      	movs	r3, #11
    6ca8:	f1a2 0806 	sub.w	r8, r2, #6
    6cac:	fb98 f6f3 	sdiv	r6, r8, r3
	if (dlen >= plen + 6) {
    6cb0:	2a10      	cmp	r2, #16
		slave_mac_address[i] = slave_mac_address_data[i];

	// Standards said maximum advertising channel PDU length 39 bytes (adv payload 16 + 3 + 1 (preamble))
	// There's a probem, actual maximum length 34 bytes (adv payload 11 + 3  + 1 (preamble)) in ubertooth
	
	fin_adv_len = (dlen-6) % plen;
    6cb2:	fb03 8816 	mls	r8, r3, r6, r8
	if (dlen >= plen + 6) {
    6cb6:	dd04      	ble.n	6cc2 <bt_slave_le+0x66>
		num_adv_ind = (dlen-6)/plen + 1;
		fin_adv_len = (dlen-6) % plen;
		if (fin_adv_len == 0) {
    6cb8:	f1b8 0f00 	cmp.w	r8, #0
    6cbc:	d003      	beq.n	6cc6 <bt_slave_le+0x6a>
	// Standards said maximum advertising channel PDU length 39 bytes (adv payload 16 + 3 + 1 (preamble))
	// There's a probem, actual maximum length 34 bytes (adv payload 11 + 3  + 1 (preamble)) in ubertooth
	
	fin_adv_len = (dlen-6) % plen;
	if (dlen >= plen + 6) {
		num_adv_ind = (dlen-6)/plen + 1;
    6cbe:	3601      	adds	r6, #1
    6cc0:	e002      	b.n	6cc8 <bt_slave_le+0x6c>
}

void bt_slave_le() {
	u32 calc_crc;
	int i, j;
	int num_adv_ind = 1;
    6cc2:	2601      	movs	r6, #1
    6cc4:	e000      	b.n	6cc8 <bt_slave_le+0x6c>
	fin_adv_len = (dlen-6) % plen;
	if (dlen >= plen + 6) {
		num_adv_ind = (dlen-6)/plen + 1;
		fin_adv_len = (dlen-6) % plen;
		if (fin_adv_len == 0) {
			fin_adv_len = plen;
    6cc6:	4698      	mov	r8, r3
			num_adv_ind = num_adv_ind - 1;
		}
	}

	adv_ind = (u8**) malloc(sizeof(u8*)*num_adv_ind);
    6cc8:	00b5      	lsls	r5, r6, #2
    6cca:	4628      	mov	r0, r5
    6ccc:	f002 fc98 	bl	9600 <malloc>
	for (i=0; i< num_adv_ind-1; i++) {
    6cd0:	2700      	movs	r7, #0
			fin_adv_len = plen;
			num_adv_ind = num_adv_ind - 1;
		}
	}

	adv_ind = (u8**) malloc(sizeof(u8*)*num_adv_ind);
    6cd2:	4604      	mov	r4, r0
	for (i=0; i< num_adv_ind-1; i++) {
    6cd4:	f106 39ff 	add.w	r9, r6, #4294967295	; 0xffffffff
    6cd8:	454f      	cmp	r7, r9
    6cda:	da06      	bge.n	6cea <bt_slave_le+0x8e>
		adv_ind[i] = (u8*) malloc(sizeof(u8)*(20 + plen + 3));
    6cdc:	2022      	movs	r0, #34	; 0x22
    6cde:	f002 fc8f 	bl	9600 <malloc>
    6ce2:	f844 0027 	str.w	r0, [r4, r7, lsl #2]
			num_adv_ind = num_adv_ind - 1;
		}
	}

	adv_ind = (u8**) malloc(sizeof(u8*)*num_adv_ind);
	for (i=0; i< num_adv_ind-1; i++) {
    6ce6:	3701      	adds	r7, #1
    6ce8:	e7f4      	b.n	6cd4 <bt_slave_le+0x78>
		adv_ind[i] = (u8*) malloc(sizeof(u8)*(20 + plen + 3));
	}
	adv_ind[num_adv_ind-1] = (u8*) malloc(sizeof(u8)*(fin_adv_len + 1 + 3 + 4 + 4 + 3 + 6 + 2));
    6cea:	f108 0017 	add.w	r0, r8, #23
    6cee:	f002 fc87 	bl	9600 <malloc>
    6cf2:	3d04      	subs	r5, #4
    6cf4:	5160      	str	r0, [r4, r5]

	for (i=0; i< num_adv_ind; i++) {
    6cf6:	2500      	movs	r5, #0
    6cf8:	462f      	mov	r7, r5
    6cfa:	42b7      	cmp	r7, r6
    6cfc:	da66      	bge.n	6dcc <bt_slave_le+0x170>
    6cfe:	2300      	movs	r3, #0
		for (j=0; j<20; j++) adv_ind[i][j] = adv_overhead[j];
    6d00:	a805      	add	r0, sp, #20
    6d02:	5cc1      	ldrb	r1, [r0, r3]
    6d04:	5962      	ldr	r2, [r4, r5]
    6d06:	54d1      	strb	r1, [r2, r3]
    6d08:	3301      	adds	r3, #1
    6d0a:	2b14      	cmp	r3, #20
    6d0c:	d1f8      	bne.n	6d00 <bt_slave_le+0xa4>
    6d0e:	2305      	movs	r3, #5
		for (j=0; j<6; j++) adv_ind[i][j+2] = slave_mac_address[5-j];
    6d10:	495d      	ldr	r1, [pc, #372]	; (6e88 <bt_slave_le+0x22c>)
    6d12:	5962      	ldr	r2, [r4, r5]
    6d14:	5cc8      	ldrb	r0, [r1, r3]
    6d16:	f1c3 0107 	rsb	r1, r3, #7
    6d1a:	f113 33ff 	adds.w	r3, r3, #4294967295	; 0xffffffff
    6d1e:	5450      	strb	r0, [r2, r1]
    6d20:	d2f6      	bcs.n	6d10 <bt_slave_le+0xb4>
		adv_ind[i][17] = (u8) num_adv_ind;
    6d22:	5963      	ldr	r3, [r4, r5]
		adv_ind[i][19] = adv_overhead[19] + (u8) i;
    6d24:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
	adv_ind[num_adv_ind-1] = (u8*) malloc(sizeof(u8)*(fin_adv_len + 1 + 3 + 4 + 4 + 3 + 6 + 2));

	for (i=0; i< num_adv_ind; i++) {
		for (j=0; j<20; j++) adv_ind[i][j] = adv_overhead[j];
		for (j=0; j<6; j++) adv_ind[i][j+2] = slave_mac_address[5-j];
		adv_ind[i][17] = (u8) num_adv_ind;
    6d28:	745e      	strb	r6, [r3, #17]
		adv_ind[i][19] = adv_overhead[19] + (u8) i;
    6d2a:	5963      	ldr	r3, [r4, r5]
    6d2c:	443a      	add	r2, r7
		if (i < num_adv_ind -1) {
    6d2e:	454f      	cmp	r7, r9

	for (i=0; i< num_adv_ind; i++) {
		for (j=0; j<20; j++) adv_ind[i][j] = adv_overhead[j];
		for (j=0; j<6; j++) adv_ind[i][j+2] = slave_mac_address[5-j];
		adv_ind[i][17] = (u8) num_adv_ind;
		adv_ind[i][19] = adv_overhead[19] + (u8) i;
    6d30:	74da      	strb	r2, [r3, #19]
		if (i < num_adv_ind -1) {
    6d32:	da14      	bge.n	6d5e <bt_slave_le+0x102>
    6d34:	210b      	movs	r1, #11
    6d36:	4379      	muls	r1, r7
    6d38:	2314      	movs	r3, #20
			for (j=0; j<plen; j++) adv_ind[i][j+20] = slave_mac_address_data[6+plen*i+j];
    6d3a:	f8da 2000 	ldr.w	r2, [sl]
    6d3e:	440a      	add	r2, r1
    6d40:	441a      	add	r2, r3
    6d42:	f812 0c0e 	ldrb.w	r0, [r2, #-14]
    6d46:	5962      	ldr	r2, [r4, r5]
    6d48:	54d0      	strb	r0, [r2, r3]
    6d4a:	3301      	adds	r3, #1
    6d4c:	2b1f      	cmp	r3, #31
    6d4e:	d1f4      	bne.n	6d3a <bt_slave_le+0xde>
			u8 tot_len = (u8)(plen + 18);
			u8 adv_len = (u8)(plen + 7);
			adv_ind[i][1] = tot_len;
    6d50:	5962      	ldr	r2, [r4, r5]
    6d52:	211d      	movs	r1, #29
    6d54:	7051      	strb	r1, [r2, #1]
			adv_ind[i][12] = adv_len;
    6d56:	5962      	ldr	r2, [r4, r5]
    6d58:	2112      	movs	r1, #18
    6d5a:	7311      	strb	r1, [r2, #12]
    6d5c:	e021      	b.n	6da2 <bt_slave_le+0x146>
    6d5e:	f04f 0e0b 	mov.w	lr, #11
			adv_ind_len = (u8) (20 + plen);
		} else {
			u8 tot_len = (u8)(fin_adv_len + 18);
    6d62:	fa5f f288 	uxtb.w	r2, r8
    6d66:	fb0e fe07 	mul.w	lr, lr, r7
			u8 adv_len = (u8)(fin_adv_len + 7);
    6d6a:	1dd3      	adds	r3, r2, #7
    6d6c:	b2db      	uxtb	r3, r3
			u8 adv_len = (u8)(plen + 7);
			adv_ind[i][1] = tot_len;
			adv_ind[i][12] = adv_len;
			adv_ind_len = (u8) (20 + plen);
		} else {
			u8 tot_len = (u8)(fin_adv_len + 18);
    6d6e:	f102 0012 	add.w	r0, r2, #18
			u8 adv_len = (u8)(fin_adv_len + 7);
    6d72:	9301      	str	r3, [sp, #4]
			u8 adv_len = (u8)(plen + 7);
			adv_ind[i][1] = tot_len;
			adv_ind[i][12] = adv_len;
			adv_ind_len = (u8) (20 + plen);
		} else {
			u8 tot_len = (u8)(fin_adv_len + 18);
    6d74:	b2c0      	uxtb	r0, r0
			u8 adv_len = (u8)(fin_adv_len + 7);
			for (j=0; j<fin_adv_len; j++) adv_ind[i][j+20] = slave_mac_address_data[6+plen*i+j];
    6d76:	2300      	movs	r3, #0
    6d78:	4543      	cmp	r3, r8
    6d7a:	da0b      	bge.n	6d94 <bt_slave_le+0x138>
    6d7c:	4940      	ldr	r1, [pc, #256]	; (6e80 <bt_slave_le+0x224>)
    6d7e:	6809      	ldr	r1, [r1, #0]
    6d80:	4419      	add	r1, r3
    6d82:	4471      	add	r1, lr
    6d84:	f891 c006 	ldrb.w	ip, [r1, #6]
    6d88:	5961      	ldr	r1, [r4, r5]
    6d8a:	4419      	add	r1, r3
    6d8c:	f881 c014 	strb.w	ip, [r1, #20]
    6d90:	3301      	adds	r3, #1
    6d92:	e7f1      	b.n	6d78 <bt_slave_le+0x11c>
			adv_ind[i][1] = tot_len;
    6d94:	5963      	ldr	r3, [r4, r5]
			adv_ind[i][12] = adv_len;
			adv_ind_len = (u8) (fin_adv_len + 20);
    6d96:	3214      	adds	r2, #20
			adv_ind_len = (u8) (20 + plen);
		} else {
			u8 tot_len = (u8)(fin_adv_len + 18);
			u8 adv_len = (u8)(fin_adv_len + 7);
			for (j=0; j<fin_adv_len; j++) adv_ind[i][j+20] = slave_mac_address_data[6+plen*i+j];
			adv_ind[i][1] = tot_len;
    6d98:	7058      	strb	r0, [r3, #1]
			adv_ind[i][12] = adv_len;
    6d9a:	5963      	ldr	r3, [r4, r5]
    6d9c:	9801      	ldr	r0, [sp, #4]
    6d9e:	7318      	strb	r0, [r3, #12]
			adv_ind_len = (u8) (fin_adv_len + 20);
    6da0:	b2d3      	uxtb	r3, r2
		}

		calc_crc = btle_calc_crc(le.crc_init_reversed, adv_ind[i], adv_ind_len);
    6da2:	4a3a      	ldr	r2, [pc, #232]	; (6e8c <bt_slave_le+0x230>)
    6da4:	5961      	ldr	r1, [r4, r5]
    6da6:	6910      	ldr	r0, [r2, #16]
    6da8:	461a      	mov	r2, r3
    6daa:	9300      	str	r3, [sp, #0]
    6dac:	f000 fd0c 	bl	77c8 <btle_calc_crc>
		adv_ind[i][(int)adv_ind_len] = (calc_crc >> 0) & 0xff;
    6db0:	5962      	ldr	r2, [r4, r5]
    6db2:	9b00      	ldr	r3, [sp, #0]
		adv_ind[i][(int)adv_ind_len+1] = (calc_crc >> 8) & 0xff;
    6db4:	0a01      	lsrs	r1, r0, #8
			adv_ind[i][12] = adv_len;
			adv_ind_len = (u8) (fin_adv_len + 20);
		}

		calc_crc = btle_calc_crc(le.crc_init_reversed, adv_ind[i], adv_ind_len);
		adv_ind[i][(int)adv_ind_len] = (calc_crc >> 0) & 0xff;
    6db6:	54d0      	strb	r0, [r2, r3]
		adv_ind[i][(int)adv_ind_len+1] = (calc_crc >> 8) & 0xff;
    6db8:	5962      	ldr	r2, [r4, r5]
		adv_ind[i][(int)adv_ind_len+2] = (calc_crc >> 16) & 0xff;
    6dba:	0c00      	lsrs	r0, r0, #16
			adv_ind_len = (u8) (fin_adv_len + 20);
		}

		calc_crc = btle_calc_crc(le.crc_init_reversed, adv_ind[i], adv_ind_len);
		adv_ind[i][(int)adv_ind_len] = (calc_crc >> 0) & 0xff;
		adv_ind[i][(int)adv_ind_len+1] = (calc_crc >> 8) & 0xff;
    6dbc:	441a      	add	r2, r3
    6dbe:	7051      	strb	r1, [r2, #1]
		adv_ind[i][(int)adv_ind_len+2] = (calc_crc >> 16) & 0xff;
    6dc0:	5962      	ldr	r2, [r4, r5]
	for (i=0; i< num_adv_ind-1; i++) {
		adv_ind[i] = (u8*) malloc(sizeof(u8)*(20 + plen + 3));
	}
	adv_ind[num_adv_ind-1] = (u8*) malloc(sizeof(u8)*(fin_adv_len + 1 + 3 + 4 + 4 + 3 + 6 + 2));

	for (i=0; i< num_adv_ind; i++) {
    6dc2:	3701      	adds	r7, #1
		}

		calc_crc = btle_calc_crc(le.crc_init_reversed, adv_ind[i], adv_ind_len);
		adv_ind[i][(int)adv_ind_len] = (calc_crc >> 0) & 0xff;
		adv_ind[i][(int)adv_ind_len+1] = (calc_crc >> 8) & 0xff;
		adv_ind[i][(int)adv_ind_len+2] = (calc_crc >> 16) & 0xff;
    6dc4:	4413      	add	r3, r2
    6dc6:	7098      	strb	r0, [r3, #2]
    6dc8:	3504      	adds	r5, #4
    6dca:	e796      	b.n	6cfa <bt_slave_le+0x9e>
	for (i=0; i<6; i++) adv_ind[0][i+2] = slave_mac_address[5-i];
	
	int pNum = 0;
	//
*/
	clkn_start();
    6dcc:	f000 ff5c 	bl	7c88 <clkn_start>

	// spam advertising packets

	while (requested_mode == MODE_BT_SLAVE_LE) {
    6dd0:	f89b 2012 	ldrb.w	r2, [fp, #18]
    6dd4:	4b2b      	ldr	r3, [pc, #172]	; (6e84 <bt_slave_le+0x228>)
    6dd6:	2a0c      	cmp	r2, #12
    6dd8:	d133      	bne.n	6e42 <bt_slave_le+0x1e6>
		if (requested_mode != mode) break;
    6dda:	7c9a      	ldrb	r2, [r3, #18]
    6ddc:	7c5b      	ldrb	r3, [r3, #17]
    6dde:	429a      	cmp	r2, r3
    6de0:	d12f      	bne.n	6e42 <bt_slave_le+0x1e6>
		ICER0 = ICER0_ICE_USB;
    6de2:	4b2b      	ldr	r3, [pc, #172]	; (6e90 <bt_slave_le+0x234>)
    6de4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    6de8:	601a      	str	r2, [r3, #0]
		ICER0 = ICER0_ICE_DMA;
    6dea:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
    6dee:	601a      	str	r2, [r3, #0]
    6df0:	2700      	movs	r7, #0
	for (i=0; i< num_adv_ind-1; i++) {
		adv_ind[i] = (u8*) malloc(sizeof(u8)*(20 + plen + 3));
	}
	adv_ind[num_adv_ind-1] = (u8*) malloc(sizeof(u8)*(fin_adv_len + 1 + 3 + 4 + 4 + 3 + 6 + 2));

	for (i=0; i< num_adv_ind; i++) {
    6df2:	2500      	movs	r5, #0
		adv_ind[0][26] = (calc_crc >> 16) & 0xff;
		pNum++;
		//
*/
		for(i=0; i<3; i++) {
			for(j=0; j<num_adv_ind; j++) {
    6df4:	42b5      	cmp	r5, r6
    6df6:	da13      	bge.n	6e20 <bt_slave_le+0x1c4>
				if (j < num_adv_ind -1) {
    6df8:	454d      	cmp	r5, r9
    6dfa:	ab03      	add	r3, sp, #12
    6dfc:	da02      	bge.n	6e04 <bt_slave_le+0x1a8>
					adv_ind_len = (int) (20 + plen + 3);
					le_transmit(0x8e89bed6, adv_ind_len, adv_ind[j], ch[i]);
    6dfe:	4825      	ldr	r0, [pc, #148]	; (6e94 <bt_slave_le+0x238>)
    6e00:	2122      	movs	r1, #34	; 0x22
    6e02:	e003      	b.n	6e0c <bt_slave_le+0x1b0>
				} else {
					adv_ind_len = (int) (fin_adv_len + 20 + 3);
    6e04:	f108 0117 	add.w	r1, r8, #23
					le_transmit(0x8e89bed6, adv_ind_len, adv_ind[j], ch[i]);
    6e08:	4822      	ldr	r0, [pc, #136]	; (6e94 <bt_slave_le+0x238>)
    6e0a:	b2c9      	uxtb	r1, r1
    6e0c:	f854 2025 	ldr.w	r2, [r4, r5, lsl #2]
    6e10:	5bdb      	ldrh	r3, [r3, r7]
    6e12:	f7fe fa57 	bl	52c4 <le_transmit>
				}
				msleep(10);
    6e16:	200a      	movs	r0, #10
    6e18:	f7fd fab6 	bl	4388 <msleep>
		adv_ind[0][26] = (calc_crc >> 16) & 0xff;
		pNum++;
		//
*/
		for(i=0; i<3; i++) {
			for(j=0; j<num_adv_ind; j++) {
    6e1c:	3501      	adds	r5, #1
    6e1e:	e7e9      	b.n	6df4 <bt_slave_le+0x198>
					adv_ind_len = (int) (fin_adv_len + 20 + 3);
					le_transmit(0x8e89bed6, adv_ind_len, adv_ind[j], ch[i]);
				}
				msleep(10);
			}
			msleep(5);
    6e20:	2005      	movs	r0, #5
    6e22:	3702      	adds	r7, #2
    6e24:	f7fd fab0 	bl	4388 <msleep>
		adv_ind[0][25] = (calc_crc >> 8) & 0xff;
		adv_ind[0][26] = (calc_crc >> 16) & 0xff;
		pNum++;
		//
*/
		for(i=0; i<3; i++) {
    6e28:	2f06      	cmp	r7, #6
    6e2a:	d1e2      	bne.n	6df2 <bt_slave_le+0x196>
				}
				msleep(10);
			}
			msleep(5);
		}
		ISER0 = ISER0_ISE_USB;
    6e2c:	4b1a      	ldr	r3, [pc, #104]	; (6e98 <bt_slave_le+0x23c>)
    6e2e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    6e32:	601a      	str	r2, [r3, #0]
		ISER0 = ISER0_ISE_DMA;
    6e34:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
    6e38:	601a      	str	r2, [r3, #0]
		msleep(10);
    6e3a:	200a      	movs	r0, #10
    6e3c:	f7fd faa4 	bl	4388 <msleep>
    6e40:	e7c6      	b.n	6dd0 <bt_slave_le+0x174>
	}
	free(slave_mac_address_data);	
    6e42:	f8da 0000 	ldr.w	r0, [sl]
    6e46:	f002 fbe3 	bl	9610 <free>
	free(adv_ind);
    6e4a:	4620      	mov	r0, r4
    6e4c:	f002 fbe0 	bl	9610 <free>
	for(i=0; i<num_adv_ind; i++)
    6e50:	2500      	movs	r5, #0
    6e52:	42b5      	cmp	r5, r6
    6e54:	da05      	bge.n	6e62 <bt_slave_le+0x206>
		free(adv_ind[i]);
    6e56:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
    6e5a:	f002 fbd9 	bl	9610 <free>
		ISER0 = ISER0_ISE_DMA;
		msleep(10);
	}
	free(slave_mac_address_data);	
	free(adv_ind);
	for(i=0; i<num_adv_ind; i++)
    6e5e:	3501      	adds	r5, #1
    6e60:	e7f7      	b.n	6e52 <bt_slave_le+0x1f6>
		free(adv_ind[i]);
	
	//JWHUR test
	ICER0 = ICER0_ICE_USB;
    6e62:	4b0b      	ldr	r3, [pc, #44]	; (6e90 <bt_slave_le+0x234>)
    6e64:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    6e68:	601a      	str	r2, [r3, #0]
	cc2400_idle();
    6e6a:	f7fd fbbd 	bl	45e8 <cc2400_idle>
	dio_ssp_stop ();
    6e6e:	f001 f80f 	bl	7e90 <dio_ssp_stop>
	cs_trigger_disable();
}
    6e72:	b00b      	add	sp, #44	; 0x2c
    6e74:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	
	//JWHUR test
	ICER0 = ICER0_ICE_USB;
	cc2400_idle();
	dio_ssp_stop ();
	cs_trigger_disable();
    6e78:	f000 beb6 	b.w	7be8 <cs_trigger_disable>
    6e7c:	0000a874 	.word	0x0000a874
    6e80:	100014e0 	.word	0x100014e0
    6e84:	10000e34 	.word	0x10000e34
    6e88:	10000e78 	.word	0x10000e78
    6e8c:	1000044c 	.word	0x1000044c
    6e90:	e000e180 	.word	0xe000e180
    6e94:	8e89bed6 	.word	0x8e89bed6
    6e98:	e000e100 	.word	0xe000e100

00006e9c <bt_sync_le>:
}

void bt_sync_le() {
    6e9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6ea0:	b088      	sub	sp, #32
	int num_adv_ind = 1;
	int adv_ind_len;
	u8 *adv_ind;
	u16 ch[] = {2402, 2426, 2480};

	u8 adv_sync[25] = {0x42, 0x17,	// adv_nonconn_ind, length 23 (0001 0111)
    6ea2:	4b3a      	ldr	r3, [pc, #232]	; (6f8c <bt_sync_le+0xf0>)
    6ea4:	aa01      	add	r2, sp, #4
    6ea6:	f103 0618 	add.w	r6, r3, #24
    6eaa:	4615      	mov	r5, r2
    6eac:	6818      	ldr	r0, [r3, #0]
    6eae:	6859      	ldr	r1, [r3, #4]
    6eb0:	4614      	mov	r4, r2
    6eb2:	c403      	stmia	r4!, {r0, r1}
    6eb4:	3308      	adds	r3, #8
    6eb6:	42b3      	cmp	r3, r6
    6eb8:	4622      	mov	r2, r4
    6eba:	d1f7      	bne.n	6eac <bt_sync_le+0x10>
    6ebc:	781b      	ldrb	r3, [r3, #0]

	// Standards said maximum advertising channel PDU length 39 bytes (adv payload 19 + 1 (preamble))
	// There's a probem, actual maximum length 34 bytes (adv payload 14 + 1 (preamble)) in ubertooth
	// Nexsus 5 smartphone can not receive BLE packet which has length over 31 bytes (adv payload 11 + 1 (preamble))
	adv_ind_len = 25; 
	adv_ind = (u8*) malloc(sizeof(u8)*(adv_ind_len + 3));
    6ebe:	201c      	movs	r0, #28
	int num_adv_ind = 1;
	int adv_ind_len;
	u8 *adv_ind;
	u16 ch[] = {2402, 2426, 2480};

	u8 adv_sync[25] = {0x42, 0x17,	// adv_nonconn_ind, length 23 (0001 0111)
    6ec0:	7023      	strb	r3, [r4, #0]

	// Standards said maximum advertising channel PDU length 39 bytes (adv payload 19 + 1 (preamble))
	// There's a probem, actual maximum length 34 bytes (adv payload 14 + 1 (preamble)) in ubertooth
	// Nexsus 5 smartphone can not receive BLE packet which has length over 31 bytes (adv payload 11 + 1 (preamble))
	adv_ind_len = 25; 
	adv_ind = (u8*) malloc(sizeof(u8)*(adv_ind_len + 3));
    6ec2:	f002 fb9d 	bl	9600 <malloc>

	for (i=0; i<25; i++)
    6ec6:	2300      	movs	r3, #0

	// Standards said maximum advertising channel PDU length 39 bytes (adv payload 19 + 1 (preamble))
	// There's a probem, actual maximum length 34 bytes (adv payload 14 + 1 (preamble)) in ubertooth
	// Nexsus 5 smartphone can not receive BLE packet which has length over 31 bytes (adv payload 11 + 1 (preamble))
	adv_ind_len = 25; 
	adv_ind = (u8*) malloc(sizeof(u8)*(adv_ind_len + 3));
    6ec8:	4604      	mov	r4, r0

	for (i=0; i<25; i++)
		adv_ind[i] = adv_sync[i];
    6eca:	5cea      	ldrb	r2, [r5, r3]
    6ecc:	54e2      	strb	r2, [r4, r3]
	// There's a probem, actual maximum length 34 bytes (adv payload 14 + 1 (preamble)) in ubertooth
	// Nexsus 5 smartphone can not receive BLE packet which has length over 31 bytes (adv payload 11 + 1 (preamble))
	adv_ind_len = 25; 
	adv_ind = (u8*) malloc(sizeof(u8)*(adv_ind_len + 3));

	for (i=0; i<25; i++)
    6ece:	3301      	adds	r3, #1
    6ed0:	2b19      	cmp	r3, #25
    6ed2:	d1fa      	bne.n	6eca <bt_sync_le+0x2e>
    6ed4:	2300      	movs	r3, #0
		adv_ind[i] = adv_sync[i];
	for (i=0; i<6; i++) 
		adv_ind[i+2] = slave_mac_address_data[5-i];
    6ed6:	4f2e      	ldr	r7, [pc, #184]	; (6f90 <bt_sync_le+0xf4>)
    6ed8:	f1c3 0105 	rsb	r1, r3, #5
    6edc:	683a      	ldr	r2, [r7, #0]
    6ede:	5c51      	ldrb	r1, [r2, r1]
    6ee0:	18e2      	adds	r2, r4, r3
	adv_ind_len = 25; 
	adv_ind = (u8*) malloc(sizeof(u8)*(adv_ind_len + 3));

	for (i=0; i<25; i++)
		adv_ind[i] = adv_sync[i];
	for (i=0; i<6; i++) 
    6ee2:	3301      	adds	r3, #1
    6ee4:	2b06      	cmp	r3, #6
		adv_ind[i+2] = slave_mac_address_data[5-i];
    6ee6:	7091      	strb	r1, [r2, #2]
	adv_ind_len = 25; 
	adv_ind = (u8*) malloc(sizeof(u8)*(adv_ind_len + 3));

	for (i=0; i<25; i++)
		adv_ind[i] = adv_sync[i];
	for (i=0; i<6; i++) 
    6ee8:	d1f5      	bne.n	6ed6 <bt_sync_le+0x3a>
		adv_ind[i+2] = slave_mac_address_data[5-i];


	clkn_start();
    6eea:	f000 fecd 	bl	7c88 <clkn_start>

	ICER0 = ICER0_ICE_USB;
    6eee:	4b29      	ldr	r3, [pc, #164]	; (6f94 <bt_sync_le+0xf8>)
    6ef0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    6ef4:	601a      	str	r2, [r3, #0]
	ICER0 = ICER0_ICE_DMA;

	now_sync = (clkn & 0xffffff);
    6ef6:	4e28      	ldr	r6, [pc, #160]	; (6f98 <bt_sync_le+0xfc>)


	clkn_start();

	ICER0 = ICER0_ICE_USB;
	ICER0 = ICER0_ICE_DMA;
    6ef8:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
    6efc:	601a      	str	r2, [r3, #0]

	now_sync = (clkn & 0xffffff);
    6efe:	6832      	ldr	r2, [r6, #0]
    6f00:	4b26      	ldr	r3, [pc, #152]	; (6f9c <bt_sync_le+0x100>)
    6f02:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6f06:	631a      	str	r2, [r3, #48]	; 0x30
	start_sync = now_sync + 100 * 10000 / 3125; // wait for 99.8 ms
    6f08:	f502 72a0 	add.w	r2, r2, #320	; 0x140
    6f0c:	62da      	str	r2, [r3, #44]	; 0x2c
    6f0e:	2564      	movs	r5, #100	; 0x64
    6f10:	4698      	mov	r8, r3

	for (i=0; i<9; i++) {
		int remTime = 100 - i*10;
		adv_ind[24] = (u8) (remTime >> 0) & 0xff; // 100ms remaining time
		calc_crc = btle_calc_crc(le.crc_init_reversed, adv_ind, adv_ind_len);
    6f12:	4b23      	ldr	r3, [pc, #140]	; (6fa0 <bt_sync_le+0x104>)
    6f14:	4621      	mov	r1, r4
    6f16:	6918      	ldr	r0, [r3, #16]
    6f18:	2219      	movs	r2, #25
	now_sync = (clkn & 0xffffff);
	start_sync = now_sync + 100 * 10000 / 3125; // wait for 99.8 ms

	for (i=0; i<9; i++) {
		int remTime = 100 - i*10;
		adv_ind[24] = (u8) (remTime >> 0) & 0xff; // 100ms remaining time
    6f1a:	7625      	strb	r5, [r4, #24]
		calc_crc = btle_calc_crc(le.crc_init_reversed, adv_ind, adv_ind_len);
    6f1c:	f000 fc54 	bl	77c8 <btle_calc_crc>
		adv_ind[adv_ind_len] = (calc_crc >> 0) & 0xff;
		adv_ind[adv_ind_len+1] = (calc_crc >> 8) & 0xff;
    6f20:	0a03      	lsrs	r3, r0, #8

	for (i=0; i<9; i++) {
		int remTime = 100 - i*10;
		adv_ind[24] = (u8) (remTime >> 0) & 0xff; // 100ms remaining time
		calc_crc = btle_calc_crc(le.crc_init_reversed, adv_ind, adv_ind_len);
		adv_ind[adv_ind_len] = (calc_crc >> 0) & 0xff;
    6f22:	7660      	strb	r0, [r4, #25]
		adv_ind[adv_ind_len+1] = (calc_crc >> 8) & 0xff;
		adv_ind[adv_ind_len+2] = (calc_crc >> 16) & 0xff;
    6f24:	0c00      	lsrs	r0, r0, #16
	for (i=0; i<9; i++) {
		int remTime = 100 - i*10;
		adv_ind[24] = (u8) (remTime >> 0) & 0xff; // 100ms remaining time
		calc_crc = btle_calc_crc(le.crc_init_reversed, adv_ind, adv_ind_len);
		adv_ind[adv_ind_len] = (calc_crc >> 0) & 0xff;
		adv_ind[adv_ind_len+1] = (calc_crc >> 8) & 0xff;
    6f26:	76a3      	strb	r3, [r4, #26]
		adv_ind[adv_ind_len+2] = (calc_crc >> 16) & 0xff;
    6f28:	76e0      	strb	r0, [r4, #27]
		le_transmit(0x8e89bed6, adv_ind_len+3, adv_ind, ch[0]);
    6f2a:	f640 1362 	movw	r3, #2402	; 0x962
    6f2e:	481d      	ldr	r0, [pc, #116]	; (6fa4 <bt_sync_le+0x108>)
    6f30:	211c      	movs	r1, #28
    6f32:	4622      	mov	r2, r4
    6f34:	f7fe f9c6 	bl	52c4 <le_transmit>
	}
}

static void usleep(uint32_t micro)
{
	uint32_t now = (clkn & 0xffffff);
    6f38:	6833      	ldr	r3, [r6, #0]
    6f3a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
	uint32_t stop_at = now + micro * 10 / 3125; // micro -> clkn ticks
    6f3e:	331e      	adds	r3, #30
	// handle clkn overflow
	if (stop_at >= ((uint32_t)1<<28)) {
		stop_at -= ((uint32_t)1<<28);
		while ((clkn & 0xffffff) >= now || (clkn & 0xffffff) < stop_at);
	} else {
		while ((clkn & 0xffffff) < stop_at);
    6f40:	6832      	ldr	r2, [r6, #0]
    6f42:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6f46:	429a      	cmp	r2, r3
    6f48:	d3fa      	bcc.n	6f40 <bt_sync_le+0xa4>
    6f4a:	3d0a      	subs	r5, #10
    6f4c:	b2ed      	uxtb	r5, r5
	ICER0 = ICER0_ICE_DMA;

	now_sync = (clkn & 0xffffff);
	start_sync = now_sync + 100 * 10000 / 3125; // wait for 99.8 ms

	for (i=0; i<9; i++) {
    6f4e:	2d0a      	cmp	r5, #10
    6f50:	d1df      	bne.n	6f12 <bt_sync_le+0x76>
		adv_ind[adv_ind_len+1] = (calc_crc >> 8) & 0xff;
		adv_ind[adv_ind_len+2] = (calc_crc >> 16) & 0xff;
		le_transmit(0x8e89bed6, adv_ind_len+3, adv_ind, ch[0]);
		usleep(9655); // Manually match 10 ms for one loop
	}
	ISER0 = ISER0_ISE_USB;
    6f52:	4b15      	ldr	r3, [pc, #84]	; (6fa8 <bt_sync_le+0x10c>)
	ISER0 = ISER0_ISE_DMA;
    6f54:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
		adv_ind[adv_ind_len+1] = (calc_crc >> 8) & 0xff;
		adv_ind[adv_ind_len+2] = (calc_crc >> 16) & 0xff;
		le_transmit(0x8e89bed6, adv_ind_len+3, adv_ind, ch[0]);
		usleep(9655); // Manually match 10 ms for one loop
	}
	ISER0 = ISER0_ISE_USB;
    6f58:	f04f 7580 	mov.w	r5, #16777216	; 0x1000000
    6f5c:	601d      	str	r5, [r3, #0]
	ISER0 = ISER0_ISE_DMA;

	free(adv_ind);
    6f5e:	4620      	mov	r0, r4
		adv_ind[adv_ind_len+2] = (calc_crc >> 16) & 0xff;
		le_transmit(0x8e89bed6, adv_ind_len+3, adv_ind, ch[0]);
		usleep(9655); // Manually match 10 ms for one loop
	}
	ISER0 = ISER0_ISE_USB;
	ISER0 = ISER0_ISE_DMA;
    6f60:	601a      	str	r2, [r3, #0]

	free(adv_ind);
    6f62:	f002 fb55 	bl	9610 <free>
	free(slave_mac_address_data);
    6f66:	6838      	ldr	r0, [r7, #0]
    6f68:	f002 fb52 	bl	9610 <free>
	requested_mode = MODE_BT_RSSI_LE;
    6f6c:	2012      	movs	r0, #18
    6f6e:	f888 0012 	strb.w	r0, [r8, #18]
	bt_tracking_le(MODE_BT_RSSI_LE);
    6f72:	f7ff fc03 	bl	677c <bt_tracking_le>
	
	ICER0 = ICER0_ICE_USB;
    6f76:	4b07      	ldr	r3, [pc, #28]	; (6f94 <bt_sync_le+0xf8>)
    6f78:	601d      	str	r5, [r3, #0]
	cc2400_idle();
    6f7a:	f7fd fb35 	bl	45e8 <cc2400_idle>
	dio_ssp_stop ();
    6f7e:	f000 ff87 	bl	7e90 <dio_ssp_stop>
	cs_trigger_disable();
}
    6f82:	b008      	add	sp, #32
    6f84:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	bt_tracking_le(MODE_BT_RSSI_LE);
	
	ICER0 = ICER0_ICE_USB;
	cc2400_idle();
	dio_ssp_stop ();
	cs_trigger_disable();
    6f88:	f000 be2e 	b.w	7be8 <cs_trigger_disable>
    6f8c:	0000a88e 	.word	0x0000a88e
    6f90:	100014e0 	.word	0x100014e0
    6f94:	e000e180 	.word	0xe000e180
    6f98:	10001024 	.word	0x10001024
    6f9c:	10000e34 	.word	0x10000e34
    6fa0:	1000044c 	.word	0x1000044c
    6fa4:	8e89bed6 	.word	0x8e89bed6
    6fa8:	e000e100 	.word	0xe000e100

00006fac <rx_generic_sync>:
}

void rx_generic_sync(void) {
    6fac:	b500      	push	{lr}
    6fae:	b08b      	sub	sp, #44	; 0x2c
	u16 reg_val;

	/* Put syncword at start of buffer
	 * DGS: fix this later, we don't know number of syncword bytes, etc
	 */
	reg_val = cc2400_get(SYNCH);
    6fb0:	202d      	movs	r0, #45	; 0x2d
    6fb2:	f001 fd4b 	bl	8a4c <cc2400_get>
	buf[0] = (reg_val >> 8) & 0xFF;
    6fb6:	0a03      	lsrs	r3, r0, #8
	buf[1] = reg_val & 0xFF;
    6fb8:	f88d 0005 	strb.w	r0, [sp, #5]
	reg_val = cc2400_get(SYNCL);
    6fbc:	202c      	movs	r0, #44	; 0x2c

	/* Put syncword at start of buffer
	 * DGS: fix this later, we don't know number of syncword bytes, etc
	 */
	reg_val = cc2400_get(SYNCH);
	buf[0] = (reg_val >> 8) & 0xFF;
    6fbe:	f88d 3004 	strb.w	r3, [sp, #4]
	buf[1] = reg_val & 0xFF;
	reg_val = cc2400_get(SYNCL);
    6fc2:	f001 fd43 	bl	8a4c <cc2400_get>
	buf[2] = (reg_val >> 8) & 0xFF;
    6fc6:	0a03      	lsrs	r3, r0, #8
    6fc8:	f88d 3006 	strb.w	r3, [sp, #6]
	buf[3] = reg_val & 0xFF;
    6fcc:	f88d 0007 	strb.w	r0, [sp, #7]

	queue_init();
    6fd0:	f000 fcba 	bl	7948 <queue_init>
	clkn_start();
    6fd4:	f000 fe58 	bl	7c88 <clkn_start>

	while (!(cc2400_status() & XOSC16M_STABLE));
    6fd8:	f001 fe12 	bl	8c00 <cc2400_status>
    6fdc:	0640      	lsls	r0, r0, #25
    6fde:	d5fb      	bpl.n	6fd8 <rx_generic_sync+0x2c>
	cc2400_strobe(SFSON);
    6fe0:	2061      	movs	r0, #97	; 0x61
    6fe2:	f001 fe14 	bl	8c0e <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    6fe6:	f001 fe0b 	bl	8c00 <cc2400_status>
    6fea:	0741      	lsls	r1, r0, #29
    6fec:	d5fb      	bpl.n	6fe6 <rx_generic_sync+0x3a>
	RXLED_SET;
    6fee:	4b14      	ldr	r3, [pc, #80]	; (7040 <rx_generic_sync+0x94>)
    6ff0:	2210      	movs	r2, #16
    6ff2:	601a      	str	r2, [r3, #0]
#ifdef UBERTOOTH_ONE
		PAEN_SET;
    6ff4:	2280      	movs	r2, #128	; 0x80
    6ff6:	621a      	str	r2, [r3, #32]
		HGM_SET;
    6ff8:	f44f 7280 	mov.w	r2, #256	; 0x100
    6ffc:	621a      	str	r2, [r3, #32]
#endif
	while (1) {
		while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    6ffe:	200e      	movs	r0, #14
    7000:	f001 fd24 	bl	8a4c <cc2400_get>
    7004:	f000 001f 	and.w	r0, r0, #31
    7008:	280f      	cmp	r0, #15
    700a:	d1f8      	bne.n	6ffe <rx_generic_sync+0x52>
		cc2400_strobe(SRX);
    700c:	2062      	movs	r0, #98	; 0x62
    700e:	f001 fdfe 	bl	8c0e <cc2400_strobe>
		USRLED_CLR;
    7012:	4b0c      	ldr	r3, [pc, #48]	; (7044 <rx_generic_sync+0x98>)
    7014:	2202      	movs	r2, #2
    7016:	601a      	str	r2, [r3, #0]
		while (!(cc2400_status() & SYNC_RECEIVED));
    7018:	f001 fdf2 	bl	8c00 <cc2400_status>
    701c:	06c2      	lsls	r2, r0, #27
    701e:	d5fb      	bpl.n	7018 <rx_generic_sync+0x6c>
		USRLED_SET;
    7020:	4b07      	ldr	r3, [pc, #28]	; (7040 <rx_generic_sync+0x94>)
    7022:	2202      	movs	r2, #2
    7024:	601a      	str	r2, [r3, #0]

		cc2400_fifo_read(len, buf+4);
    7026:	a902      	add	r1, sp, #8
    7028:	2020      	movs	r0, #32
    702a:	f001 fda1 	bl	8b70 <cc2400_fifo_read>
		enqueue(BR_PACKET, buf);
    702e:	a901      	add	r1, sp, #4
    7030:	2000      	movs	r0, #0
    7032:	f7fd fa7f 	bl	4534 <enqueue>
		handle_usb(clkn);
    7036:	4b04      	ldr	r3, [pc, #16]	; (7048 <rx_generic_sync+0x9c>)
    7038:	6818      	ldr	r0, [r3, #0]
    703a:	f000 fd01 	bl	7a40 <handle_usb>
	}
    703e:	e7de      	b.n	6ffe <rx_generic_sync+0x52>
    7040:	2009c038 	.word	0x2009c038
    7044:	2009c03c 	.word	0x2009c03c
    7048:	10001024 	.word	0x10001024

0000704c <rx_generic>:
}

void rx_generic(void) {
    704c:	b508      	push	{r3, lr}
	// Check for packet mode
	if(cc2400_get(GRMDM) && 0x0400) {
    704e:	2020      	movs	r0, #32
    7050:	f001 fcfc 	bl	8a4c <cc2400_get>
    7054:	b108      	cbz	r0, 705a <rx_generic+0xe>
		rx_generic_sync();
    7056:	f7ff ffa9 	bl	6fac <rx_generic_sync>
	} else {
		modulation = MOD_NONE;
    705a:	4b03      	ldr	r3, [pc, #12]	; (7068 <rx_generic+0x1c>)
    705c:	2203      	movs	r2, #3
    705e:	701a      	strb	r2, [r3, #0]
		bt_stream_rx();
	}
}
    7060:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	// Check for packet mode
	if(cc2400_get(GRMDM) && 0x0400) {
		rx_generic_sync();
	} else {
		modulation = MOD_NONE;
		bt_stream_rx();
    7064:	f7fe bb14 	b.w	5690 <bt_stream_rx>
    7068:	10000e34 	.word	0x10000e34

0000706c <tx_generic>:
	}
}

void tx_generic(void) {
    706c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	u16 synch, syncl;
	u8 prev_mode = mode;
    7070:	4d35      	ldr	r5, [pc, #212]	; (7148 <tx_generic+0xdc>)

	mode = MODE_TX_GENERIC;
    7072:	2310      	movs	r3, #16

	// Save existing syncword
	synch = cc2400_get(SYNCH);
    7074:	202d      	movs	r0, #45	; 0x2d
	}
}

void tx_generic(void) {
	u16 synch, syncl;
	u8 prev_mode = mode;
    7076:	7c6e      	ldrb	r6, [r5, #17]

	mode = MODE_TX_GENERIC;
    7078:	746b      	strb	r3, [r5, #17]

	// Save existing syncword
	synch = cc2400_get(SYNCH);
    707a:	f001 fce7 	bl	8a4c <cc2400_get>
    707e:	4680      	mov	r8, r0
	syncl = cc2400_get(SYNCL);
    7080:	202c      	movs	r0, #44	; 0x2c
    7082:	f001 fce3 	bl	8a4c <cc2400_get>

	cc2400_set(SYNCH, tx_pkt.synch);
    7086:	4c31      	ldr	r4, [pc, #196]	; (714c <tx_generic+0xe0>)

	mode = MODE_TX_GENERIC;

	// Save existing syncword
	synch = cc2400_get(SYNCH);
	syncl = cc2400_get(SYNCL);
    7088:	4607      	mov	r7, r0

	cc2400_set(SYNCH, tx_pkt.synch);
    708a:	8821      	ldrh	r1, [r4, #0]
    708c:	202d      	movs	r0, #45	; 0x2d
    708e:	f001 fce6 	bl	8a5e <cc2400_set>
	cc2400_set(SYNCL, tx_pkt.syncl);
    7092:	202c      	movs	r0, #44	; 0x2c
    7094:	8861      	ldrh	r1, [r4, #2]
    7096:	f001 fce2 	bl	8a5e <cc2400_set>
	cc2400_set(MDMCTRL, 0x0057);
    709a:	2003      	movs	r0, #3
    709c:	2157      	movs	r1, #87	; 0x57
    709e:	f001 fcde 	bl	8a5e <cc2400_set>
	cc2400_set(MDMTST0, 0x134b);
    70a2:	2014      	movs	r0, #20
    70a4:	f241 314b 	movw	r1, #4939	; 0x134b
    70a8:	f001 fcd9 	bl	8a5e <cc2400_set>
	cc2400_set(GRMDM, 0x0f61);
    70ac:	2020      	movs	r0, #32
    70ae:	f640 7161 	movw	r1, #3937	; 0xf61
    70b2:	f001 fcd4 	bl	8a5e <cc2400_set>
	cc2400_set(FSDIV, tx_pkt.channel);
    70b6:	2002      	movs	r0, #2
    70b8:	88a1      	ldrh	r1, [r4, #4]
    70ba:	f001 fcd0 	bl	8a5e <cc2400_set>
	cc2400_set(FREND, tx_pkt.pa_level);
    70be:	2005      	movs	r0, #5
    70c0:	79e1      	ldrb	r1, [r4, #7]
	}
}

void tx_generic(void) {
	u16 synch, syncl;
	u8 prev_mode = mode;
    70c2:	b2f6      	uxtb	r6, r6
	cc2400_set(SYNCL, tx_pkt.syncl);
	cc2400_set(MDMCTRL, 0x0057);
	cc2400_set(MDMTST0, 0x134b);
	cc2400_set(GRMDM, 0x0f61);
	cc2400_set(FSDIV, tx_pkt.channel);
	cc2400_set(FREND, tx_pkt.pa_level);
    70c4:	f001 fccb 	bl	8a5e <cc2400_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    70c8:	f001 fd9a 	bl	8c00 <cc2400_status>
    70cc:	0642      	lsls	r2, r0, #25
    70ce:	d5fb      	bpl.n	70c8 <tx_generic+0x5c>
	cc2400_strobe(SFSON);
    70d0:	2061      	movs	r0, #97	; 0x61
    70d2:	f001 fd9c 	bl	8c0e <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    70d6:	f001 fd93 	bl	8c00 <cc2400_status>
    70da:	0743      	lsls	r3, r0, #29
    70dc:	d5fb      	bpl.n	70d6 <tx_generic+0x6a>
	TXLED_SET;
    70de:	4b1c      	ldr	r3, [pc, #112]	; (7150 <tx_generic+0xe4>)
    70e0:	f44f 7280 	mov.w	r2, #256	; 0x100
    70e4:	601a      	str	r2, [r3, #0]
#ifdef UBERTOOTH_ONE
		PAEN_SET;
    70e6:	2280      	movs	r2, #128	; 0x80
    70e8:	621a      	str	r2, [r3, #32]
#endif
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    70ea:	200e      	movs	r0, #14
    70ec:	f001 fcae 	bl	8a4c <cc2400_get>
    70f0:	f000 001f 	and.w	r0, r0, #31
    70f4:	280f      	cmp	r0, #15
    70f6:	d1f8      	bne.n	70ea <tx_generic+0x7e>

	cc2400_fifo_write(tx_pkt.length, tx_pkt.data);
    70f8:	79a0      	ldrb	r0, [r4, #6]
    70fa:	4916      	ldr	r1, [pc, #88]	; (7154 <tx_generic+0xe8>)
    70fc:	f001 fcf0 	bl	8ae0 <cc2400_fifo_write>
	cc2400_strobe(STX);
    7100:	2063      	movs	r0, #99	; 0x63
    7102:	f001 fd84 	bl	8c0e <cc2400_strobe>

	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    7106:	200e      	movs	r0, #14
    7108:	f001 fca0 	bl	8a4c <cc2400_get>
    710c:	f000 001f 	and.w	r0, r0, #31
    7110:	280f      	cmp	r0, #15
    7112:	d1f8      	bne.n	7106 <tx_generic+0x9a>
	TXLED_CLR;
    7114:	4b10      	ldr	r3, [pc, #64]	; (7158 <tx_generic+0xec>)
    7116:	f44f 7280 	mov.w	r2, #256	; 0x100
    711a:	601a      	str	r2, [r3, #0]

	cc2400_strobe(SRFOFF);
    711c:	2064      	movs	r0, #100	; 0x64
    711e:	f001 fd76 	bl	8c0e <cc2400_strobe>
	while ((cc2400_status() & FS_LOCK));
    7122:	f001 fd6d 	bl	8c00 <cc2400_status>
    7126:	0744      	lsls	r4, r0, #29
    7128:	d4fb      	bmi.n	7122 <tx_generic+0xb6>

#ifdef UBERTOOTH_ONE
	PAEN_CLR;
    712a:	4b0c      	ldr	r3, [pc, #48]	; (715c <tx_generic+0xf0>)
    712c:	2280      	movs	r2, #128	; 0x80
    712e:	601a      	str	r2, [r3, #0]
#endif

	// Restore state
	cc2400_set(SYNCH, synch);
    7130:	202d      	movs	r0, #45	; 0x2d
    7132:	4641      	mov	r1, r8
    7134:	f001 fc93 	bl	8a5e <cc2400_set>
	cc2400_set(SYNCL, syncl);
    7138:	202c      	movs	r0, #44	; 0x2c
    713a:	4639      	mov	r1, r7
    713c:	f001 fc8f 	bl	8a5e <cc2400_set>
	requested_mode = prev_mode;
    7140:	74ae      	strb	r6, [r5, #18]
    7142:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7146:	bf00      	nop
    7148:	10000e34 	.word	0x10000e34
    714c:	10001028 	.word	0x10001028
    7150:	2009c038 	.word	0x2009c038
    7154:	10001030 	.word	0x10001030
    7158:	2009c03c 	.word	0x2009c03c
    715c:	2009c05c 	.word	0x2009c05c

00007160 <specan>:
}

/* spectrum analysis */
void specan()
{
    7160:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7164:	b08e      	sub	sp, #56	; 0x38
	u16 f;
	u8 i = 0;
	u8 buf[DMA_SIZE];

	RXLED_SET;
    7166:	4b3d      	ldr	r3, [pc, #244]	; (725c <specan+0xfc>)
    7168:	2210      	movs	r2, #16
    716a:	601a      	str	r2, [r3, #0]

	queue_init();
    716c:	f000 fbec 	bl	7948 <queue_init>
	clkn_start();
    7170:	f000 fd8a 	bl	7c88 <clkn_start>

#ifdef UBERTOOTH_ONE
	PAEN_SET;
    7174:	4b3a      	ldr	r3, [pc, #232]	; (7260 <specan+0x100>)
    7176:	2280      	movs	r2, #128	; 0x80
    7178:	601a      	str	r2, [r3, #0]
	//HGM_SET;
#endif
	cc2400_set(LMTST,   0x2b22);
    717a:	2012      	movs	r0, #18
    717c:	f642 3122 	movw	r1, #11042	; 0x2b22
    7180:	f001 fc6d 	bl	8a5e <cc2400_set>
	cc2400_set(MDMTST0, 0x134b); // without PRNG
    7184:	2014      	movs	r0, #20
    7186:	f241 314b 	movw	r1, #4939	; 0x134b
    718a:	f001 fc68 	bl	8a5e <cc2400_set>
	cc2400_set(GRMDM,   0x0101); // un-buffered mode, GFSK
    718e:	2020      	movs	r0, #32
    7190:	f240 1101 	movw	r1, #257	; 0x101
    7194:	f001 fc63 	bl	8a5e <cc2400_set>
	cc2400_set(MDMCTRL, 0x0029); // 160 kHz frequency deviation
    7198:	2003      	movs	r0, #3
    719a:	2129      	movs	r1, #41	; 0x29
    719c:	f001 fc5f 	bl	8a5e <cc2400_set>
	//FIXME maybe set RSSI.RSSI_FILT
	while (!(cc2400_status() & XOSC16M_STABLE));
    71a0:	f001 fd2e 	bl	8c00 <cc2400_status>
    71a4:	0644      	lsls	r4, r0, #25
    71a6:	d5fb      	bpl.n	71a0 <specan+0x40>
	while ((cc2400_status() & FS_LOCK));
    71a8:	f001 fd2a 	bl	8c00 <cc2400_status>
    71ac:	f000 0004 	and.w	r0, r0, #4
    71b0:	f000 05ff 	and.w	r5, r0, #255	; 0xff
    71b4:	2800      	cmp	r0, #0
    71b6:	d1f7      	bne.n	71a8 <specan+0x48>

	while (requested_mode == MODE_SPECAN) {
    71b8:	4b2a      	ldr	r3, [pc, #168]	; (7264 <specan+0x104>)
    71ba:	7c9b      	ldrb	r3, [r3, #18]
    71bc:	2b04      	cmp	r3, #4
    71be:	d147      	bne.n	7250 <specan+0xf0>
		for (f = low_freq; f < high_freq + 1; f++) {
    71c0:	4b29      	ldr	r3, [pc, #164]	; (7268 <specan+0x108>)
    71c2:	f8b3 404c 	ldrh.w	r4, [r3, #76]	; 0x4c
    71c6:	4698      	mov	r8, r3
    71c8:	b2a4      	uxth	r4, r4
    71ca:	f8b8 304e 	ldrh.w	r3, [r8, #78]	; 0x4e
    71ce:	b29b      	uxth	r3, r3
    71d0:	42a3      	cmp	r3, r4
    71d2:	dbf1      	blt.n	71b8 <specan+0x58>
    71d4:	1e61      	subs	r1, r4, #1
			cc2400_set(FSDIV, f - 1);
    71d6:	2002      	movs	r0, #2
    71d8:	b289      	uxth	r1, r1
    71da:	f001 fc40 	bl	8a5e <cc2400_set>
			cc2400_strobe(SFSON);
    71de:	2061      	movs	r0, #97	; 0x61
    71e0:	f001 fd15 	bl	8c0e <cc2400_strobe>
			while (!(cc2400_status() & FS_LOCK));
    71e4:	f001 fd0c 	bl	8c00 <cc2400_status>
    71e8:	0740      	lsls	r0, r0, #29
    71ea:	d5fb      	bpl.n	71e4 <specan+0x84>
			cc2400_strobe(SRX);
    71ec:	2062      	movs	r0, #98	; 0x62
    71ee:	f001 fd0e 	bl	8c0e <cc2400_strobe>

			/* give the CC2400 time to acquire RSSI reading */
			volatile u32 j = 500; while (--j); //FIXME crude delay
    71f2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
    71f6:	9300      	str	r3, [sp, #0]
    71f8:	9e00      	ldr	r6, [sp, #0]
    71fa:	3e01      	subs	r6, #1
    71fc:	9600      	str	r6, [sp, #0]
    71fe:	2e00      	cmp	r6, #0
    7200:	d1fa      	bne.n	71f8 <specan+0x98>
			buf[3 * i] = (f >> 8) & 0xFF;
    7202:	ab0e      	add	r3, sp, #56	; 0x38
    7204:	2703      	movs	r7, #3
    7206:	fb07 3705 	mla	r7, r7, r5, r3
			buf[(3 * i) + 1] = f  & 0xFF;
			buf[(3 * i) + 2] = cc2400_get(RSSI) >> 8;
    720a:	2006      	movs	r0, #6
			while (!(cc2400_status() & FS_LOCK));
			cc2400_strobe(SRX);

			/* give the CC2400 time to acquire RSSI reading */
			volatile u32 j = 500; while (--j); //FIXME crude delay
			buf[3 * i] = (f >> 8) & 0xFF;
    720c:	0a23      	lsrs	r3, r4, #8
    720e:	f807 3c34 	strb.w	r3, [r7, #-52]
			buf[(3 * i) + 1] = f  & 0xFF;
    7212:	f807 4c33 	strb.w	r4, [r7, #-51]
			buf[(3 * i) + 2] = cc2400_get(RSSI) >> 8;
    7216:	f001 fc19 	bl	8a4c <cc2400_get>
			i++;
    721a:	3501      	adds	r5, #1
    721c:	b2ed      	uxtb	r5, r5

			/* give the CC2400 time to acquire RSSI reading */
			volatile u32 j = 500; while (--j); //FIXME crude delay
			buf[3 * i] = (f >> 8) & 0xFF;
			buf[(3 * i) + 1] = f  & 0xFF;
			buf[(3 * i) + 2] = cc2400_get(RSSI) >> 8;
    721e:	0a00      	lsrs	r0, r0, #8
			i++;
			if (i == 16) {
    7220:	2d10      	cmp	r5, #16

			/* give the CC2400 time to acquire RSSI reading */
			volatile u32 j = 500; while (--j); //FIXME crude delay
			buf[3 * i] = (f >> 8) & 0xFF;
			buf[(3 * i) + 1] = f  & 0xFF;
			buf[(3 * i) + 2] = cc2400_get(RSSI) >> 8;
    7222:	f807 0c32 	strb.w	r0, [r7, #-50]
			i++;
			if (i == 16) {
    7226:	d109      	bne.n	723c <specan+0xdc>
				enqueue(SPECAN, buf);
    7228:	2004      	movs	r0, #4
    722a:	eb0d 0100 	add.w	r1, sp, r0
    722e:	f7fd f981 	bl	4534 <enqueue>
				i = 0;

				handle_usb(clkn);
    7232:	4b0e      	ldr	r3, [pc, #56]	; (726c <specan+0x10c>)
			buf[(3 * i) + 1] = f  & 0xFF;
			buf[(3 * i) + 2] = cc2400_get(RSSI) >> 8;
			i++;
			if (i == 16) {
				enqueue(SPECAN, buf);
				i = 0;
    7234:	4635      	mov	r5, r6

				handle_usb(clkn);
    7236:	6818      	ldr	r0, [r3, #0]
    7238:	f000 fc02 	bl	7a40 <handle_usb>
			}

			cc2400_strobe(SRFOFF);
    723c:	2064      	movs	r0, #100	; 0x64
    723e:	f001 fce6 	bl	8c0e <cc2400_strobe>
			while ((cc2400_status() & FS_LOCK));
    7242:	f001 fcdd 	bl	8c00 <cc2400_status>
    7246:	0741      	lsls	r1, r0, #29
    7248:	d4fb      	bmi.n	7242 <specan+0xe2>
	//FIXME maybe set RSSI.RSSI_FILT
	while (!(cc2400_status() & XOSC16M_STABLE));
	while ((cc2400_status() & FS_LOCK));

	while (requested_mode == MODE_SPECAN) {
		for (f = low_freq; f < high_freq + 1; f++) {
    724a:	3401      	adds	r4, #1
    724c:	b2a4      	uxth	r4, r4
    724e:	e7bc      	b.n	71ca <specan+0x6a>

			cc2400_strobe(SRFOFF);
			while ((cc2400_status() & FS_LOCK));
		}
	}
	RXLED_CLR;
    7250:	4b07      	ldr	r3, [pc, #28]	; (7270 <specan+0x110>)
    7252:	2210      	movs	r2, #16
    7254:	601a      	str	r2, [r3, #0]
}
    7256:	b00e      	add	sp, #56	; 0x38
    7258:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    725c:	2009c038 	.word	0x2009c038
    7260:	2009c058 	.word	0x2009c058
    7264:	10000e34 	.word	0x10000e34
    7268:	1000044c 	.word	0x1000044c
    726c:	10001024 	.word	0x10001024
    7270:	2009c03c 	.word	0x2009c03c

00007274 <led_specan>:

/* LED based spectrum analysis */
void led_specan()
{
    7274:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	int8_t lvl;
	u8 i = 0;
	u16 channels[3] = {2412, 2437, 2462};
    7276:	4b44      	ldr	r3, [pc, #272]	; (7388 <led_specan+0x114>)
	//void (*set[3]) = {TXLED_SET, RXLED_SET, USRLED_SET};
	//void (*clr[3]) = {TXLED_CLR, RXLED_CLR, USRLED_CLR};

#ifdef UBERTOOTH_ONE
	PAEN_SET;
    7278:	2280      	movs	r2, #128	; 0x80
/* LED based spectrum analysis */
void led_specan()
{
	int8_t lvl;
	u8 i = 0;
	u16 channels[3] = {2412, 2437, 2462};
    727a:	6818      	ldr	r0, [r3, #0]
    727c:	889b      	ldrh	r3, [r3, #4]
    727e:	9002      	str	r0, [sp, #8]
    7280:	f8ad 300c 	strh.w	r3, [sp, #12]
	//void (*set[3]) = {TXLED_SET, RXLED_SET, USRLED_SET};
	//void (*clr[3]) = {TXLED_CLR, RXLED_CLR, USRLED_CLR};

#ifdef UBERTOOTH_ONE
	PAEN_SET;
    7284:	4b41      	ldr	r3, [pc, #260]	; (738c <led_specan+0x118>)
	//HGM_SET;
#endif
	cc2400_set(LMTST,   0x2b22);
    7286:	2012      	movs	r0, #18
	u16 channels[3] = {2412, 2437, 2462};
	//void (*set[3]) = {TXLED_SET, RXLED_SET, USRLED_SET};
	//void (*clr[3]) = {TXLED_CLR, RXLED_CLR, USRLED_CLR};

#ifdef UBERTOOTH_ONE
	PAEN_SET;
    7288:	601a      	str	r2, [r3, #0]
	//HGM_SET;
#endif
	cc2400_set(LMTST,   0x2b22);
    728a:	f642 3122 	movw	r1, #11042	; 0x2b22
    728e:	f001 fbe6 	bl	8a5e <cc2400_set>
	cc2400_set(MDMTST0, 0x134b); // without PRNG
    7292:	2014      	movs	r0, #20
    7294:	f241 314b 	movw	r1, #4939	; 0x134b
    7298:	f001 fbe1 	bl	8a5e <cc2400_set>
	cc2400_set(GRMDM,   0x0101); // un-buffered mode, GFSK
    729c:	2020      	movs	r0, #32
    729e:	f240 1101 	movw	r1, #257	; 0x101
    72a2:	f001 fbdc 	bl	8a5e <cc2400_set>
	cc2400_set(MDMCTRL, 0x0029); // 160 kHz frequency deviation
    72a6:	2003      	movs	r0, #3
    72a8:	2129      	movs	r1, #41	; 0x29
    72aa:	f001 fbd8 	bl	8a5e <cc2400_set>
	cc2400_set(RSSI,    0x00f1); // RSSI Sample over 2 symbols
    72ae:	2006      	movs	r0, #6
    72b0:	21f1      	movs	r1, #241	; 0xf1
    72b2:	f001 fbd4 	bl	8a5e <cc2400_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    72b6:	f001 fca3 	bl	8c00 <cc2400_status>
    72ba:	0641      	lsls	r1, r0, #25
    72bc:	d5fb      	bpl.n	72b6 <led_specan+0x42>
	while ((cc2400_status() & FS_LOCK));
    72be:	f001 fc9f 	bl	8c00 <cc2400_status>
    72c2:	f000 0004 	and.w	r0, r0, #4
    72c6:	f000 04ff 	and.w	r4, r0, #255	; 0xff
    72ca:	2800      	cmp	r0, #0
    72cc:	d1f7      	bne.n	72be <led_specan+0x4a>

	while (requested_mode == MODE_LED_SPECAN) {
    72ce:	4b30      	ldr	r3, [pc, #192]	; (7390 <led_specan+0x11c>)
    72d0:	7c9b      	ldrb	r3, [r3, #18]
    72d2:	2b07      	cmp	r3, #7
    72d4:	d155      	bne.n	7382 <led_specan+0x10e>
		cc2400_set(FSDIV, channels[i] - 1);
    72d6:	aa04      	add	r2, sp, #16
    72d8:	eb02 0344 	add.w	r3, r2, r4, lsl #1
    72dc:	f833 1c08 	ldrh.w	r1, [r3, #-8]
    72e0:	2002      	movs	r0, #2
    72e2:	3901      	subs	r1, #1
    72e4:	b289      	uxth	r1, r1
    72e6:	f001 fbba 	bl	8a5e <cc2400_set>
		cc2400_strobe(SFSON);
    72ea:	2061      	movs	r0, #97	; 0x61
    72ec:	f001 fc8f 	bl	8c0e <cc2400_strobe>
		while (!(cc2400_status() & FS_LOCK));
    72f0:	f001 fc86 	bl	8c00 <cc2400_status>
    72f4:	0742      	lsls	r2, r0, #29
    72f6:	d5fb      	bpl.n	72f0 <led_specan+0x7c>
		cc2400_strobe(SRX);
    72f8:	2062      	movs	r0, #98	; 0x62
    72fa:	f001 fc88 	bl	8c0e <cc2400_strobe>

		/* give the CC2400 time to acquire RSSI reading */
		volatile u32 j = 500; while (--j); //FIXME crude delay
    72fe:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
    7302:	9301      	str	r3, [sp, #4]
    7304:	9b01      	ldr	r3, [sp, #4]
    7306:	3b01      	subs	r3, #1
    7308:	9301      	str	r3, [sp, #4]
    730a:	2b00      	cmp	r3, #0
    730c:	d1fa      	bne.n	7304 <led_specan+0x90>
		lvl = (int8_t)((cc2400_get(RSSI) >> 8) & 0xff);
    730e:	2006      	movs	r0, #6
    7310:	f001 fb9c 	bl	8a4c <cc2400_get>
		if (lvl > rssi_threshold) {
    7314:	4b1f      	ldr	r3, [pc, #124]	; (7394 <led_specan+0x120>)
    7316:	f340 2007 	sbfx	r0, r0, #8, #8
    731a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
    731e:	b25b      	sxtb	r3, r3
    7320:	4298      	cmp	r0, r3
    7322:	dd0c      	ble.n	733e <led_specan+0xca>
			switch (i) {
    7324:	2c01      	cmp	r4, #1
    7326:	d007      	beq.n	7338 <led_specan+0xc4>
    7328:	d303      	bcc.n	7332 <led_specan+0xbe>
    732a:	2c02      	cmp	r4, #2
    732c:	d116      	bne.n	735c <led_specan+0xe8>
					break;
				case 1:
					RXLED_SET;
					break;
				case 2:
					USRLED_SET;
    732e:	4b1a      	ldr	r3, [pc, #104]	; (7398 <led_specan+0x124>)
    7330:	e013      	b.n	735a <led_specan+0xe6>
		volatile u32 j = 500; while (--j); //FIXME crude delay
		lvl = (int8_t)((cc2400_get(RSSI) >> 8) & 0xff);
		if (lvl > rssi_threshold) {
			switch (i) {
				case 0:
					TXLED_SET;
    7332:	f44f 7280 	mov.w	r2, #256	; 0x100
    7336:	e000      	b.n	733a <led_specan+0xc6>
					break;
				case 1:
					RXLED_SET;
    7338:	2210      	movs	r2, #16
    733a:	4b17      	ldr	r3, [pc, #92]	; (7398 <led_specan+0x124>)
    733c:	e00b      	b.n	7356 <led_specan+0xe2>
					USRLED_SET;
					break;
			}
		}
		else {
			switch (i) {
    733e:	2c01      	cmp	r4, #1
    7340:	d007      	beq.n	7352 <led_specan+0xde>
    7342:	d303      	bcc.n	734c <led_specan+0xd8>
    7344:	2c02      	cmp	r4, #2
    7346:	d109      	bne.n	735c <led_specan+0xe8>
					break;
				case 1:
					RXLED_CLR;
					break;
				case 2:
					USRLED_CLR;
    7348:	4b14      	ldr	r3, [pc, #80]	; (739c <led_specan+0x128>)
    734a:	e006      	b.n	735a <led_specan+0xe6>
			}
		}
		else {
			switch (i) {
				case 0:
					TXLED_CLR;
    734c:	f44f 7280 	mov.w	r2, #256	; 0x100
    7350:	e000      	b.n	7354 <led_specan+0xe0>
					break;
				case 1:
					RXLED_CLR;
    7352:	2210      	movs	r2, #16
    7354:	4b11      	ldr	r3, [pc, #68]	; (739c <led_specan+0x128>)
    7356:	601a      	str	r2, [r3, #0]
					break;
    7358:	e000      	b.n	735c <led_specan+0xe8>
				case 2:
					USRLED_CLR;
    735a:	601c      	str	r4, [r3, #0]
					break;
			}
		}

		i = (i+1) % 3;
    735c:	2303      	movs	r3, #3
    735e:	3401      	adds	r4, #1
    7360:	fb94 f2f3 	sdiv	r2, r4, r3
    7364:	fb03 4412 	mls	r4, r3, r2, r4

		handle_usb(clkn);
    7368:	4b0d      	ldr	r3, [pc, #52]	; (73a0 <led_specan+0x12c>)
					USRLED_CLR;
					break;
			}
		}

		i = (i+1) % 3;
    736a:	b2e4      	uxtb	r4, r4

		handle_usb(clkn);
    736c:	6818      	ldr	r0, [r3, #0]
    736e:	f000 fb67 	bl	7a40 <handle_usb>

		cc2400_strobe(SRFOFF);
    7372:	2064      	movs	r0, #100	; 0x64
    7374:	f001 fc4b 	bl	8c0e <cc2400_strobe>
		while ((cc2400_status() & FS_LOCK));
    7378:	f001 fc42 	bl	8c00 <cc2400_status>
    737c:	0743      	lsls	r3, r0, #29
    737e:	d4fb      	bmi.n	7378 <led_specan+0x104>
    7380:	e7a5      	b.n	72ce <led_specan+0x5a>
	}
}
    7382:	b004      	add	sp, #16
    7384:	bd10      	pop	{r4, pc}
    7386:	bf00      	nop
    7388:	0000a8a8 	.word	0x0000a8a8
    738c:	2009c058 	.word	0x2009c058
    7390:	10000e34 	.word	0x10000e34
    7394:	1000044c 	.word	0x1000044c
    7398:	2009c038 	.word	0x2009c038
    739c:	2009c03c 	.word	0x2009c03c
    73a0:	10001024 	.word	0x10001024

000073a4 <main>:

int main()
{
    73a4:	b510      	push	{r4, lr}
	ubertooth_init();
    73a6:	f001 fcf5 	bl	8d94 <ubertooth_init>
	clkn_init();
    73aa:	f000 fc73 	bl	7c94 <clkn_init>
	ubertooth_usb_init(vendor_request_handler);
    73ae:	4848      	ldr	r0, [pc, #288]	; (74d0 <main+0x12c>)
    73b0:	f000 faa4 	bl	78fc <ubertooth_usb_init>
	cc2400_idle();
    73b4:	f7fd f918 	bl	45e8 <cc2400_idle>

	while (1) {
		handle_usb(clkn);
    73b8:	4b46      	ldr	r3, [pc, #280]	; (74d4 <main+0x130>)
		if(requested_mode != mode) {
    73ba:	4c47      	ldr	r4, [pc, #284]	; (74d8 <main+0x134>)
	clkn_init();
	ubertooth_usb_init(vendor_request_handler);
	cc2400_idle();

	while (1) {
		handle_usb(clkn);
    73bc:	6818      	ldr	r0, [r3, #0]
    73be:	f000 fb3f 	bl	7a40 <handle_usb>
		if(requested_mode != mode) {
    73c2:	7ca2      	ldrb	r2, [r4, #18]
    73c4:	7c63      	ldrb	r3, [r4, #17]
    73c6:	429a      	cmp	r2, r3
    73c8:	d0f6      	beq.n	73b8 <main+0x14>
			switch (requested_mode) {
    73ca:	7ca3      	ldrb	r3, [r4, #18]
    73cc:	2b13      	cmp	r3, #19
    73ce:	d8f3      	bhi.n	73b8 <main+0x14>
    73d0:	a201      	add	r2, pc, #4	; (adr r2, 73d8 <main+0x34>)
    73d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    73d6:	bf00      	nop
    73d8:	000073b5 	.word	0x000073b5
    73dc:	00007439 	.word	0x00007439
    73e0:	00007443 	.word	0x00007443
    73e4:	0000747d 	.word	0x0000747d
    73e8:	000074a7 	.word	0x000074a7
    73ec:	0000748b 	.word	0x0000748b
    73f0:	0000749b 	.word	0x0000749b
    73f4:	000074ad 	.word	0x000074ad
    73f8:	0000744d 	.word	0x0000744d
    73fc:	00007451 	.word	0x00007451
    7400:	00007463 	.word	0x00007463
    7404:	00007429 	.word	0x00007429
    7408:	00007469 	.word	0x00007469
    740c:	000074b3 	.word	0x000074b3
    7410:	00007435 	.word	0x00007435
    7414:	000074bf 	.word	0x000074bf
    7418:	000074c9 	.word	0x000074c9
    741c:	00007457 	.word	0x00007457
    7420:	0000745b 	.word	0x0000745b
    7424:	00007473 	.word	0x00007473
				case MODE_RESET:
					/* Allow time for the USB command to return correctly */
					wait(1);
    7428:	2001      	movs	r0, #1
    742a:	f001 fa3d 	bl	88a8 <wait>
					reset();
    742e:	f001 fcbb 	bl	8da8 <reset>
					break;
    7432:	e7c1      	b.n	73b8 <main+0x14>
				case MODE_AFH:
					mode = MODE_AFH;
    7434:	230e      	movs	r3, #14
    7436:	e000      	b.n	743a <main+0x96>
					bt_stream_rx();
					break;
				case MODE_RX_SYMBOLS:
					mode = MODE_RX_SYMBOLS;
    7438:	2301      	movs	r3, #1
    743a:	7463      	strb	r3, [r4, #17]
					bt_stream_rx();
    743c:	f7fe f928 	bl	5690 <bt_stream_rx>
					break;
    7440:	e7ba      	b.n	73b8 <main+0x14>
				case MODE_TX_SYMBOLS:
					mode = MODE_TX_SYMBOLS;
    7442:	2302      	movs	r3, #2
    7444:	7463      	strb	r3, [r4, #17]
					br_transmit();
    7446:	f7fe f9d1 	bl	57ec <br_transmit>
					break;
    744a:	e7b5      	b.n	73b8 <main+0x14>
				case MODE_BT_FOLLOW:
					mode = MODE_BT_FOLLOW;
    744c:	2308      	movs	r3, #8
    744e:	e7f4      	b.n	743a <main+0x96>
					bt_stream_rx();
					break;
				case MODE_BT_FOLLOW_LE:
					bt_follow_le();
    7450:	f7ff f984 	bl	675c <bt_follow_le>
					break;
    7454:	e7b0      	b.n	73b8 <main+0x14>
				//JWHUR cfo estimation tracking
				case MODE_BT_CFO_LE:
					bt_tracking_le(MODE_BT_CFO_LE);
    7456:	2011      	movs	r0, #17
    7458:	e000      	b.n	745c <main+0xb8>
					break;
				case MODE_BT_RSSI_LE:
					bt_tracking_le(MODE_BT_RSSI_LE);
    745a:	2012      	movs	r0, #18
    745c:	f7ff f98e 	bl	677c <bt_tracking_le>
					break;
    7460:	e7aa      	b.n	73b8 <main+0x14>
				case MODE_BT_PROMISC_LE:
					bt_promisc_le();
    7462:	f7ff fbc3 	bl	6bec <bt_promisc_le>
					break;
    7466:	e7a7      	b.n	73b8 <main+0x14>
				case MODE_BT_SLAVE_LE:
					mode = MODE_BT_SLAVE_LE;
    7468:	230c      	movs	r3, #12
    746a:	7463      	strb	r3, [r4, #17]
					bt_slave_le();
    746c:	f7ff fbf6 	bl	6c5c <bt_slave_le>
					break;
    7470:	e7a2      	b.n	73b8 <main+0x14>
				case MODE_WAIT_BULK:
					break;
				case MODE_BT_SYNC_LE:
					mode = MODE_BT_SYNC_LE;
    7472:	2313      	movs	r3, #19
    7474:	7463      	strb	r3, [r4, #17]
					bt_sync_le();
    7476:	f7ff fd11 	bl	6e9c <bt_sync_le>
					break;
    747a:	e79d      	b.n	73b8 <main+0x14>
				case MODE_TX_TEST:
					mode = MODE_TX_TEST;
    747c:	2303      	movs	r3, #3
					cc2400_txtest(&modulation, &channel);
    747e:	4816      	ldr	r0, [pc, #88]	; (74d8 <main+0x134>)
    7480:	4916      	ldr	r1, [pc, #88]	; (74dc <main+0x138>)
				case MODE_BT_SYNC_LE:
					mode = MODE_BT_SYNC_LE;
					bt_sync_le();
					break;
				case MODE_TX_TEST:
					mode = MODE_TX_TEST;
    7482:	7463      	strb	r3, [r4, #17]
					cc2400_txtest(&modulation, &channel);
    7484:	f000 ff16 	bl	82b4 <cc2400_txtest>
					break;
    7488:	e796      	b.n	73b8 <main+0x14>
				case MODE_RANGE_TEST:
					mode = MODE_RANGE_TEST;
    748a:	2305      	movs	r3, #5
					cc2400_rangetest(&channel);
    748c:	4813      	ldr	r0, [pc, #76]	; (74dc <main+0x138>)
				case MODE_TX_TEST:
					mode = MODE_TX_TEST;
					cc2400_txtest(&modulation, &channel);
					break;
				case MODE_RANGE_TEST:
					mode = MODE_RANGE_TEST;
    748e:	7463      	strb	r3, [r4, #17]
					cc2400_rangetest(&channel);
    7490:	f000 fd14 	bl	7ebc <cc2400_rangetest>
					requested_mode = MODE_IDLE;
    7494:	2300      	movs	r3, #0
    7496:	74a3      	strb	r3, [r4, #18]
					break;
    7498:	e78e      	b.n	73b8 <main+0x14>
				case MODE_REPEATER:
					mode = MODE_REPEATER;
    749a:	2306      	movs	r3, #6
					cc2400_repeater(&channel);
    749c:	480f      	ldr	r0, [pc, #60]	; (74dc <main+0x138>)
					mode = MODE_RANGE_TEST;
					cc2400_rangetest(&channel);
					requested_mode = MODE_IDLE;
					break;
				case MODE_REPEATER:
					mode = MODE_REPEATER;
    749e:	7463      	strb	r3, [r4, #17]
					cc2400_repeater(&channel);
    74a0:	f000 fe50 	bl	8144 <cc2400_repeater>
					break;
    74a4:	e788      	b.n	73b8 <main+0x14>
				case MODE_SPECAN:
					specan();
    74a6:	f7ff fe5b 	bl	7160 <specan>
					break;
    74aa:	e785      	b.n	73b8 <main+0x14>
				case MODE_LED_SPECAN:
					led_specan();
    74ac:	f7ff fee2 	bl	7274 <led_specan>
					break;
    74b0:	e782      	b.n	73b8 <main+0x14>
				case MODE_EGO:
					mode = MODE_EGO;
    74b2:	230d      	movs	r3, #13
    74b4:	7463      	strb	r3, [r4, #17]
					ego_main(ego_mode);
    74b6:	7d20      	ldrb	r0, [r4, #20]
    74b8:	f001 f964 	bl	8784 <ego_main>
					break;
    74bc:	e77c      	b.n	73b8 <main+0x14>
				case MODE_RX_GENERIC:
					mode = MODE_RX_GENERIC;
    74be:	230f      	movs	r3, #15
    74c0:	7463      	strb	r3, [r4, #17]
					rx_generic();
    74c2:	f7ff fdc3 	bl	704c <rx_generic>
					break;
    74c6:	e777      	b.n	73b8 <main+0x14>
				case MODE_TX_GENERIC:
					tx_generic();
    74c8:	f7ff fdd0 	bl	706c <tx_generic>
					break;
    74cc:	e774      	b.n	73b8 <main+0x14>
    74ce:	bf00      	nop
    74d0:	00004909 	.word	0x00004909
    74d4:	10001024 	.word	0x10001024
    74d8:	10000e34 	.word	0x10000e34
    74dc:	1000044c 	.word	0x1000044c

000074e0 <precalc>:
	return i;
}

/* do all of the one time precalculation */
void precalc(void)
{
    74e0:	b5f0      	push	{r4, r5, r6, r7, lr}
	u8 i, j, chan;
	u32 address;
	address = target.address & 0xffffffff;
    74e2:	4b42      	ldr	r3, [pc, #264]	; (75ec <precalc+0x10c>)
	syncword = 0;
    74e4:	4842      	ldr	r0, [pc, #264]	; (75f0 <precalc+0x110>)
/* do all of the one time precalculation */
void precalc(void)
{
	u8 i, j, chan;
	u32 address;
	address = target.address & 0xffffffff;
    74e6:	6819      	ldr	r1, [r3, #0]
	syncword = 0;
    74e8:	2200      	movs	r2, #0
    74ea:	2300      	movs	r3, #0
    74ec:	e9c0 2300 	strd	r2, r3, [r0]
    74f0:	2300      	movs	r3, #0
    74f2:	0058      	lsls	r0, r3, #1

	/* populate frequency register bank*/
	for (i = 0; i < NUM_BREDR_CHANNELS; i++)
		bank[i] = ((i * 2) % NUM_BREDR_CHANNELS);
    74f4:	224f      	movs	r2, #79	; 0x4f
    74f6:	fb90 f4f2 	sdiv	r4, r0, r2
    74fa:	fb02 0214 	mls	r2, r2, r4, r0
    74fe:	4e3d      	ldr	r6, [pc, #244]	; (75f4 <precalc+0x114>)
    7500:	559a      	strb	r2, [r3, r6]
    7502:	3301      	adds	r3, #1
	u32 address;
	address = target.address & 0xffffffff;
	syncword = 0;

	/* populate frequency register bank*/
	for (i = 0; i < NUM_BREDR_CHANNELS; i++)
    7504:	2b4f      	cmp	r3, #79	; 0x4f
    7506:	d1f4      	bne.n	74f2 <precalc+0x12>
		bank[i] = ((i * 2) % NUM_BREDR_CHANNELS);
		/* actual frequency is 2402 + bank[i] MHz */


	/* precalculate some of next_hop()'s variables */
	a1 = (address >> 23) & 0x1f;
    7508:	4b3b      	ldr	r3, [pc, #236]	; (75f8 <precalc+0x118>)
    750a:	f3c1 52c4 	ubfx	r2, r1, #23, #5
    750e:	701a      	strb	r2, [r3, #0]
	b = (address >> 19) & 0x0f;
	c1 = ((address >> 4) & 0x10) +
    7510:	f3c1 1407 	ubfx	r4, r1, #4, #8
    7514:	f3c1 00c7 	ubfx	r0, r1, #3, #8
		/* actual frequency is 2402 + bank[i] MHz */


	/* precalculate some of next_hop()'s variables */
	a1 = (address >> 23) & 0x1f;
	b = (address >> 19) & 0x0f;
    7518:	4b38      	ldr	r3, [pc, #224]	; (75fc <precalc+0x11c>)
    751a:	f3c1 42c3 	ubfx	r2, r1, #19, #4
	c1 = ((address >> 4) & 0x10) +
    751e:	f000 0508 	and.w	r5, r0, #8
    7522:	f004 0710 	and.w	r7, r4, #16
		/* actual frequency is 2402 + bank[i] MHz */


	/* precalculate some of next_hop()'s variables */
	a1 = (address >> 23) & 0x1f;
	b = (address >> 19) & 0x0f;
    7526:	701a      	strb	r2, [r3, #0]
	c1 = ((address >> 4) & 0x10) +
    7528:	442f      	add	r7, r5
    752a:	f3c1 0287 	ubfx	r2, r1, #2, #8
    752e:	f001 0501 	and.w	r5, r1, #1
    7532:	f3c1 0347 	ubfx	r3, r1, #1, #8
    7536:	442f      	add	r7, r5
    7538:	f002 0504 	and.w	r5, r2, #4
    753c:	442f      	add	r7, r5
    753e:	f003 0502 	and.w	r5, r3, #2
    7542:	442f      	add	r7, r5
    7544:	4d2e      	ldr	r5, [pc, #184]	; (7600 <precalc+0x120>)
		((address >> 3) & 0x08) +
		((address >> 2) & 0x04) +
		((address >> 1) & 0x02) +
		(address & 0x01);
	d1 = (address >> 10) & 0x1ff;
	e = ((address >> 7) & 0x40) +
    7546:	f004 0408 	and.w	r4, r4, #8


	/* precalculate some of next_hop()'s variables */
	a1 = (address >> 23) & 0x1f;
	b = (address >> 19) & 0x0f;
	c1 = ((address >> 4) & 0x10) +
    754a:	702f      	strb	r7, [r5, #0]
		((address >> 3) & 0x08) +
		((address >> 2) & 0x04) +
		((address >> 1) & 0x02) +
		(address & 0x01);
	d1 = (address >> 10) & 0x1ff;
    754c:	4d2d      	ldr	r5, [pc, #180]	; (7604 <precalc+0x124>)
    754e:	f3c1 2788 	ubfx	r7, r1, #10, #9
    7552:	802f      	strh	r7, [r5, #0]
	e = ((address >> 7) & 0x40) +
		((address >> 6) & 0x20) +
    7554:	098f      	lsrs	r7, r1, #6
		((address >> 3) & 0x08) +
		((address >> 2) & 0x04) +
		((address >> 1) & 0x02) +
		(address & 0x01);
	d1 = (address >> 10) & 0x1ff;
	e = ((address >> 7) & 0x40) +
    7556:	09cd      	lsrs	r5, r1, #7
    7558:	f007 0720 	and.w	r7, r7, #32
    755c:	f005 0540 	and.w	r5, r5, #64	; 0x40
		((address >> 6) & 0x20) +
		((address >> 5) & 0x10) +
    7560:	0949      	lsrs	r1, r1, #5
		((address >> 3) & 0x08) +
		((address >> 2) & 0x04) +
		((address >> 1) & 0x02) +
		(address & 0x01);
	d1 = (address >> 10) & 0x1ff;
	e = ((address >> 7) & 0x40) +
    7562:	443d      	add	r5, r7
    7564:	f001 0110 	and.w	r1, r1, #16
    7568:	4429      	add	r1, r5
    756a:	440c      	add	r4, r1
    756c:	f000 0004 	and.w	r0, r0, #4
    7570:	4420      	add	r0, r4
    7572:	f002 0202 	and.w	r2, r2, #2
    7576:	4402      	add	r2, r0
    7578:	f003 0301 	and.w	r3, r3, #1
    757c:	4922      	ldr	r1, [pc, #136]	; (7608 <precalc+0x128>)
    757e:	4413      	add	r3, r2
    7580:	700b      	strb	r3, [r1, #0]
		((address >> 4) & 0x08) +
		((address >> 3) & 0x04) +
		((address >> 2) & 0x02) +
		((address >> 1) & 0x01);

	if(afh_enabled) {
    7582:	4b22      	ldr	r3, [pc, #136]	; (760c <precalc+0x12c>)
    7584:	781b      	ldrb	r3, [r3, #0]
    7586:	b383      	cbz	r3, 75ea <precalc+0x10a>
    7588:	2400      	movs	r4, #0
    758a:	46a4      	mov	ip, r4
		used_channels = 0;
		for(i = 0; i < 10; i++)
			used_channels += count_bits((uint64_t) afh_map[i]);
    758c:	4f20      	ldr	r7, [pc, #128]	; (7610 <precalc+0x130>)
    758e:	2300      	movs	r3, #0
    7590:	5de2      	ldrb	r2, [r4, r7]

/* count the number of 1 bits in a uint64_t */
static uint8_t count_bits(uint64_t n)
{
	uint8_t i = 0;
	for (i = 0; n != 0; i++)
    7592:	2500      	movs	r5, #0
    7594:	ea52 0103 	orrs.w	r1, r2, r3
    7598:	d008      	beq.n	75ac <precalc+0xcc>
		n &= n - 1;
    759a:	f112 30ff 	adds.w	r0, r2, #4294967295	; 0xffffffff
    759e:	f143 31ff 	adc.w	r1, r3, #4294967295	; 0xffffffff

/* count the number of 1 bits in a uint64_t */
static uint8_t count_bits(uint64_t n)
{
	uint8_t i = 0;
	for (i = 0; n != 0; i++)
    75a2:	3501      	adds	r5, #1
		n &= n - 1;
    75a4:	4002      	ands	r2, r0
    75a6:	400b      	ands	r3, r1

/* count the number of 1 bits in a uint64_t */
static uint8_t count_bits(uint64_t n)
{
	uint8_t i = 0;
	for (i = 0; n != 0; i++)
    75a8:	b2ed      	uxtb	r5, r5
    75aa:	e7f3      	b.n	7594 <precalc+0xb4>
    75ac:	3401      	adds	r4, #1
		((address >> 1) & 0x01);

	if(afh_enabled) {
		used_channels = 0;
		for(i = 0; i < 10; i++)
			used_channels += count_bits((uint64_t) afh_map[i]);
    75ae:	4465      	add	r5, ip
		((address >> 2) & 0x02) +
		((address >> 1) & 0x01);

	if(afh_enabled) {
		used_channels = 0;
		for(i = 0; i < 10; i++)
    75b0:	2c0a      	cmp	r4, #10
			used_channels += count_bits((uint64_t) afh_map[i]);
    75b2:	b2ed      	uxtb	r5, r5
		((address >> 2) & 0x02) +
		((address >> 1) & 0x01);

	if(afh_enabled) {
		used_channels = 0;
		for(i = 0; i < 10; i++)
    75b4:	d001      	beq.n	75ba <precalc+0xda>
			used_channels += count_bits((uint64_t) afh_map[i]);
    75b6:	46ac      	mov	ip, r5
    75b8:	e7e8      	b.n	758c <precalc+0xac>
    75ba:	4b16      	ldr	r3, [pc, #88]	; (7614 <precalc+0x134>)
    75bc:	701d      	strb	r5, [r3, #0]
		((address >> 2) & 0x02) +
		((address >> 1) & 0x01);

	if(afh_enabled) {
		used_channels = 0;
		for(i = 0; i < 10; i++)
    75be:	2300      	movs	r3, #0
    75c0:	461a      	mov	r2, r3
			used_channels += count_bits((uint64_t) afh_map[i]);
		j = 0;
		for (i = 0; i < NUM_BREDR_CHANNELS; i++) {
			chan = (i * 2) % NUM_BREDR_CHANNELS;
    75c2:	214f      	movs	r1, #79	; 0x4f
    75c4:	fb93 f0f1 	sdiv	r0, r3, r1
    75c8:	fb01 3010 	mls	r0, r1, r0, r3
    75cc:	b2c1      	uxtb	r1, r0
			if(afh_map[chan/8] & (0x1 << (chan % 8)))
    75ce:	08cc      	lsrs	r4, r1, #3
    75d0:	5d3c      	ldrb	r4, [r7, r4]
    75d2:	f000 0007 	and.w	r0, r0, #7
    75d6:	fa44 f000 	asr.w	r0, r4, r0
    75da:	07c0      	lsls	r0, r0, #31
    75dc:	d502      	bpl.n	75e4 <precalc+0x104>
				bank[j++] = chan;
    75de:	1c50      	adds	r0, r2, #1
    75e0:	54b1      	strb	r1, [r6, r2]
    75e2:	b2c2      	uxtb	r2, r0
    75e4:	3302      	adds	r3, #2
	if(afh_enabled) {
		used_channels = 0;
		for(i = 0; i < 10; i++)
			used_channels += count_bits((uint64_t) afh_map[i]);
		j = 0;
		for (i = 0; i < NUM_BREDR_CHANNELS; i++) {
    75e6:	2b9e      	cmp	r3, #158	; 0x9e
    75e8:	d1eb      	bne.n	75c2 <precalc+0xe2>
    75ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
    75ec:	10001528 	.word	0x10001528
    75f0:	10001178 	.word	0x10001178
    75f4:	1000158d 	.word	0x1000158d
    75f8:	1000158b 	.word	0x1000158b
    75fc:	10001538 	.word	0x10001538
    7600:	1000158c 	.word	0x1000158c
    7604:	1000153a 	.word	0x1000153a
    7608:	100015dc 	.word	0x100015dc
    760c:	100014a7 	.word	0x100014a7
    7610:	1000100b 	.word	0x1000100b
    7614:	10001009 	.word	0x10001009

00007618 <next_hop>:

	return output;
}

u16 next_hop(u32 clock)
{
    7618:	b5f0      	push	{r4, r5, r6, r7, lr}
    761a:	b087      	sub	sp, #28
	a = (a1 ^ (clock >> 21)) & 0x1f;
	/* b is already defined */
	c = (c1 ^ (clock >> 16)) & 0x1f;
	d = (d1 ^ (clock >> 7)) & 0x1ff;
	/* e is already defined */
	base_f = (clock >> 3) & 0x1fffff0;
    761c:	f3c0 02d8 	ubfx	r2, r0, #3, #25
	f = base_f % 79;
    7620:	214f      	movs	r1, #79	; 0x4f
	a = (a1 ^ (clock >> 21)) & 0x1f;
	/* b is already defined */
	c = (c1 ^ (clock >> 16)) & 0x1f;
	d = (d1 ^ (clock >> 7)) & 0x1ff;
	/* e is already defined */
	base_f = (clock >> 3) & 0x1fffff0;
    7622:	f022 020f 	bic.w	r2, r2, #15
	f = base_f % 79;
    7626:	fbb2 f7f1 	udiv	r7, r2, r1
    762a:	fb01 2717 	mls	r7, r1, r7, r2
	x = (clock >> 2) & 0x1f;
	y1 = (clock >> 1) & 0x01;
	y2 = y1 << 5;
	a = (a1 ^ (clock >> 21)) & 0x1f;
	/* b is already defined */
	c = (c1 ^ (clock >> 16)) & 0x1f;
    762e:	493f      	ldr	r1, [pc, #252]	; (772c <next_hop+0x114>)
	u32 base_f, f, f_dash;

	clock &= 0xffffffff;
	/* Variable names used in Vol 2, Part B, Section 2.6 of the spec */
	x = (clock >> 2) & 0x1f;
	y1 = (clock >> 1) & 0x01;
    7630:	f3c0 0340 	ubfx	r3, r0, #1, #1
	y2 = y1 << 5;
	a = (a1 ^ (clock >> 21)) & 0x1f;
	/* b is already defined */
	c = (c1 ^ (clock >> 16)) & 0x1f;
    7634:	f891 c000 	ldrb.w	ip, [r1]
	d = (d1 ^ (clock >> 7)) & 0x1ff;
	/* e is already defined */
	base_f = (clock >> 3) & 0x1fffff0;
	f = base_f % 79;

	perm = perm5(
    7638:	211f      	movs	r1, #31

	clock &= 0xffffffff;
	/* Variable names used in Vol 2, Part B, Section 2.6 of the spec */
	x = (clock >> 2) & 0x1f;
	y1 = (clock >> 1) & 0x01;
	y2 = y1 << 5;
    763a:	015e      	lsls	r6, r3, #5
	d = (d1 ^ (clock >> 7)) & 0x1ff;
	/* e is already defined */
	base_f = (clock >> 3) & 0x1fffff0;
	f = base_f % 79;

	perm = perm5(
    763c:	434b      	muls	r3, r1
	x = (clock >> 2) & 0x1f;
	y1 = (clock >> 1) & 0x01;
	y2 = y1 << 5;
	a = (a1 ^ (clock >> 21)) & 0x1f;
	/* b is already defined */
	c = (c1 ^ (clock >> 16)) & 0x1f;
    763e:	ea8c 4c10 	eor.w	ip, ip, r0, lsr #16
    7642:	f00c 0c1f 	and.w	ip, ip, #31
	d = (d1 ^ (clock >> 7)) & 0x1ff;
	/* e is already defined */
	base_f = (clock >> 3) & 0x1fffff0;
	f = base_f % 79;

	perm = perm5(
    7646:	ea8c 0c03 	eor.w	ip, ip, r3
	clock &= 0xffffffff;
	/* Variable names used in Vol 2, Part B, Section 2.6 of the spec */
	x = (clock >> 2) & 0x1f;
	y1 = (clock >> 1) & 0x01;
	y2 = y1 << 5;
	a = (a1 ^ (clock >> 21)) & 0x1f;
    764a:	4b39      	ldr	r3, [pc, #228]	; (7730 <next_hop+0x118>)

	clock &= 0xffffffff;
	/* Variable names used in Vol 2, Part B, Section 2.6 of the spec */
	x = (clock >> 2) & 0x1f;
	y1 = (clock >> 1) & 0x01;
	y2 = y1 << 5;
    764c:	b2b6      	uxth	r6, r6
	a = (a1 ^ (clock >> 21)) & 0x1f;
    764e:	781c      	ldrb	r4, [r3, #0]
	d = (d1 ^ (clock >> 7)) & 0x1ff;
	/* e is already defined */
	base_f = (clock >> 3) & 0x1fffff0;
	f = base_f % 79;

	perm = perm5(
    7650:	4b38      	ldr	r3, [pc, #224]	; (7734 <next_hop+0x11c>)
	clock &= 0xffffffff;
	/* Variable names used in Vol 2, Part B, Section 2.6 of the spec */
	x = (clock >> 2) & 0x1f;
	y1 = (clock >> 1) & 0x01;
	y2 = y1 << 5;
	a = (a1 ^ (clock >> 21)) & 0x1f;
    7652:	ea84 5450 	eor.w	r4, r4, r0, lsr #21
	d = (d1 ^ (clock >> 7)) & 0x1ff;
	/* e is already defined */
	base_f = (clock >> 3) & 0x1fffff0;
	f = base_f % 79;

	perm = perm5(
    7656:	781b      	ldrb	r3, [r3, #0]
    7658:	eb04 0490 	add.w	r4, r4, r0, lsr #2
    765c:	405c      	eors	r4, r3
	y1 = (clock >> 1) & 0x01;
	y2 = y1 << 5;
	a = (a1 ^ (clock >> 21)) & 0x1f;
	/* b is already defined */
	c = (c1 ^ (clock >> 16)) & 0x1f;
	d = (d1 ^ (clock >> 7)) & 0x1ff;
    765e:	4b36      	ldr	r3, [pc, #216]	; (7738 <next_hop+0x120>)

/* 5 bit permutation */
static u8 perm5(u8 z, u8 p_high, u16 p_low)
{
	/* z is constrained to 5 bits, p_high to 5 bits, p_low to 9 bits */
	z &= 0x1f;
    7660:	400c      	ands	r4, r1
	y1 = (clock >> 1) & 0x01;
	y2 = y1 << 5;
	a = (a1 ^ (clock >> 21)) & 0x1f;
	/* b is already defined */
	c = (c1 ^ (clock >> 16)) & 0x1f;
	d = (d1 ^ (clock >> 7)) & 0x1ff;
    7662:	881b      	ldrh	r3, [r3, #0]
    7664:	ea83 10d0 	eor.w	r0, r3, r0, lsr #7
static u8 perm5(u8 z, u8 p_high, u16 p_low)
{
	/* z is constrained to 5 bits, p_high to 5 bits, p_low to 9 bits */
	z &= 0x1f;
	p_high &= 0x1f;
	p_low &= 0x1ff;
    7668:	f3c0 0008 	ubfx	r0, r0, #0, #9
    766c:	b280      	uxth	r0, r0
	u8 tmp, output, z_bit[5], p[14];
	static const u8 index1[] = {0, 2, 1, 3, 0, 1, 0, 3, 1, 0, 2, 1, 0, 1};
	static const u8 index2[] = {1, 3, 2, 4, 4, 3, 2, 4, 4, 3, 4, 3, 3, 2};

	/* bits of p_low and p_high are control signals */
	for (i = 0; i < 9; i++)
    766e:	2300      	movs	r3, #0
		p[i] = (p_low >> i) & 0x01;
    7670:	fa40 f103 	asr.w	r1, r0, r3
    7674:	ad02      	add	r5, sp, #8
    7676:	f001 0101 	and.w	r1, r1, #1
    767a:	5559      	strb	r1, [r3, r5]
	u8 tmp, output, z_bit[5], p[14];
	static const u8 index1[] = {0, 2, 1, 3, 0, 1, 0, 3, 1, 0, 2, 1, 0, 1};
	static const u8 index2[] = {1, 3, 2, 4, 4, 3, 2, 4, 4, 3, 4, 3, 3, 2};

	/* bits of p_low and p_high are control signals */
	for (i = 0; i < 9; i++)
    767c:	3301      	adds	r3, #1
    767e:	2b09      	cmp	r3, #9
    7680:	d1f6      	bne.n	7670 <next_hop+0x58>
    7682:	2300      	movs	r3, #0
		p[i] = (p_low >> i) & 0x01;
	for (i = 0; i < 5; i++)
		p[i+9] = (p_high >> i) & 0x01;
    7684:	fa4c f003 	asr.w	r0, ip, r3
    7688:	18e9      	adds	r1, r5, r3
	static const u8 index2[] = {1, 3, 2, 4, 4, 3, 2, 4, 4, 3, 4, 3, 3, 2};

	/* bits of p_low and p_high are control signals */
	for (i = 0; i < 9; i++)
		p[i] = (p_low >> i) & 0x01;
	for (i = 0; i < 5; i++)
    768a:	3301      	adds	r3, #1
		p[i+9] = (p_high >> i) & 0x01;
    768c:	f000 0001 	and.w	r0, r0, #1
	static const u8 index2[] = {1, 3, 2, 4, 4, 3, 2, 4, 4, 3, 4, 3, 3, 2};

	/* bits of p_low and p_high are control signals */
	for (i = 0; i < 9; i++)
		p[i] = (p_low >> i) & 0x01;
	for (i = 0; i < 5; i++)
    7690:	2b05      	cmp	r3, #5
		p[i+9] = (p_high >> i) & 0x01;
    7692:	7248      	strb	r0, [r1, #9]
	static const u8 index2[] = {1, 3, 2, 4, 4, 3, 2, 4, 4, 3, 4, 3, 3, 2};

	/* bits of p_low and p_high are control signals */
	for (i = 0; i < 9; i++)
		p[i] = (p_low >> i) & 0x01;
	for (i = 0; i < 5; i++)
    7694:	d1f6      	bne.n	7684 <next_hop+0x6c>
    7696:	2300      	movs	r3, #0
		p[i+9] = (p_high >> i) & 0x01;

	/* bit swapping will be easier with an array of bits */
	for (i = 0; i < 5; i++)
		z_bit[i] = (z >> i) & 0x01;
    7698:	fa44 f103 	asr.w	r1, r4, r3
    769c:	f001 0101 	and.w	r1, r1, #1
    76a0:	f80d 1003 	strb.w	r1, [sp, r3]
		p[i] = (p_low >> i) & 0x01;
	for (i = 0; i < 5; i++)
		p[i+9] = (p_high >> i) & 0x01;

	/* bit swapping will be easier with an array of bits */
	for (i = 0; i < 5; i++)
    76a4:	3301      	adds	r3, #1
    76a6:	2b05      	cmp	r3, #5
    76a8:	d1f6      	bne.n	7698 <next_hop+0x80>
    76aa:	230d      	movs	r3, #13
		z_bit[i] = (z >> i) & 0x01;

	/* butterfly operations */
	for (i = 13; i >= 0; i--) {
		/* swap bits according to index arrays if control signal tells us to */
		if (p[i]) {
    76ac:	5ce9      	ldrb	r1, [r5, r3]
    76ae:	b179      	cbz	r1, 76d0 <next_hop+0xb8>
			tmp = z_bit[index1[i]];
    76b0:	4922      	ldr	r1, [pc, #136]	; (773c <next_hop+0x124>)
    76b2:	a806      	add	r0, sp, #24
    76b4:	5c5c      	ldrb	r4, [r3, r1]
			z_bit[index1[i]] = z_bit[index2[i]];
    76b6:	310e      	adds	r1, #14

	/* butterfly operations */
	for (i = 13; i >= 0; i--) {
		/* swap bits according to index arrays if control signal tells us to */
		if (p[i]) {
			tmp = z_bit[index1[i]];
    76b8:	4404      	add	r4, r0
			z_bit[index1[i]] = z_bit[index2[i]];
    76ba:	5c58      	ldrb	r0, [r3, r1]
    76bc:	a906      	add	r1, sp, #24
    76be:	4408      	add	r0, r1

	/* butterfly operations */
	for (i = 13; i >= 0; i--) {
		/* swap bits according to index arrays if control signal tells us to */
		if (p[i]) {
			tmp = z_bit[index1[i]];
    76c0:	f814 cc18 	ldrb.w	ip, [r4, #-24]
			z_bit[index1[i]] = z_bit[index2[i]];
    76c4:	f810 1c18 	ldrb.w	r1, [r0, #-24]
    76c8:	f804 1c18 	strb.w	r1, [r4, #-24]
			z_bit[index2[i]] = tmp;
    76cc:	f800 cc18 	strb.w	ip, [r0, #-24]
	/* bit swapping will be easier with an array of bits */
	for (i = 0; i < 5; i++)
		z_bit[i] = (z >> i) & 0x01;

	/* butterfly operations */
	for (i = 13; i >= 0; i--) {
    76d0:	f113 33ff 	adds.w	r3, r3, #4294967295	; 0xffffffff
    76d4:	d2ea      	bcs.n	76ac <next_hop+0x94>
    76d6:	2100      	movs	r1, #0
    76d8:	460b      	mov	r3, r1
	}

	/* reconstruct output from rearranged bits */
	output = 0;
	for (i = 0; i < 5; i++)
		output += z_bit[i] << i;
    76da:	f81d 0003 	ldrb.w	r0, [sp, r3]
    76de:	4098      	lsls	r0, r3
		}
	}

	/* reconstruct output from rearranged bits */
	output = 0;
	for (i = 0; i < 5; i++)
    76e0:	3301      	adds	r3, #1
		output += z_bit[i] << i;
    76e2:	4401      	add	r1, r0
		}
	}

	/* reconstruct output from rearranged bits */
	output = 0;
	for (i = 0; i < 5; i++)
    76e4:	2b05      	cmp	r3, #5
		output += z_bit[i] << i;
    76e6:	b2c9      	uxtb	r1, r1
		}
	}

	/* reconstruct output from rearranged bits */
	output = 0;
	for (i = 0; i < 5; i++)
    76e8:	d1f7      	bne.n	76da <next_hop+0xc2>
	perm = perm5(
		((x + a) % 32) ^ b,
		(y1 * 0x1f) ^ c,
		d);
	/* hop selection */
	next_channel = bank[(perm + e + f + y2) % NUM_BREDR_CHANNELS];
    76ea:	4b15      	ldr	r3, [pc, #84]	; (7740 <next_hop+0x128>)
    76ec:	4437      	add	r7, r6
    76ee:	781b      	ldrb	r3, [r3, #0]
    76f0:	4419      	add	r1, r3
    76f2:	440f      	add	r7, r1
    76f4:	234f      	movs	r3, #79	; 0x4f
    76f6:	fbb7 f0f3 	udiv	r0, r7, r3
    76fa:	fb03 7710 	mls	r7, r3, r0, r7
    76fe:	4b11      	ldr	r3, [pc, #68]	; (7744 <next_hop+0x12c>)
    7700:	5dd8      	ldrb	r0, [r3, r7]
	if(afh_enabled) {
    7702:	4b11      	ldr	r3, [pc, #68]	; (7748 <next_hop+0x130>)
    7704:	781b      	ldrb	r3, [r3, #0]
    7706:	b16b      	cbz	r3, 7724 <next_hop+0x10c>
		f_dash = base_f % used_channels;
    7708:	4b10      	ldr	r3, [pc, #64]	; (774c <next_hop+0x134>)
    770a:	781b      	ldrb	r3, [r3, #0]
    770c:	fbb2 f0f3 	udiv	r0, r2, r3
    7710:	fb03 2210 	mls	r2, r3, r0, r2
		next_channel = afh_bank[(perm + e + f_dash + y2) % used_channels];
    7714:	4416      	add	r6, r2
    7716:	440e      	add	r6, r1
    7718:	fbb6 f1f3 	udiv	r1, r6, r3
    771c:	fb03 6611 	mls	r6, r3, r1, r6
    7720:	4b0b      	ldr	r3, [pc, #44]	; (7750 <next_hop+0x138>)
    7722:	5d98      	ldrb	r0, [r3, r6]
	}
	return (2402 + next_channel);

}
    7724:	f600 1062 	addw	r0, r0, #2402	; 0x962
    7728:	b007      	add	sp, #28
    772a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    772c:	1000158c 	.word	0x1000158c
    7730:	1000158b 	.word	0x1000158b
    7734:	10001538 	.word	0x10001538
    7738:	1000153a 	.word	0x1000153a
    773c:	0000a8bb 	.word	0x0000a8bb
    7740:	100015dc 	.word	0x100015dc
    7744:	1000158d 	.word	0x1000158d
    7748:	100014a7 	.word	0x100014a7
    774c:	10001009 	.word	0x10001009
    7750:	1000153c 	.word	0x1000153c

00007754 <btle_channel_index>:
}

u8 btle_channel_index(u8 channel) {
	u8 idx;
	channel /= 2;
	if (channel == 0)
    7754:	0840      	lsrs	r0, r0, #1
    7756:	d00a      	beq.n	776e <btle_channel_index+0x1a>
		idx = 37;
	else if (channel < 12)
    7758:	280b      	cmp	r0, #11
    775a:	d801      	bhi.n	7760 <btle_channel_index+0xc>
		idx = channel - 1;
    775c:	3801      	subs	r0, #1
    775e:	e004      	b.n	776a <btle_channel_index+0x16>
	else if (channel == 12)
    7760:	280c      	cmp	r0, #12
    7762:	d006      	beq.n	7772 <btle_channel_index+0x1e>
		idx = 38;
	else if (channel < 39)
    7764:	2826      	cmp	r0, #38	; 0x26
    7766:	d806      	bhi.n	7776 <btle_channel_index+0x22>
		idx = channel - 2;
    7768:	3802      	subs	r0, #2
    776a:	b2c0      	uxtb	r0, r0
    776c:	4770      	bx	lr

u8 btle_channel_index(u8 channel) {
	u8 idx;
	channel /= 2;
	if (channel == 0)
		idx = 37;
    776e:	2025      	movs	r0, #37	; 0x25
    7770:	4770      	bx	lr
	else if (channel < 12)
		idx = channel - 1;
	else if (channel == 12)
		idx = 38;
    7772:	2026      	movs	r0, #38	; 0x26
    7774:	4770      	bx	lr
	else if (channel < 39)
		idx = channel - 2;
	else
		idx = 39;
    7776:	2027      	movs	r0, #39	; 0x27
	return idx;
}
    7778:	4770      	bx	lr

0000777a <btle_channel_index_to_phys>:

u16 btle_channel_index_to_phys(u8 idx) {
	u16 phys;
	if (idx < 11)
    777a:	280a      	cmp	r0, #10
    777c:	d802      	bhi.n	7784 <btle_channel_index_to_phys+0xa>
		phys = 2404 + 2 * idx;
    777e:	f200 40b2 	addw	r0, r0, #1202	; 0x4b2
    7782:	e003      	b.n	778c <btle_channel_index_to_phys+0x12>
	else if (idx < 37)
    7784:	2824      	cmp	r0, #36	; 0x24
    7786:	d803      	bhi.n	7790 <btle_channel_index_to_phys+0x16>
		phys = 2428 + 2 * (idx - 11);
    7788:	f200 40b3 	addw	r0, r0, #1203	; 0x4b3
    778c:	0040      	lsls	r0, r0, #1
    778e:	4770      	bx	lr
	else if (idx == 37)
    7790:	2825      	cmp	r0, #37	; 0x25
    7792:	d007      	beq.n	77a4 <btle_channel_index_to_phys+0x2a>
		phys = 2402;
	else if (idx == 38)
		phys = 2426;
    7794:	f640 137a 	movw	r3, #2426	; 0x97a
    7798:	2826      	cmp	r0, #38	; 0x26
    779a:	bf0c      	ite	eq
    779c:	4618      	moveq	r0, r3
    779e:	f44f 601b 	movne.w	r0, #2480	; 0x9b0
    77a2:	4770      	bx	lr
	if (idx < 11)
		phys = 2404 + 2 * idx;
	else if (idx < 37)
		phys = 2428 + 2 * (idx - 11);
	else if (idx == 37)
		phys = 2402;
    77a4:	f640 1062 	movw	r0, #2402	; 0x962
	else if (idx == 38)
		phys = 2426;
	else
		phys = 2480;
	return phys;
}
    77a8:	4770      	bx	lr

000077aa <btle_next_hop>:

extern u8 le_channel_idx;
extern u8 le_hop_amount;

u16 btle_next_hop(le_state_t *le)
{
    77aa:	b538      	push	{r3, r4, r5, lr}
	u16 phys = btle_channel_index_to_phys(le->channel_idx);
    77ac:	7d45      	ldrb	r5, [r0, #21]

extern u8 le_channel_idx;
extern u8 le_hop_amount;

u16 btle_next_hop(le_state_t *le)
{
    77ae:	4604      	mov	r4, r0
	u16 phys = btle_channel_index_to_phys(le->channel_idx);
    77b0:	4628      	mov	r0, r5
    77b2:	f7ff ffe2 	bl	777a <btle_channel_index_to_phys>
	le->channel_idx = (le->channel_idx + le->channel_increment) % 37;
    77b6:	7da2      	ldrb	r2, [r4, #22]
    77b8:	2325      	movs	r3, #37	; 0x25
    77ba:	442a      	add	r2, r5
    77bc:	fb92 f1f3 	sdiv	r1, r2, r3
    77c0:	fb03 2311 	mls	r3, r3, r1, r2
    77c4:	7563      	strb	r3, [r4, #21]
	return phys;
}
    77c6:	bd38      	pop	{r3, r4, r5, pc}

000077c8 <btle_calc_crc>:
//			0x6ff46e
//
//		bytes in packet will be:
//		  { 0x6e, 0xf4, 0x6f }
//
u32 btle_calc_crc(u32 crc_init, u8 *data, int len) {
    77c8:	b570      	push	{r4, r5, r6, lr}
	u32 state = crc_init & 0xffffff;
	u32 lfsr_mask = 0x5a6000; // 010110100110000000000000
	int i, j;

	for (i = 0; i < len; ++i) {
    77ca:	2300      	movs	r3, #0
//
//		bytes in packet will be:
//		  { 0x6e, 0xf4, 0x6f }
//
u32 btle_calc_crc(u32 crc_init, u8 *data, int len) {
	u32 state = crc_init & 0xffffff;
    77cc:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	u32 lfsr_mask = 0x5a6000; // 010110100110000000000000
	int i, j;

	for (i = 0; i < len; ++i) {
    77d0:	4293      	cmp	r3, r2
    77d2:	da14      	bge.n	77fe <btle_calc_crc+0x36>
		u8 cur = data[i];
    77d4:	5ccd      	ldrb	r5, [r1, r3]
    77d6:	2408      	movs	r4, #8
		for (j = 0; j < 8; ++j) {
			int next_bit = (state ^ cur) & 1;
    77d8:	ea85 0600 	eor.w	r6, r5, r0
			cur >>= 1;
			state >>= 1;
			if (next_bit) {
    77dc:	f016 0f01 	tst.w	r6, #1
    77e0:	ea4f 0555 	mov.w	r5, r5, lsr #1
    77e4:	ea4f 0050 	mov.w	r0, r0, lsr #1
    77e8:	d005      	beq.n	77f6 <btle_calc_crc+0x2e>
				state |= 1 << 23;
    77ea:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
				state ^= lfsr_mask;
    77ee:	f480 00b4 	eor.w	r0, r0, #5898240	; 0x5a0000
    77f2:	f480 40c0 	eor.w	r0, r0, #24576	; 0x6000
	u32 lfsr_mask = 0x5a6000; // 010110100110000000000000
	int i, j;

	for (i = 0; i < len; ++i) {
		u8 cur = data[i];
		for (j = 0; j < 8; ++j) {
    77f6:	3c01      	subs	r4, #1
    77f8:	d1ee      	bne.n	77d8 <btle_calc_crc+0x10>
u32 btle_calc_crc(u32 crc_init, u8 *data, int len) {
	u32 state = crc_init & 0xffffff;
	u32 lfsr_mask = 0x5a6000; // 010110100110000000000000
	int i, j;

	for (i = 0; i < len; ++i) {
    77fa:	3301      	adds	r3, #1
    77fc:	e7e8      	b.n	77d0 <btle_calc_crc+0x8>
			}
		}
	}

	return state;
}
    77fe:	bd70      	pop	{r4, r5, r6, pc}

00007800 <btle_reverse_crc>:
// runs the CRC in reverse to generate a CRCInit
//
//	crc should be big endian
//	the return will be big endian
//
u32 btle_reverse_crc(u32 crc, u8 *data, int len) {
    7800:	b570      	push	{r4, r5, r6, lr}
	u32 state = crc;
	u32 lfsr_mask = 0xb4c000; // 101101001100000000000000
	u32 ret;
	int i, j;

	for (i = len - 1; i >= 0; --i) {
    7802:	3a01      	subs	r2, #1
    7804:	2a00      	cmp	r2, #0
    7806:	db14      	blt.n	7832 <btle_reverse_crc+0x32>
		u8 cur = data[i];
    7808:	5c8d      	ldrb	r5, [r1, r2]
    780a:	2307      	movs	r3, #7
		for (j = 0; j < 8; ++j) {
			int top_bit = state >> 23;
    780c:	0dc4      	lsrs	r4, r0, #23
			state = (state << 1) & 0xffffff;
    780e:	0040      	lsls	r0, r0, #1
    7810:	f020 467f 	bic.w	r6, r0, #4278190080	; 0xff000000
			state |= top_bit ^ ((cur >> (7 - j)) & 1);
    7814:	fa45 f003 	asr.w	r0, r5, r3
    7818:	f000 0001 	and.w	r0, r0, #1
    781c:	4060      	eors	r0, r4
    781e:	4330      	orrs	r0, r6
			if (top_bit)
    7820:	b11c      	cbz	r4, 782a <btle_reverse_crc+0x2a>
				state ^= lfsr_mask;
    7822:	f480 0034 	eor.w	r0, r0, #11796480	; 0xb40000
    7826:	f480 4040 	eor.w	r0, r0, #49152	; 0xc000
	u32 ret;
	int i, j;

	for (i = len - 1; i >= 0; --i) {
		u8 cur = data[i];
		for (j = 0; j < 8; ++j) {
    782a:	f113 33ff 	adds.w	r3, r3, #4294967295	; 0xffffffff
    782e:	d2ed      	bcs.n	780c <btle_reverse_crc+0xc>
    7830:	e7e7      	b.n	7802 <btle_reverse_crc+0x2>
	u32 state = crc;
	u32 lfsr_mask = 0xb4c000; // 101101001100000000000000
	u32 ret;
	int i, j;

	for (i = len - 1; i >= 0; --i) {
    7832:	2300      	movs	r3, #0
    7834:	461a      	mov	r2, r3
		}
	}

	ret = 0;
	for (i = 0; i < 24; ++i)
		ret |= ((state >> i) & 1) << (23 - i);
    7836:	fa20 f103 	lsr.w	r1, r0, r3
    783a:	f1c3 0417 	rsb	r4, r3, #23
    783e:	f001 0101 	and.w	r1, r1, #1
    7842:	40a1      	lsls	r1, r4
				state ^= lfsr_mask;
		}
	}

	ret = 0;
	for (i = 0; i < 24; ++i)
    7844:	3301      	adds	r3, #1
    7846:	2b18      	cmp	r3, #24
		ret |= ((state >> i) & 1) << (23 - i);
    7848:	ea42 0201 	orr.w	r2, r2, r1
				state ^= lfsr_mask;
		}
	}

	ret = 0;
	for (i = 0; i < 24; ++i)
    784c:	d1f3      	bne.n	7836 <btle_reverse_crc+0x36>
		ret |= ((state >> i) & 1) << (23 - i);

	return ret;
}
    784e:	4610      	mov	r0, r2
    7850:	bd70      	pop	{r4, r5, r6, pc}
    7852:	0000      	movs	r0, r0

00007854 <btle_crcgen_lut>:
 * Michael Ossmann for writing and optimizing this.
 *
 * Arguments: CRCInit, pointer to start of packet, length of packet in
 * bytes
 * */
u32 btle_crcgen_lut(u32 crc_init, u8 *data, int len) {
    7854:	b530      	push	{r4, r5, lr}
	u32 state;
	int i;
	u8 key;

	state = crc_init & 0xffffff;
	for (i = 0; i < len; ++i) {
    7856:	2300      	movs	r3, #0
u32 btle_crcgen_lut(u32 crc_init, u8 *data, int len) {
	u32 state;
	int i;
	u8 key;

	state = crc_init & 0xffffff;
    7858:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	for (i = 0; i < len; ++i) {
    785c:	4293      	cmp	r3, r2
    785e:	da09      	bge.n	7874 <btle_crcgen_lut+0x20>
		key = data[i] ^ (state & 0xff);
    7860:	5ccd      	ldrb	r5, [r1, r3]
		state = (state >> 8) ^ btle_crc_lut[key];
    7862:	4c05      	ldr	r4, [pc, #20]	; (7878 <btle_crcgen_lut+0x24>)
	int i;
	u8 key;

	state = crc_init & 0xffffff;
	for (i = 0; i < len; ++i) {
		key = data[i] ^ (state & 0xff);
    7864:	4045      	eors	r5, r0
		state = (state >> 8) ^ btle_crc_lut[key];
    7866:	b2ed      	uxtb	r5, r5
    7868:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
	u32 state;
	int i;
	u8 key;

	state = crc_init & 0xffffff;
	for (i = 0; i < len; ++i) {
    786c:	3301      	adds	r3, #1
		key = data[i] ^ (state & 0xff);
		state = (state >> 8) ^ btle_crc_lut[key];
    786e:	ea84 2010 	eor.w	r0, r4, r0, lsr #8
    7872:	e7f3      	b.n	785c <btle_crcgen_lut+0x8>
	}
	return state;
}
    7874:	bd30      	pop	{r4, r5, pc}
    7876:	bf00      	nop
    7878:	100004a0 	.word	0x100004a0

0000787c <usb_vendor_request_handler>:
*/

VendorRequestHandler *v_req_handler;

BOOL usb_vendor_request_handler(TSetupPacket *pSetup, int *piLen, u8 **ppbData)
{
    787c:	b513      	push	{r0, r1, r4, lr}
    787e:	460b      	mov	r3, r1
	int rv;
	u16 params[2] = {pSetup->wValue, pSetup->wIndex};
    7880:	8841      	ldrh	r1, [r0, #2]
	rv = v_req_handler(pSetup->bRequest, params, *ppbData, piLen);
    7882:	6812      	ldr	r2, [r2, #0]
VendorRequestHandler *v_req_handler;

BOOL usb_vendor_request_handler(TSetupPacket *pSetup, int *piLen, u8 **ppbData)
{
	int rv;
	u16 params[2] = {pSetup->wValue, pSetup->wIndex};
    7884:	f8ad 1004 	strh.w	r1, [sp, #4]
    7888:	8881      	ldrh	r1, [r0, #4]
	rv = v_req_handler(pSetup->bRequest, params, *ppbData, piLen);
    788a:	7840      	ldrb	r0, [r0, #1]
VendorRequestHandler *v_req_handler;

BOOL usb_vendor_request_handler(TSetupPacket *pSetup, int *piLen, u8 **ppbData)
{
	int rv;
	u16 params[2] = {pSetup->wValue, pSetup->wIndex};
    788c:	f8ad 1006 	strh.w	r1, [sp, #6]
	rv = v_req_handler(pSetup->bRequest, params, *ppbData, piLen);
    7890:	4904      	ldr	r1, [pc, #16]	; (78a4 <usb_vendor_request_handler+0x28>)
    7892:	680c      	ldr	r4, [r1, #0]
    7894:	a901      	add	r1, sp, #4
    7896:	47a0      	blx	r4
	return (BOOL) (rv==1);
}
    7898:	1e43      	subs	r3, r0, #1
    789a:	4258      	negs	r0, r3
    789c:	4158      	adcs	r0, r3
    789e:	b002      	add	sp, #8
    78a0:	bd10      	pop	{r4, pc}
    78a2:	bf00      	nop
    78a4:	100036e4 	.word	0x100036e4

000078a8 <set_serial_descriptor>:


void set_serial_descriptor(u8 *descriptors) {
    78a8:	b530      	push	{r4, r5, lr}
    78aa:	b087      	sub	sp, #28
	u8 buf[17], *desc, nibble;
	int len, i;
	get_device_serial(buf, &len);
    78ac:	ad01      	add	r5, sp, #4
	rv = v_req_handler(pSetup->bRequest, params, *ppbData, piLen);
	return (BOOL) (rv==1);
}


void set_serial_descriptor(u8 *descriptors) {
    78ae:	4604      	mov	r4, r0
	u8 buf[17], *desc, nibble;
	int len, i;
	get_device_serial(buf, &len);
    78b0:	4669      	mov	r1, sp
    78b2:	4628      	mov	r0, r5
    78b4:	f001 faae 	bl	8e14 <get_device_serial>
	if(buf[0] == 0) { /* IAP success */
    78b8:	f89d 2004 	ldrb.w	r2, [sp, #4]
    78bc:	b9e2      	cbnz	r2, 78f8 <set_serial_descriptor+0x50>
    78be:	4623      	mov	r3, r4
		desc = descriptors + USB_SERIAL_OFFSET;
		for(i=0; i<16; i++) {
			nibble  = (buf[i+1]>>4) & 0xF;
    78c0:	3201      	adds	r2, #1
    78c2:	5ca9      	ldrb	r1, [r5, r2]
			desc[i * 4] = (nibble > 9) ? ('a' + nibble - 10) : ('0' + nibble);
			desc[1+ i * 4] = 0;
    78c4:	2000      	movs	r0, #0
	int len, i;
	get_device_serial(buf, &len);
	if(buf[0] == 0) { /* IAP success */
		desc = descriptors + USB_SERIAL_OFFSET;
		for(i=0; i<16; i++) {
			nibble  = (buf[i+1]>>4) & 0xF;
    78c6:	090c      	lsrs	r4, r1, #4
			desc[i * 4] = (nibble > 9) ? ('a' + nibble - 10) : ('0' + nibble);
    78c8:	2c09      	cmp	r4, #9
			desc[1+ i * 4] = 0;
			nibble = buf[i+1]&0xF;
    78ca:	f001 010f 	and.w	r1, r1, #15
	get_device_serial(buf, &len);
	if(buf[0] == 0) { /* IAP success */
		desc = descriptors + USB_SERIAL_OFFSET;
		for(i=0; i<16; i++) {
			nibble  = (buf[i+1]>>4) & 0xF;
			desc[i * 4] = (nibble > 9) ? ('a' + nibble - 10) : ('0' + nibble);
    78ce:	bf86      	itte	hi
    78d0:	3457      	addhi	r4, #87	; 0x57
    78d2:	b2e4      	uxtbhi	r4, r4
    78d4:	3430      	addls	r4, #48	; 0x30
			desc[1+ i * 4] = 0;
			nibble = buf[i+1]&0xF;
			desc[2 + i * 4] = (nibble > 9) ? ('a' + nibble - 10) : ('0' + nibble);
    78d6:	2909      	cmp	r1, #9
    78d8:	bf86      	itte	hi
    78da:	3157      	addhi	r1, #87	; 0x57
    78dc:	b2c9      	uxtbhi	r1, r1
    78de:	3130      	addls	r1, #48	; 0x30
	u8 buf[17], *desc, nibble;
	int len, i;
	get_device_serial(buf, &len);
	if(buf[0] == 0) { /* IAP success */
		desc = descriptors + USB_SERIAL_OFFSET;
		for(i=0; i<16; i++) {
    78e0:	2a10      	cmp	r2, #16
			nibble  = (buf[i+1]>>4) & 0xF;
			desc[i * 4] = (nibble > 9) ? ('a' + nibble - 10) : ('0' + nibble);
    78e2:	f883 407c 	strb.w	r4, [r3, #124]	; 0x7c
			desc[1+ i * 4] = 0;
    78e6:	f883 007d 	strb.w	r0, [r3, #125]	; 0x7d
			nibble = buf[i+1]&0xF;
			desc[2 + i * 4] = (nibble > 9) ? ('a' + nibble - 10) : ('0' + nibble);
    78ea:	f883 107e 	strb.w	r1, [r3, #126]	; 0x7e
			desc[3 + i * 4] = 0;
    78ee:	f883 007f 	strb.w	r0, [r3, #127]	; 0x7f
    78f2:	f103 0304 	add.w	r3, r3, #4
	u8 buf[17], *desc, nibble;
	int len, i;
	get_device_serial(buf, &len);
	if(buf[0] == 0) { /* IAP success */
		desc = descriptors + USB_SERIAL_OFFSET;
		for(i=0; i<16; i++) {
    78f6:	d1e3      	bne.n	78c0 <set_serial_descriptor+0x18>
			nibble = buf[i+1]&0xF;
			desc[2 + i * 4] = (nibble > 9) ? ('a' + nibble - 10) : ('0' + nibble);
			desc[3 + i * 4] = 0;
		}
	}
}
    78f8:	b007      	add	sp, #28
    78fa:	bd30      	pop	{r4, r5, pc}

000078fc <ubertooth_usb_init>:

int ubertooth_usb_init(VendorRequestHandler *vendor_req_handler)
{
    78fc:	b538      	push	{r3, r4, r5, lr}
	// initialise stack
	USBInit();

	set_serial_descriptor(abDescriptors);
    78fe:	4c0d      	ldr	r4, [pc, #52]	; (7934 <ubertooth_usb_init+0x38>)
		}
	}
}

int ubertooth_usb_init(VendorRequestHandler *vendor_req_handler)
{
    7900:	4605      	mov	r5, r0
	// initialise stack
	USBInit();
    7902:	f001 fb65 	bl	8fd0 <USBInit>

	set_serial_descriptor(abDescriptors);
    7906:	4620      	mov	r0, r4
    7908:	f7ff ffce 	bl	78a8 <set_serial_descriptor>
	
	// register device descriptors
	USBRegisterDescriptors(abDescriptors);
    790c:	4620      	mov	r0, r4
    790e:	f001 fd9d 	bl	944c <USBRegisterDescriptors>

	// Request handler
	v_req_handler = vendor_req_handler;
    7912:	4b09      	ldr	r3, [pc, #36]	; (7938 <ubertooth_usb_init+0x3c>)

	// override standard request handler
	USBRegisterRequestHandler(REQTYPE_TYPE_VENDOR, usb_vendor_request_handler, abVendorReqData);
    7914:	4a09      	ldr	r2, [pc, #36]	; (793c <ubertooth_usb_init+0x40>)
    7916:	2002      	movs	r0, #2
    7918:	4909      	ldr	r1, [pc, #36]	; (7940 <ubertooth_usb_init+0x44>)
	
	// register device descriptors
	USBRegisterDescriptors(abDescriptors);

	// Request handler
	v_req_handler = vendor_req_handler;
    791a:	601d      	str	r5, [r3, #0]

	// override standard request handler
	USBRegisterRequestHandler(REQTYPE_TYPE_VENDOR, usb_vendor_request_handler, abVendorReqData);
    791c:	f001 fb4e 	bl	8fbc <USBRegisterRequestHandler>

	// enable USB interrupts
	//ISER0 = ISER0_ISE_USB;

	// Enable WCID / driverless setup on Windows - Consumes Vendor Request 0xFF
	USBRegisterWinusbInterface(0xFF, "{8ac47a88-cc26-4aa9-887b-42ca8cf07a63}");
    7920:	4908      	ldr	r1, [pc, #32]	; (7944 <ubertooth_usb_init+0x48>)
    7922:	20ff      	movs	r0, #255	; 0xff
    7924:	f001 fd78 	bl	9418 <USBRegisterWinusbInterface>

	// connect to bus
	USBHwConnect(TRUE);
    7928:	2001      	movs	r0, #1
    792a:	f001 fbe6 	bl	90fa <USBHwConnect>

	return 0;
}
    792e:	2000      	movs	r0, #0
    7930:	bd38      	pop	{r3, r4, r5, pc}
    7932:	bf00      	nop
    7934:	100008a0 	.word	0x100008a0
    7938:	100036e4 	.word	0x100036e4
    793c:	100035e0 	.word	0x100035e0
    7940:	0000787d 	.word	0x0000787d
    7944:	0000a8d7 	.word	0x0000a8d7

00007948 <queue_init>:
volatile u32 head = 0;
volatile u32 tail = 0;

void queue_init(void)
{
	head = 0;
    7948:	4b04      	ldr	r3, [pc, #16]	; (795c <queue_init+0x14>)
    794a:	2100      	movs	r1, #0
	tail = 0;
	memset(fifo, 0, sizeof(fifo));
    794c:	4804      	ldr	r0, [pc, #16]	; (7960 <queue_init+0x18>)
    794e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
volatile u32 head = 0;
volatile u32 tail = 0;

void queue_init(void)
{
	head = 0;
    7952:	6019      	str	r1, [r3, #0]
	tail = 0;
    7954:	6059      	str	r1, [r3, #4]
	memset(fifo, 0, sizeof(fifo));
    7956:	f7fc bc6b 	b.w	4230 <memset>
    795a:	bf00      	nop
    795c:	10000e80 	.word	0x10000e80
    7960:	100015e0 	.word	0x100015e0

00007964 <usb_enqueue>:
}

usb_pkt_rx *usb_enqueue(void)
{
	u8 h = head & 0x7F;
    7964:	4b0a      	ldr	r3, [pc, #40]	; (7990 <usb_enqueue+0x2c>)
    7966:	6819      	ldr	r1, [r3, #0]
	u8 t = tail & 0x7F;
    7968:	6858      	ldr	r0, [r3, #4]
	u8 n = (t + 1) & 0x7F;

	/* fail if queue is full */
	if (h == n) {
    796a:	f001 017f 	and.w	r1, r1, #127	; 0x7f
}

usb_pkt_rx *usb_enqueue(void)
{
	u8 h = head & 0x7F;
	u8 t = tail & 0x7F;
    796e:	f000 007f 	and.w	r0, r0, #127	; 0x7f
	u8 n = (t + 1) & 0x7F;
    7972:	1c42      	adds	r2, r0, #1

	/* fail if queue is full */
	if (h == n) {
    7974:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    7978:	4291      	cmp	r1, r2
    797a:	d006      	beq.n	798a <usb_enqueue+0x26>
		return NULL;
	}

	++tail;
    797c:	685a      	ldr	r2, [r3, #4]
    797e:	3201      	adds	r2, #1
    7980:	605a      	str	r2, [r3, #4]
	return &fifo[t];
    7982:	4b04      	ldr	r3, [pc, #16]	; (7994 <usb_enqueue+0x30>)
    7984:	eb03 1080 	add.w	r0, r3, r0, lsl #6
    7988:	4770      	bx	lr
	u8 t = tail & 0x7F;
	u8 n = (t + 1) & 0x7F;

	/* fail if queue is full */
	if (h == n) {
		return NULL;
    798a:	2000      	movs	r0, #0
	}

	++tail;
	return &fifo[t];

}
    798c:	4770      	bx	lr
    798e:	bf00      	nop
    7990:	10000e80 	.word	0x10000e80
    7994:	100015e0 	.word	0x100015e0

00007998 <usb_enqueue_time>:

//JWHUR
usb_time_rx *usb_enqueue_time(void)
{
	u8 h = head & 0x7F;
    7998:	4b0a      	ldr	r3, [pc, #40]	; (79c4 <usb_enqueue_time+0x2c>)
    799a:	6819      	ldr	r1, [r3, #0]
	u8 t = tail & 0x7F;
    799c:	6858      	ldr	r0, [r3, #4]
	u8 n = (t + 1) & 0x7F;

	/* fail if queue is full */
	if (h == n) {
    799e:	f001 017f 	and.w	r1, r1, #127	; 0x7f

//JWHUR
usb_time_rx *usb_enqueue_time(void)
{
	u8 h = head & 0x7F;
	u8 t = tail & 0x7F;
    79a2:	f000 007f 	and.w	r0, r0, #127	; 0x7f
	u8 n = (t + 1) & 0x7F;
    79a6:	1c42      	adds	r2, r0, #1

	/* fail if queue is full */
	if (h == n) {
    79a8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    79ac:	4291      	cmp	r1, r2
    79ae:	d006      	beq.n	79be <usb_enqueue_time+0x26>
		return NULL;
	}

	++tail;
    79b0:	685a      	ldr	r2, [r3, #4]
    79b2:	3201      	adds	r2, #1
    79b4:	605a      	str	r2, [r3, #4]
	return &fifo[t];
    79b6:	4b04      	ldr	r3, [pc, #16]	; (79c8 <usb_enqueue_time+0x30>)
    79b8:	eb03 1080 	add.w	r0, r3, r0, lsl #6
    79bc:	4770      	bx	lr
	u8 t = tail & 0x7F;
	u8 n = (t + 1) & 0x7F;

	/* fail if queue is full */
	if (h == n) {
		return NULL;
    79be:	2000      	movs	r0, #0
	}

	++tail;
	return &fifo[t];

}
    79c0:	4770      	bx	lr
    79c2:	bf00      	nop
    79c4:	10000e80 	.word	0x10000e80
    79c8:	100015e0 	.word	0x100015e0

000079cc <dequeue>:


usb_pkt_rx *dequeue(void)
{
	u8 h = head & 0x7F;
    79cc:	4b08      	ldr	r3, [pc, #32]	; (79f0 <dequeue+0x24>)
    79ce:	6818      	ldr	r0, [r3, #0]
	u8 t = tail & 0x7F;
    79d0:	685a      	ldr	r2, [r3, #4]
}


usb_pkt_rx *dequeue(void)
{
	u8 h = head & 0x7F;
    79d2:	f000 007f 	and.w	r0, r0, #127	; 0x7f
	u8 t = tail & 0x7F;

	/* fail if queue is empty */
	if (h == t) {
    79d6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    79da:	4290      	cmp	r0, r2
    79dc:	d006      	beq.n	79ec <dequeue+0x20>
		return NULL;
	}

	++head;
    79de:	681a      	ldr	r2, [r3, #0]
    79e0:	3201      	adds	r2, #1
    79e2:	601a      	str	r2, [r3, #0]
	return &fifo[h];
    79e4:	4b03      	ldr	r3, [pc, #12]	; (79f4 <dequeue+0x28>)
    79e6:	eb03 1080 	add.w	r0, r3, r0, lsl #6
    79ea:	4770      	bx	lr
	u8 h = head & 0x7F;
	u8 t = tail & 0x7F;

	/* fail if queue is empty */
	if (h == t) {
		return NULL;
    79ec:	2000      	movs	r0, #0
	}

	++head;
	return &fifo[h];
}
    79ee:	4770      	bx	lr
    79f0:	10000e80 	.word	0x10000e80
    79f4:	100015e0 	.word	0x100015e0

000079f8 <dequeue_send>:

#define USB_KEEP_ALIVE 400000
u32 last_usb_pkt = 0;  // for keep alive packets

int dequeue_send(u32 clkn)
{
    79f8:	b537      	push	{r0, r1, r2, r4, r5, lr}
    79fa:	4605      	mov	r5, r0
	usb_pkt_rx *pkt = dequeue();
    79fc:	f7ff ffe6 	bl	79cc <dequeue>
    7a00:	4b0d      	ldr	r3, [pc, #52]	; (7a38 <dequeue_send+0x40>)
	if (pkt != NULL) {
    7a02:	4604      	mov	r4, r0
    7a04:	b138      	cbz	r0, 7a16 <dequeue_send+0x1e>
		last_usb_pkt = clkn;
		USBHwEPWrite(BULK_IN_EP, (u8 *)pkt, sizeof(usb_pkt_rx));
    7a06:	2082      	movs	r0, #130	; 0x82
    7a08:	4621      	mov	r1, r4
    7a0a:	2240      	movs	r2, #64	; 0x40

int dequeue_send(u32 clkn)
{
	usb_pkt_rx *pkt = dequeue();
	if (pkt != NULL) {
		last_usb_pkt = clkn;
    7a0c:	609d      	str	r5, [r3, #8]
		USBHwEPWrite(BULK_IN_EP, (u8 *)pkt, sizeof(usb_pkt_rx));
    7a0e:	f001 fba5 	bl	915c <USBHwEPWrite>
		return 1;
    7a12:	2001      	movs	r0, #1
    7a14:	e00e      	b.n	7a34 <dequeue_send+0x3c>
	} else {
		if (clkn - last_usb_pkt > USB_KEEP_ALIVE) {
    7a16:	689a      	ldr	r2, [r3, #8]
    7a18:	4908      	ldr	r1, [pc, #32]	; (7a3c <dequeue_send+0x44>)
    7a1a:	1aaa      	subs	r2, r5, r2
    7a1c:	428a      	cmp	r2, r1
    7a1e:	d908      	bls.n	7a32 <dequeue_send+0x3a>
			u8 pkt_type = KEEP_ALIVE;
    7a20:	2203      	movs	r2, #3
    7a22:	a902      	add	r1, sp, #8
    7a24:	f801 2d01 	strb.w	r2, [r1, #-1]!
			last_usb_pkt = clkn;
			USBHwEPWrite(BULK_IN_EP, &pkt_type, 1);
    7a28:	2082      	movs	r0, #130	; 0x82
    7a2a:	2201      	movs	r2, #1
		USBHwEPWrite(BULK_IN_EP, (u8 *)pkt, sizeof(usb_pkt_rx));
		return 1;
	} else {
		if (clkn - last_usb_pkt > USB_KEEP_ALIVE) {
			u8 pkt_type = KEEP_ALIVE;
			last_usb_pkt = clkn;
    7a2c:	609d      	str	r5, [r3, #8]
			USBHwEPWrite(BULK_IN_EP, &pkt_type, 1);
    7a2e:	f001 fb95 	bl	915c <USBHwEPWrite>
		}
		return 0;
    7a32:	4620      	mov	r0, r4
	}
}
    7a34:	b003      	add	sp, #12
    7a36:	bd30      	pop	{r4, r5, pc}
    7a38:	10000e80 	.word	0x10000e80
    7a3c:	00061a80 	.word	0x00061a80

00007a40 <handle_usb>:

void handle_usb(u32 clkn)
{
    7a40:	b538      	push	{r3, r4, r5, lr}
    7a42:	4604      	mov	r4, r0
	u8 epstat;

	/* write queued packets to USB if possible */
	epstat = USBHwEPGetStatus(BULK_IN_EP);
    7a44:	2082      	movs	r0, #130	; 0x82
    7a46:	f001 fb63 	bl	9110 <USBHwEPGetStatus>
	if (!(epstat & EPSTAT_B1FULL)) {
    7a4a:	0681      	lsls	r1, r0, #26
void handle_usb(u32 clkn)
{
	u8 epstat;

	/* write queued packets to USB if possible */
	epstat = USBHwEPGetStatus(BULK_IN_EP);
    7a4c:	4605      	mov	r5, r0
	if (!(epstat & EPSTAT_B1FULL)) {
    7a4e:	d402      	bmi.n	7a56 <handle_usb+0x16>
		dequeue_send(clkn);
    7a50:	4620      	mov	r0, r4
    7a52:	f7ff ffd1 	bl	79f8 <dequeue_send>
	}
	if (!(epstat & EPSTAT_B2FULL)) {
    7a56:	066a      	lsls	r2, r5, #25
    7a58:	d402      	bmi.n	7a60 <handle_usb+0x20>
		dequeue_send(clkn);
    7a5a:	4620      	mov	r0, r4
    7a5c:	f7ff ffcc 	bl	79f8 <dequeue_send>
	}

	/* polled "interrupt" */
	USBHwISR();
}
    7a60:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	if (!(epstat & EPSTAT_B2FULL)) {
		dequeue_send(clkn);
	}

	/* polled "interrupt" */
	USBHwISR();
    7a64:	f001 bbe6 	b.w	9234 <USBHwISR>

00007a68 <rssi_reset>:

int32_t rssi_sum;
int16_t rssi_iir[79] = {0};

void rssi_reset(void)
{
    7a68:	b508      	push	{r3, lr}
	memset(rssi_iir, 0, sizeof(rssi_iir));
    7a6a:	229e      	movs	r2, #158	; 0x9e
    7a6c:	4807      	ldr	r0, [pc, #28]	; (7a8c <rssi_reset+0x24>)
    7a6e:	2100      	movs	r1, #0
    7a70:	f7fc fbde 	bl	4230 <memset>

	rssi_count = 0;
    7a74:	4a06      	ldr	r2, [pc, #24]	; (7a90 <rssi_reset+0x28>)
    7a76:	2300      	movs	r3, #0
    7a78:	7013      	strb	r3, [r2, #0]
	rssi_sum = 0;
    7a7a:	4a06      	ldr	r2, [pc, #24]	; (7a94 <rssi_reset+0x2c>)
    7a7c:	6013      	str	r3, [r2, #0]
	rssi_max = INT8_MIN;
    7a7e:	4b06      	ldr	r3, [pc, #24]	; (7a98 <rssi_reset+0x30>)
    7a80:	2280      	movs	r2, #128	; 0x80
    7a82:	701a      	strb	r2, [r3, #0]
	rssi_min = INT8_MAX;
    7a84:	4b05      	ldr	r3, [pc, #20]	; (7a9c <rssi_reset+0x34>)
    7a86:	227f      	movs	r2, #127	; 0x7f
    7a88:	701a      	strb	r2, [r3, #0]
    7a8a:	bd08      	pop	{r3, pc}
    7a8c:	10000e8c 	.word	0x10000e8c
    7a90:	100014a6 	.word	0x100014a6
    7a94:	100036e8 	.word	0x100036e8
    7a98:	10001008 	.word	0x10001008
    7a9c:	1000100a 	.word	0x1000100a

00007aa0 <rssi_add>:
}

void rssi_add(int8_t v)
{
	rssi_max = (v > rssi_max) ? v : rssi_max;
    7aa0:	4b0b      	ldr	r3, [pc, #44]	; (7ad0 <rssi_add+0x30>)
    7aa2:	f993 2000 	ldrsb.w	r2, [r3]
    7aa6:	4290      	cmp	r0, r2
    7aa8:	bfa8      	it	ge
    7aaa:	4602      	movge	r2, r0
    7aac:	701a      	strb	r2, [r3, #0]
	rssi_min = (v < rssi_min) ? v : rssi_min;
    7aae:	4b09      	ldr	r3, [pc, #36]	; (7ad4 <rssi_add+0x34>)
    7ab0:	f993 2000 	ldrsb.w	r2, [r3]
    7ab4:	4290      	cmp	r0, r2
    7ab6:	bfb8      	it	lt
    7ab8:	4602      	movlt	r2, r0
    7aba:	701a      	strb	r2, [r3, #0]
	rssi_sum += ((int32_t)v * 256);  // scaled int math (x256)
    7abc:	4b06      	ldr	r3, [pc, #24]	; (7ad8 <rssi_add+0x38>)
    7abe:	681a      	ldr	r2, [r3, #0]
    7ac0:	eb02 2000 	add.w	r0, r2, r0, lsl #8
    7ac4:	6018      	str	r0, [r3, #0]
	rssi_count += 1;
    7ac6:	4b05      	ldr	r3, [pc, #20]	; (7adc <rssi_add+0x3c>)
    7ac8:	781a      	ldrb	r2, [r3, #0]
    7aca:	3201      	adds	r2, #1
    7acc:	701a      	strb	r2, [r3, #0]
    7ace:	4770      	bx	lr
    7ad0:	10001008 	.word	0x10001008
    7ad4:	1000100a 	.word	0x1000100a
    7ad8:	100036e8 	.word	0x100036e8
    7adc:	100014a6 	.word	0x100014a6

00007ae0 <rssi_iir_update>:
}

/* For sweep mode, update IIR per channel. Otherwise, use single value. */
void rssi_iir_update(uint16_t channel)
{
    7ae0:	b510      	push	{r4, lr}
	int32_t rssi_iir_acc;

	/* Use array to track 79 Bluetooth channels, or just first slot
	 * of array if the frequency is not a valid Bluetooth channel. */
	if ( channel < 2402 || channel < 2480 )
		channel = 2402;
    7ae2:	f640 1362 	movw	r3, #2402	; 0x962
    7ae6:	f5b0 6f1b 	cmp.w	r0, #2480	; 0x9b0
    7aea:	bf38      	it	cc
    7aec:	4618      	movcc	r0, r3

	int i = channel - 2402;

	// IIR using scaled int math (x256)
	if (rssi_count != 0)
    7aee:	4b0d      	ldr	r3, [pc, #52]	; (7b24 <rssi_iir_update+0x44>)
	/* Use array to track 79 Bluetooth channels, or just first slot
	 * of array if the frequency is not a valid Bluetooth channel. */
	if ( channel < 2402 || channel < 2480 )
		channel = 2402;

	int i = channel - 2402;
    7af0:	f6a0 1062 	subw	r0, r0, #2402	; 0x962

	// IIR using scaled int math (x256)
	if (rssi_count != 0)
    7af4:	781b      	ldrb	r3, [r3, #0]
    7af6:	b123      	cbz	r3, 7b02 <rssi_iir_update+0x22>
		avg = (rssi_sum  + 128) / rssi_count;
    7af8:	4a0b      	ldr	r2, [pc, #44]	; (7b28 <rssi_iir_update+0x48>)
    7afa:	6812      	ldr	r2, [r2, #0]
    7afc:	3280      	adds	r2, #128	; 0x80
    7afe:	fb92 f3f3 	sdiv	r3, r2, r3
	else
		avg = 0; // really an error
	rssi_iir_acc = rssi_iir[i] * (256-RSSI_IIR_ALPHA);
	rssi_iir_acc += avg * RSSI_IIR_ALPHA;
    7b02:	2403      	movs	r4, #3
	// IIR using scaled int math (x256)
	if (rssi_count != 0)
		avg = (rssi_sum  + 128) / rssi_count;
	else
		avg = 0; // really an error
	rssi_iir_acc = rssi_iir[i] * (256-RSSI_IIR_ALPHA);
    7b04:	4a09      	ldr	r2, [pc, #36]	; (7b2c <rssi_iir_update+0x4c>)
	rssi_iir_acc += avg * RSSI_IIR_ALPHA;
    7b06:	4363      	muls	r3, r4
	// IIR using scaled int math (x256)
	if (rssi_count != 0)
		avg = (rssi_sum  + 128) / rssi_count;
	else
		avg = 0; // really an error
	rssi_iir_acc = rssi_iir[i] * (256-RSSI_IIR_ALPHA);
    7b08:	f932 1010 	ldrsh.w	r1, [r2, r0, lsl #1]
	rssi_iir_acc += avg * RSSI_IIR_ALPHA;
    7b0c:	24fd      	movs	r4, #253	; 0xfd
    7b0e:	fb04 3301 	mla	r3, r4, r1, r3
	rssi_iir[i] = (int16_t)((rssi_iir_acc + 128) / 256);
    7b12:	f44f 7180 	mov.w	r1, #256	; 0x100
    7b16:	3380      	adds	r3, #128	; 0x80
    7b18:	fb93 f3f1 	sdiv	r3, r3, r1
    7b1c:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    7b20:	bd10      	pop	{r4, pc}
    7b22:	bf00      	nop
    7b24:	100014a6 	.word	0x100014a6
    7b28:	100036e8 	.word	0x100036e8
    7b2c:	10000e8c 	.word	0x10000e8c

00007b30 <rssi_get_avg>:
int8_t rssi_get_avg(uint16_t channel)
{
	/* Use array to track 79 Bluetooth channels, or just first slot
	 * of array if the frequency is not a valid Bluetooth channel. */
	if ( channel < 2402 || channel < 2480 )
		channel = 2402;
    7b30:	f640 1362 	movw	r3, #2402	; 0x962
    7b34:	f5b0 6f1b 	cmp.w	r0, #2480	; 0x9b0
    7b38:	bf38      	it	cc
    7b3a:	4618      	movcc	r0, r3

	return (rssi_iir[channel-2402] + 128) / 256;
    7b3c:	4a05      	ldr	r2, [pc, #20]	; (7b54 <rssi_get_avg+0x24>)
    7b3e:	f6a0 1362 	subw	r3, r0, #2402	; 0x962
    7b42:	f932 0013 	ldrsh.w	r0, [r2, r3, lsl #1]
    7b46:	f44f 7380 	mov.w	r3, #256	; 0x100
    7b4a:	3080      	adds	r0, #128	; 0x80
    7b4c:	fb90 f0f3 	sdiv	r0, r0, r3
}
    7b50:	b240      	sxtb	r0, r0
    7b52:	4770      	bx	lr
    7b54:	10000e8c 	.word	0x10000e8c

00007b58 <cs_threshold_calc_and_set>:
	cs_threshold_cur = level;
	cs_no_squelch = (level <= -120);
}

void cs_threshold_calc_and_set(uint16_t channel)
{
    7b58:	b538      	push	{r3, r4, r5, lr}

	/* If threshold is max/avg based (>0), reset here while rx is
	 * off.  TODO - max-to-iir only works in SWEEP mode, where the
	 * channel is known to be in the BT band, i.e., rssi_iir has a
	 * value for it. */
	if (cs_threshold_req > 0) {
    7b5a:	4d15      	ldr	r5, [pc, #84]	; (7bb0 <cs_threshold_calc_and_set+0x58>)
    7b5c:	782c      	ldrb	r4, [r5, #0]
    7b5e:	b263      	sxtb	r3, r4
    7b60:	2b00      	cmp	r3, #0
    7b62:	dd05      	ble.n	7b70 <cs_threshold_calc_and_set+0x18>
		int8_t rssi = rssi_get_avg(channel);
    7b64:	f7ff ffe4 	bl	7b30 <rssi_get_avg>
		level = rssi - 54 + cs_threshold_req;
    7b68:	782c      	ldrb	r4, [r5, #0]
    7b6a:	3c36      	subs	r4, #54	; 0x36
    7b6c:	4420      	add	r0, r4
    7b6e:	b2c4      	uxtb	r4, r0
 * in 4dBm steps, so the provided level is rounded to the nearest
 * multiple of 4 by adding 56. Useful range is -100 to -20. */
static void cs_threshold_set(int8_t level, cs_samples_t samples)
{
	level = level < -120 ? -120 : level;
	level = level > -20 ? -20 : level;
    7b70:	f06f 0377 	mvn.w	r3, #119	; 0x77
 * global. CC2400 RSSI is determined by 54dBm + level. CS threshold is
 * in 4dBm steps, so the provided level is rounded to the nearest
 * multiple of 4 by adding 56. Useful range is -100 to -20. */
static void cs_threshold_set(int8_t level, cs_samples_t samples)
{
	level = level < -120 ? -120 : level;
    7b74:	b264      	sxtb	r4, r4
	level = level > -20 ? -20 : level;
    7b76:	429c      	cmp	r4, r3
    7b78:	bfb8      	it	lt
    7b7a:	461c      	movlt	r4, r3
    7b7c:	f06f 0313 	mvn.w	r3, #19
    7b80:	429c      	cmp	r4, r3
    7b82:	bfa8      	it	ge
    7b84:	461c      	movge	r4, r3
    7b86:	b2e4      	uxtb	r4, r4
	cc2400_set(RSSI, (uint8_t)((level + 56) & (0x3f << 2)) | ((uint8_t)samples&3));
    7b88:	f104 0138 	add.w	r1, r4, #56	; 0x38
    7b8c:	f001 01fc 	and.w	r1, r1, #252	; 0xfc
    7b90:	2006      	movs	r0, #6
    7b92:	f041 0103 	orr.w	r1, r1, #3
    7b96:	f000 ff62 	bl	8a5e <cc2400_set>
	cs_threshold_cur = level;
    7b9a:	4b06      	ldr	r3, [pc, #24]	; (7bb4 <cs_threshold_calc_and_set+0x5c>)
    7b9c:	701c      	strb	r4, [r3, #0]
	cs_no_squelch = (level <= -120);
    7b9e:	b264      	sxtb	r4, r4
    7ba0:	f114 0f77 	cmn.w	r4, #119	; 0x77
    7ba4:	4b04      	ldr	r3, [pc, #16]	; (7bb8 <cs_threshold_calc_and_set+0x60>)
    7ba6:	bfac      	ite	ge
    7ba8:	2400      	movge	r4, #0
    7baa:	2401      	movlt	r4, #1
    7bac:	701c      	strb	r4, [r3, #0]
    7bae:	bd38      	pop	{r3, r4, r5, pc}
    7bb0:	100014a8 	.word	0x100014a8
    7bb4:	10001520 	.word	0x10001520
    7bb8:	10001170 	.word	0x10001170

00007bbc <cs_trigger_enable>:
 * triggers EINT3, which could be used for other things (but is not
 * currently). TODO - EINT3 should be managed globally, not turned on
 * and off here. */
void cs_trigger_enable(void)
{
	cs_trigger = 0;
    7bbc:	4b07      	ldr	r3, [pc, #28]	; (7bdc <cs_trigger_enable+0x20>)
    7bbe:	2200      	movs	r2, #0
    7bc0:	701a      	strb	r2, [r3, #0]
	ISER0 = ISER0_ISE_EINT3;
    7bc2:	4b07      	ldr	r3, [pc, #28]	; (7be0 <cs_trigger_enable+0x24>)
    7bc4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    7bc8:	601a      	str	r2, [r3, #0]
	IO2IntClr = PIN_GIO6;      // Clear pending
    7bca:	4b06      	ldr	r3, [pc, #24]	; (7be4 <cs_trigger_enable+0x28>)
    7bcc:	2204      	movs	r2, #4
    7bce:	601a      	str	r2, [r3, #0]
	IO2IntEnF |= PIN_GIO6;     // Enable port 2.2 falling (CS active low)
    7bd0:	689a      	ldr	r2, [r3, #8]
    7bd2:	f042 0204 	orr.w	r2, r2, #4
    7bd6:	609a      	str	r2, [r3, #8]
    7bd8:	4770      	bx	lr
    7bda:	bf00      	nop
    7bdc:	10001521 	.word	0x10001521
    7be0:	e000e100 	.word	0xe000e100
    7be4:	400280ac 	.word	0x400280ac

00007be8 <cs_trigger_disable>:
}

void cs_trigger_disable(void)
{
	IO2IntEnF &= ~PIN_GIO6;    // Disable port 2.2 falling (CS active low)
    7be8:	4b07      	ldr	r3, [pc, #28]	; (7c08 <cs_trigger_disable+0x20>)
    7bea:	681a      	ldr	r2, [r3, #0]
    7bec:	f022 0204 	bic.w	r2, r2, #4
    7bf0:	601a      	str	r2, [r3, #0]
	IO2IntClr = PIN_GIO6;      // Clear pending
    7bf2:	2204      	movs	r2, #4
    7bf4:	f843 2c08 	str.w	r2, [r3, #-8]
	ICER0 = ICER0_ICE_EINT3;
    7bf8:	4b04      	ldr	r3, [pc, #16]	; (7c0c <cs_trigger_disable+0x24>)
    7bfa:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    7bfe:	601a      	str	r2, [r3, #0]
	cs_trigger = 0;
    7c00:	4b03      	ldr	r3, [pc, #12]	; (7c10 <cs_trigger_disable+0x28>)
    7c02:	2200      	movs	r2, #0
    7c04:	701a      	strb	r2, [r3, #0]
    7c06:	4770      	bx	lr
    7c08:	400280b4 	.word	0x400280b4
    7c0c:	e000e180 	.word	0xe000e180
    7c10:	10001521 	.word	0x10001521

00007c14 <cs_reset>:
}

void cs_reset(void)
{
    7c14:	b508      	push	{r3, lr}
	cs_trigger_disable();
    7c16:	f7ff ffe7 	bl	7be8 <cs_trigger_disable>

	cs_no_squelch = 0;
    7c1a:	4b04      	ldr	r3, [pc, #16]	; (7c2c <cs_reset+0x18>)
    7c1c:	2200      	movs	r2, #0
    7c1e:	701a      	strb	r2, [r3, #0]
	cs_threshold_req=CS_THRESHOLD_DEFAULT;
    7c20:	4a03      	ldr	r2, [pc, #12]	; (7c30 <cs_reset+0x1c>)
    7c22:	2388      	movs	r3, #136	; 0x88
    7c24:	7013      	strb	r3, [r2, #0]
	cs_threshold_cur=CS_THRESHOLD_DEFAULT;
    7c26:	4a03      	ldr	r2, [pc, #12]	; (7c34 <cs_reset+0x20>)
    7c28:	7013      	strb	r3, [r2, #0]
    7c2a:	bd08      	pop	{r3, pc}
    7c2c:	10001170 	.word	0x10001170
    7c30:	100014a8 	.word	0x100014a8
    7c34:	10001520 	.word	0x10001520

00007c38 <clkn_stop>:
#include "ubertooth.h"

void clkn_stop()
{
	/* stop and reset the timer to zero */
	T0TCR = TCR_Counter_Reset;
    7c38:	4b0a      	ldr	r3, [pc, #40]	; (7c64 <clkn_stop+0x2c>)
    7c3a:	2202      	movs	r2, #2
    7c3c:	601a      	str	r2, [r3, #0]

	clkn = 0;
    7c3e:	4a0a      	ldr	r2, [pc, #40]	; (7c68 <clkn_stop+0x30>)
    7c40:	2300      	movs	r3, #0
    7c42:	6013      	str	r3, [r2, #0]
	last_hop = 0;
    7c44:	4a09      	ldr	r2, [pc, #36]	; (7c6c <clkn_stop+0x34>)
    7c46:	6013      	str	r3, [r2, #0]

	clkn_offset = 0;
    7c48:	4a09      	ldr	r2, [pc, #36]	; (7c70 <clkn_stop+0x38>)
    7c4a:	6013      	str	r3, [r2, #0]
	clk100ns_offset = 0;
    7c4c:	4a09      	ldr	r2, [pc, #36]	; (7c74 <clkn_stop+0x3c>)
    7c4e:	8013      	strh	r3, [r2, #0]

	clk_drift_ppm = 0;
    7c50:	4a09      	ldr	r2, [pc, #36]	; (7c78 <clkn_stop+0x40>)
    7c52:	8013      	strh	r3, [r2, #0]
	clk_drift_correction = 0;
    7c54:	4a09      	ldr	r2, [pc, #36]	; (7c7c <clkn_stop+0x44>)
    7c56:	8013      	strh	r3, [r2, #0]

	clkn_last_drift_fix = 0;
    7c58:	4a09      	ldr	r2, [pc, #36]	; (7c80 <clkn_stop+0x48>)
    7c5a:	6013      	str	r3, [r2, #0]
	clkn_next_drift_fix = 0;
    7c5c:	4a09      	ldr	r2, [pc, #36]	; (7c84 <clkn_stop+0x4c>)
    7c5e:	6013      	str	r3, [r2, #0]
    7c60:	4770      	bx	lr
    7c62:	bf00      	nop
    7c64:	40004004 	.word	0x40004004
    7c68:	10001024 	.word	0x10001024
    7c6c:	10001000 	.word	0x10001000
    7c70:	10001018 	.word	0x10001018
    7c74:	10001172 	.word	0x10001172
    7c78:	100014a4 	.word	0x100014a4
    7c7c:	10001020 	.word	0x10001020
    7c80:	1000101c 	.word	0x1000101c
    7c84:	100014dc 	.word	0x100014dc

00007c88 <clkn_start>:
}

void clkn_start()
{
	/* start timer */
	T0TCR = TCR_Counter_Enable;
    7c88:	4b01      	ldr	r3, [pc, #4]	; (7c90 <clkn_start+0x8>)
    7c8a:	2201      	movs	r2, #1
    7c8c:	601a      	str	r2, [r3, #0]
    7c8e:	4770      	bx	lr
    7c90:	40004004 	.word	0x40004004

00007c94 <clkn_init>:
}

void clkn_init()
{
    7c94:	b508      	push	{r3, lr}
	 * Because these are reset defaults, we're assuming TIMER0 is powered on
	 * and in timer mode.  The TIMER0 peripheral clock should have been set by
	 * clock_start().
	 */

	clkn_stop();
    7c96:	f7ff ffcf 	bl	7c38 <clkn_stop>
#else
	/*
	 * The peripheral clock has a period of 20ns.  5 pclk periods
	 * makes one CLK100NS period (100 ns).
	 */
	T0PR = 4;
    7c9a:	4b06      	ldr	r3, [pc, #24]	; (7cb4 <clkn_init+0x20>)
    7c9c:	2204      	movs	r2, #4
    7c9e:	601a      	str	r2, [r3, #0]
#endif
	/* 3125 * 100 ns = 312.5 us, the Bluetooth clock (CLKN). */
	T0MR0 = 3124;
    7ca0:	f502 6243 	add.w	r2, r2, #3120	; 0xc30
    7ca4:	60da      	str	r2, [r3, #12]
	T0MCR = TMCR_MR0R | TMCR_MR0I;
    7ca6:	2203      	movs	r2, #3
    7ca8:	609a      	str	r2, [r3, #8]
	ISER0 = ISER0_ISE_TIMER0;
    7caa:	4b03      	ldr	r3, [pc, #12]	; (7cb8 <clkn_init+0x24>)
    7cac:	2202      	movs	r2, #2
    7cae:	601a      	str	r2, [r3, #0]
    7cb0:	bd08      	pop	{r3, pc}
    7cb2:	bf00      	nop
    7cb4:	4000400c 	.word	0x4000400c
    7cb8:	e000e100 	.word	0xe000e100

00007cbc <dma_disable>:
{
	// disable DMA engine:
	// refer to UM10360 LPC17xx User Manual Ch 31 Sec 31.6.1, PDF page 607

	// disable DMA interrupts
	ICER0 = ICER0_ICE_DMA;
    7cbc:	4b15      	ldr	r3, [pc, #84]	; (7d14 <dma_disable+0x58>)
    7cbe:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
    7cc2:	601a      	str	r2, [r3, #0]

	// disable active channels
	DMACC0Config = 0;
    7cc4:	4a14      	ldr	r2, [pc, #80]	; (7d18 <dma_disable+0x5c>)
    7cc6:	2300      	movs	r3, #0
    7cc8:	6013      	str	r3, [r2, #0]
	DMACC1Config = 0;
    7cca:	6213      	str	r3, [r2, #32]
	DMACC2Config = 0;
    7ccc:	6413      	str	r3, [r2, #64]	; 0x40
	DMACC3Config = 0;
    7cce:	6613      	str	r3, [r2, #96]	; 0x60
	DMACC4Config = 0;
    7cd0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	DMACC5Config = 0;
    7cd4:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
	DMACC6Config = 0;
    7cd8:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
	DMACC7Config = 0;
    7cdc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
	DMACIntTCClear = 0xFF;
    7ce0:	23ff      	movs	r3, #255	; 0xff
    7ce2:	f5a2 7284 	sub.w	r2, r2, #264	; 0x108
    7ce6:	6013      	str	r3, [r2, #0]
	DMACIntErrClr = 0xFF;
    7ce8:	6093      	str	r3, [r2, #8]

	// Disable the DMA controller by writing 0 to the DMA Enable bit in the DMACConfig
	// register.
	DMACConfig &= ~DMACConfig_E;
    7cea:	4b0c      	ldr	r3, [pc, #48]	; (7d1c <dma_disable+0x60>)
    7cec:	681a      	ldr	r2, [r3, #0]
    7cee:	f022 0201 	bic.w	r2, r2, #1
    7cf2:	601a      	str	r2, [r3, #0]
	while (DMACConfig & DMACConfig_E);
    7cf4:	681a      	ldr	r2, [r3, #0]
    7cf6:	f012 0201 	ands.w	r2, r2, #1
    7cfa:	d1fb      	bne.n	7cf4 <dma_disable+0x38>

	/* reset interrupt counters */
	rx_tc = 0;
    7cfc:	4b08      	ldr	r3, [pc, #32]	; (7d20 <dma_disable+0x64>)
    7cfe:	601a      	str	r2, [r3, #0]
	rx_err = 0;
    7d00:	4b08      	ldr	r3, [pc, #32]	; (7d24 <dma_disable+0x68>)
    7d02:	601a      	str	r2, [r3, #0]

	active_rxbuf = &rxbuf1[0];
    7d04:	4a08      	ldr	r2, [pc, #32]	; (7d28 <dma_disable+0x6c>)
    7d06:	4b09      	ldr	r3, [pc, #36]	; (7d2c <dma_disable+0x70>)
    7d08:	601a      	str	r2, [r3, #0]
	idle_rxbuf = &rxbuf2[0];
    7d0a:	4a09      	ldr	r2, [pc, #36]	; (7d30 <dma_disable+0x74>)
    7d0c:	4b09      	ldr	r3, [pc, #36]	; (7d34 <dma_disable+0x78>)
    7d0e:	601a      	str	r2, [r3, #0]
    7d10:	4770      	bx	lr
    7d12:	bf00      	nop
    7d14:	e000e180 	.word	0xe000e180
    7d18:	50004110 	.word	0x50004110
    7d1c:	50004030 	.word	0x50004030
    7d20:	10001004 	.word	0x10001004
    7d24:	1000151c 	.word	0x1000151c
    7d28:	100014e9 	.word	0x100014e9
    7d2c:	10001064 	.word	0x10001064
    7d30:	100014a9 	.word	0x100014a9
    7d34:	10001180 	.word	0x10001180

00007d38 <dma_init>:
}

void dma_init()
{
    7d38:	b508      	push	{r3, lr}
	/* power up GPDMA controller */
	PCONP |= PCONP_PCGPDMA;
    7d3a:	4b14      	ldr	r3, [pc, #80]	; (7d8c <dma_init+0x54>)
    7d3c:	681a      	ldr	r2, [r3, #0]
    7d3e:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
    7d42:	601a      	str	r2, [r3, #0]

	dma_disable();
    7d44:	f7ff ffba 	bl	7cbc <dma_disable>

	/* DMA linked lists */
	rx_dma_lli1.src = (uint32_t)&(DIO_SSP_DR);
    7d48:	4b11      	ldr	r3, [pc, #68]	; (7d90 <dma_init+0x58>)
	rx_dma_lli1.dest = (uint32_t)&rxbuf1[0];
    7d4a:	4a12      	ldr	r2, [pc, #72]	; (7d94 <dma_init+0x5c>)
	PCONP |= PCONP_PCGPDMA;

	dma_disable();

	/* DMA linked lists */
	rx_dma_lli1.src = (uint32_t)&(DIO_SSP_DR);
    7d4c:	4812      	ldr	r0, [pc, #72]	; (7d98 <dma_init+0x60>)
	rx_dma_lli1.dest = (uint32_t)&rxbuf1[0];
    7d4e:	605a      	str	r2, [r3, #4]
	rx_dma_lli1.next_lli = (uint32_t)&rx_dma_lli2;
    7d50:	4a12      	ldr	r2, [pc, #72]	; (7d9c <dma_init+0x64>)
	rx_dma_lli1.control = (DMA_SIZE) |
    7d52:	4913      	ldr	r1, [pc, #76]	; (7da0 <dma_init+0x68>)
			(0 << 18) |        /* source width 8 bits */
			(0 << 21) |        /* destination width 8 bits */
			DMACCxControl_DI | /* destination increment */
			DMACCxControl_I;   /* terminal count interrupt enable */

	rx_dma_lli2.src = (uint32_t)&(DIO_SSP_DR);
    7d54:	6010      	str	r0, [r2, #0]
	PCONP |= PCONP_PCGPDMA;

	dma_disable();

	/* DMA linked lists */
	rx_dma_lli1.src = (uint32_t)&(DIO_SSP_DR);
    7d56:	6018      	str	r0, [r3, #0]
			(0 << 21) |        /* destination width 8 bits */
			DMACCxControl_DI | /* destination increment */
			DMACCxControl_I;   /* terminal count interrupt enable */

	rx_dma_lli2.src = (uint32_t)&(DIO_SSP_DR);
	rx_dma_lli2.dest = (uint32_t)&rxbuf2[0];
    7d58:	4812      	ldr	r0, [pc, #72]	; (7da4 <dma_init+0x6c>)
	dma_disable();

	/* DMA linked lists */
	rx_dma_lli1.src = (uint32_t)&(DIO_SSP_DR);
	rx_dma_lli1.dest = (uint32_t)&rxbuf1[0];
	rx_dma_lli1.next_lli = (uint32_t)&rx_dma_lli2;
    7d5a:	609a      	str	r2, [r3, #8]
			DMACCxControl_I;   /* terminal count interrupt enable */

	rx_dma_lli2.src = (uint32_t)&(DIO_SSP_DR);
	rx_dma_lli2.dest = (uint32_t)&rxbuf2[0];
	rx_dma_lli2.next_lli = (uint32_t)&rx_dma_lli1;
	rx_dma_lli2.control = (DMA_SIZE) |
    7d5c:	60d1      	str	r1, [r2, #12]
			(0 << 21) |        /* destination width 8 bits */
			DMACCxControl_DI | /* destination increment */
			DMACCxControl_I;   /* terminal count interrupt enable */

	rx_dma_lli2.src = (uint32_t)&(DIO_SSP_DR);
	rx_dma_lli2.dest = (uint32_t)&rxbuf2[0];
    7d5e:	6050      	str	r0, [r2, #4]
	rx_dma_lli2.next_lli = (uint32_t)&rx_dma_lli1;
    7d60:	6093      	str	r3, [r2, #8]
			(0 << 21) |        /* destination width 8 bits */
			DMACCxControl_DI | /* destination increment */
			DMACCxControl_I;   /* terminal count interrupt enable */

	/* enable DMA globally */
	DMACConfig = DMACConfig_E;
    7d62:	4a11      	ldr	r2, [pc, #68]	; (7da8 <dma_init+0x70>)

	/* DMA linked lists */
	rx_dma_lli1.src = (uint32_t)&(DIO_SSP_DR);
	rx_dma_lli1.dest = (uint32_t)&rxbuf1[0];
	rx_dma_lli1.next_lli = (uint32_t)&rx_dma_lli2;
	rx_dma_lli1.control = (DMA_SIZE) |
    7d64:	60d9      	str	r1, [r3, #12]
			(0 << 21) |        /* destination width 8 bits */
			DMACCxControl_DI | /* destination increment */
			DMACCxControl_I;   /* terminal count interrupt enable */

	/* enable DMA globally */
	DMACConfig = DMACConfig_E;
    7d66:	2101      	movs	r1, #1
    7d68:	6011      	str	r1, [r2, #0]
	while (!(DMACConfig & DMACConfig_E));
    7d6a:	6811      	ldr	r1, [r2, #0]
    7d6c:	07c9      	lsls	r1, r1, #31
    7d6e:	d5fc      	bpl.n	7d6a <dma_init+0x32>

	/* configure DMA channel 1 */
	DMACC0SrcAddr = rx_dma_lli1.src;
    7d70:	681a      	ldr	r2, [r3, #0]
    7d72:	490e      	ldr	r1, [pc, #56]	; (7dac <dma_init+0x74>)
    7d74:	600a      	str	r2, [r1, #0]
	DMACC0DestAddr = rx_dma_lli1.dest;
    7d76:	685a      	ldr	r2, [r3, #4]
    7d78:	604a      	str	r2, [r1, #4]
	DMACC0LLI = rx_dma_lli1.next_lli;
    7d7a:	689a      	ldr	r2, [r3, #8]
    7d7c:	608a      	str	r2, [r1, #8]
	DMACC0Control = rx_dma_lli1.control;
    7d7e:	68da      	ldr	r2, [r3, #12]
    7d80:	4b0b      	ldr	r3, [pc, #44]	; (7db0 <dma_init+0x78>)
    7d82:	601a      	str	r2, [r3, #0]
	DMACC0Config = DIO_SSP_SRC
    7d84:	f24d 0206 	movw	r2, #53254	; 0xd006
    7d88:	605a      	str	r2, [r3, #4]
    7d8a:	bd08      	pop	{r3, pc}
    7d8c:	400fc0c4 	.word	0x400fc0c4
    7d90:	100037ac 	.word	0x100037ac
    7d94:	100014e9 	.word	0x100014e9
    7d98:	40030008 	.word	0x40030008
    7d9c:	1000379c 	.word	0x1000379c
    7da0:	88009032 	.word	0x88009032
    7da4:	100014a9 	.word	0x100014a9
    7da8:	50004030 	.word	0x50004030
    7dac:	50004100 	.word	0x50004100
    7db0:	5000410c 	.word	0x5000410c

00007db4 <dma_init_le>:
	               | DMACCxConfig_IE   /* allow error interrupts */
	               | DMACCxConfig_ITC; /* allow terminal count interrupts */
}

void dma_init_le()
{
    7db4:	b508      	push	{r3, lr}
	int i;

	/* power up GPDMA controller */
	PCONP |= PCONP_PCGPDMA;
    7db6:	4b1a      	ldr	r3, [pc, #104]	; (7e20 <dma_init_le+0x6c>)
    7db8:	681a      	ldr	r2, [r3, #0]
    7dba:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
    7dbe:	601a      	str	r2, [r3, #0]

	dma_disable();
    7dc0:	f7ff ff7c 	bl	7cbc <dma_disable>

	/* enable DMA globally */
	DMACConfig = DMACConfig_E;
    7dc4:	4b17      	ldr	r3, [pc, #92]	; (7e24 <dma_init_le+0x70>)
    7dc6:	2201      	movs	r2, #1
    7dc8:	601a      	str	r2, [r3, #0]
	while (!(DMACConfig & DMACConfig_E));
    7dca:	681a      	ldr	r2, [r3, #0]
    7dcc:	07d0      	lsls	r0, r2, #31
    7dce:	d5fc      	bpl.n	7dca <dma_init_le+0x16>
    7dd0:	4b15      	ldr	r3, [pc, #84]	; (7e28 <dma_init_le+0x74>)
    7dd2:	2200      	movs	r2, #0

	for (i = 0; i < 11; ++i) {
		le_dma_lli[i].src = (uint32_t)&(DIO_SSP_DR);
    7dd4:	4915      	ldr	r1, [pc, #84]	; (7e2c <dma_init_le+0x78>)
    7dd6:	f843 1c10 	str.w	r1, [r3, #-16]
    7dda:	4915      	ldr	r1, [pc, #84]	; (7e30 <dma_init_le+0x7c>)
    7ddc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
		le_dma_lli[i].dest = (uint32_t)&rxbuf1[4 * i];
    7de0:	f843 1c0c 	str.w	r1, [r3, #-12]
		le_dma_lli[i].next_lli = i < 10 ? (uint32_t)&le_dma_lli[i+1] : 0;
    7de4:	2a0a      	cmp	r2, #10
    7de6:	bf14      	ite	ne
    7de8:	4619      	movne	r1, r3
    7dea:	2100      	moveq	r1, #0
    7dec:	f843 1c08 	str.w	r1, [r3, #-8]

	/* enable DMA globally */
	DMACConfig = DMACConfig_E;
	while (!(DMACConfig & DMACConfig_E));

	for (i = 0; i < 11; ++i) {
    7df0:	3201      	adds	r2, #1
		le_dma_lli[i].src = (uint32_t)&(DIO_SSP_DR);
		le_dma_lli[i].dest = (uint32_t)&rxbuf1[4 * i];
		le_dma_lli[i].next_lli = i < 10 ? (uint32_t)&le_dma_lli[i+1] : 0;
		le_dma_lli[i].control = 4 |
    7df2:	4910      	ldr	r1, [pc, #64]	; (7e34 <dma_init_le+0x80>)

	/* enable DMA globally */
	DMACConfig = DMACConfig_E;
	while (!(DMACConfig & DMACConfig_E));

	for (i = 0; i < 11; ++i) {
    7df4:	2a0b      	cmp	r2, #11
		le_dma_lli[i].src = (uint32_t)&(DIO_SSP_DR);
		le_dma_lli[i].dest = (uint32_t)&rxbuf1[4 * i];
		le_dma_lli[i].next_lli = i < 10 ? (uint32_t)&le_dma_lli[i+1] : 0;
		le_dma_lli[i].control = 4 |
    7df6:	f843 1c04 	str.w	r1, [r3, #-4]
    7dfa:	f103 0310 	add.w	r3, r3, #16

	/* enable DMA globally */
	DMACConfig = DMACConfig_E;
	while (!(DMACConfig & DMACConfig_E));

	for (i = 0; i < 11; ++i) {
    7dfe:	d1e9      	bne.n	7dd4 <dma_init_le+0x20>
				DMACCxControl_DI | /* destination increment */
				DMACCxControl_I;   /* terminal count interrupt enable */
	}

	/* configure DMA channel 0 */
	DMACC0SrcAddr = le_dma_lli[0].src;
    7e00:	4b0d      	ldr	r3, [pc, #52]	; (7e38 <dma_init_le+0x84>)
    7e02:	490e      	ldr	r1, [pc, #56]	; (7e3c <dma_init_le+0x88>)
    7e04:	681a      	ldr	r2, [r3, #0]
    7e06:	600a      	str	r2, [r1, #0]
	DMACC0DestAddr = le_dma_lli[0].dest;
    7e08:	685a      	ldr	r2, [r3, #4]
    7e0a:	604a      	str	r2, [r1, #4]
	DMACC0LLI = le_dma_lli[0].next_lli;
    7e0c:	689a      	ldr	r2, [r3, #8]
    7e0e:	608a      	str	r2, [r1, #8]
	DMACC0Control = le_dma_lli[0].control;
    7e10:	68da      	ldr	r2, [r3, #12]
    7e12:	4b0b      	ldr	r3, [pc, #44]	; (7e40 <dma_init_le+0x8c>)
    7e14:	601a      	str	r2, [r3, #0]
	DMACC0Config =
    7e16:	f24d 0206 	movw	r2, #53254	; 0xd006
    7e1a:	605a      	str	r2, [r3, #4]
    7e1c:	bd08      	pop	{r3, pc}
    7e1e:	bf00      	nop
    7e20:	400fc0c4 	.word	0x400fc0c4
    7e24:	50004030 	.word	0x50004030
    7e28:	100036fc 	.word	0x100036fc
    7e2c:	40030008 	.word	0x40030008
    7e30:	100014e9 	.word	0x100014e9
    7e34:	88001004 	.word	0x88001004
    7e38:	100036ec 	.word	0x100036ec
    7e3c:	50004100 	.word	0x50004100
    7e40:	5000410c 	.word	0x5000410c

00007e44 <dio_ssp_start>:


void dio_ssp_start()
{
	/* make sure the (active low) slave select signal is not active */
	DIO_SSEL_SET;
    7e44:	4a0d      	ldr	r2, [pc, #52]	; (7e7c <dio_ssp_start+0x38>)
    7e46:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    7e4a:	6013      	str	r3, [r2, #0]

	/* enable rx DMA on DIO_SSP */
	DIO_SSP_DMACR |= SSPDMACR_RXDMAE;
    7e4c:	4a0c      	ldr	r2, [pc, #48]	; (7e80 <dio_ssp_start+0x3c>)
    7e4e:	6811      	ldr	r1, [r2, #0]
    7e50:	f041 0101 	orr.w	r1, r1, #1
    7e54:	6011      	str	r1, [r2, #0]
	DIO_SSP_CR1 |= SSPCR1_SSE;
    7e56:	f852 1c20 	ldr.w	r1, [r2, #-32]
    7e5a:	f041 0102 	orr.w	r1, r1, #2
    7e5e:	f842 1c20 	str.w	r1, [r2, #-32]


static void dma_enable(void)
{
	/* enable DMA */
	DMACC0Config |= DMACCxConfig_E;
    7e62:	4a08      	ldr	r2, [pc, #32]	; (7e84 <dio_ssp_start+0x40>)
    7e64:	6811      	ldr	r1, [r2, #0]
    7e66:	f041 0101 	orr.w	r1, r1, #1
    7e6a:	6011      	str	r1, [r2, #0]
	ISER0 = ISER0_ISE_DMA;
    7e6c:	4a06      	ldr	r2, [pc, #24]	; (7e88 <dio_ssp_start+0x44>)
    7e6e:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
    7e72:	6011      	str	r1, [r2, #0]
	DIO_SSP_CR1 |= SSPCR1_SSE;

	dma_enable();

	/* activate slave select pin */
	DIO_SSEL_CLR;
    7e74:	4a05      	ldr	r2, [pc, #20]	; (7e8c <dio_ssp_start+0x48>)
    7e76:	6013      	str	r3, [r2, #0]
    7e78:	4770      	bx	lr
    7e7a:	bf00      	nop
    7e7c:	2009c098 	.word	0x2009c098
    7e80:	40030024 	.word	0x40030024
    7e84:	50004110 	.word	0x50004110
    7e88:	e000e100 	.word	0xe000e100
    7e8c:	2009c09c 	.word	0x2009c09c

00007e90 <dio_ssp_stop>:
}

void dio_ssp_stop()
{
	// disable CC2400's output (active low)
	DIO_SSEL_SET;
    7e90:	4b08      	ldr	r3, [pc, #32]	; (7eb4 <dio_ssp_stop+0x24>)
    7e92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    7e96:	601a      	str	r2, [r3, #0]

	// disable DMA on SSP; disable SSP
	DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    7e98:	4b07      	ldr	r3, [pc, #28]	; (7eb8 <dio_ssp_stop+0x28>)
    7e9a:	681a      	ldr	r2, [r3, #0]
    7e9c:	f022 0201 	bic.w	r2, r2, #1
    7ea0:	601a      	str	r2, [r3, #0]
	DIO_SSP_CR1 &= ~SSPCR1_SSE;
    7ea2:	f853 2c20 	ldr.w	r2, [r3, #-32]
    7ea6:	f022 0202 	bic.w	r2, r2, #2
    7eaa:	f843 2c20 	str.w	r2, [r3, #-32]

	dma_disable();
    7eae:	f7ff bf05 	b.w	7cbc <dma_disable>
    7eb2:	bf00      	nop
    7eb4:	2009c098 	.word	0x2009c098
    7eb8:	40030024 	.word	0x40030024

00007ebc <cc2400_rangetest>:
 *     reply number: 1 byte
 *   crc: 2 bytes
 */

void cc2400_rangetest(volatile u16 *chan_ptr)
{
    7ebc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    7ec0:	b096      	sub	sp, #88	; 0x58
    7ec2:	af00      	add	r7, sp, #0
	u8 len = 22;
	u8 pa = 0;
	u8 txbuf[len];
	u8 rxbuf[len];

	txbuf[0] = len - 1; // length of data (rest of payload)
    7ec4:	2315      	movs	r3, #21
    7ec6:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
	txbuf[1] = 0; // request
    7eca:	2300      	movs	r3, #0
    7ecc:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
 *     reply number: 1 byte
 *   crc: 2 bytes
 */

void cc2400_rangetest(volatile u16 *chan_ptr)
{
    7ed0:	4681      	mov	r9, r0

	txbuf[0] = len - 1; // length of data (rest of payload)
	txbuf[1] = 0; // request

	// read device serial number
	command[0] = 58;
    7ed2:	233a      	movs	r3, #58	; 0x3a
    7ed4:	f107 0058 	add.w	r0, r7, #88	; 0x58
    7ed8:	f840 3d58 	str.w	r3, [r0, #-88]!
	iap_entry(command, result);
    7edc:	4b94      	ldr	r3, [pc, #592]	; (8130 <cc2400_rangetest+0x274>)
    7ede:	4638      	mov	r0, r7
    7ee0:	f107 0114 	add.w	r1, r7, #20
    7ee4:	681b      	ldr	r3, [r3, #0]
    7ee6:	4798      	blx	r3
	if ((result[0] & 0xFF) != 0) //status check
    7ee8:	7d3a      	ldrb	r2, [r7, #20]
    7eea:	46ea      	mov	sl, sp
    7eec:	2a00      	cmp	r2, #0
    7eee:	f040 811b 	bne.w	8128 <cc2400_rangetest+0x26c>
		return;
	txbuf[2] = (result[1] >> 24) & 0xFF;
    7ef2:	69bb      	ldr	r3, [r7, #24]
	txbuf[19] = 0; // request number
	txbuf[20] = 0xff; // reply pa
	txbuf[21] = 0xff; // reply number

	// Bluetooth-like modulation
	cc2400_set(LMTST,   0x2b22);
    7ef4:	2012      	movs	r0, #18
	// read device serial number
	command[0] = 58;
	iap_entry(command, result);
	if ((result[0] & 0xFF) != 0) //status check
		return;
	txbuf[2] = (result[1] >> 24) & 0xFF;
    7ef6:	0e19      	lsrs	r1, r3, #24
    7ef8:	f887 1042 	strb.w	r1, [r7, #66]	; 0x42
	txbuf[3] = (result[1] >> 16) & 0xFF;
    7efc:	0c19      	lsrs	r1, r3, #16
    7efe:	f887 1043 	strb.w	r1, [r7, #67]	; 0x43
	txbuf[4] = (result[1] >> 8) & 0xFF;
	txbuf[5] = result[1] & 0xFF;
    7f02:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
	iap_entry(command, result);
	if ((result[0] & 0xFF) != 0) //status check
		return;
	txbuf[2] = (result[1] >> 24) & 0xFF;
	txbuf[3] = (result[1] >> 16) & 0xFF;
	txbuf[4] = (result[1] >> 8) & 0xFF;
    7f06:	0a19      	lsrs	r1, r3, #8
	txbuf[5] = result[1] & 0xFF;
	txbuf[6] = (result[2] >> 24) & 0xFF;
    7f08:	69fb      	ldr	r3, [r7, #28]
	iap_entry(command, result);
	if ((result[0] & 0xFF) != 0) //status check
		return;
	txbuf[2] = (result[1] >> 24) & 0xFF;
	txbuf[3] = (result[1] >> 16) & 0xFF;
	txbuf[4] = (result[1] >> 8) & 0xFF;
    7f0a:	f887 1044 	strb.w	r1, [r7, #68]	; 0x44
	txbuf[5] = result[1] & 0xFF;
	txbuf[6] = (result[2] >> 24) & 0xFF;
    7f0e:	0e19      	lsrs	r1, r3, #24
    7f10:	f887 1046 	strb.w	r1, [r7, #70]	; 0x46
	txbuf[7] = (result[2] >> 16) & 0xFF;
    7f14:	0c19      	lsrs	r1, r3, #16
    7f16:	f887 1047 	strb.w	r1, [r7, #71]	; 0x47
	txbuf[8] = (result[2] >> 8) & 0xFF;
	txbuf[9] = result[2] & 0xFF;
    7f1a:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
	txbuf[3] = (result[1] >> 16) & 0xFF;
	txbuf[4] = (result[1] >> 8) & 0xFF;
	txbuf[5] = result[1] & 0xFF;
	txbuf[6] = (result[2] >> 24) & 0xFF;
	txbuf[7] = (result[2] >> 16) & 0xFF;
	txbuf[8] = (result[2] >> 8) & 0xFF;
    7f1e:	0a19      	lsrs	r1, r3, #8
	txbuf[9] = result[2] & 0xFF;
	txbuf[10] = (result[3] >> 24) & 0xFF;
    7f20:	6a3b      	ldr	r3, [r7, #32]
	txbuf[3] = (result[1] >> 16) & 0xFF;
	txbuf[4] = (result[1] >> 8) & 0xFF;
	txbuf[5] = result[1] & 0xFF;
	txbuf[6] = (result[2] >> 24) & 0xFF;
	txbuf[7] = (result[2] >> 16) & 0xFF;
	txbuf[8] = (result[2] >> 8) & 0xFF;
    7f22:	f887 1048 	strb.w	r1, [r7, #72]	; 0x48
	txbuf[9] = result[2] & 0xFF;
	txbuf[10] = (result[3] >> 24) & 0xFF;
    7f26:	0e19      	lsrs	r1, r3, #24
    7f28:	f887 104a 	strb.w	r1, [r7, #74]	; 0x4a
	txbuf[11] = (result[3] >> 16) & 0xFF;
    7f2c:	0c19      	lsrs	r1, r3, #16
    7f2e:	f887 104b 	strb.w	r1, [r7, #75]	; 0x4b
	txbuf[12] = (result[3] >> 8) & 0xFF;
	txbuf[13] = result[3] & 0xFF;
    7f32:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
	txbuf[7] = (result[2] >> 16) & 0xFF;
	txbuf[8] = (result[2] >> 8) & 0xFF;
	txbuf[9] = result[2] & 0xFF;
	txbuf[10] = (result[3] >> 24) & 0xFF;
	txbuf[11] = (result[3] >> 16) & 0xFF;
	txbuf[12] = (result[3] >> 8) & 0xFF;
    7f36:	0a19      	lsrs	r1, r3, #8
	txbuf[13] = result[3] & 0xFF;
	txbuf[14] = (result[4] >> 24) & 0xFF;
    7f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	txbuf[7] = (result[2] >> 16) & 0xFF;
	txbuf[8] = (result[2] >> 8) & 0xFF;
	txbuf[9] = result[2] & 0xFF;
	txbuf[10] = (result[3] >> 24) & 0xFF;
	txbuf[11] = (result[3] >> 16) & 0xFF;
	txbuf[12] = (result[3] >> 8) & 0xFF;
    7f3a:	f887 104c 	strb.w	r1, [r7, #76]	; 0x4c
	txbuf[13] = result[3] & 0xFF;
	txbuf[14] = (result[4] >> 24) & 0xFF;
    7f3e:	0e19      	lsrs	r1, r3, #24
    7f40:	f887 104e 	strb.w	r1, [r7, #78]	; 0x4e
	txbuf[15] = (result[4] >> 16) & 0xFF;
    7f44:	0c19      	lsrs	r1, r3, #16
    7f46:	f887 104f 	strb.w	r1, [r7, #79]	; 0x4f
	txbuf[16] = (result[4] >> 8) & 0xFF;
    7f4a:	0a19      	lsrs	r1, r3, #8
    7f4c:	f887 1050 	strb.w	r1, [r7, #80]	; 0x50
	txbuf[17] = result[4] & 0xFF;
    7f50:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
	txbuf[19] = 0; // request number
	txbuf[20] = 0xff; // reply pa
	txbuf[21] = 0xff; // reply number

	// Bluetooth-like modulation
	cc2400_set(LMTST,   0x2b22);
    7f54:	f642 3122 	movw	r1, #11042	; 0x2b22
	txbuf[16] = (result[4] >> 8) & 0xFF;
	txbuf[17] = result[4] & 0xFF;

	txbuf[18] = pa; // request pa
	txbuf[19] = 0; // request number
	txbuf[20] = 0xff; // reply pa
    7f58:	23ff      	movs	r3, #255	; 0xff
	txbuf[14] = (result[4] >> 24) & 0xFF;
	txbuf[15] = (result[4] >> 16) & 0xFF;
	txbuf[16] = (result[4] >> 8) & 0xFF;
	txbuf[17] = result[4] & 0xFF;

	txbuf[18] = pa; // request pa
    7f5a:	f887 2052 	strb.w	r2, [r7, #82]	; 0x52
	txbuf[19] = 0; // request number
    7f5e:	f887 2053 	strb.w	r2, [r7, #83]	; 0x53
	txbuf[20] = 0xff; // reply pa
    7f62:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
	txbuf[21] = 0xff; // reply number
    7f66:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55

	// Bluetooth-like modulation
	cc2400_set(LMTST,   0x2b22);
    7f6a:	f000 fd78 	bl	8a5e <cc2400_set>
	cc2400_set(MDMTST0, 0x134b);
    7f6e:	2014      	movs	r0, #20
    7f70:	f241 314b 	movw	r1, #4939	; 0x134b
    7f74:	f000 fd73 	bl	8a5e <cc2400_set>
	cc2400_set(GRMDM,   0x0df1);  // default value
    7f78:	2020      	movs	r0, #32
    7f7a:	f640 51f1 	movw	r1, #3569	; 0xdf1
    7f7e:	f000 fd6e 	bl	8a5e <cc2400_set>
	cc2400_set(FSDIV,   *chan_ptr);
    7f82:	f8b9 1000 	ldrh.w	r1, [r9]
    7f86:	2002      	movs	r0, #2
    7f88:	b289      	uxth	r1, r1
    7f8a:	f000 fd68 	bl	8a5e <cc2400_set>
	cc2400_set(SYNCH,   0xf9ae);
    7f8e:	202d      	movs	r0, #45	; 0x2d
    7f90:	f64f 11ae 	movw	r1, #63918	; 0xf9ae
    7f94:	f000 fd63 	bl	8a5e <cc2400_set>
	cc2400_set(SYNCL,   0x1584);
    7f98:	202c      	movs	r0, #44	; 0x2c
    7f9a:	f241 5184 	movw	r1, #5508	; 0x1584
    7f9e:	f000 fd5e 	bl	8a5e <cc2400_set>
	cc2400_set(FREND,   8 | pa);
    7fa2:	2005      	movs	r0, #5
    7fa4:	2108      	movs	r1, #8
    7fa6:	f000 fd5a 	bl	8a5e <cc2400_set>
	cc2400_set(MDMCTRL, 0x0029);
    7faa:	2003      	movs	r0, #3
    7fac:	2129      	movs	r1, #41	; 0x29
    7fae:	f000 fd56 	bl	8a5e <cc2400_set>
	while (!(cc2400_status() & XOSC16M_STABLE));
    7fb2:	f000 fe25 	bl	8c00 <cc2400_status>
    7fb6:	0646      	lsls	r6, r0, #25
    7fb8:	d5fb      	bpl.n	7fb2 <cc2400_rangetest+0xf6>
	cc2400_strobe(SFSON);
    7fba:	2061      	movs	r0, #97	; 0x61
    7fbc:	f000 fe27 	bl	8c0e <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    7fc0:	f000 fe1e 	bl	8c00 <cc2400_status>
    7fc4:	0745      	lsls	r5, r0, #29
    7fc6:	d5fb      	bpl.n	7fc0 <cc2400_rangetest+0x104>
	TXLED_SET;
    7fc8:	4b5a      	ldr	r3, [pc, #360]	; (8134 <cc2400_rangetest+0x278>)
    7fca:	f44f 7280 	mov.w	r2, #256	; 0x100
    7fce:	601a      	str	r2, [r3, #0]
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    7fd0:	2280      	movs	r2, #128	; 0x80
    7fd2:	621a      	str	r2, [r3, #32]
#endif
	for (pa = 0; pa < 8; pa++) {
    7fd4:	2400      	movs	r4, #0
		cc2400_set(FREND, 8 | pa);
    7fd6:	2005      	movs	r0, #5
    7fd8:	f044 0108 	orr.w	r1, r4, #8
    7fdc:	f000 fd3f 	bl	8a5e <cc2400_set>
		txbuf[18] = pa;
		for (i = 0; i < 16; i++) {
    7fe0:	2500      	movs	r5, #0
#ifdef UBERTOOTH_ONE
	PAEN_SET;
#endif
	for (pa = 0; pa < 8; pa++) {
		cc2400_set(FREND, 8 | pa);
		txbuf[18] = pa;
    7fe2:	f887 4052 	strb.w	r4, [r7, #82]	; 0x52
		for (i = 0; i < 16; i++) {
			txbuf[19] = i;
    7fe6:	f887 5053 	strb.w	r5, [r7, #83]	; 0x53
			while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    7fea:	200e      	movs	r0, #14
    7fec:	f000 fd2e 	bl	8a4c <cc2400_get>
    7ff0:	f000 001f 	and.w	r0, r0, #31
    7ff4:	280f      	cmp	r0, #15
    7ff6:	d1f8      	bne.n	7fea <cc2400_rangetest+0x12e>
    7ff8:	2600      	movs	r6, #0
			// transmit a packet
			for (j = 0; j < len; j++)
				cc2400_set8(FIFOREG, txbuf[j]);
    7ffa:	f107 0840 	add.w	r8, r7, #64	; 0x40
    7ffe:	f818 1006 	ldrb.w	r1, [r8, r6]
    8002:	2070      	movs	r0, #112	; 0x70
		txbuf[18] = pa;
		for (i = 0; i < 16; i++) {
			txbuf[19] = i;
			while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
			// transmit a packet
			for (j = 0; j < len; j++)
    8004:	3601      	adds	r6, #1
				cc2400_set8(FIFOREG, txbuf[j]);
    8006:	f000 fd65 	bl	8ad4 <cc2400_set8>
		txbuf[18] = pa;
		for (i = 0; i < 16; i++) {
			txbuf[19] = i;
			while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
			// transmit a packet
			for (j = 0; j < len; j++)
    800a:	2e16      	cmp	r6, #22
    800c:	d1f5      	bne.n	7ffa <cc2400_rangetest+0x13e>
				cc2400_set8(FIFOREG, txbuf[j]);
			cc2400_strobe(STX);
    800e:	2063      	movs	r0, #99	; 0x63
	PAEN_SET;
#endif
	for (pa = 0; pa < 8; pa++) {
		cc2400_set(FREND, 8 | pa);
		txbuf[18] = pa;
		for (i = 0; i < 16; i++) {
    8010:	3501      	adds	r5, #1
			txbuf[19] = i;
			while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
			// transmit a packet
			for (j = 0; j < len; j++)
				cc2400_set8(FIFOREG, txbuf[j]);
			cc2400_strobe(STX);
    8012:	f000 fdfc 	bl	8c0e <cc2400_strobe>
	PAEN_SET;
#endif
	for (pa = 0; pa < 8; pa++) {
		cc2400_set(FREND, 8 | pa);
		txbuf[18] = pa;
		for (i = 0; i < 16; i++) {
    8016:	2d10      	cmp	r5, #16
    8018:	d1e5      	bne.n	7fe6 <cc2400_rangetest+0x12a>
	while (!(cc2400_status() & FS_LOCK));
	TXLED_SET;
#ifdef UBERTOOTH_ONE
	PAEN_SET;
#endif
	for (pa = 0; pa < 8; pa++) {
    801a:	3401      	adds	r4, #1
    801c:	b2e4      	uxtb	r4, r4
    801e:	2c08      	cmp	r4, #8
    8020:	d1d9      	bne.n	7fd6 <cc2400_rangetest+0x11a>
				cc2400_set8(FIFOREG, txbuf[j]);
			cc2400_strobe(STX);
		}
	}
	// sent packet, now look for repeated packet
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    8022:	200e      	movs	r0, #14
    8024:	f000 fd12 	bl	8a4c <cc2400_get>
    8028:	f000 001f 	and.w	r0, r0, #31
    802c:	280f      	cmp	r0, #15
    802e:	d1f8      	bne.n	8022 <cc2400_rangetest+0x166>
	TXLED_CLR;
    8030:	4b41      	ldr	r3, [pc, #260]	; (8138 <cc2400_rangetest+0x27c>)
    8032:	f44f 7280 	mov.w	r2, #256	; 0x100
    8036:	601a      	str	r2, [r3, #0]
	cc2400_strobe(SRFOFF);
    8038:	2064      	movs	r0, #100	; 0x64
    803a:	f000 fde8 	bl	8c0e <cc2400_strobe>
	while ((cc2400_status() & FS_LOCK));
    803e:	f000 fddf 	bl	8c00 <cc2400_status>
    8042:	0744      	lsls	r4, r0, #29
    8044:	d4fb      	bmi.n	803e <cc2400_rangetest+0x182>
	cc2400_set(FSDIV, *chan_ptr - 1);
    8046:	f8b9 1000 	ldrh.w	r1, [r9]
    804a:	2002      	movs	r0, #2
    804c:	b289      	uxth	r1, r1
    804e:	3901      	subs	r1, #1
    8050:	b289      	uxth	r1, r1
    8052:	f000 fd04 	bl	8a5e <cc2400_set>
	while (!(cc2400_status() & XOSC16M_STABLE));
    8056:	f000 fdd3 	bl	8c00 <cc2400_status>
    805a:	0640      	lsls	r0, r0, #25
    805c:	d5fb      	bpl.n	8056 <cc2400_rangetest+0x19a>
	cc2400_strobe(SFSON);
    805e:	2061      	movs	r0, #97	; 0x61
    8060:	f000 fdd5 	bl	8c0e <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    8064:	f000 fdcc 	bl	8c00 <cc2400_status>
    8068:	0741      	lsls	r1, r0, #29
    806a:	d5fb      	bpl.n	8064 <cc2400_rangetest+0x1a8>
	RXLED_SET;
    806c:	4b31      	ldr	r3, [pc, #196]	; (8134 <cc2400_rangetest+0x278>)
    806e:	2210      	movs	r2, #16
    8070:	601a      	str	r2, [r3, #0]
	while (1) {
		while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    8072:	200e      	movs	r0, #14
    8074:	f000 fcea 	bl	8a4c <cc2400_get>
    8078:	f000 001f 	and.w	r0, r0, #31
    807c:	280f      	cmp	r0, #15
    807e:	d1f8      	bne.n	8072 <cc2400_rangetest+0x1b6>
		cc2400_strobe(SRX);
    8080:	2062      	movs	r0, #98	; 0x62
    8082:	f000 fdc4 	bl	8c0e <cc2400_strobe>
		while (!(cc2400_status() & SYNC_RECEIVED));
    8086:	f000 fdbb 	bl	8c00 <cc2400_status>
    808a:	06c2      	lsls	r2, r0, #27
    808c:	d5fb      	bpl.n	8086 <cc2400_rangetest+0x1ca>
		USRLED_SET;
    808e:	4b29      	ldr	r3, [pc, #164]	; (8134 <cc2400_rangetest+0x278>)
    8090:	2202      	movs	r2, #2
    8092:	601a      	str	r2, [r3, #0]
		for (j = 0; j < len; j++)
    8094:	2400      	movs	r4, #0
			rxbuf[j] = cc2400_get8(FIFOREG);
    8096:	2070      	movs	r0, #112	; 0x70
    8098:	f000 fce6 	bl	8a68 <cc2400_get8>
    809c:	f107 0528 	add.w	r5, r7, #40	; 0x28
    80a0:	5528      	strb	r0, [r5, r4]
	while (1) {
		while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
		cc2400_strobe(SRX);
		while (!(cc2400_status() & SYNC_RECEIVED));
		USRLED_SET;
		for (j = 0; j < len; j++)
    80a2:	3401      	adds	r4, #1
    80a4:	2c16      	cmp	r4, #22
    80a6:	d1f6      	bne.n	8096 <cc2400_rangetest+0x1da>
			rxbuf[j] = cc2400_get8(FIFOREG);
		if (cc2400_status() & STATUS_CRC_OK)
    80a8:	f000 fdaa 	bl	8c00 <cc2400_status>
    80ac:	0703      	lsls	r3, r0, #28
    80ae:	d402      	bmi.n	80b6 <cc2400_rangetest+0x1fa>
			break;
		USRLED_CLR;
    80b0:	2202      	movs	r2, #2
    80b2:	4b21      	ldr	r3, [pc, #132]	; (8138 <cc2400_rangetest+0x27c>)
    80b4:	e7dc      	b.n	8070 <cc2400_rangetest+0x1b4>
	}

	// done
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    80b6:	200e      	movs	r0, #14
    80b8:	f000 fcc8 	bl	8a4c <cc2400_get>
    80bc:	f000 001f 	and.w	r0, r0, #31
    80c0:	280f      	cmp	r0, #15
    80c2:	d1f8      	bne.n	80b6 <cc2400_rangetest+0x1fa>
	cc2400_strobe(SRFOFF);
    80c4:	2064      	movs	r0, #100	; 0x64
    80c6:	f000 fda2 	bl	8c0e <cc2400_strobe>
	while ((cc2400_status() & FS_LOCK));
    80ca:	f000 fd99 	bl	8c00 <cc2400_status>
    80ce:	f000 0004 	and.w	r0, r0, #4
    80d2:	f000 03ff 	and.w	r3, r0, #255	; 0xff
    80d6:	2800      	cmp	r0, #0
    80d8:	d1f7      	bne.n	80ca <cc2400_rangetest+0x20e>
#ifdef UBERTOOTH_ONE
	PAEN_CLR;
    80da:	4a18      	ldr	r2, [pc, #96]	; (813c <cc2400_rangetest+0x280>)
    80dc:	2180      	movs	r1, #128	; 0x80
    80de:	6011      	str	r1, [r2, #0]
#endif
	RXLED_CLR;
    80e0:	2110      	movs	r1, #16
    80e2:	f842 1c20 	str.w	r1, [r2, #-32]

	// get test result
	rr.valid       = 1;
	rr.request_pa  = rxbuf[18];
    80e6:	f897 003a 	ldrb.w	r0, [r7, #58]	; 0x3a
	PAEN_CLR;
#endif
	RXLED_CLR;

	// get test result
	rr.valid       = 1;
    80ea:	4a15      	ldr	r2, [pc, #84]	; (8140 <cc2400_rangetest+0x284>)
    80ec:	2101      	movs	r1, #1
	rr.request_pa  = rxbuf[18];
    80ee:	7050      	strb	r0, [r2, #1]
	rr.request_num = rxbuf[19];
    80f0:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
	rr.reply_pa    = rxbuf[20];
	rr.reply_num   = rxbuf[21];

	// make sure rx packet is as expected
	txbuf[1] = 1; // expected value in rxbuf
    80f4:	f887 1041 	strb.w	r1, [r7, #65]	; 0x41
	RXLED_CLR;

	// get test result
	rr.valid       = 1;
	rr.request_pa  = rxbuf[18];
	rr.request_num = rxbuf[19];
    80f8:	7090      	strb	r0, [r2, #2]
	rr.reply_pa    = rxbuf[20];
    80fa:	f897 003c 	ldrb.w	r0, [r7, #60]	; 0x3c
    80fe:	70d0      	strb	r0, [r2, #3]
	rr.reply_num   = rxbuf[21];
    8100:	f897 003d 	ldrb.w	r0, [r7, #61]	; 0x3d
    8104:	7110      	strb	r0, [r2, #4]

	// make sure rx packet is as expected
	txbuf[1] = 1; // expected value in rxbuf
	for (i = 0; i < 18; i++)
		if (rxbuf[i] != txbuf[i])
    8106:	5cec      	ldrb	r4, [r5, r3]
    8108:	f818 0003 	ldrb.w	r0, [r8, r3]
    810c:	4284      	cmp	r4, r0
    810e:	bf18      	it	ne
    8110:	1c99      	addne	r1, r3, #2
	rr.reply_pa    = rxbuf[20];
	rr.reply_num   = rxbuf[21];

	// make sure rx packet is as expected
	txbuf[1] = 1; // expected value in rxbuf
	for (i = 0; i < 18; i++)
    8112:	f103 0301 	add.w	r3, r3, #1
    8116:	bf18      	it	ne
    8118:	b2c9      	uxtbne	r1, r1
    811a:	2b12      	cmp	r3, #18
    811c:	d1f3      	bne.n	8106 <cc2400_rangetest+0x24a>
		if (rxbuf[i] != txbuf[i])
			rr.valid = 2 + i;

	USRLED_CLR;
    811e:	4b06      	ldr	r3, [pc, #24]	; (8138 <cc2400_rangetest+0x27c>)
    8120:	7011      	strb	r1, [r2, #0]
    8122:	2202      	movs	r2, #2
    8124:	601a      	str	r2, [r3, #0]
    8126:	46d5      	mov	sp, sl
#endif
}
    8128:	3758      	adds	r7, #88	; 0x58
    812a:	46bd      	mov	sp, r7
    812c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    8130:	0000a954 	.word	0x0000a954
    8134:	2009c038 	.word	0x2009c038
    8138:	2009c03c 	.word	0x2009c03c
    813c:	2009c05c 	.word	0x2009c05c
    8140:	100014e4 	.word	0x100014e4

00008144 <cc2400_repeater>:

/* This is the repeater implementation to be used with cc2400_rangetest(). */
void cc2400_repeater(volatile u16 *chan_ptr)
{
    8144:	b5f0      	push	{r4, r5, r6, r7, lr}
    8146:	b087      	sub	sp, #28
    8148:	4607      	mov	r7, r0
	u8 pa = 0;
	u8 buf[len];

	//FIXME allow to be turned off
	while (1) {
		cc2400_set(LMTST,   0x2b22);
    814a:	2012      	movs	r0, #18
    814c:	f642 3122 	movw	r1, #11042	; 0x2b22
    8150:	f000 fc85 	bl	8a5e <cc2400_set>
		cc2400_set(MDMTST0, 0x134b);
    8154:	2014      	movs	r0, #20
    8156:	f241 314b 	movw	r1, #4939	; 0x134b
    815a:	f000 fc80 	bl	8a5e <cc2400_set>
		cc2400_set(FSDIV,   *chan_ptr - 1);
    815e:	8839      	ldrh	r1, [r7, #0]
    8160:	2002      	movs	r0, #2
    8162:	b289      	uxth	r1, r1
    8164:	3901      	subs	r1, #1
    8166:	b289      	uxth	r1, r1
    8168:	f000 fc79 	bl	8a5e <cc2400_set>
		cc2400_set(SYNCH,   0xf9ae);
    816c:	202d      	movs	r0, #45	; 0x2d
    816e:	f64f 11ae 	movw	r1, #63918	; 0xf9ae
    8172:	f000 fc74 	bl	8a5e <cc2400_set>
		cc2400_set(SYNCL,   0x1584);
    8176:	202c      	movs	r0, #44	; 0x2c
    8178:	f241 5184 	movw	r1, #5508	; 0x1584
    817c:	f000 fc6f 	bl	8a5e <cc2400_set>
		cc2400_set(FREND,   0x0008); // minimum tx power
    8180:	2005      	movs	r0, #5
    8182:	2108      	movs	r1, #8
    8184:	f000 fc6b 	bl	8a5e <cc2400_set>
		cc2400_set(MDMCTRL, 0x0029); // 160 kHz frequency deviation
    8188:	2003      	movs	r0, #3
    818a:	2129      	movs	r1, #41	; 0x29
    818c:	f000 fc67 	bl	8a5e <cc2400_set>
		while (!(cc2400_status() & XOSC16M_STABLE));
    8190:	f000 fd36 	bl	8c00 <cc2400_status>
    8194:	0643      	lsls	r3, r0, #25
    8196:	d5fb      	bpl.n	8190 <cc2400_repeater+0x4c>
		cc2400_strobe(SFSON);
    8198:	2061      	movs	r0, #97	; 0x61
    819a:	f000 fd38 	bl	8c0e <cc2400_strobe>
		while (!(cc2400_status() & FS_LOCK));
    819e:	f000 fd2f 	bl	8c00 <cc2400_status>
    81a2:	0746      	lsls	r6, r0, #29
    81a4:	d5fb      	bpl.n	819e <cc2400_repeater+0x5a>
		RXLED_SET;
    81a6:	4b41      	ldr	r3, [pc, #260]	; (82ac <cc2400_repeater+0x168>)
    81a8:	2210      	movs	r2, #16
    81aa:	601a      	str	r2, [r3, #0]
		TXLED_CLR;
    81ac:	f44f 7280 	mov.w	r2, #256	; 0x100
    81b0:	605a      	str	r2, [r3, #4]
		USRLED_CLR;
    81b2:	2202      	movs	r2, #2
    81b4:	605a      	str	r2, [r3, #4]
#ifdef UBERTOOTH_ONE
		PAEN_SET;
    81b6:	2280      	movs	r2, #128	; 0x80
    81b8:	621a      	str	r2, [r3, #32]
#endif
		while (1) {
			while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    81ba:	200e      	movs	r0, #14
    81bc:	f000 fc46 	bl	8a4c <cc2400_get>
    81c0:	f000 001f 	and.w	r0, r0, #31
    81c4:	280f      	cmp	r0, #15
    81c6:	d1f8      	bne.n	81ba <cc2400_repeater+0x76>
			USRLED_CLR;
    81c8:	4b39      	ldr	r3, [pc, #228]	; (82b0 <cc2400_repeater+0x16c>)
    81ca:	2202      	movs	r2, #2
    81cc:	601a      	str	r2, [r3, #0]
			cc2400_strobe(SRX);
    81ce:	2062      	movs	r0, #98	; 0x62
    81d0:	f000 fd1d 	bl	8c0e <cc2400_strobe>
			while (!(cc2400_status() & SYNC_RECEIVED));
    81d4:	f000 fd14 	bl	8c00 <cc2400_status>
    81d8:	06c5      	lsls	r5, r0, #27
    81da:	d5fb      	bpl.n	81d4 <cc2400_repeater+0x90>
			USRLED_SET;
    81dc:	4b33      	ldr	r3, [pc, #204]	; (82ac <cc2400_repeater+0x168>)
    81de:	2202      	movs	r2, #2
    81e0:	601a      	str	r2, [r3, #0]
			for (i = 0; i < len; i++)
    81e2:	2400      	movs	r4, #0
				buf[i] = cc2400_get8(FIFOREG);
    81e4:	2070      	movs	r0, #112	; 0x70
    81e6:	f000 fc3f 	bl	8a68 <cc2400_get8>
    81ea:	f80d 0004 	strb.w	r0, [sp, r4]
			while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
			USRLED_CLR;
			cc2400_strobe(SRX);
			while (!(cc2400_status() & SYNC_RECEIVED));
			USRLED_SET;
			for (i = 0; i < len; i++)
    81ee:	3401      	adds	r4, #1
    81f0:	2c16      	cmp	r4, #22
    81f2:	d1f7      	bne.n	81e4 <cc2400_repeater+0xa0>
				buf[i] = cc2400_get8(FIFOREG);
			if (cc2400_status() & STATUS_CRC_OK)
    81f4:	f000 fd04 	bl	8c00 <cc2400_status>
    81f8:	0704      	lsls	r4, r0, #28
    81fa:	d5de      	bpl.n	81ba <cc2400_repeater+0x76>
				break;
		}
		// got packet, now repeat it
		i = 2000000; while (--i); // allow time for requester to switch to rx
		USRLED_CLR;
    81fc:	4b2c      	ldr	r3, [pc, #176]	; (82b0 <cc2400_repeater+0x16c>)
    81fe:	2202      	movs	r2, #2
    8200:	601a      	str	r2, [r3, #0]
		RXLED_CLR;
    8202:	2210      	movs	r2, #16
    8204:	601a      	str	r2, [r3, #0]
		cc2400_strobe(SRFOFF);
    8206:	2064      	movs	r0, #100	; 0x64
    8208:	f000 fd01 	bl	8c0e <cc2400_strobe>
		while ((cc2400_status() & FS_LOCK));
    820c:	f000 fcf8 	bl	8c00 <cc2400_status>
    8210:	0740      	lsls	r0, r0, #29
    8212:	d4fb      	bmi.n	820c <cc2400_repeater+0xc8>
		while (!(cc2400_status() & XOSC16M_STABLE));
    8214:	f000 fcf4 	bl	8c00 <cc2400_status>
    8218:	0641      	lsls	r1, r0, #25
    821a:	d5fb      	bpl.n	8214 <cc2400_repeater+0xd0>
		cc2400_set(FSDIV, *chan_ptr);
    821c:	8839      	ldrh	r1, [r7, #0]
    821e:	2002      	movs	r0, #2
    8220:	b289      	uxth	r1, r1
    8222:	f000 fc1c 	bl	8a5e <cc2400_set>
		while (!(cc2400_status() & XOSC16M_STABLE));
    8226:	f000 fceb 	bl	8c00 <cc2400_status>
    822a:	0642      	lsls	r2, r0, #25
    822c:	d5fb      	bpl.n	8226 <cc2400_repeater+0xe2>
		cc2400_strobe(SFSON);
    822e:	2061      	movs	r0, #97	; 0x61
    8230:	f000 fced 	bl	8c0e <cc2400_strobe>
		TXLED_SET;
    8234:	4b1d      	ldr	r3, [pc, #116]	; (82ac <cc2400_repeater+0x168>)
    8236:	f44f 7280 	mov.w	r2, #256	; 0x100
    823a:	601a      	str	r2, [r3, #0]
		buf[0] = len - 1; // length of data (rest of payload)
    823c:	2315      	movs	r3, #21
    823e:	f88d 3000 	strb.w	r3, [sp]
		buf[1] = 1; // reply
    8242:	2301      	movs	r3, #1
    8244:	f88d 3001 	strb.w	r3, [sp, #1]
		for (pa = 0; pa < 8; pa++) {
    8248:	2400      	movs	r4, #0
			cc2400_set(FREND, 8 | pa);
    824a:	2005      	movs	r0, #5
    824c:	f044 0108 	orr.w	r1, r4, #8
    8250:	f000 fc05 	bl	8a5e <cc2400_set>
			buf[20] = pa;
			for (i = 0; i < 16; i++) {
    8254:	2500      	movs	r5, #0
		TXLED_SET;
		buf[0] = len - 1; // length of data (rest of payload)
		buf[1] = 1; // reply
		for (pa = 0; pa < 8; pa++) {
			cc2400_set(FREND, 8 | pa);
			buf[20] = pa;
    8256:	f88d 4014 	strb.w	r4, [sp, #20]
			for (i = 0; i < 16; i++) {
				buf[21] = i;
    825a:	f88d 5015 	strb.w	r5, [sp, #21]
				while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    825e:	200e      	movs	r0, #14
    8260:	f000 fbf4 	bl	8a4c <cc2400_get>
    8264:	f000 001f 	and.w	r0, r0, #31
    8268:	280f      	cmp	r0, #15
    826a:	d1f8      	bne.n	825e <cc2400_repeater+0x11a>
    826c:	2600      	movs	r6, #0
				for (j = 0; j < len; j++)
					cc2400_set8(FIFOREG, buf[j]);
    826e:	f81d 1006 	ldrb.w	r1, [sp, r6]
    8272:	2070      	movs	r0, #112	; 0x70
			cc2400_set(FREND, 8 | pa);
			buf[20] = pa;
			for (i = 0; i < 16; i++) {
				buf[21] = i;
				while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
				for (j = 0; j < len; j++)
    8274:	3601      	adds	r6, #1
					cc2400_set8(FIFOREG, buf[j]);
    8276:	f000 fc2d 	bl	8ad4 <cc2400_set8>
			cc2400_set(FREND, 8 | pa);
			buf[20] = pa;
			for (i = 0; i < 16; i++) {
				buf[21] = i;
				while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
				for (j = 0; j < len; j++)
    827a:	2e16      	cmp	r6, #22
    827c:	d1f7      	bne.n	826e <cc2400_repeater+0x12a>
					cc2400_set8(FIFOREG, buf[j]);
				cc2400_strobe(STX);
    827e:	2063      	movs	r0, #99	; 0x63
		buf[0] = len - 1; // length of data (rest of payload)
		buf[1] = 1; // reply
		for (pa = 0; pa < 8; pa++) {
			cc2400_set(FREND, 8 | pa);
			buf[20] = pa;
			for (i = 0; i < 16; i++) {
    8280:	3501      	adds	r5, #1
				buf[21] = i;
				while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
				for (j = 0; j < len; j++)
					cc2400_set8(FIFOREG, buf[j]);
				cc2400_strobe(STX);
    8282:	f000 fcc4 	bl	8c0e <cc2400_strobe>
		buf[0] = len - 1; // length of data (rest of payload)
		buf[1] = 1; // reply
		for (pa = 0; pa < 8; pa++) {
			cc2400_set(FREND, 8 | pa);
			buf[20] = pa;
			for (i = 0; i < 16; i++) {
    8286:	2d10      	cmp	r5, #16
    8288:	d1e7      	bne.n	825a <cc2400_repeater+0x116>
		while (!(cc2400_status() & XOSC16M_STABLE));
		cc2400_strobe(SFSON);
		TXLED_SET;
		buf[0] = len - 1; // length of data (rest of payload)
		buf[1] = 1; // reply
		for (pa = 0; pa < 8; pa++) {
    828a:	3401      	adds	r4, #1
    828c:	b2e4      	uxtb	r4, r4
    828e:	2c08      	cmp	r4, #8
    8290:	d1db      	bne.n	824a <cc2400_repeater+0x106>
				for (j = 0; j < len; j++)
					cc2400_set8(FIFOREG, buf[j]);
				cc2400_strobe(STX);
			}
		}
		TXLED_CLR;
    8292:	4b07      	ldr	r3, [pc, #28]	; (82b0 <cc2400_repeater+0x16c>)
    8294:	f44f 7280 	mov.w	r2, #256	; 0x100
    8298:	601a      	str	r2, [r3, #0]
		cc2400_strobe(SRFOFF);
    829a:	2064      	movs	r0, #100	; 0x64
    829c:	f000 fcb7 	bl	8c0e <cc2400_strobe>
		while ((cc2400_status() & FS_LOCK));
    82a0:	f000 fcae 	bl	8c00 <cc2400_status>
    82a4:	0743      	lsls	r3, r0, #29
    82a6:	d4fb      	bmi.n	82a0 <cc2400_repeater+0x15c>
    82a8:	e74f      	b.n	814a <cc2400_repeater+0x6>
    82aa:	bf00      	nop
    82ac:	2009c038 	.word	0x2009c038
    82b0:	2009c03c 	.word	0x2009c03c

000082b4 <cc2400_txtest>:
	}
#endif
}

void cc2400_txtest(volatile u8 *mod_ptr, volatile u16 *chan_ptr)
{
    82b4:	b538      	push	{r3, r4, r5, lr}
#ifdef TX_ENABLE
	u16 mdmctrl;
	if (*mod_ptr == MOD_BT_BASIC_RATE) {
    82b6:	7803      	ldrb	r3, [r0, #0]
	}
#endif
}

void cc2400_txtest(volatile u8 *mod_ptr, volatile u16 *chan_ptr)
{
    82b8:	460d      	mov	r5, r1
#ifdef TX_ENABLE
	u16 mdmctrl;
	if (*mod_ptr == MOD_BT_BASIC_RATE) {
    82ba:	b123      	cbz	r3, 82c6 <cc2400_txtest+0x12>
		mdmctrl = 0x0029; // 160 kHz frequency deviation
	} else if (*mod_ptr == MOD_BT_LOW_ENERGY) {
    82bc:	7803      	ldrb	r3, [r0, #0]
    82be:	2b01      	cmp	r3, #1
    82c0:	d12f      	bne.n	8322 <cc2400_txtest+0x6e>
		mdmctrl = 0x0040; // 250 kHz frequency deviation
    82c2:	2440      	movs	r4, #64	; 0x40
    82c4:	e000      	b.n	82c8 <cc2400_txtest+0x14>
void cc2400_txtest(volatile u8 *mod_ptr, volatile u16 *chan_ptr)
{
#ifdef TX_ENABLE
	u16 mdmctrl;
	if (*mod_ptr == MOD_BT_BASIC_RATE) {
		mdmctrl = 0x0029; // 160 kHz frequency deviation
    82c6:	2429      	movs	r4, #41	; 0x29
		mdmctrl = 0x0040; // 250 kHz frequency deviation
	} else {
		/* oops */
		return;
	}
	cc2400_set(LMTST,   0x2b22);
    82c8:	2012      	movs	r0, #18
    82ca:	f642 3122 	movw	r1, #11042	; 0x2b22
    82ce:	f000 fbc6 	bl	8a5e <cc2400_set>
	cc2400_set(MDMTST0, 0x334b); // with PRNG
    82d2:	2014      	movs	r0, #20
    82d4:	f243 314b 	movw	r1, #13131	; 0x334b
    82d8:	f000 fbc1 	bl	8a5e <cc2400_set>
	cc2400_set(GRMDM,   0x0df1); // default value
    82dc:	2020      	movs	r0, #32
    82de:	f640 51f1 	movw	r1, #3569	; 0xdf1
    82e2:	f000 fbbc 	bl	8a5e <cc2400_set>
	cc2400_set(FSDIV,   *chan_ptr);
    82e6:	8829      	ldrh	r1, [r5, #0]
    82e8:	2002      	movs	r0, #2
    82ea:	b289      	uxth	r1, r1
    82ec:	f000 fbb7 	bl	8a5e <cc2400_set>
	cc2400_set(MDMCTRL, mdmctrl);
    82f0:	2003      	movs	r0, #3
    82f2:	4621      	mov	r1, r4
    82f4:	f000 fbb3 	bl	8a5e <cc2400_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    82f8:	f000 fc82 	bl	8c00 <cc2400_status>
    82fc:	0641      	lsls	r1, r0, #25
    82fe:	d5fb      	bpl.n	82f8 <cc2400_txtest+0x44>
	cc2400_strobe(SFSON);
    8300:	2061      	movs	r0, #97	; 0x61
    8302:	f000 fc84 	bl	8c0e <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    8306:	f000 fc7b 	bl	8c00 <cc2400_status>
    830a:	0742      	lsls	r2, r0, #29
    830c:	d5fb      	bpl.n	8306 <cc2400_txtest+0x52>
	TXLED_SET;
    830e:	4b05      	ldr	r3, [pc, #20]	; (8324 <cc2400_txtest+0x70>)
    8310:	f44f 7280 	mov.w	r2, #256	; 0x100
    8314:	601a      	str	r2, [r3, #0]
	cc2400_strobe(STX);
    8316:	2063      	movs	r0, #99	; 0x63
    8318:	f000 fc79 	bl	8c0e <cc2400_strobe>
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    831c:	4b02      	ldr	r3, [pc, #8]	; (8328 <cc2400_txtest+0x74>)
    831e:	2280      	movs	r2, #128	; 0x80
    8320:	601a      	str	r2, [r3, #0]
    8322:	bd38      	pop	{r3, r4, r5, pc}
    8324:	2009c038 	.word	0x2009c038
    8328:	2009c058 	.word	0x2009c058

0000832c <ssp_stop>:
	DIO_SSEL_CLR;
}

static void ssp_stop() {
	// disable CC2400's output (active low)
	DIO_SSEL_SET;
    832c:	4b04      	ldr	r3, [pc, #16]	; (8340 <ssp_stop+0x14>)
    832e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    8332:	601a      	str	r2, [r3, #0]

	// disable SSP
	DIO_SSP_CR1 &= ~SSPCR1_SSE;
    8334:	4b03      	ldr	r3, [pc, #12]	; (8344 <ssp_stop+0x18>)
    8336:	681a      	ldr	r2, [r3, #0]
    8338:	f022 0202 	bic.w	r2, r2, #2
    833c:	601a      	str	r2, [r3, #0]
    833e:	4770      	bx	lr
    8340:	2009c098 	.word	0x2009c098
    8344:	40030004 	.word	0x40030004

00008348 <do_rx>:
	cc2400_strobe(SRX);
}

static void do_rx(ego_packet_t *packet) {
	int i;
	for (i = 0; i < EGO_PACKET_LEN; i++) {
    8348:	2300      	movs	r3, #0
		// make sure there are bytes ready
		while (!(SSP1SR & SSPSR_RNE)) ;
    834a:	4a05      	ldr	r2, [pc, #20]	; (8360 <do_rx+0x18>)
    834c:	6812      	ldr	r2, [r2, #0]
    834e:	0752      	lsls	r2, r2, #29
    8350:	d5fb      	bpl.n	834a <do_rx+0x2>
		packet->rxbuf[i] = (u8)DIO_SSP_DR;
    8352:	4a04      	ldr	r2, [pc, #16]	; (8364 <do_rx+0x1c>)
    8354:	6812      	ldr	r2, [r2, #0]
    8356:	54c2      	strb	r2, [r0, r3]
	cc2400_strobe(SRX);
}

static void do_rx(ego_packet_t *packet) {
	int i;
	for (i = 0; i < EGO_PACKET_LEN; i++) {
    8358:	3301      	adds	r3, #1
    835a:	2b24      	cmp	r3, #36	; 0x24
    835c:	d1f5      	bne.n	834a <do_rx+0x2>
		// make sure there are bytes ready
		while (!(SSP1SR & SSPSR_RNE)) ;
		packet->rxbuf[i] = (u8)DIO_SSP_DR;
	}
}
    835e:	4770      	bx	lr
    8360:	4003000c 	.word	0x4003000c
    8364:	40030008 	.word	0x40030008

00008368 <sleep_ms>:
static inline int sync_received(void) {
	return cc2400_status() & SYNC_RECEIVED;
}

// sleep for some milliseconds
static void sleep_ms(ego_fsm_state_t *state, u32 duration) {
    8368:	b510      	push	{r4, lr}
	state->sleep_start = CLK100NS;
    836a:	4b08      	ldr	r3, [pc, #32]	; (838c <sleep_ms+0x24>)
    836c:	4a08      	ldr	r2, [pc, #32]	; (8390 <sleep_ms+0x28>)
    836e:	681b      	ldr	r3, [r3, #0]
    8370:	6812      	ldr	r2, [r2, #0]
    8372:	f3c3 0313 	ubfx	r3, r3, #0, #20
    8376:	f640 4435 	movw	r4, #3125	; 0xc35
    837a:	fb04 2303 	mla	r3, r4, r3, r2
    837e:	6083      	str	r3, [r0, #8]
	state->sleep_duration = duration * 1000*10;
    8380:	f242 7310 	movw	r3, #10000	; 0x2710
    8384:	4359      	muls	r1, r3
    8386:	60c1      	str	r1, [r0, #12]
    8388:	bd10      	pop	{r4, pc}
    838a:	bf00      	nop
    838c:	10001024 	.word	0x10001024
    8390:	40004008 	.word	0x40004008

00008394 <sleep_elapsed>:
	state->sleep_start = state->anchor;
	state->sleep_duration = duration * 1000*10;
}

static inline int sleep_elapsed(ego_fsm_state_t *state) {
	u32 now = CLK100NS;
    8394:	4b0b      	ldr	r3, [pc, #44]	; (83c4 <sleep_elapsed+0x30>)
    8396:	4a0c      	ldr	r2, [pc, #48]	; (83c8 <sleep_elapsed+0x34>)
    8398:	681b      	ldr	r3, [r3, #0]
    839a:	6812      	ldr	r2, [r2, #0]
    839c:	f640 4135 	movw	r1, #3125	; 0xc35
    83a0:	f3c3 0313 	ubfx	r3, r3, #0, #20
    83a4:	fb01 2303 	mla	r3, r1, r3, r2
	if (now < state->sleep_start)
    83a8:	6882      	ldr	r2, [r0, #8]
		now += 3276800000;
	return (now - state->sleep_start) >= state->sleep_duration;
    83aa:	68c0      	ldr	r0, [r0, #12]
	state->sleep_duration = duration * 1000*10;
}

static inline int sleep_elapsed(ego_fsm_state_t *state) {
	u32 now = CLK100NS;
	if (now < state->sleep_start)
    83ac:	4293      	cmp	r3, r2
		now += 3276800000;
    83ae:	bf3c      	itt	cc
    83b0:	f103 4343 	addcc.w	r3, r3, #3271557120	; 0xc3000000
    83b4:	f503 03a0 	addcc.w	r3, r3, #5242880	; 0x500000
	return (now - state->sleep_start) >= state->sleep_duration;
    83b8:	1a9b      	subs	r3, r3, r2
}
    83ba:	4283      	cmp	r3, r0
    83bc:	bf34      	ite	cc
    83be:	2000      	movcc	r0, #0
    83c0:	2001      	movcs	r0, #1
    83c2:	4770      	bx	lr
    83c4:	10001024 	.word	0x10001024
    83c8:	40004008 	.word	0x40004008

000083cc <nop_state>:

/////////////
// states

// do nothing
static void nop_state(ego_fsm_state_t *state) {
    83cc:	4770      	bx	lr
    83ce:	0000      	movs	r0, r0

000083d0 <init_state>:
}

// used in follow and jam mode, override the channel supplied by user
static void init_state(ego_fsm_state_t *state) {
	state->channel_index = 0;
    83d0:	2300      	movs	r3, #0
    83d2:	6043      	str	r3, [r0, #4]
	channel = channels[state->channel_index];
    83d4:	4b03      	ldr	r3, [pc, #12]	; (83e4 <init_state+0x14>)
    83d6:	f640 1268 	movw	r2, #2408	; 0x968
    83da:	801a      	strh	r2, [r3, #0]
	state->state = EGO_ST_START_RX;
    83dc:	2301      	movs	r3, #1
    83de:	7003      	strb	r3, [r0, #0]
    83e0:	4770      	bx	lr
    83e2:	bf00      	nop
    83e4:	1000044c 	.word	0x1000044c

000083e8 <continuous_init_state>:
	}
}

// continuous cap states (reuses START_RX state)
static void continuous_init_state(ego_fsm_state_t *state) {
	state->state = EGO_ST_START_RX;
    83e8:	2301      	movs	r3, #1
    83ea:	7003      	strb	r3, [r0, #0]
    83ec:	4770      	bx	lr
    83ee:	0000      	movs	r0, r0

000083f0 <start_rf_state>:
	state->channel_index = 0;
	channel = channels[state->channel_index];
	state->state = EGO_ST_START_RX;
}

static void start_rf_state(ego_fsm_state_t *state) {
    83f0:	b510      	push	{r4, lr}
	ssp_stop(); // TODO disable SSP
	ICER0 = ICER0_ICE_USB;
}

static void rf_on(void) {
	cc2400_set(MANAND,  0x7fff);
    83f2:	f647 71ff 	movw	r1, #32767	; 0x7fff
	state->channel_index = 0;
	channel = channels[state->channel_index];
	state->state = EGO_ST_START_RX;
}

static void start_rf_state(ego_fsm_state_t *state) {
    83f6:	4604      	mov	r4, r0
	ssp_stop(); // TODO disable SSP
	ICER0 = ICER0_ICE_USB;
}

static void rf_on(void) {
	cc2400_set(MANAND,  0x7fff);
    83f8:	200d      	movs	r0, #13
    83fa:	f000 fb30 	bl	8a5e <cc2400_set>
	cc2400_set(LMTST,   0x2b22);
    83fe:	2012      	movs	r0, #18
    8400:	f642 3122 	movw	r1, #11042	; 0x2b22
    8404:	f000 fb2b 	bl	8a5e <cc2400_set>
	cc2400_set(MDMTST0, 0x134b); // without PRNG
    8408:	2014      	movs	r0, #20
    840a:	f241 314b 	movw	r1, #4939	; 0x134b
    840e:	f000 fb26 	bl	8a5e <cc2400_set>
	cc2400_set(GRMDM,   0x04c0); // un-buffered mode, 2FSK
    8412:	2020      	movs	r0, #32
    8414:	f44f 6198 	mov.w	r1, #1216	; 0x4c0
    8418:	f000 fb21 	bl	8a5e <cc2400_set>
	//      |  | |   |  +--------> CRC off
	//      |  | |   +-----------> sync word: 24 MSB bits of SYNC_WORD
	//      |  | +---------------> 1 byte of 01010101
	//      |  +-----------------> packet mode
	//      +--------------------> un-buffered mode
	cc2400_set(FSDIV,   channel - 1); // 1 MHz IF
    841c:	4b1e      	ldr	r3, [pc, #120]	; (8498 <start_rf_state+0xa8>)
    841e:	2002      	movs	r0, #2
    8420:	8819      	ldrh	r1, [r3, #0]
    8422:	b289      	uxth	r1, r1
    8424:	3901      	subs	r1, #1
    8426:	b289      	uxth	r1, r1
    8428:	f000 fb19 	bl	8a5e <cc2400_set>
	cc2400_set(MDMCTRL, 0x0026); // 150 kHz frequency deviation
    842c:	2003      	movs	r0, #3
    842e:	2126      	movs	r1, #38	; 0x26
    8430:	f000 fb15 	bl	8a5e <cc2400_set>
	cc2400_set(GRDEC,  3);       // 250 kbit
    8434:	2021      	movs	r0, #33	; 0x21
    8436:	2103      	movs	r1, #3
    8438:	f000 fb11 	bl	8a5e <cc2400_set>

    // 630f9ffe86
	cc2400_set(SYNCH,   0x630f);
    843c:	202d      	movs	r0, #45	; 0x2d
    843e:	f246 310f 	movw	r1, #25359	; 0x630f
    8442:	f000 fb0c 	bl	8a5e <cc2400_set>
	cc2400_set(SYNCL,   0x9ffe);
    8446:	202c      	movs	r0, #44	; 0x2c
    8448:	f649 71fe 	movw	r1, #40958	; 0x9ffe
    844c:	f000 fb07 	bl	8a5e <cc2400_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    8450:	f000 fbd6 	bl	8c00 <cc2400_status>
    8454:	0640      	lsls	r0, r0, #25
    8456:	d5fb      	bpl.n	8450 <start_rf_state+0x60>
	u32 rxtime;
} ego_packet_t;

static void ssp_start(void) {
	// make sure the (active low) slave select signal is not active
	DIO_SSEL_SET;
    8458:	4a10      	ldr	r2, [pc, #64]	; (849c <start_rf_state+0xac>)
    845a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    845e:	6013      	str	r3, [r2, #0]

	// enable SSP
	DIO_SSP_CR1 |= SSPCR1_SSE;
    8460:	4a0f      	ldr	r2, [pc, #60]	; (84a0 <start_rf_state+0xb0>)

	while (!(cc2400_status() & XOSC16M_STABLE));

	ssp_start();

	cc2400_strobe(SFSON);
    8462:	2061      	movs	r0, #97	; 0x61
static void ssp_start(void) {
	// make sure the (active low) slave select signal is not active
	DIO_SSEL_SET;

	// enable SSP
	DIO_SSP_CR1 |= SSPCR1_SSE;
    8464:	6811      	ldr	r1, [r2, #0]
    8466:	f041 0102 	orr.w	r1, r1, #2
    846a:	6011      	str	r1, [r2, #0]

	// activate slave select pin
	DIO_SSEL_CLR;
    846c:	4a0d      	ldr	r2, [pc, #52]	; (84a4 <start_rf_state+0xb4>)
    846e:	6013      	str	r3, [r2, #0]

	while (!(cc2400_status() & XOSC16M_STABLE));

	ssp_start();

	cc2400_strobe(SFSON);
    8470:	f000 fbcd 	bl	8c0e <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    8474:	f000 fbc4 	bl	8c00 <cc2400_status>
    8478:	0741      	lsls	r1, r0, #29
    847a:	d5fb      	bpl.n	8474 <start_rf_state+0x84>
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    847c:	200e      	movs	r0, #14
    847e:	f000 fae5 	bl	8a4c <cc2400_get>
    8482:	f000 001f 	and.w	r0, r0, #31
    8486:	280f      	cmp	r0, #15
    8488:	d1f8      	bne.n	847c <start_rf_state+0x8c>

	cc2400_strobe(SRX);
    848a:	2062      	movs	r0, #98	; 0x62
    848c:	f000 fbbf 	bl	8c0e <cc2400_strobe>
	state->state = EGO_ST_START_RX;
}

static void start_rf_state(ego_fsm_state_t *state) {
	rf_on();
	state->state = EGO_ST_CAP;
    8490:	2302      	movs	r3, #2
    8492:	7023      	strb	r3, [r4, #0]
    8494:	bd10      	pop	{r4, pc}
    8496:	bf00      	nop
    8498:	1000044c 	.word	0x1000044c
    849c:	2009c098 	.word	0x2009c098
    84a0:	40030004 	.word	0x40030004
    84a4:	2009c09c 	.word	0x2009c09c

000084a8 <start_jamming_state>:
		cc2400_strobe(SRFOFF);
		ssp_stop();
	}
}

static void start_jamming_state(ego_fsm_state_t *state) {
    84a8:	b510      	push	{r4, lr}
#ifdef TX_ENABLE
	cc2400_set(MANAND,  0x7fff);
    84aa:	f647 71ff 	movw	r1, #32767	; 0x7fff
		cc2400_strobe(SRFOFF);
		ssp_stop();
	}
}

static void start_jamming_state(ego_fsm_state_t *state) {
    84ae:	4604      	mov	r4, r0
#ifdef TX_ENABLE
	cc2400_set(MANAND,  0x7fff);
    84b0:	200d      	movs	r0, #13
    84b2:	f000 fad4 	bl	8a5e <cc2400_set>
	cc2400_set(LMTST,   0x2b22);
    84b6:	2012      	movs	r0, #18
    84b8:	f642 3122 	movw	r1, #11042	; 0x2b22
    84bc:	f000 facf 	bl	8a5e <cc2400_set>
	cc2400_set(MDMTST0, 0x334b); // with PRNG
    84c0:	2014      	movs	r0, #20
    84c2:	f243 314b 	movw	r1, #13131	; 0x334b
    84c6:	f000 faca 	bl	8a5e <cc2400_set>
	// cc2400_set(GRMDM,   0x04e0); // un-buffered mode, 2FSK
	cc2400_set(GRMDM,   0x04c0); // un-buffered mode, 2FSK
    84ca:	2020      	movs	r0, #32
    84cc:	f44f 6198 	mov.w	r1, #1216	; 0x4c0
    84d0:	f000 fac5 	bl	8a5e <cc2400_set>
	//      |  | |   |  +--------> CRC off
	//      |  | |   +-----------> sync word: 24 MSB bits of SYNC_WORD
	//      |  | +---------------> 1 byte of 01010101
	//      |  +-----------------> packet mode
	//      +--------------------> un-buffered mode
	cc2400_set(FSDIV,   channel); // no IF for TX
    84d4:	4b1a      	ldr	r3, [pc, #104]	; (8540 <start_jamming_state+0x98>)
    84d6:	2002      	movs	r0, #2
    84d8:	8819      	ldrh	r1, [r3, #0]
    84da:	b289      	uxth	r1, r1
    84dc:	f000 fabf 	bl	8a5e <cc2400_set>
	cc2400_set(MDMCTRL, 0x0026); // 150 kHz frequency deviation
    84e0:	2003      	movs	r0, #3
    84e2:	2126      	movs	r1, #38	; 0x26
    84e4:	f000 fabb 	bl	8a5e <cc2400_set>
	cc2400_set(GRDEC,  3);       // 250 kbit
    84e8:	2021      	movs	r0, #33	; 0x21
    84ea:	2103      	movs	r1, #3
    84ec:	f000 fab7 	bl	8a5e <cc2400_set>
	cc2400_set(FREND, 0xf);
    84f0:	2005      	movs	r0, #5
    84f2:	210f      	movs	r1, #15
    84f4:	f000 fab3 	bl	8a5e <cc2400_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    84f8:	f000 fb82 	bl	8c00 <cc2400_status>
    84fc:	0642      	lsls	r2, r0, #25
    84fe:	d5fb      	bpl.n	84f8 <start_jamming_state+0x50>

	cc2400_strobe(SFSON);
    8500:	2061      	movs	r0, #97	; 0x61
    8502:	f000 fb84 	bl	8c0e <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    8506:	f000 fb7b 	bl	8c00 <cc2400_status>
    850a:	0743      	lsls	r3, r0, #29
    850c:	d5fb      	bpl.n	8506 <start_jamming_state+0x5e>
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    850e:	200e      	movs	r0, #14
    8510:	f000 fa9c 	bl	8a4c <cc2400_get>
    8514:	f000 001f 	and.w	r0, r0, #31
    8518:	280f      	cmp	r0, #15
    851a:	d1f8      	bne.n	850e <start_jamming_state+0x66>

#ifdef UBERTOOTH_ONE
	PAEN_SET;
    851c:	4b09      	ldr	r3, [pc, #36]	; (8544 <start_jamming_state+0x9c>)
    851e:	2280      	movs	r2, #128	; 0x80
    8520:	601a      	str	r2, [r3, #0]
#endif

	cc2400_strobe(STX);
    8522:	2063      	movs	r0, #99	; 0x63
    8524:	f000 fb73 	bl	8c0e <cc2400_strobe>
	TXLED_SET;
    8528:	4b07      	ldr	r3, [pc, #28]	; (8548 <start_jamming_state+0xa0>)
    852a:	f44f 7280 	mov.w	r2, #256	; 0x100
    852e:	601a      	str	r2, [r3, #0]
#endif

	state->state = EGO_ST_JAMMING;
    8530:	2305      	movs	r3, #5
    8532:	7023      	strb	r3, [r4, #0]
	state->sleep_duration = duration * 1000*10;
}

// sleep for some milliseconds relative to the current anchor point
static void sleep_ms_anchor(ego_fsm_state_t *state, u32 duration) {
	state->sleep_start = state->anchor;
    8534:	69a3      	ldr	r3, [r4, #24]
    8536:	60a3      	str	r3, [r4, #8]
	state->sleep_duration = duration * 1000*10;
    8538:	f644 6320 	movw	r3, #20000	; 0x4e20
    853c:	60e3      	str	r3, [r4, #12]
    853e:	bd10      	pop	{r4, pc}
    8540:	1000044c 	.word	0x1000044c
    8544:	2009c058 	.word	0x2009c058
    8548:	2009c038 	.word	0x2009c038

0000854c <sleep_state>:
		ssp_stop();
		state->timer_active = 1;
	}
}

static void sleep_state(ego_fsm_state_t *state) {
    854c:	b510      	push	{r4, lr}
    854e:	4604      	mov	r4, r0
	if (sleep_elapsed(state)) {
    8550:	f7ff ff20 	bl	8394 <sleep_elapsed>
    8554:	b1b0      	cbz	r0, 8584 <sleep_state+0x38>
		// change channel
		state->channel_index = (state->channel_index + 1) % 4;
    8556:	6863      	ldr	r3, [r4, #4]
    8558:	1c5a      	adds	r2, r3, #1
    855a:	4b0b      	ldr	r3, [pc, #44]	; (8588 <sleep_state+0x3c>)
    855c:	4013      	ands	r3, r2
    855e:	2b00      	cmp	r3, #0
    8560:	da03      	bge.n	856a <sleep_state+0x1e>
    8562:	3b01      	subs	r3, #1
    8564:	f063 0303 	orn	r3, r3, #3
    8568:	3301      	adds	r3, #1
		channel = channels[state->channel_index];
    856a:	4a08      	ldr	r2, [pc, #32]	; (858c <sleep_state+0x40>)
}

static void sleep_state(ego_fsm_state_t *state) {
	if (sleep_elapsed(state)) {
		// change channel
		state->channel_index = (state->channel_index + 1) % 4;
    856c:	6063      	str	r3, [r4, #4]
		channel = channels[state->channel_index];
    856e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
    8572:	4b07      	ldr	r3, [pc, #28]	; (8590 <sleep_state+0x44>)

		// set 7 ms timeout for RX
		sleep_ms(state, 7);
    8574:	4620      	mov	r0, r4
    8576:	2107      	movs	r1, #7

static void sleep_state(ego_fsm_state_t *state) {
	if (sleep_elapsed(state)) {
		// change channel
		state->channel_index = (state->channel_index + 1) % 4;
		channel = channels[state->channel_index];
    8578:	801a      	strh	r2, [r3, #0]

		// set 7 ms timeout for RX
		sleep_ms(state, 7);
    857a:	f7ff fef5 	bl	8368 <sleep_ms>
		state->timer_active = 1;
    857e:	2301      	movs	r3, #1
    8580:	6123      	str	r3, [r4, #16]

		state->state = EGO_ST_START_RX;
    8582:	7023      	strb	r3, [r4, #0]
    8584:	bd10      	pop	{r4, pc}
    8586:	bf00      	nop
    8588:	80000003 	.word	0x80000003
    858c:	0000a900 	.word	0x0000a900
    8590:	1000044c 	.word	0x1000044c

00008594 <jam_sleep_state>:
		state->state = EGO_ST_SLEEP;
		sleep_ms_anchor(state, 6);
	}
}

static void jam_sleep_state(ego_fsm_state_t *state) {
    8594:	b510      	push	{r4, lr}
    8596:	4604      	mov	r4, r0
	if (sleep_elapsed(state)) {
    8598:	f7ff fefc 	bl	8394 <sleep_elapsed>
    859c:	b130      	cbz	r0, 85ac <jam_sleep_state+0x18>
		state->state = EGO_ST_START_RX;
    859e:	2301      	movs	r3, #1
    85a0:	7023      	strb	r3, [r4, #0]
		state->timer_active = 1;
    85a2:	6123      	str	r3, [r4, #16]
	state->sleep_duration = duration * 1000*10;
}

// sleep for some milliseconds relative to the current anchor point
static void sleep_ms_anchor(ego_fsm_state_t *state, u32 duration) {
	state->sleep_start = state->anchor;
    85a4:	69a3      	ldr	r3, [r4, #24]
    85a6:	60a3      	str	r3, [r4, #8]
	state->sleep_duration = duration * 1000*10;
    85a8:	4b01      	ldr	r3, [pc, #4]	; (85b0 <jam_sleep_state+0x1c>)
    85aa:	60e3      	str	r3, [r4, #12]
    85ac:	bd10      	pop	{r4, pc}
    85ae:	bf00      	nop
    85b0:	0001adb0 	.word	0x0001adb0

000085b4 <jamming_state>:

	state->state = EGO_ST_JAMMING;
	sleep_ms_anchor(state, 2);
}

void jamming_state(ego_fsm_state_t *state) {
    85b4:	b510      	push	{r4, lr}
    85b6:	4604      	mov	r4, r0
	if (sleep_elapsed(state)) {
    85b8:	f7ff feec 	bl	8394 <sleep_elapsed>
    85bc:	b300      	cbz	r0, 8600 <jamming_state+0x4c>
		cc2400_strobe(SRFOFF);
    85be:	2064      	movs	r0, #100	; 0x64
    85c0:	f000 fb25 	bl	8c0e <cc2400_strobe>
#ifdef UBERTOOTH_ONE
		PAEN_CLR;
    85c4:	4b0f      	ldr	r3, [pc, #60]	; (8604 <jamming_state+0x50>)
    85c6:	2280      	movs	r2, #128	; 0x80
    85c8:	601a      	str	r2, [r3, #0]
#endif
		TXLED_CLR;
    85ca:	f44f 7280 	mov.w	r2, #256	; 0x100
    85ce:	f843 2c20 	str.w	r2, [r3, #-32]

		// change channel
		state->channel_index = (state->channel_index + 1) % 4;
    85d2:	6863      	ldr	r3, [r4, #4]
    85d4:	1c5a      	adds	r2, r3, #1
    85d6:	4b0c      	ldr	r3, [pc, #48]	; (8608 <jamming_state+0x54>)
    85d8:	4013      	ands	r3, r2
    85da:	2b00      	cmp	r3, #0
    85dc:	da03      	bge.n	85e6 <jamming_state+0x32>
    85de:	3b01      	subs	r3, #1
    85e0:	f063 0303 	orn	r3, r3, #3
    85e4:	3301      	adds	r3, #1
		channel = channels[state->channel_index];
    85e6:	4a09      	ldr	r2, [pc, #36]	; (860c <jamming_state+0x58>)
		PAEN_CLR;
#endif
		TXLED_CLR;

		// change channel
		state->channel_index = (state->channel_index + 1) % 4;
    85e8:	6063      	str	r3, [r4, #4]
		channel = channels[state->channel_index];
    85ea:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
    85ee:	4b08      	ldr	r3, [pc, #32]	; (8610 <jamming_state+0x5c>)
    85f0:	801a      	strh	r2, [r3, #0]

		state->state = EGO_ST_SLEEP;
    85f2:	2303      	movs	r3, #3
    85f4:	7023      	strb	r3, [r4, #0]
	state->sleep_duration = duration * 1000*10;
}

// sleep for some milliseconds relative to the current anchor point
static void sleep_ms_anchor(ego_fsm_state_t *state, u32 duration) {
	state->sleep_start = state->anchor;
    85f6:	69a3      	ldr	r3, [r4, #24]
    85f8:	60a3      	str	r3, [r4, #8]
	state->sleep_duration = duration * 1000*10;
    85fa:	f64e 2360 	movw	r3, #60000	; 0xea60
    85fe:	60e3      	str	r3, [r4, #12]
    8600:	bd10      	pop	{r4, pc}
    8602:	bf00      	nop
    8604:	2009c05c 	.word	0x2009c05c
    8608:	80000003 	.word	0x80000003
    860c:	0000a900 	.word	0x0000a900
    8610:	1000044c 	.word	0x1000044c

00008614 <continuous_cap_state>:
// continuous cap states (reuses START_RX state)
static void continuous_init_state(ego_fsm_state_t *state) {
	state->state = EGO_ST_START_RX;
}

static void continuous_cap_state(ego_fsm_state_t *state) {
    8614:	b510      	push	{r4, lr}
    8616:	b08a      	sub	sp, #40	; 0x28
	ego_packet_t packet = {
    8618:	2100      	movs	r1, #0
    861a:	2228      	movs	r2, #40	; 0x28
    861c:	4668      	mov	r0, sp
    861e:	f7fb fe07 	bl	4230 <memset>
		.rxtime = CLK100NS,
    8622:	4b17      	ldr	r3, [pc, #92]	; (8680 <continuous_cap_state+0x6c>)
    8624:	4a17      	ldr	r2, [pc, #92]	; (8684 <continuous_cap_state+0x70>)
    8626:	681b      	ldr	r3, [r3, #0]
    8628:	6812      	ldr	r2, [r2, #0]
    862a:	f640 4135 	movw	r1, #3125	; 0xc35
    862e:	f3c3 0313 	ubfx	r3, r3, #0, #20
    8632:	fb01 2303 	mla	r3, r1, r3, r2
static void continuous_init_state(ego_fsm_state_t *state) {
	state->state = EGO_ST_START_RX;
}

static void continuous_cap_state(ego_fsm_state_t *state) {
	ego_packet_t packet = {
    8636:	9309      	str	r3, [sp, #36]	; 0x24
		packet->rxbuf[i] = (u8)DIO_SSP_DR;
	}
}

static inline int sync_received(void) {
	return cc2400_status() & SYNC_RECEIVED;
    8638:	f000 fae2 	bl	8c00 <cc2400_status>
static void continuous_cap_state(ego_fsm_state_t *state) {
	ego_packet_t packet = {
		.rxtime = CLK100NS,
	};

	if (sync_received()) {
    863c:	06c0      	lsls	r0, r0, #27
    863e:	d51d      	bpl.n	867c <continuous_cap_state+0x68>
		RXLED_SET;
    8640:	4b11      	ldr	r3, [pc, #68]	; (8688 <continuous_cap_state+0x74>)
    8642:	2410      	movs	r4, #16
    8644:	601c      	str	r4, [r3, #0]
		do_rx(&packet);
    8646:	4668      	mov	r0, sp
    8648:	f7ff fe7e 	bl	8348 <do_rx>
		enqueue_with_ts(EGO_PACKET, packet.rxbuf, packet.rxtime);
    864c:	2006      	movs	r0, #6
    864e:	4669      	mov	r1, sp
    8650:	9a09      	ldr	r2, [sp, #36]	; 0x24
    8652:	f7fc fcd7 	bl	5004 <enqueue_with_ts>
		RXLED_CLR;
    8656:	4b0d      	ldr	r3, [pc, #52]	; (868c <continuous_cap_state+0x78>)

		// restart cap with radio warm
		cc2400_strobe(SFSON);
    8658:	2061      	movs	r0, #97	; 0x61

	if (sync_received()) {
		RXLED_SET;
		do_rx(&packet);
		enqueue_with_ts(EGO_PACKET, packet.rxbuf, packet.rxtime);
		RXLED_CLR;
    865a:	601c      	str	r4, [r3, #0]

		// restart cap with radio warm
		cc2400_strobe(SFSON);
    865c:	f000 fad7 	bl	8c0e <cc2400_strobe>
		while (!(cc2400_status() & FS_LOCK));
    8660:	f000 face 	bl	8c00 <cc2400_status>
    8664:	0741      	lsls	r1, r0, #29
    8666:	d5fb      	bpl.n	8660 <continuous_cap_state+0x4c>
		while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    8668:	200e      	movs	r0, #14
    866a:	f000 f9ef 	bl	8a4c <cc2400_get>
    866e:	f000 001f 	and.w	r0, r0, #31
    8672:	280f      	cmp	r0, #15
    8674:	d1f8      	bne.n	8668 <continuous_cap_state+0x54>
		cc2400_strobe(SRX);
    8676:	2062      	movs	r0, #98	; 0x62
    8678:	f000 fac9 	bl	8c0e <cc2400_strobe>
	}
}
    867c:	b00a      	add	sp, #40	; 0x28
    867e:	bd10      	pop	{r4, pc}
    8680:	10001024 	.word	0x10001024
    8684:	40004008 	.word	0x40004008
    8688:	2009c038 	.word	0x2009c038
    868c:	2009c03c 	.word	0x2009c03c

00008690 <jam_cap_state>:

// jammer states
static void jam_cap_state(ego_fsm_state_t *state) {
    8690:	b510      	push	{r4, lr}
    8692:	4604      	mov	r4, r0
		packet->rxbuf[i] = (u8)DIO_SSP_DR;
	}
}

static inline int sync_received(void) {
	return cc2400_status() & SYNC_RECEIVED;
    8694:	f000 fab4 	bl	8c00 <cc2400_status>
	}
}

// jammer states
static void jam_cap_state(ego_fsm_state_t *state) {
	if (sync_received()) {
    8698:	06c3      	lsls	r3, r0, #27
    869a:	d50e      	bpl.n	86ba <jam_cap_state+0x2a>
		state->state = EGO_ST_START_JAMMING;
    869c:	2304      	movs	r3, #4
    869e:	7023      	strb	r3, [r4, #0]
		state->packet_observed = 1;
    86a0:	2301      	movs	r3, #1
    86a2:	6163      	str	r3, [r4, #20]
		state->anchor = CLK100NS;
    86a4:	4b11      	ldr	r3, [pc, #68]	; (86ec <jam_cap_state+0x5c>)
    86a6:	4a12      	ldr	r2, [pc, #72]	; (86f0 <jam_cap_state+0x60>)
    86a8:	681b      	ldr	r3, [r3, #0]
    86aa:	6812      	ldr	r2, [r2, #0]
    86ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
    86b0:	f640 4135 	movw	r1, #3125	; 0xc35
    86b4:	fb01 2303 	mla	r3, r1, r3, r2
    86b8:	61a3      	str	r3, [r4, #24]
	}
	if (state->timer_active && sleep_elapsed(state)) {
    86ba:	6923      	ldr	r3, [r4, #16]
    86bc:	b15b      	cbz	r3, 86d6 <jam_cap_state+0x46>
    86be:	4620      	mov	r0, r4
    86c0:	f7ff fe68 	bl	8394 <sleep_elapsed>
    86c4:	b138      	cbz	r0, 86d6 <jam_cap_state+0x46>
		state->state = EGO_ST_START_JAMMING;
    86c6:	2304      	movs	r3, #4
    86c8:	7023      	strb	r3, [r4, #0]
		state->packet_observed = 0;
    86ca:	2300      	movs	r3, #0
    86cc:	6163      	str	r3, [r4, #20]
		sleep_ms(state, 11); // 11 ms hop interval
    86ce:	4620      	mov	r0, r4
    86d0:	210b      	movs	r1, #11
    86d2:	f7ff fe49 	bl	8368 <sleep_ms>
	}

	// state changed, kill radio
	if (state->state != EGO_ST_CAP) {
    86d6:	7823      	ldrb	r3, [r4, #0]
    86d8:	2b02      	cmp	r3, #2
    86da:	d006      	beq.n	86ea <jam_cap_state+0x5a>
		cc2400_strobe(SRFOFF);
    86dc:	2064      	movs	r0, #100	; 0x64
    86de:	f000 fa96 	bl	8c0e <cc2400_strobe>
		ssp_stop();
	}
}
    86e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	}

	// state changed, kill radio
	if (state->state != EGO_ST_CAP) {
		cc2400_strobe(SRFOFF);
		ssp_stop();
    86e6:	f7ff be21 	b.w	832c <ssp_stop>
    86ea:	bd10      	pop	{r4, pc}
    86ec:	10001024 	.word	0x10001024
    86f0:	40004008 	.word	0x40004008

000086f4 <cap_state>:
static void start_rf_state(ego_fsm_state_t *state) {
	rf_on();
	state->state = EGO_ST_CAP;
}

static void cap_state(ego_fsm_state_t *state) {
    86f4:	b530      	push	{r4, r5, lr}
    86f6:	b08b      	sub	sp, #44	; 0x2c
	ego_packet_t packet = {
    86f8:	2100      	movs	r1, #0
static void start_rf_state(ego_fsm_state_t *state) {
	rf_on();
	state->state = EGO_ST_CAP;
}

static void cap_state(ego_fsm_state_t *state) {
    86fa:	4604      	mov	r4, r0
	ego_packet_t packet = {
    86fc:	2228      	movs	r2, #40	; 0x28
    86fe:	4668      	mov	r0, sp
    8700:	f7fb fd96 	bl	4230 <memset>
		.rxtime = CLK100NS,
    8704:	4b1b      	ldr	r3, [pc, #108]	; (8774 <cap_state+0x80>)
    8706:	4a1c      	ldr	r2, [pc, #112]	; (8778 <cap_state+0x84>)
    8708:	681b      	ldr	r3, [r3, #0]
    870a:	6812      	ldr	r2, [r2, #0]
    870c:	f3c3 0313 	ubfx	r3, r3, #0, #20
    8710:	f640 4135 	movw	r1, #3125	; 0xc35
    8714:	fb01 2303 	mla	r3, r1, r3, r2
	};

	if (sleep_elapsed(state)) {
    8718:	4620      	mov	r0, r4
	rf_on();
	state->state = EGO_ST_CAP;
}

static void cap_state(ego_fsm_state_t *state) {
	ego_packet_t packet = {
    871a:	9309      	str	r3, [sp, #36]	; 0x24
		.rxtime = CLK100NS,
	};

	if (sleep_elapsed(state)) {
    871c:	f7ff fe3a 	bl	8394 <sleep_elapsed>
    8720:	b128      	cbz	r0, 872e <cap_state+0x3a>
		sleep_ms(state, 4);
    8722:	4620      	mov	r0, r4
    8724:	2104      	movs	r1, #4
    8726:	f7ff fe1f 	bl	8368 <sleep_ms>
		state->state = EGO_ST_SLEEP;
    872a:	2303      	movs	r3, #3
    872c:	7023      	strb	r3, [r4, #0]
		packet->rxbuf[i] = (u8)DIO_SSP_DR;
	}
}

static inline int sync_received(void) {
	return cc2400_status() & SYNC_RECEIVED;
    872e:	f000 fa67 	bl	8c00 <cc2400_status>
	if (sleep_elapsed(state)) {
		sleep_ms(state, 4);
		state->state = EGO_ST_SLEEP;
	}

	if (sync_received()) {
    8732:	06c2      	lsls	r2, r0, #27
    8734:	d512      	bpl.n	875c <cap_state+0x68>
		RXLED_SET;
    8736:	4b11      	ldr	r3, [pc, #68]	; (877c <cap_state+0x88>)
    8738:	2510      	movs	r5, #16
    873a:	601d      	str	r5, [r3, #0]
		do_rx(&packet);
    873c:	4668      	mov	r0, sp
    873e:	f7ff fe03 	bl	8348 <do_rx>
		enqueue_with_ts(EGO_PACKET, packet.rxbuf, packet.rxtime);
    8742:	4669      	mov	r1, sp
    8744:	9a09      	ldr	r2, [sp, #36]	; 0x24
    8746:	2006      	movs	r0, #6
    8748:	f7fc fc5c 	bl	5004 <enqueue_with_ts>
		RXLED_CLR;
    874c:	4b0c      	ldr	r3, [pc, #48]	; (8780 <cap_state+0x8c>)

		sleep_ms(state, 6);
    874e:	4620      	mov	r0, r4

	if (sync_received()) {
		RXLED_SET;
		do_rx(&packet);
		enqueue_with_ts(EGO_PACKET, packet.rxbuf, packet.rxtime);
		RXLED_CLR;
    8750:	601d      	str	r5, [r3, #0]

		sleep_ms(state, 6);
    8752:	2106      	movs	r1, #6
    8754:	f7ff fe08 	bl	8368 <sleep_ms>
		state->state = EGO_ST_SLEEP;
    8758:	2303      	movs	r3, #3
    875a:	7023      	strb	r3, [r4, #0]
	}

	// kill RF on state change
	if (state->state != EGO_ST_CAP) {
    875c:	7823      	ldrb	r3, [r4, #0]
    875e:	2b02      	cmp	r3, #2
    8760:	d006      	beq.n	8770 <cap_state+0x7c>
		cc2400_strobe(SRFOFF);
    8762:	2064      	movs	r0, #100	; 0x64
    8764:	f000 fa53 	bl	8c0e <cc2400_strobe>
		ssp_stop();
    8768:	f7ff fde0 	bl	832c <ssp_stop>
		state->timer_active = 1;
    876c:	2301      	movs	r3, #1
    876e:	6123      	str	r3, [r4, #16]
	}
}
    8770:	b00b      	add	sp, #44	; 0x2c
    8772:	bd30      	pop	{r4, r5, pc}
    8774:	10001024 	.word	0x10001024
    8778:	40004008 	.word	0x40004008
    877c:	2009c038 	.word	0x2009c038
    8780:	2009c03c 	.word	0x2009c03c

00008784 <ego_main>:
		state->timer_active = 1;
		sleep_ms_anchor(state, 11);
	}
}

void ego_main(ego_mode_t mode) {
    8784:	b530      	push	{r4, r5, lr}
    8786:	b089      	sub	sp, #36	; 0x24
	const ego_st_handler *handler; // set depending on mode
	ego_fsm_state_t state = {
    8788:	2100      	movs	r1, #0
		state->timer_active = 1;
		sleep_ms_anchor(state, 11);
	}
}

void ego_main(ego_mode_t mode) {
    878a:	4604      	mov	r4, r0
	const ego_st_handler *handler; // set depending on mode
	ego_fsm_state_t state = {
    878c:	221c      	movs	r2, #28
    878e:	a801      	add	r0, sp, #4
    8790:	f7fb fd4e 	bl	4230 <memset>
		jam_sleep_state,
		start_jamming_state,
		jamming_state,
	};

	switch (mode) {
    8794:	2c01      	cmp	r4, #1
    8796:	4d14      	ldr	r5, [pc, #80]	; (87e8 <ego_main+0x64>)
    8798:	d009      	beq.n	87ae <ego_main+0x2a>
    879a:	d306      	bcc.n	87aa <ego_main+0x26>
    879c:	2c02      	cmp	r4, #2
    879e:	d101      	bne.n	87a4 <ego_main+0x20>
		case EGO_CONTINUOUS_RX:
			handler = continuous_rx_handler;
			break;
#ifdef TX_ENABLE
		case EGO_JAM:
			handler = jam_handler;
    87a0:	4c12      	ldr	r4, [pc, #72]	; (87ec <ego_main+0x68>)
			break;
    87a2:	e005      	b.n	87b0 <ego_main+0x2c>
#endif
		default: // should never happen
			requested_mode = MODE_IDLE;
    87a4:	2300      	movs	r3, #0
    87a6:	702b      	strb	r3, [r5, #0]
    87a8:	e01b      	b.n	87e2 <ego_main+0x5e>
		jamming_state,
	};

	switch (mode) {
		case EGO_FOLLOW:
			handler = follow_handler;
    87aa:	4c11      	ldr	r4, [pc, #68]	; (87f0 <ego_main+0x6c>)
    87ac:	e000      	b.n	87b0 <ego_main+0x2c>
			break;
		case EGO_CONTINUOUS_RX:
			handler = continuous_rx_handler;
    87ae:	4c11      	ldr	r4, [pc, #68]	; (87f4 <ego_main+0x70>)
	DIO_SSP_CR1 &= ~SSPCR1_SSE;
}

static void ego_init(void) {
	// enable USB interrupts
	ISER0 = ISER0_ISE_USB;
    87b0:	4b11      	ldr	r3, [pc, #68]	; (87f8 <ego_main+0x74>)
    87b2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    87b6:	601a      	str	r2, [r3, #0]

	dio_ssp_init();
    87b8:	f000 f8c0 	bl	893c <dio_ssp_init>
	}

	ego_init();

	while (1) {
		if (requested_mode != MODE_EGO)
    87bc:	782b      	ldrb	r3, [r5, #0]
    87be:	2b0d      	cmp	r3, #13
    87c0:	d106      	bne.n	87d0 <ego_main+0x4c>
			break;
		handler[state.state](&state);
    87c2:	f89d 3004 	ldrb.w	r3, [sp, #4]
    87c6:	a801      	add	r0, sp, #4
    87c8:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
    87cc:	4798      	blx	r3
	}
    87ce:	e7f5      	b.n	87bc <ego_main+0x38>

	dio_ssp_init();
}

static void ego_deinit(void) {
	cc2400_strobe(SRFOFF);
    87d0:	2064      	movs	r0, #100	; 0x64
    87d2:	f000 fa1c 	bl	8c0e <cc2400_strobe>
	ssp_stop(); // TODO disable SSP
    87d6:	f7ff fda9 	bl	832c <ssp_stop>
	ICER0 = ICER0_ICE_USB;
    87da:	4b08      	ldr	r3, [pc, #32]	; (87fc <ego_main+0x78>)
    87dc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    87e0:	601a      	str	r2, [r3, #0]
			break;
		handler[state.state](&state);
	}

	ego_deinit();
}
    87e2:	b009      	add	sp, #36	; 0x24
    87e4:	bd30      	pop	{r4, r5, pc}
    87e6:	bf00      	nop
    87e8:	10000e46 	.word	0x10000e46
    87ec:	0000a93c 	.word	0x0000a93c
    87f0:	0000a908 	.word	0x0000a908
    87f4:	0000a924 	.word	0x0000a924
    87f8:	e000e100 	.word	0xe000e100
    87fc:	e000e180 	.word	0xe000e180

00008800 <USB_IRQHandler>:
	return fifo_get(&rxfifo, &c) ? c : EOF;
}

void USB_IRQHandler()
{
	USBHwISR();
    8800:	f000 bd18 	b.w	9234 <USBHwISR>

00008804 <Reset_Handler>:
extern void __libc_init_array(void);
extern int main(void);

/* Reset Handler */
void Reset_Handler(void)
{
    8804:	b508      	push	{r3, lr}
	unsigned long *src, *dest;

	// Copy the data segment initializers from flash to SRAM
	src = &_etext;
	for(dest = &_data; dest < &_edata; )
    8806:	2300      	movs	r3, #0
    8808:	4a0c      	ldr	r2, [pc, #48]	; (883c <Reset_Handler+0x38>)
    880a:	490d      	ldr	r1, [pc, #52]	; (8840 <Reset_Handler+0x3c>)
    880c:	1898      	adds	r0, r3, r2
    880e:	4288      	cmp	r0, r1
    8810:	d204      	bcs.n	881c <Reset_Handler+0x18>
	{
		*dest++ = *src++;
    8812:	490c      	ldr	r1, [pc, #48]	; (8844 <Reset_Handler+0x40>)
    8814:	5859      	ldr	r1, [r3, r1]
    8816:	5099      	str	r1, [r3, r2]
    8818:	3304      	adds	r3, #4
    881a:	e7f5      	b.n	8808 <Reset_Handler+0x4>
{
	unsigned long *src, *dest;

	// Copy the data segment initializers from flash to SRAM
	src = &_etext;
	for(dest = &_data; dest < &_edata; )
    881c:	4b0a      	ldr	r3, [pc, #40]	; (8848 <Reset_Handler+0x44>)
		*dest++ = *src++;
	}

	// Initialize the .bss segment of memory to zeros
	src = &_bss;
	while (src < &_ebss)
    881e:	4a0b      	ldr	r2, [pc, #44]	; (884c <Reset_Handler+0x48>)
    8820:	4293      	cmp	r3, r2
    8822:	d203      	bcs.n	882c <Reset_Handler+0x28>
	{
		*src++ = 0;
    8824:	2200      	movs	r2, #0
    8826:	f843 2b04 	str.w	r2, [r3], #4
    882a:	e7f8      	b.n	881e <Reset_Handler+0x1a>
	}

	__libc_init_array();
    882c:	f7fb fcd2 	bl	41d4 <__libc_init_array>

	// Set the vector table location.
	SCB_VTOR = (uint32_t)&_interrupt_vector_table;
    8830:	4b07      	ldr	r3, [pc, #28]	; (8850 <Reset_Handler+0x4c>)
    8832:	4a08      	ldr	r2, [pc, #32]	; (8854 <Reset_Handler+0x50>)
    8834:	601a      	str	r2, [r3, #0]

	main();
    8836:	f7fe fdb5 	bl	73a4 <main>
    883a:	e7fe      	b.n	883a <Reset_Handler+0x36>
    883c:	10000020 	.word	0x10000020
    8840:	10000e14 	.word	0x10000e14
    8844:	0000a9a8 	.word	0x0000a9a8
    8848:	10000e18 	.word	0x10000e18
    884c:	100037c0 	.word	0x100037c0
    8850:	e000ed08 	.word	0xe000ed08
    8854:	00004000 	.word	0x00004000

00008858 <ADC_IRQHandler>:
extern unsigned long _StackTop;

extern void Reset_Handler(void);

/* Default interrupt handler */
static void Default_Handler(void) { while(1) {;} }
    8858:	e7fe      	b.n	8858 <ADC_IRQHandler>
    885a:	0000      	movs	r0, r0

0000885c <spi_delay>:
	cc2400_spi(16, out);
}

static volatile u32 delay_counter;
static void spi_delay() {
       delay_counter = 10;
    885c:	4a04      	ldr	r2, [pc, #16]	; (8870 <spi_delay+0x14>)
    885e:	230a      	movs	r3, #10
    8860:	6013      	str	r3, [r2, #0]
       while (--delay_counter);
    8862:	6813      	ldr	r3, [r2, #0]
    8864:	3b01      	subs	r3, #1
    8866:	6013      	str	r3, [r2, #0]
    8868:	2b00      	cmp	r3, #0
    886a:	d1fa      	bne.n	8862 <spi_delay+0x6>
}
    886c:	4770      	bx	lr
    886e:	bf00      	nop
    8870:	10000f2c 	.word	0x10000f2c

00008874 <rbit>:
}

/* efficiently reverse the bits of a 32-bit word */
u32 rbit(u32 value) {
  u32 result = 0;
  asm("rbit %0, %1" : "=r" (result) : "r" (value));
    8874:	fa90 f0a0 	rbit	r0, r0
  return result;
}
    8878:	4770      	bx	lr
    887a:	0000      	movs	r0, r0

0000887c <wait_us>:
	/* This is binary multiply by ~0.3999, i.e, multiply by
	   0.011011011b. The loop also contains 6 instructions at -Os, so
	   why this factor works is not at all related to the comment
	   above ;-) */
	wait_us_counter =
		(us>>2) + (us>>3) + (us>>6) + (us>>7) + (us>>10) + (us>>11);
    887c:	0883      	lsrs	r3, r0, #2
    887e:	eb03 03d0 	add.w	r3, r3, r0, lsr #3
    8882:	eb03 1390 	add.w	r3, r3, r0, lsr #6
    8886:	eb03 13d0 	add.w	r3, r3, r0, lsr #7
    888a:	eb03 2390 	add.w	r3, r3, r0, lsr #10
{
	/* This is binary multiply by ~0.3999, i.e, multiply by
	   0.011011011b. The loop also contains 6 instructions at -Os, so
	   why this factor works is not at all related to the comment
	   above ;-) */
	wait_us_counter =
    888e:	4a05      	ldr	r2, [pc, #20]	; (88a4 <wait_us+0x28>)
		(us>>2) + (us>>3) + (us>>6) + (us>>7) + (us>>10) + (us>>11);
    8890:	eb03 20d0 	add.w	r0, r3, r0, lsr #11
{
	/* This is binary multiply by ~0.3999, i.e, multiply by
	   0.011011011b. The loop also contains 6 instructions at -Os, so
	   why this factor works is not at all related to the comment
	   above ;-) */
	wait_us_counter =
    8894:	6050      	str	r0, [r2, #4]
		(us>>2) + (us>>3) + (us>>6) + (us>>7) + (us>>10) + (us>>11);
	while(--wait_us_counter);
    8896:	6853      	ldr	r3, [r2, #4]
    8898:	3b01      	subs	r3, #1
    889a:	6053      	str	r3, [r2, #4]
    889c:	2b00      	cmp	r3, #0
    889e:	d1fa      	bne.n	8896 <wait_us+0x1a>
}
    88a0:	4770      	bx	lr
    88a2:	bf00      	nop
    88a4:	10000f2c 	.word	0x10000f2c

000088a8 <wait>:
const IAP_ENTRY iap_entry = (IAP_ENTRY)IAP_LOCATION;

/* delay a number of seconds while on internal oscillator (4 MHz) */
void wait(u8 seconds)
{
	wait_us(seconds * 1000000);
    88a8:	4b01      	ldr	r3, [pc, #4]	; (88b0 <wait+0x8>)
    88aa:	4358      	muls	r0, r3
    88ac:	f7ff bfe6 	b.w	887c <wait_us>
    88b0:	000f4240 	.word	0x000f4240

000088b4 <all_pins_off>:
}

void all_pins_off(void)
{
	/* configure all pins for GPIO */
	PINSEL0 = 0;
    88b4:	4a10      	ldr	r2, [pc, #64]	; (88f8 <all_pins_off+0x44>)
    88b6:	2300      	movs	r3, #0
    88b8:	6013      	str	r3, [r2, #0]
	PINSEL1 = 0;
    88ba:	6053      	str	r3, [r2, #4]
	PINSEL2 = 0;
    88bc:	6093      	str	r3, [r2, #8]
	PINSEL3 = 0;
    88be:	60d3      	str	r3, [r2, #12]
	PINSEL4 = 0;
    88c0:	6113      	str	r3, [r2, #16]
	PINSEL7 = 0;
    88c2:	61d3      	str	r3, [r2, #28]
	PINSEL9 = 0;
    88c4:	6253      	str	r3, [r2, #36]	; 0x24
	PINSEL10 = 0;
    88c6:	6293      	str	r3, [r2, #40]	; 0x28

	/* configure all pins as inputs */
	FIO0DIR = 0;
    88c8:	4a0c      	ldr	r2, [pc, #48]	; (88fc <all_pins_off+0x48>)
    88ca:	6013      	str	r3, [r2, #0]
	FIO1DIR = 0;
    88cc:	6213      	str	r3, [r2, #32]
	FIO2DIR = 0;
    88ce:	6413      	str	r3, [r2, #64]	; 0x40
	FIO3DIR = 0;
    88d0:	6613      	str	r3, [r2, #96]	; 0x60
	FIO4DIR = 0;
    88d2:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

	/* pull-up on every pin */
	PINMODE0 = 0;
    88d6:	4a0a      	ldr	r2, [pc, #40]	; (8900 <all_pins_off+0x4c>)
    88d8:	6013      	str	r3, [r2, #0]
	PINMODE1 = 0;
    88da:	6053      	str	r3, [r2, #4]
	PINMODE2 = 0;
    88dc:	6093      	str	r3, [r2, #8]
	PINMODE3 = 0;
    88de:	60d3      	str	r3, [r2, #12]
	PINMODE4 = 0;
    88e0:	6113      	str	r3, [r2, #16]
	PINMODE7 = 0;
    88e2:	61d3      	str	r3, [r2, #28]
	PINMODE9 = 0;
    88e4:	6253      	str	r3, [r2, #36]	; 0x24

	/* set all outputs low */
	FIO0PIN = 0;
    88e6:	4a07      	ldr	r2, [pc, #28]	; (8904 <all_pins_off+0x50>)
    88e8:	6013      	str	r3, [r2, #0]
	FIO1PIN = 0;
    88ea:	6213      	str	r3, [r2, #32]
	FIO2PIN = 0;
    88ec:	6413      	str	r3, [r2, #64]	; 0x40
	FIO3PIN = 0;
    88ee:	6613      	str	r3, [r2, #96]	; 0x60
	FIO4PIN = 0;
    88f0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
    88f4:	4770      	bx	lr
    88f6:	bf00      	nop
    88f8:	4002c000 	.word	0x4002c000
    88fc:	2009c000 	.word	0x2009c000
    8900:	4002c040 	.word	0x4002c040
    8904:	2009c014 	.word	0x2009c014

00008908 <gpio_init>:
/*
 * This should be called very early by every firmware in order to ensure safe
 * operating conditions for the CC2400.
 */
void gpio_init()
{
    8908:	b508      	push	{r3, lr}
	/* 
	 * Set all pins for GPIO.  This shouldn't be necessary after a reset, but
	 * we might get called at other times.
	 */
	all_pins_off();
    890a:	f7ff ffd3 	bl	88b4 <all_pins_off>
	FIO2DIR = PIN_SSEL0;
	FIO3DIR = 0;
	FIO4DIR = (PIN_RXLED | PIN_TXLED);
#endif
#ifdef UBERTOOTH_ONE
	FIO0DIR = 0;
    890e:	4a0a      	ldr	r2, [pc, #40]	; (8938 <gpio_init+0x30>)
    8910:	2300      	movs	r3, #0
	FIO1DIR = (PIN_USRLED | PIN_RXLED | PIN_TXLED | PIN_CC3V3 |
    8912:	f24c 7112 	movw	r1, #50962	; 0xc712
	FIO2DIR = PIN_SSEL0;
	FIO3DIR = 0;
	FIO4DIR = (PIN_RXLED | PIN_TXLED);
#endif
#ifdef UBERTOOTH_ONE
	FIO0DIR = 0;
    8916:	6013      	str	r3, [r2, #0]
	FIO1DIR = (PIN_USRLED | PIN_RXLED | PIN_TXLED | PIN_CC3V3 |
    8918:	6211      	str	r1, [r2, #32]
			PIN_RX | PIN_CC1V8 | PIN_BTGR);
	FIO2DIR = (PIN_CSN | PIN_SCLK | PIN_MOSI | PIN_PAEN | PIN_HGM);
    891a:	f240 11b1 	movw	r1, #433	; 0x1b1
    891e:	6411      	str	r1, [r2, #64]	; 0x40
	FIO3DIR = 0;
	FIO4DIR = (PIN_TX | PIN_SSEL1);
    8920:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
#ifdef UBERTOOTH_ONE
	FIO0DIR = 0;
	FIO1DIR = (PIN_USRLED | PIN_RXLED | PIN_TXLED | PIN_CC3V3 |
			PIN_RX | PIN_CC1V8 | PIN_BTGR);
	FIO2DIR = (PIN_CSN | PIN_SCLK | PIN_MOSI | PIN_PAEN | PIN_HGM);
	FIO3DIR = 0;
    8924:	6613      	str	r3, [r2, #96]	; 0x60
	FIO4DIR = (PIN_TX | PIN_SSEL1);
    8926:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80
	FIO3DIR = 0;
	FIO4DIR = 0;
#endif

	/* set all outputs low */
	FIO0PIN = 0;
    892a:	6153      	str	r3, [r2, #20]
	FIO1PIN = 0;
    892c:	6353      	str	r3, [r2, #52]	; 0x34
	FIO2PIN = 0;
    892e:	6553      	str	r3, [r2, #84]	; 0x54
	FIO3PIN = 0;
    8930:	6753      	str	r3, [r2, #116]	; 0x74
	FIO4PIN = 0;
    8932:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
    8936:	bd08      	pop	{r3, pc}
    8938:	2009c000 	.word	0x2009c000

0000893c <dio_ssp_init>:
	/* set P1.18 as MOSI0 */
	PINSEL1 = (PINSEL1 & ~(3 << 4)) | (2 << 4);
#endif
#if defined UBERTOOTH_ONE || defined TC13BADGE
	/* set P0.7 as SCK1 */
	PINSEL0 = (PINSEL0 & ~(3 << 14)) | (2 << 14);
    893c:	4b11      	ldr	r3, [pc, #68]	; (8984 <dio_ssp_init+0x48>)
    893e:	681a      	ldr	r2, [r3, #0]
    8940:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
    8944:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
    8948:	601a      	str	r2, [r3, #0]

	/* set P0.6 as SSEL1 */
	PINSEL0 = (PINSEL0 & ~(3 << 12)) | (2 << 12);
    894a:	681a      	ldr	r2, [r3, #0]
    894c:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    8950:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
    8954:	601a      	str	r2, [r3, #0]

	/* set P0.8 as MISO1 */
	PINSEL0 = (PINSEL0 & ~(3 << 16)) | (2 << 16);
    8956:	681a      	ldr	r2, [r3, #0]
    8958:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
    895c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
    8960:	601a      	str	r2, [r3, #0]

	/* set P0.9 as MOSI1 */
	PINSEL0 = (PINSEL0 & ~(3 << 18)) | (2 << 18);
    8962:	681a      	ldr	r2, [r3, #0]
    8964:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
    8968:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
    896c:	601a      	str	r2, [r3, #0]
	 * interface.  Since the CC2400 doesn't have a slave select output, we
	 * control it with this.  DIO_SSEL should already be configured by
	 * gpio_init().  We set it high by default because it is an active low
	 * signal.
	 */
	DIO_SSEL_SET;
    896e:	4b06      	ldr	r3, [pc, #24]	; (8988 <dio_ssp_init+0x4c>)
    8970:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    8974:	601a      	str	r2, [r3, #0]

	/* configure DIO_SSP */
	DIO_SSP_CR0 = (0x7 /* 8 bit transfer */ | SSPCR0_CPOL | SSPCR0_CPHA);
    8976:	4b05      	ldr	r3, [pc, #20]	; (898c <dio_ssp_init+0x50>)
    8978:	22c7      	movs	r2, #199	; 0xc7
    897a:	601a      	str	r2, [r3, #0]
	DIO_SSP_CR1 = (SSPCR1_MS | SSPCR1_SOD);
    897c:	220c      	movs	r2, #12
    897e:	605a      	str	r2, [r3, #4]
    8980:	4770      	bx	lr
    8982:	bf00      	nop
    8984:	4002c000 	.word	0x4002c000
    8988:	2009c098 	.word	0x2009c098
    898c:	40030000 	.word	0x40030000

00008990 <atest_init>:
	 * ADC can optionally be configured for ATEST1 and ATEST2, but for now we
	 * set them as floating inputs.
	 */

	/* P0.25 is ATEST1, P0.26 is ATEST2 */
	PINSEL1 &= ~((0x3 << 20) | (0x3 << 18)); // set as GPIO
    8990:	4b09      	ldr	r3, [pc, #36]	; (89b8 <atest_init+0x28>)
    8992:	681a      	ldr	r2, [r3, #0]
    8994:	f422 1270 	bic.w	r2, r2, #3932160	; 0x3c0000
    8998:	601a      	str	r2, [r3, #0]
	FIO0DIR &= ~(0x3 << 25); // set as input
    899a:	4b08      	ldr	r3, [pc, #32]	; (89bc <atest_init+0x2c>)
    899c:	681a      	ldr	r2, [r3, #0]
    899e:	f022 62c0 	bic.w	r2, r2, #100663296	; 0x6000000
    89a2:	601a      	str	r2, [r3, #0]
	PINMODE1 |= (0x5 << 19); // no pull-up/pull-down
    89a4:	4b06      	ldr	r3, [pc, #24]	; (89c0 <atest_init+0x30>)
    89a6:	681a      	ldr	r2, [r3, #0]
    89a8:	f442 1220 	orr.w	r2, r2, #2621440	; 0x280000
    89ac:	601a      	str	r2, [r3, #0]
	PINMODE1 &= ~(0x5 << 18); // no pull-up/pull-down
    89ae:	681a      	ldr	r2, [r3, #0]
    89b0:	f422 12a0 	bic.w	r2, r2, #1310720	; 0x140000
    89b4:	601a      	str	r2, [r3, #0]
    89b6:	4770      	bx	lr
    89b8:	4002c004 	.word	0x4002c004
    89bc:	2009c000 	.word	0x2009c000
    89c0:	4002c044 	.word	0x4002c044

000089c4 <cc2400_spi>:
 * 2. We're saving the second SPI peripheral for an expansion port.
 * 3. The CC2400 needs CSN held low for the entire transaction which the
 *    LPC17xx SPI peripheral won't do without some workaround anyway.
 */
u32 cc2400_spi(u8 len, u32 data)
{
    89c4:	b530      	push	{r4, r5, lr}
	u32 msb = 1 << (len - 1);
    89c6:	2401      	movs	r4, #1
    89c8:	1e43      	subs	r3, r0, #1
    89ca:	409c      	lsls	r4, r3

	/* start transaction by dropping CSN */
	CSN_CLR;
    89cc:	2220      	movs	r2, #32

	while (len--) {
    89ce:	3801      	subs	r0, #1

		SCLK_SET;
		if (MISO)
			data |= 1;

		SCLK_CLR;
    89d0:	4b0d      	ldr	r3, [pc, #52]	; (8a08 <cc2400_spi+0x44>)
	u32 msb = 1 << (len - 1);

	/* start transaction by dropping CSN */
	CSN_CLR;

	while (len--) {
    89d2:	b2c0      	uxtb	r0, r0
    89d4:	28ff      	cmp	r0, #255	; 0xff

		SCLK_SET;
		if (MISO)
			data |= 1;

		SCLK_CLR;
    89d6:	601a      	str	r2, [r3, #0]
    89d8:	4b0c      	ldr	r3, [pc, #48]	; (8a0c <cc2400_spi+0x48>)
	u32 msb = 1 << (len - 1);

	/* start transaction by dropping CSN */
	CSN_CLR;

	while (len--) {
    89da:	d011      	beq.n	8a00 <cc2400_spi+0x3c>
		if (data & msb)
    89dc:	4221      	tst	r1, r4
			MOSI_SET;
		else
			MOSI_CLR;
    89de:	bf08      	it	eq
    89e0:	4d09      	ldreq	r5, [pc, #36]	; (8a08 <cc2400_spi+0x44>)
    89e2:	f04f 0201 	mov.w	r2, #1
	/* start transaction by dropping CSN */
	CSN_CLR;

	while (len--) {
		if (data & msb)
			MOSI_SET;
    89e6:	bf14      	ite	ne
    89e8:	601a      	strne	r2, [r3, #0]
		else
			MOSI_CLR;
    89ea:	602a      	streq	r2, [r5, #0]
		data <<= 1;

		SCLK_SET;
    89ec:	2210      	movs	r2, #16
    89ee:	601a      	str	r2, [r3, #0]
		if (MISO)
    89f0:	4b07      	ldr	r3, [pc, #28]	; (8a10 <cc2400_spi+0x4c>)
	while (len--) {
		if (data & msb)
			MOSI_SET;
		else
			MOSI_CLR;
		data <<= 1;
    89f2:	0049      	lsls	r1, r1, #1

		SCLK_SET;
		if (MISO)
    89f4:	681b      	ldr	r3, [r3, #0]
    89f6:	079b      	lsls	r3, r3, #30
			data |= 1;
    89f8:	bf48      	it	mi
    89fa:	f041 0101 	orrmi.w	r1, r1, #1
    89fe:	e7e6      	b.n	89ce <cc2400_spi+0xa>

		SCLK_CLR;
	}

	/* end transaction by raising CSN */
	CSN_SET;
    8a00:	2220      	movs	r2, #32
    8a02:	601a      	str	r2, [r3, #0]

	return data;
}
    8a04:	4608      	mov	r0, r1
    8a06:	bd30      	pop	{r4, r5, pc}
    8a08:	2009c05c 	.word	0x2009c05c
    8a0c:	2009c058 	.word	0x2009c058
    8a10:	2009c054 	.word	0x2009c054

00008a14 <cc2400_init>:
	PINMODE1 |= (0x5 << 19); // no pull-up/pull-down
	PINMODE1 &= ~(0x5 << 18); // no pull-up/pull-down
}

void cc2400_init()
{
    8a14:	b510      	push	{r4, lr}
#else
	atest_init();
#endif

	/* activate 1V8 supply for CC2400 */
	CC1V8_SET;
    8a16:	4c0a      	ldr	r4, [pc, #40]	; (8a40 <cc2400_init+0x2c>)
	FIO1PIN = 0; /* assuming we have already asserted R8C_CTL low */
	FIO2PIN = 0;
	FIO3PIN = 0;
	FIO4PIN = 0;
#else
	atest_init();
    8a18:	f7ff ffba 	bl	8990 <atest_init>
#endif

	/* activate 1V8 supply for CC2400 */
	CC1V8_SET;
    8a1c:	f44f 7300 	mov.w	r3, #512	; 0x200
    8a20:	6023      	str	r3, [r4, #0]
	wait_us(50);
    8a22:	2032      	movs	r0, #50	; 0x32
    8a24:	f7ff ff2a 	bl	887c <wait_us>

	/* CSN (slave select) is active low */
	CSN_SET;
    8a28:	4b06      	ldr	r3, [pc, #24]	; (8a44 <cc2400_init+0x30>)
    8a2a:	2220      	movs	r2, #32
    8a2c:	601a      	str	r2, [r3, #0]

	/* activate 3V3 supply for CC2400 IO */
	CC3V3_SET;
    8a2e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    8a32:	6023      	str	r3, [r4, #0]

/* write 16 bit value to a register */
void cc2400_set(u8 reg, u16 val)
{
	u32 out = (reg << 16) | val;
	cc2400_spi(24, out);
    8a34:	2018      	movs	r0, #24
    8a36:	4904      	ldr	r1, [pc, #16]	; (8a48 <cc2400_init+0x34>)
	/* activate 3V3 supply for CC2400 IO */
	CC3V3_SET;

	/* initialise various cc2400 settings - see datasheet pg63 */
	cc2400_set(MANAND,  0x7fff);
}
    8a38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

/* write 16 bit value to a register */
void cc2400_set(u8 reg, u16 val)
{
	u32 out = (reg << 16) | val;
	cc2400_spi(24, out);
    8a3c:	f7ff bfc2 	b.w	89c4 <cc2400_spi>
    8a40:	2009c038 	.word	0x2009c038
    8a44:	2009c058 	.word	0x2009c058
    8a48:	000d7fff 	.word	0x000d7fff

00008a4c <cc2400_get>:
	return data;
}

/* read 16 bit value from a register */
u16 cc2400_get(u8 reg)
{
    8a4c:	b508      	push	{r3, lr}
	u32 in;

	u32 out = (reg | 0x80) << 16;
    8a4e:	f040 0180 	orr.w	r1, r0, #128	; 0x80
	in = cc2400_spi(24, out);
    8a52:	0409      	lsls	r1, r1, #16
    8a54:	2018      	movs	r0, #24
    8a56:	f7ff ffb5 	bl	89c4 <cc2400_spi>
	return in & 0xFFFF;
}
    8a5a:	b280      	uxth	r0, r0
    8a5c:	bd08      	pop	{r3, pc}

00008a5e <cc2400_set>:

/* write 16 bit value to a register */
void cc2400_set(u8 reg, u16 val)
{
	u32 out = (reg << 16) | val;
    8a5e:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
	cc2400_spi(24, out);
    8a62:	2018      	movs	r0, #24
    8a64:	f7ff bfae 	b.w	89c4 <cc2400_spi>

00008a68 <cc2400_get8>:
}

/* read 8 bit value from a register */
u8 cc2400_get8(u8 reg)
{
    8a68:	b508      	push	{r3, lr}
	u16 in;

	u16 out = (reg | 0x80) << 8;
    8a6a:	f040 0180 	orr.w	r1, r0, #128	; 0x80
	in = cc2400_spi(16, out);
    8a6e:	0209      	lsls	r1, r1, #8
    8a70:	2010      	movs	r0, #16
    8a72:	f7ff ffa7 	bl	89c4 <cc2400_spi>
	return in & 0xFF;
}
    8a76:	b2c0      	uxtb	r0, r0
    8a78:	bd08      	pop	{r3, pc}
    8a7a:	0000      	movs	r0, r0

00008a7c <cc2400_get_rev>:

//JWHUR cc2400_get_rev
u8 cc2400_get_rev (u8 reg)
{
    8a7c:	b510      	push	{r4, lr}
	u32 out = (reg | 0x80) << 8;
	u32 msb = 1 << 15;
	u8 len = 16;
	CSN_CLR;
    8a7e:	4b12      	ldr	r3, [pc, #72]	; (8ac8 <cc2400_get_rev+0x4c>)
    8a80:	2220      	movs	r2, #32
}

//JWHUR cc2400_get_rev
u8 cc2400_get_rev (u8 reg)
{
	u32 out = (reg | 0x80) << 8;
    8a82:	f040 0080 	orr.w	r0, r0, #128	; 0x80
	u32 msb = 1 << 15;
	u8 len = 16;
	CSN_CLR;
    8a86:	601a      	str	r2, [r3, #0]
}

//JWHUR cc2400_get_rev
u8 cc2400_get_rev (u8 reg)
{
	u32 out = (reg | 0x80) << 8;
    8a88:	0200      	lsls	r0, r0, #8
	u32 msb = 1 << 15;
	u8 len = 16;
	CSN_CLR;
	while (len--) {
    8a8a:	2211      	movs	r2, #17
    8a8c:	1e53      	subs	r3, r2, #1
    8a8e:	f013 02ff 	ands.w	r2, r3, #255	; 0xff
    8a92:	4b0e      	ldr	r3, [pc, #56]	; (8acc <cc2400_get_rev+0x50>)
    8a94:	d014      	beq.n	8ac0 <cc2400_get_rev+0x44>
		if (out & msb) MOSI_SET;
    8a96:	f410 4f00 	tst.w	r0, #32768	; 0x8000
		else MOSI_CLR;
    8a9a:	bf08      	it	eq
    8a9c:	4c0a      	ldreq	r4, [pc, #40]	; (8ac8 <cc2400_get_rev+0x4c>)
    8a9e:	f04f 0101 	mov.w	r1, #1
	u32 out = (reg | 0x80) << 8;
	u32 msb = 1 << 15;
	u8 len = 16;
	CSN_CLR;
	while (len--) {
		if (out & msb) MOSI_SET;
    8aa2:	bf14      	ite	ne
    8aa4:	6019      	strne	r1, [r3, #0]
		else MOSI_CLR;
    8aa6:	6021      	streq	r1, [r4, #0]
		out <<= 1;
		SCLK_SET;
    8aa8:	2110      	movs	r1, #16
    8aaa:	6019      	str	r1, [r3, #0]
		if (MISO) out |= 1;
    8aac:	4b08      	ldr	r3, [pc, #32]	; (8ad0 <cc2400_get_rev+0x54>)
	u8 len = 16;
	CSN_CLR;
	while (len--) {
		if (out & msb) MOSI_SET;
		else MOSI_CLR;
		out <<= 1;
    8aae:	0040      	lsls	r0, r0, #1
		SCLK_SET;
		if (MISO) out |= 1;
    8ab0:	681b      	ldr	r3, [r3, #0]
    8ab2:	079c      	lsls	r4, r3, #30
		SCLK_CLR;
    8ab4:	4b04      	ldr	r3, [pc, #16]	; (8ac8 <cc2400_get_rev+0x4c>)
	while (len--) {
		if (out & msb) MOSI_SET;
		else MOSI_CLR;
		out <<= 1;
		SCLK_SET;
		if (MISO) out |= 1;
    8ab6:	bf48      	it	mi
    8ab8:	f040 0001 	orrmi.w	r0, r0, #1
		SCLK_CLR;
    8abc:	6019      	str	r1, [r3, #0]
    8abe:	e7e5      	b.n	8a8c <cc2400_get_rev+0x10>
	}
	CSN_SET;
    8ac0:	2220      	movs	r2, #32
    8ac2:	601a      	str	r2, [r3, #0]
	return out & 0xFF;
}
    8ac4:	b2c0      	uxtb	r0, r0
    8ac6:	bd10      	pop	{r4, pc}
    8ac8:	2009c05c 	.word	0x2009c05c
    8acc:	2009c058 	.word	0x2009c058
    8ad0:	2009c054 	.word	0x2009c054

00008ad4 <cc2400_set8>:

/* write 8 bit value to a register */
void cc2400_set8(u8 reg, u8 val)
{
	u32 out = (reg << 8) | val;
    8ad4:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
	cc2400_spi(16, out);
    8ad8:	2010      	movs	r0, #16
    8ada:	f7ff bf73 	b.w	89c4 <cc2400_spi>
    8ade:	0000      	movs	r0, r0

00008ae0 <cc2400_fifo_write>:
       while (--delay_counter);
}


/* write multiple bytes to SPI */
void cc2400_fifo_write(u8 len, u8 *data) {
    8ae0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	u8 msb = 1 << 7;
	u8 reg = FIFOREG;
	u8 i, j, temp;

	/* start transaction by dropping CSN */
	CSN_CLR;
    8ae2:	4b21      	ldr	r3, [pc, #132]	; (8b68 <cc2400_fifo_write+0x88>)
    8ae4:	2220      	movs	r2, #32
    8ae6:	601a      	str	r2, [r3, #0]
    8ae8:	2308      	movs	r3, #8


/* write multiple bytes to SPI */
void cc2400_fifo_write(u8 len, u8 *data) {
	u8 msb = 1 << 7;
	u8 reg = FIFOREG;
    8aea:	2270      	movs	r2, #112	; 0x70

	/* start transaction by dropping CSN */
	CSN_CLR;

	for (i = 0; i < 8; ++i) {
		if (reg & msb)
    8aec:	f012 0f80 	tst.w	r2, #128	; 0x80
    8af0:	4d1e      	ldr	r5, [pc, #120]	; (8b6c <cc2400_fifo_write+0x8c>)
			MOSI_SET;
		else
			MOSI_CLR;
    8af2:	bf08      	it	eq
    8af4:	4e1c      	ldreq	r6, [pc, #112]	; (8b68 <cc2400_fifo_write+0x88>)
    8af6:	f04f 0401 	mov.w	r4, #1
	/* start transaction by dropping CSN */
	CSN_CLR;

	for (i = 0; i < 8; ++i) {
		if (reg & msb)
			MOSI_SET;
    8afa:	bf14      	ite	ne
    8afc:	602c      	strne	r4, [r5, #0]
		else
			MOSI_CLR;
    8afe:	6034      	streq	r4, [r6, #0]
		reg <<= 1;
		SCLK_SET;
    8b00:	2410      	movs	r4, #16
    8b02:	602c      	str	r4, [r5, #0]
    8b04:	3b01      	subs	r3, #1
		SCLK_CLR;
    8b06:	4d18      	ldr	r5, [pc, #96]	; (8b68 <cc2400_fifo_write+0x88>)
	for (i = 0; i < 8; ++i) {
		if (reg & msb)
			MOSI_SET;
		else
			MOSI_CLR;
		reg <<= 1;
    8b08:	0052      	lsls	r2, r2, #1
	u8 i, j, temp;

	/* start transaction by dropping CSN */
	CSN_CLR;

	for (i = 0; i < 8; ++i) {
    8b0a:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
		if (reg & msb)
			MOSI_SET;
		else
			MOSI_CLR;
		reg <<= 1;
    8b0e:	b2d2      	uxtb	r2, r2
		SCLK_SET;
		SCLK_CLR;
    8b10:	602c      	str	r4, [r5, #0]
	u8 i, j, temp;

	/* start transaction by dropping CSN */
	CSN_CLR;

	for (i = 0; i < 8; ++i) {
    8b12:	d1eb      	bne.n	8aec <cc2400_fifo_write+0xc>
		reg <<= 1;
		SCLK_SET;
		SCLK_CLR;
	}

	for (i = 0; i < len; ++i) {
    8b14:	b2da      	uxtb	r2, r3
    8b16:	4282      	cmp	r2, r0
    8b18:	d217      	bcs.n	8b4a <cc2400_fifo_write+0x6a>
		temp = data[i];
    8b1a:	5cca      	ldrb	r2, [r1, r3]
    8b1c:	2408      	movs	r4, #8
		for (j = 0; j < 8; ++j) {
			if (temp & msb)
    8b1e:	f012 0f80 	tst.w	r2, #128	; 0x80
    8b22:	4e12      	ldr	r6, [pc, #72]	; (8b6c <cc2400_fifo_write+0x8c>)
				MOSI_SET;
			else
				MOSI_CLR;
    8b24:	bf08      	it	eq
    8b26:	4f10      	ldreq	r7, [pc, #64]	; (8b68 <cc2400_fifo_write+0x88>)
    8b28:	f04f 0501 	mov.w	r5, #1

	for (i = 0; i < len; ++i) {
		temp = data[i];
		for (j = 0; j < 8; ++j) {
			if (temp & msb)
				MOSI_SET;
    8b2c:	bf14      	ite	ne
    8b2e:	6035      	strne	r5, [r6, #0]
			else
				MOSI_CLR;
    8b30:	603d      	streq	r5, [r7, #0]
			temp <<= 1;
			SCLK_SET;
    8b32:	2510      	movs	r5, #16
    8b34:	6035      	str	r5, [r6, #0]
    8b36:	3c01      	subs	r4, #1
			SCLK_CLR;
    8b38:	4e0b      	ldr	r6, [pc, #44]	; (8b68 <cc2400_fifo_write+0x88>)
		for (j = 0; j < 8; ++j) {
			if (temp & msb)
				MOSI_SET;
			else
				MOSI_CLR;
			temp <<= 1;
    8b3a:	0052      	lsls	r2, r2, #1
		SCLK_CLR;
	}

	for (i = 0; i < len; ++i) {
		temp = data[i];
		for (j = 0; j < 8; ++j) {
    8b3c:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
			if (temp & msb)
				MOSI_SET;
			else
				MOSI_CLR;
			temp <<= 1;
    8b40:	b2d2      	uxtb	r2, r2
			SCLK_SET;
			SCLK_CLR;
    8b42:	6035      	str	r5, [r6, #0]
		SCLK_CLR;
	}

	for (i = 0; i < len; ++i) {
		temp = data[i];
		for (j = 0; j < 8; ++j) {
    8b44:	d1eb      	bne.n	8b1e <cc2400_fifo_write+0x3e>
    8b46:	3301      	adds	r3, #1
    8b48:	e7e4      	b.n	8b14 <cc2400_fifo_write+0x34>
		reg <<= 1;
		SCLK_SET;
		SCLK_CLR;
	}

	for (i = 0; i < len; ++i) {
    8b4a:	2308      	movs	r3, #8
		}
	}

	// this is necessary to clock in the last byte
	for (i = 0; i < 8; ++i) {
		SCLK_SET;
    8b4c:	4c07      	ldr	r4, [pc, #28]	; (8b6c <cc2400_fifo_write+0x8c>)
		SCLK_CLR;
    8b4e:	4906      	ldr	r1, [pc, #24]	; (8b68 <cc2400_fifo_write+0x88>)
    8b50:	3b01      	subs	r3, #1
		}
	}

	// this is necessary to clock in the last byte
	for (i = 0; i < 8; ++i) {
		SCLK_SET;
    8b52:	2210      	movs	r2, #16
			SCLK_CLR;
		}
	}

	// this is necessary to clock in the last byte
	for (i = 0; i < 8; ++i) {
    8b54:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
		SCLK_SET;
    8b58:	6022      	str	r2, [r4, #0]
		SCLK_CLR;
    8b5a:	600a      	str	r2, [r1, #0]
			SCLK_CLR;
		}
	}

	// this is necessary to clock in the last byte
	for (i = 0; i < 8; ++i) {
    8b5c:	d1f6      	bne.n	8b4c <cc2400_fifo_write+0x6c>
		SCLK_SET;
		SCLK_CLR;
	}
	
	spi_delay();
    8b5e:	f7ff fe7d 	bl	885c <spi_delay>
	/* end transaction by raising CSN */
	CSN_SET;
    8b62:	2320      	movs	r3, #32
    8b64:	6023      	str	r3, [r4, #0]
    8b66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8b68:	2009c05c 	.word	0x2009c05c
    8b6c:	2009c058 	.word	0x2009c058

00008b70 <cc2400_fifo_read>:
}

/* read multiple bytes from SPI */
void cc2400_fifo_read(u8 len, u8 *buf) {
    8b70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	u8 i, j, temp, reg;
	// Set first bit because it's a read
	reg = 0x80 | FIFOREG;

	/* start transaction by dropping CSN */
	CSN_CLR;
    8b74:	4b20      	ldr	r3, [pc, #128]	; (8bf8 <cc2400_fifo_read+0x88>)
    8b76:	2220      	movs	r2, #32
    8b78:	601a      	str	r2, [r3, #0]
	/* end transaction by raising CSN */
	CSN_SET;
}

/* read multiple bytes from SPI */
void cc2400_fifo_read(u8 len, u8 *buf) {
    8b7a:	4607      	mov	r7, r0
    8b7c:	4688      	mov	r8, r1
	u8 i, j, temp, reg;
	// Set first bit because it's a read
	reg = 0x80 | FIFOREG;

	/* start transaction by dropping CSN */
	CSN_CLR;
    8b7e:	2508      	movs	r5, #8
/* read multiple bytes from SPI */
void cc2400_fifo_read(u8 len, u8 *buf) {
	u8 msb = 1 << 7;
	u8 i, j, temp, reg;
	// Set first bit because it's a read
	reg = 0x80 | FIFOREG;
    8b80:	23f0      	movs	r3, #240	; 0xf0

	/* start transaction by dropping CSN */
	CSN_CLR;

	for (i = 0; i < 8; ++i) {
		if (reg & msb)
    8b82:	f013 0f80 	tst.w	r3, #128	; 0x80
    8b86:	491d      	ldr	r1, [pc, #116]	; (8bfc <cc2400_fifo_read+0x8c>)
			MOSI_SET;
		else
			MOSI_CLR;
    8b88:	bf08      	it	eq
    8b8a:	481b      	ldreq	r0, [pc, #108]	; (8bf8 <cc2400_fifo_read+0x88>)
    8b8c:	f04f 0201 	mov.w	r2, #1
	/* start transaction by dropping CSN */
	CSN_CLR;

	for (i = 0; i < 8; ++i) {
		if (reg & msb)
			MOSI_SET;
    8b90:	bf14      	ite	ne
    8b92:	600a      	strne	r2, [r1, #0]
		else
			MOSI_CLR;
    8b94:	6002      	streq	r2, [r0, #0]
		reg <<= 1;
		SCLK_SET;
    8b96:	2210      	movs	r2, #16
    8b98:	600a      	str	r2, [r1, #0]
    8b9a:	3d01      	subs	r5, #1
		SCLK_CLR;
    8b9c:	4916      	ldr	r1, [pc, #88]	; (8bf8 <cc2400_fifo_read+0x88>)
	for (i = 0; i < 8; ++i) {
		if (reg & msb)
			MOSI_SET;
		else
			MOSI_CLR;
		reg <<= 1;
    8b9e:	005b      	lsls	r3, r3, #1
	reg = 0x80 | FIFOREG;

	/* start transaction by dropping CSN */
	CSN_CLR;

	for (i = 0; i < 8; ++i) {
    8ba0:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
		if (reg & msb)
			MOSI_SET;
		else
			MOSI_CLR;
		reg <<= 1;
    8ba4:	b2db      	uxtb	r3, r3
		SCLK_SET;
		SCLK_CLR;
    8ba6:	600a      	str	r2, [r1, #0]
	reg = 0x80 | FIFOREG;

	/* start transaction by dropping CSN */
	CSN_CLR;

	for (i = 0; i < 8; ++i) {
    8ba8:	d1eb      	bne.n	8b82 <cc2400_fifo_read+0x12>
		reg <<= 1;
		SCLK_SET;
		SCLK_CLR;
	}

	for (i = 0; i < len; ++i) {
    8baa:	b2eb      	uxtb	r3, r5
    8bac:	42bb      	cmp	r3, r7
    8bae:	d21b      	bcs.n	8be8 <cc2400_fifo_read+0x78>
    8bb0:	2608      	movs	r6, #8
    8bb2:	2400      	movs	r4, #0
		temp = 0;
		for (j = 0; j < 8; ++j) {
			spi_delay();
    8bb4:	f7ff fe52 	bl	885c <spi_delay>
			SCLK_SET;
    8bb8:	4b10      	ldr	r3, [pc, #64]	; (8bfc <cc2400_fifo_read+0x8c>)
    8bba:	2210      	movs	r2, #16
    8bbc:	601a      	str	r2, [r3, #0]
			temp <<= 1;
			if (MISO)
    8bbe:	3b04      	subs	r3, #4
    8bc0:	681b      	ldr	r3, [r3, #0]
	for (i = 0; i < len; ++i) {
		temp = 0;
		for (j = 0; j < 8; ++j) {
			spi_delay();
			SCLK_SET;
			temp <<= 1;
    8bc2:	0064      	lsls	r4, r4, #1
			if (MISO)
    8bc4:	079b      	lsls	r3, r3, #30
	for (i = 0; i < len; ++i) {
		temp = 0;
		for (j = 0; j < 8; ++j) {
			spi_delay();
			SCLK_SET;
			temp <<= 1;
    8bc6:	b2e4      	uxtb	r4, r4
			if (MISO)
				temp |= 1;
    8bc8:	bf48      	it	mi
    8bca:	f044 0401 	orrmi.w	r4, r4, #1
    8bce:	3e01      	subs	r6, #1
			spi_delay();
    8bd0:	f7ff fe44 	bl	885c <spi_delay>
			SCLK_CLR;
    8bd4:	4b08      	ldr	r3, [pc, #32]	; (8bf8 <cc2400_fifo_read+0x88>)
    8bd6:	2210      	movs	r2, #16
		SCLK_CLR;
	}

	for (i = 0; i < len; ++i) {
		temp = 0;
		for (j = 0; j < 8; ++j) {
    8bd8:	f016 06ff 	ands.w	r6, r6, #255	; 0xff
			SCLK_SET;
			temp <<= 1;
			if (MISO)
				temp |= 1;
			spi_delay();
			SCLK_CLR;
    8bdc:	601a      	str	r2, [r3, #0]
		SCLK_CLR;
	}

	for (i = 0; i < len; ++i) {
		temp = 0;
		for (j = 0; j < 8; ++j) {
    8bde:	d1e9      	bne.n	8bb4 <cc2400_fifo_read+0x44>
			if (MISO)
				temp |= 1;
			spi_delay();
			SCLK_CLR;
		}
		buf[i] = temp;
    8be0:	f808 4005 	strb.w	r4, [r8, r5]
    8be4:	3501      	adds	r5, #1
    8be6:	e7e0      	b.n	8baa <cc2400_fifo_read+0x3a>
	}

	/* end transaction by raising CSN */
	spi_delay();
    8be8:	f7ff fe38 	bl	885c <spi_delay>
	CSN_SET;
    8bec:	4b03      	ldr	r3, [pc, #12]	; (8bfc <cc2400_fifo_read+0x8c>)
    8bee:	2220      	movs	r2, #32
    8bf0:	601a      	str	r2, [r3, #0]
    8bf2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    8bf6:	bf00      	nop
    8bf8:	2009c05c 	.word	0x2009c05c
    8bfc:	2009c058 	.word	0x2009c058

00008c00 <cc2400_status>:
}

/* get the status */
u8 cc2400_status()
{
    8c00:	b508      	push	{r3, lr}
	return cc2400_spi(8, 0);
    8c02:	2100      	movs	r1, #0
    8c04:	2008      	movs	r0, #8
    8c06:	f7ff fedd 	bl	89c4 <cc2400_spi>
}
    8c0a:	b2c0      	uxtb	r0, r0
    8c0c:	bd08      	pop	{r3, pc}

00008c0e <cc2400_strobe>:

/* strobe register, return status */
u8 cc2400_strobe(u8 reg)
{
    8c0e:	b508      	push	{r3, lr}
    8c10:	4601      	mov	r1, r0
	return cc2400_spi(8, reg);
    8c12:	2008      	movs	r0, #8
    8c14:	f7ff fed6 	bl	89c4 <cc2400_spi>
}
    8c18:	b2c0      	uxtb	r0, r0
    8c1a:	bd08      	pop	{r3, pc}

00008c1c <cc2400_reset>:
/*
 * Warning: This should only be called when running on the internal oscillator.
 * Otherwise use clock_start().
 */
void cc2400_reset()
{
    8c1c:	b508      	push	{r3, lr}

/* write 16 bit value to a register */
void cc2400_set(u8 reg, u16 val)
{
	u32 out = (reg << 16) | val;
	cc2400_spi(24, out);
    8c1e:	2018      	movs	r0, #24
    8c20:	2100      	movs	r1, #0
    8c22:	f7ff fecf 	bl	89c4 <cc2400_spi>
 * Otherwise use clock_start().
 */
void cc2400_reset()
{
	cc2400_set(MAIN, 0x0000);
	while (cc2400_get(MAIN) != 0x0000);
    8c26:	2000      	movs	r0, #0
    8c28:	f7ff ff10 	bl	8a4c <cc2400_get>
    8c2c:	2800      	cmp	r0, #0
    8c2e:	d1fa      	bne.n	8c26 <cc2400_reset+0xa>

/* write 16 bit value to a register */
void cc2400_set(u8 reg, u16 val)
{
	u32 out = (reg << 16) | val;
	cc2400_spi(24, out);
    8c30:	2018      	movs	r0, #24
    8c32:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    8c36:	f7ff fec5 	bl	89c4 <cc2400_spi>
void cc2400_reset()
{
	cc2400_set(MAIN, 0x0000);
	while (cc2400_get(MAIN) != 0x0000);
	cc2400_set(MAIN, 0x8000);
	while (cc2400_get(MAIN) != 0x8000);
    8c3a:	2000      	movs	r0, #0
    8c3c:	f7ff ff06 	bl	8a4c <cc2400_get>
    8c40:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
    8c44:	d1f9      	bne.n	8c3a <cc2400_reset+0x1e>
}
    8c46:	bd08      	pop	{r3, pc}

00008c48 <clock_start>:

/* activate the CC2400's 16 MHz oscillator and sync LPC175x to it */
void clock_start()
{
    8c48:	b510      	push	{r4, lr}
	/* configure flash accelerator for higher clock rate */
	FLASHCFG = (0x03A | (FLASHTIM << 12));
    8c4a:	4b46      	ldr	r3, [pc, #280]	; (8d64 <clock_start+0x11c>)
    8c4c:	f244 023a 	movw	r2, #16442	; 0x403a
    8c50:	601a      	str	r2, [r3, #0]

	/* switch to the internal oscillator if necessary */
	CLKSRCSEL = 0;
    8c52:	2200      	movs	r2, #0
    8c54:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c

	/* disconnect PLL0 */
	PLL0CON &= ~PLL0CON_PLLC0;
    8c58:	3380      	adds	r3, #128	; 0x80
    8c5a:	681a      	ldr	r2, [r3, #0]
	PLL0FEED_SEQUENCE;
    8c5c:	21aa      	movs	r1, #170	; 0xaa

	/* switch to the internal oscillator if necessary */
	CLKSRCSEL = 0;

	/* disconnect PLL0 */
	PLL0CON &= ~PLL0CON_PLLC0;
    8c5e:	f022 0202 	bic.w	r2, r2, #2
    8c62:	601a      	str	r2, [r3, #0]
	PLL0FEED_SEQUENCE;
    8c64:	4a40      	ldr	r2, [pc, #256]	; (8d68 <clock_start+0x120>)
    8c66:	6011      	str	r1, [r2, #0]
    8c68:	2155      	movs	r1, #85	; 0x55
    8c6a:	6011      	str	r1, [r2, #0]
	while (PLL0STAT & PLL0STAT_PLLC0_STAT);
    8c6c:	4a3f      	ldr	r2, [pc, #252]	; (8d6c <clock_start+0x124>)
    8c6e:	6812      	ldr	r2, [r2, #0]
    8c70:	0190      	lsls	r0, r2, #6
    8c72:	d4fb      	bmi.n	8c6c <clock_start+0x24>

	/* turn off PLL0 */
	PLL0CON &= ~PLL0CON_PLLE0;
    8c74:	681a      	ldr	r2, [r3, #0]
    8c76:	f022 0201 	bic.w	r2, r2, #1
    8c7a:	601a      	str	r2, [r3, #0]
	PLL0FEED_SEQUENCE;
    8c7c:	4b3a      	ldr	r3, [pc, #232]	; (8d68 <clock_start+0x120>)
    8c7e:	22aa      	movs	r2, #170	; 0xaa
    8c80:	601a      	str	r2, [r3, #0]
    8c82:	2255      	movs	r2, #85	; 0x55
    8c84:	601a      	str	r2, [r3, #0]
	while (PLL0STAT & PLL0STAT_PLLE0_STAT);
    8c86:	4b39      	ldr	r3, [pc, #228]	; (8d6c <clock_start+0x124>)
    8c88:	681b      	ldr	r3, [r3, #0]
    8c8a:	f013 7380 	ands.w	r3, r3, #16777216	; 0x1000000
    8c8e:	d1fa      	bne.n	8c86 <clock_start+0x3e>

	/* temporarily set CPU clock divider to 1 */
	CCLKCFG = 0;
    8c90:	4a37      	ldr	r2, [pc, #220]	; (8d70 <clock_start+0x128>)
    8c92:	6013      	str	r3, [r2, #0]

	/* configure CC2400 oscillator, output carrier sense on GIO6 */
	cc2400_reset();
    8c94:	f7ff ffc2 	bl	8c1c <cc2400_reset>

/* write 16 bit value to a register */
void cc2400_set(u8 reg, u16 val)
{
	u32 out = (reg << 16) | val;
	cc2400_spi(24, out);
    8c98:	2018      	movs	r0, #24
    8c9a:	4936      	ldr	r1, [pc, #216]	; (8d74 <clock_start+0x12c>)
    8c9c:	f7ff fe92 	bl	89c4 <cc2400_spi>
	CCLKCFG = 0;

	/* configure CC2400 oscillator, output carrier sense on GIO6 */
	cc2400_reset();
	cc2400_set(IOCFG, (GIO_CARRIER_SENSE_N << 9) | (GIO_CLK_16M << 3));
	cc2400_strobe(SXOSCON);
    8ca0:	2060      	movs	r0, #96	; 0x60
    8ca2:	f7ff ffb4 	bl	8c0e <cc2400_strobe>
	while (!(cc2400_status() & XOSC16M_STABLE));
    8ca6:	f7ff ffab 	bl	8c00 <cc2400_status>
    8caa:	0641      	lsls	r1, r0, #25
    8cac:	d5fb      	bpl.n	8ca6 <clock_start+0x5e>

	/* activate main oscillator */
	SCS = SCS_OSCEN;
    8cae:	4b32      	ldr	r3, [pc, #200]	; (8d78 <clock_start+0x130>)
    8cb0:	2220      	movs	r2, #32
    8cb2:	601a      	str	r2, [r3, #0]
	while (!(SCS & SCS_OSCSTAT));
    8cb4:	681a      	ldr	r2, [r3, #0]
    8cb6:	0652      	lsls	r2, r2, #25
    8cb8:	d5fc      	bpl.n	8cb4 <clock_start+0x6c>
	 * connecting PLL0
 	 */
#ifdef TC13BADGE
	PCLKSEL0  = (1 << 2); /* TIMER0 at cclk (30 MHz) */
#else
	PCLKSEL0  = (2 << 2); /* TIMER0 at cclk/2 (50 MHz) */
    8cba:	4b30      	ldr	r3, [pc, #192]	; (8d7c <clock_start+0x134>)
    8cbc:	2208      	movs	r2, #8
    8cbe:	601a      	str	r2, [r3, #0]
#endif
	PCLKSEL1  = 0;
    8cc0:	2200      	movs	r2, #0
    8cc2:	605a      	str	r2, [r3, #4]

	/* switch to main oscillator */
	CLKSRCSEL = 1;
    8cc4:	2201      	movs	r2, #1
    8cc6:	f843 2c9c 	str.w	r2, [r3, #-156]

	/* configure PLL0 */
	PLL0CFG = (MSEL0 << 0) | (NSEL0 << 16);
    8cca:	4a2d      	ldr	r2, [pc, #180]	; (8d80 <clock_start+0x138>)
	PCLKSEL0  = (2 << 2); /* TIMER0 at cclk/2 (50 MHz) */
#endif
	PCLKSEL1  = 0;

	/* switch to main oscillator */
	CLKSRCSEL = 1;
    8ccc:	3b9c      	subs	r3, #156	; 0x9c

	/* configure PLL0 */
	PLL0CFG = (MSEL0 << 0) | (NSEL0 << 16);
    8cce:	f843 2c88 	str.w	r2, [r3, #-136]
	PLL0FEED_SEQUENCE;
    8cd2:	21aa      	movs	r1, #170	; 0xaa
    8cd4:	2255      	movs	r2, #85	; 0x55

	/* turn on PLL0 */
	PLL0CON |= PLL0CON_PLLE0;
    8cd6:	482b      	ldr	r0, [pc, #172]	; (8d84 <clock_start+0x13c>)
	/* switch to main oscillator */
	CLKSRCSEL = 1;

	/* configure PLL0 */
	PLL0CFG = (MSEL0 << 0) | (NSEL0 << 16);
	PLL0FEED_SEQUENCE;
    8cd8:	f843 1c80 	str.w	r1, [r3, #-128]
    8cdc:	f843 2c80 	str.w	r2, [r3, #-128]

	/* turn on PLL0 */
	PLL0CON |= PLL0CON_PLLE0;
    8ce0:	6804      	ldr	r4, [r0, #0]
    8ce2:	f044 0401 	orr.w	r4, r4, #1
    8ce6:	6004      	str	r4, [r0, #0]
	PLL0FEED_SEQUENCE;
    8ce8:	f843 1c80 	str.w	r1, [r3, #-128]
    8cec:	f843 2c80 	str.w	r2, [r3, #-128]
	while (!(PLL0STAT & PLL0STAT_PLLE0_STAT));
    8cf0:	4b1e      	ldr	r3, [pc, #120]	; (8d6c <clock_start+0x124>)
    8cf2:	681b      	ldr	r3, [r3, #0]
    8cf4:	01db      	lsls	r3, r3, #7
    8cf6:	d5fb      	bpl.n	8cf0 <clock_start+0xa8>

	/* set CPU clock divider */
	CCLKCFG = CCLKSEL;
    8cf8:	4b1d      	ldr	r3, [pc, #116]	; (8d70 <clock_start+0x128>)
    8cfa:	2203      	movs	r2, #3
    8cfc:	601a      	str	r2, [r3, #0]

	/* connect PLL0 */
	PLL0CON |= PLL0CON_PLLC0;
    8cfe:	f853 2c84 	ldr.w	r2, [r3, #-132]
    8d02:	f042 0202 	orr.w	r2, r2, #2
    8d06:	f843 2c84 	str.w	r2, [r3, #-132]
	PLL0FEED_SEQUENCE;
    8d0a:	22aa      	movs	r2, #170	; 0xaa
    8d0c:	f843 2c78 	str.w	r2, [r3, #-120]
    8d10:	2255      	movs	r2, #85	; 0x55
    8d12:	f843 2c78 	str.w	r2, [r3, #-120]
	while (!(PLL0STAT & PLL0STAT_PLLC0_STAT));
    8d16:	4b15      	ldr	r3, [pc, #84]	; (8d6c <clock_start+0x124>)
    8d18:	681b      	ldr	r3, [r3, #0]
    8d1a:	019c      	lsls	r4, r3, #6
    8d1c:	d5fb      	bpl.n	8d16 <clock_start+0xce>

	/* configure PLL1 */
	PLL1CFG = (MSEL1 << 0) | (PSEL1 << 5);
    8d1e:	4b1a      	ldr	r3, [pc, #104]	; (8d88 <clock_start+0x140>)
    8d20:	2222      	movs	r2, #34	; 0x22
    8d22:	601a      	str	r2, [r3, #0]
	PLL1FEED_SEQUENCE;
    8d24:	21aa      	movs	r1, #170	; 0xaa
    8d26:	2255      	movs	r2, #85	; 0x55

	/* turn on PLL1 */
	PLL1CON |= PLL1CON_PLLE1;
    8d28:	4818      	ldr	r0, [pc, #96]	; (8d8c <clock_start+0x144>)
	PLL0FEED_SEQUENCE;
	while (!(PLL0STAT & PLL0STAT_PLLC0_STAT));

	/* configure PLL1 */
	PLL1CFG = (MSEL1 << 0) | (PSEL1 << 5);
	PLL1FEED_SEQUENCE;
    8d2a:	6099      	str	r1, [r3, #8]
    8d2c:	609a      	str	r2, [r3, #8]

	/* turn on PLL1 */
	PLL1CON |= PLL1CON_PLLE1;
    8d2e:	6804      	ldr	r4, [r0, #0]
    8d30:	f044 0401 	orr.w	r4, r4, #1
    8d34:	6004      	str	r4, [r0, #0]
	PLL1FEED_SEQUENCE;
    8d36:	6099      	str	r1, [r3, #8]
    8d38:	609a      	str	r2, [r3, #8]
	while (!(PLL1STAT & PLL1STAT_PLLE1_STAT));
    8d3a:	4b15      	ldr	r3, [pc, #84]	; (8d90 <clock_start+0x148>)
    8d3c:	681a      	ldr	r2, [r3, #0]
    8d3e:	05d0      	lsls	r0, r2, #23
    8d40:	d5fb      	bpl.n	8d3a <clock_start+0xf2>
	while (!(PLL1STAT & PLL1STAT_PLOCK1));
    8d42:	681a      	ldr	r2, [r3, #0]
    8d44:	0551      	lsls	r1, r2, #21
    8d46:	d5fc      	bpl.n	8d42 <clock_start+0xfa>

	/* connect PLL1 */
	PLL1CON |= PLL1CON_PLLC1;
    8d48:	4b10      	ldr	r3, [pc, #64]	; (8d8c <clock_start+0x144>)
    8d4a:	681a      	ldr	r2, [r3, #0]
    8d4c:	f042 0202 	orr.w	r2, r2, #2
    8d50:	601a      	str	r2, [r3, #0]
	PLL1FEED_SEQUENCE;
    8d52:	22aa      	movs	r2, #170	; 0xaa
    8d54:	60da      	str	r2, [r3, #12]
    8d56:	2255      	movs	r2, #85	; 0x55
    8d58:	60da      	str	r2, [r3, #12]
	while (!(PLL1STAT & PLL1STAT_PLLC1_STAT));
    8d5a:	4b0d      	ldr	r3, [pc, #52]	; (8d90 <clock_start+0x148>)
    8d5c:	681b      	ldr	r3, [r3, #0]
    8d5e:	059a      	lsls	r2, r3, #22
    8d60:	d5fb      	bpl.n	8d5a <clock_start+0x112>
}
    8d62:	bd10      	pop	{r4, pc}
    8d64:	400fc000 	.word	0x400fc000
    8d68:	400fc08c 	.word	0x400fc08c
    8d6c:	400fc088 	.word	0x400fc088
    8d70:	400fc104 	.word	0x400fc104
    8d74:	00081570 	.word	0x00081570
    8d78:	400fc1a0 	.word	0x400fc1a0
    8d7c:	400fc1a8 	.word	0x400fc1a8
    8d80:	00010018 	.word	0x00010018
    8d84:	400fc080 	.word	0x400fc080
    8d88:	400fc0a4 	.word	0x400fc0a4
    8d8c:	400fc0a0 	.word	0x400fc0a0
    8d90:	400fc0a8 	.word	0x400fc0a8

00008d94 <ubertooth_init>:
/*
 * Every application that uses the main oscillator (including any that use both
 * USB and the CC2400) should start with this.
 */
void ubertooth_init()
{
    8d94:	b508      	push	{r3, lr}
	gpio_init();
    8d96:	f7ff fdb7 	bl	8908 <gpio_init>
	cc2400_init();
    8d9a:	f7ff fe3b 	bl	8a14 <cc2400_init>
	clock_start();
}
    8d9e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 */
void ubertooth_init()
{
	gpio_init();
	cc2400_init();
	clock_start();
    8da2:	f7ff bf51 	b.w	8c48 <clock_start>
    8da6:	0000      	movs	r0, r0

00008da8 <reset>:
	while (!(PLL1STAT & PLL1STAT_PLLC1_STAT));
}

/* reset the LPC17xx, the cc2400 will be handled by the boot code */
void reset()
{
    8da8:	b508      	push	{r3, lr}
	all_pins_off();
    8daa:	f7ff fd83 	bl	88b4 <all_pins_off>

	/* Enable the watchdog with reset enabled */
	USRLED_CLR;
    8dae:	4b09      	ldr	r3, [pc, #36]	; (8dd4 <reset+0x2c>)
    8db0:	2202      	movs	r2, #2
    8db2:	601a      	str	r2, [r3, #0]
	WDMOD |= WDMOD_WDEN | WDMOD_WDRESET;
    8db4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    8db8:	681a      	ldr	r2, [r3, #0]
const IAP_ENTRY iap_entry = (IAP_ENTRY)IAP_LOCATION;

/* delay a number of seconds while on internal oscillator (4 MHz) */
void wait(u8 seconds)
{
	wait_us(seconds * 1000000);
    8dba:	4807      	ldr	r0, [pc, #28]	; (8dd8 <reset+0x30>)
{
	all_pins_off();

	/* Enable the watchdog with reset enabled */
	USRLED_CLR;
	WDMOD |= WDMOD_WDEN | WDMOD_WDRESET;
    8dbc:	f042 0203 	orr.w	r2, r2, #3
    8dc0:	601a      	str	r2, [r3, #0]
	WDFEED_SEQUENCE;
    8dc2:	22aa      	movs	r2, #170	; 0xaa
    8dc4:	609a      	str	r2, [r3, #8]
    8dc6:	2255      	movs	r2, #85	; 0x55
    8dc8:	609a      	str	r2, [r3, #8]
	
	/* Set watchdog timeout to 256us (minimum) */
	
	/* sleep for 1s (minimum) */
	wait(1);
}
    8dca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
const IAP_ENTRY iap_entry = (IAP_ENTRY)IAP_LOCATION;

/* delay a number of seconds while on internal oscillator (4 MHz) */
void wait(u8 seconds)
{
	wait_us(seconds * 1000000);
    8dce:	f7ff bd55 	b.w	887c <wait_us>
    8dd2:	bf00      	nop
    8dd4:	2009c03c 	.word	0x2009c03c
    8dd8:	000f4240 	.word	0x000f4240

00008ddc <get_part_num>:
	while (!(cc2400_status() & FS_LOCK));
	cc2400_strobe(SRX);
}

void get_part_num(uint8_t *buffer, int *len)
{
    8ddc:	b530      	push	{r4, r5, lr}
    8dde:	b08b      	sub	sp, #44	; 0x2c
	u32 command[5];
	u32 result[5];
	command[0] = 54; /* read part number */
    8de0:	2336      	movs	r3, #54	; 0x36
	while (!(cc2400_status() & FS_LOCK));
	cc2400_strobe(SRX);
}

void get_part_num(uint8_t *buffer, int *len)
{
    8de2:	4604      	mov	r4, r0
	u32 command[5];
	u32 result[5];
	command[0] = 54; /* read part number */
    8de4:	a80a      	add	r0, sp, #40	; 0x28
	while (!(cc2400_status() & FS_LOCK));
	cc2400_strobe(SRX);
}

void get_part_num(uint8_t *buffer, int *len)
{
    8de6:	460d      	mov	r5, r1
	u32 command[5];
	u32 result[5];
	command[0] = 54; /* read part number */
    8de8:	f840 3d28 	str.w	r3, [r0, #-40]!
	iap_entry(command, result);
    8dec:	a905      	add	r1, sp, #20
    8dee:	4668      	mov	r0, sp
    8df0:	4b07      	ldr	r3, [pc, #28]	; (8e10 <get_part_num+0x34>)
    8df2:	4798      	blx	r3
	buffer[0] = result[0] & 0xFF; /* status */
    8df4:	9b05      	ldr	r3, [sp, #20]
    8df6:	7023      	strb	r3, [r4, #0]
	buffer[1] = result[1] & 0xFF;
    8df8:	9b06      	ldr	r3, [sp, #24]
	buffer[2] = (result[1] >> 8) & 0xFF;
    8dfa:	0a1a      	lsrs	r2, r3, #8
	u32 command[5];
	u32 result[5];
	command[0] = 54; /* read part number */
	iap_entry(command, result);
	buffer[0] = result[0] & 0xFF; /* status */
	buffer[1] = result[1] & 0xFF;
    8dfc:	7063      	strb	r3, [r4, #1]
	buffer[2] = (result[1] >> 8) & 0xFF;
    8dfe:	70a2      	strb	r2, [r4, #2]
	buffer[3] = (result[1] >> 16) & 0xFF;
    8e00:	0c1a      	lsrs	r2, r3, #16
	buffer[4] = (result[1] >> 24) & 0xFF;
    8e02:	0e1b      	lsrs	r3, r3, #24
    8e04:	7123      	strb	r3, [r4, #4]
	*len = 5;
    8e06:	2305      	movs	r3, #5
	command[0] = 54; /* read part number */
	iap_entry(command, result);
	buffer[0] = result[0] & 0xFF; /* status */
	buffer[1] = result[1] & 0xFF;
	buffer[2] = (result[1] >> 8) & 0xFF;
	buffer[3] = (result[1] >> 16) & 0xFF;
    8e08:	70e2      	strb	r2, [r4, #3]
	buffer[4] = (result[1] >> 24) & 0xFF;
	*len = 5;
    8e0a:	602b      	str	r3, [r5, #0]
	
}
    8e0c:	b00b      	add	sp, #44	; 0x2c
    8e0e:	bd30      	pop	{r4, r5, pc}
    8e10:	1fff1ff1 	.word	0x1fff1ff1

00008e14 <get_device_serial>:

void get_device_serial(uint8_t *buffer, int *len)
{
    8e14:	b530      	push	{r4, r5, lr}
    8e16:	b08b      	sub	sp, #44	; 0x2c
	u32 command[5];
	u32 result[5];
	command[0] = 58; /* read device serial number */
    8e18:	233a      	movs	r3, #58	; 0x3a
	*len = 5;
	
}

void get_device_serial(uint8_t *buffer, int *len)
{
    8e1a:	4604      	mov	r4, r0
	u32 command[5];
	u32 result[5];
	command[0] = 58; /* read device serial number */
    8e1c:	a80a      	add	r0, sp, #40	; 0x28
	*len = 5;
	
}

void get_device_serial(uint8_t *buffer, int *len)
{
    8e1e:	460d      	mov	r5, r1
	u32 command[5];
	u32 result[5];
	command[0] = 58; /* read device serial number */
    8e20:	f840 3d28 	str.w	r3, [r0, #-40]!
	iap_entry(command, result);
    8e24:	a905      	add	r1, sp, #20
    8e26:	4668      	mov	r0, sp
    8e28:	4b13      	ldr	r3, [pc, #76]	; (8e78 <get_device_serial+0x64>)
    8e2a:	4798      	blx	r3
	buffer[0] = result[0] & 0xFF; /* status */
    8e2c:	9b05      	ldr	r3, [sp, #20]
    8e2e:	7023      	strb	r3, [r4, #0]
	buffer[1] = result[1] & 0xFF;
    8e30:	9b06      	ldr	r3, [sp, #24]
	buffer[2] = (result[1] >> 8) & 0xFF;
    8e32:	0a1a      	lsrs	r2, r3, #8
	u32 command[5];
	u32 result[5];
	command[0] = 58; /* read device serial number */
	iap_entry(command, result);
	buffer[0] = result[0] & 0xFF; /* status */
	buffer[1] = result[1] & 0xFF;
    8e34:	7063      	strb	r3, [r4, #1]
	buffer[2] = (result[1] >> 8) & 0xFF;
    8e36:	70a2      	strb	r2, [r4, #2]
	buffer[3] = (result[1] >> 16) & 0xFF;
    8e38:	0c1a      	lsrs	r2, r3, #16
	buffer[4] = (result[1] >> 24) & 0xFF;
    8e3a:	0e1b      	lsrs	r3, r3, #24
    8e3c:	7123      	strb	r3, [r4, #4]
	buffer[5] = result[2] & 0xFF;
    8e3e:	9b07      	ldr	r3, [sp, #28]
	command[0] = 58; /* read device serial number */
	iap_entry(command, result);
	buffer[0] = result[0] & 0xFF; /* status */
	buffer[1] = result[1] & 0xFF;
	buffer[2] = (result[1] >> 8) & 0xFF;
	buffer[3] = (result[1] >> 16) & 0xFF;
    8e40:	70e2      	strb	r2, [r4, #3]
	buffer[4] = (result[1] >> 24) & 0xFF;
	buffer[5] = result[2] & 0xFF;
	buffer[6] = (result[2] >> 8) & 0xFF;
    8e42:	0a1a      	lsrs	r2, r3, #8
	buffer[0] = result[0] & 0xFF; /* status */
	buffer[1] = result[1] & 0xFF;
	buffer[2] = (result[1] >> 8) & 0xFF;
	buffer[3] = (result[1] >> 16) & 0xFF;
	buffer[4] = (result[1] >> 24) & 0xFF;
	buffer[5] = result[2] & 0xFF;
    8e44:	7163      	strb	r3, [r4, #5]
	buffer[6] = (result[2] >> 8) & 0xFF;
    8e46:	71a2      	strb	r2, [r4, #6]
	buffer[7] = (result[2] >> 16) & 0xFF;
    8e48:	0c1a      	lsrs	r2, r3, #16
	buffer[8] = (result[2] >> 24) & 0xFF;
    8e4a:	0e1b      	lsrs	r3, r3, #24
    8e4c:	7223      	strb	r3, [r4, #8]
	buffer[9] = result[3] & 0xFF;
    8e4e:	9b08      	ldr	r3, [sp, #32]
	buffer[2] = (result[1] >> 8) & 0xFF;
	buffer[3] = (result[1] >> 16) & 0xFF;
	buffer[4] = (result[1] >> 24) & 0xFF;
	buffer[5] = result[2] & 0xFF;
	buffer[6] = (result[2] >> 8) & 0xFF;
	buffer[7] = (result[2] >> 16) & 0xFF;
    8e50:	71e2      	strb	r2, [r4, #7]
	buffer[8] = (result[2] >> 24) & 0xFF;
	buffer[9] = result[3] & 0xFF;
	buffer[10] = (result[3] >> 8) & 0xFF;
    8e52:	0a1a      	lsrs	r2, r3, #8
	buffer[4] = (result[1] >> 24) & 0xFF;
	buffer[5] = result[2] & 0xFF;
	buffer[6] = (result[2] >> 8) & 0xFF;
	buffer[7] = (result[2] >> 16) & 0xFF;
	buffer[8] = (result[2] >> 24) & 0xFF;
	buffer[9] = result[3] & 0xFF;
    8e54:	7263      	strb	r3, [r4, #9]
	buffer[10] = (result[3] >> 8) & 0xFF;
    8e56:	72a2      	strb	r2, [r4, #10]
	buffer[11] = (result[3] >> 16) & 0xFF;
    8e58:	0c1a      	lsrs	r2, r3, #16
	buffer[12] = (result[3] >> 24) & 0xFF;
    8e5a:	0e1b      	lsrs	r3, r3, #24
    8e5c:	7323      	strb	r3, [r4, #12]
	buffer[13] = result[4] & 0xFF;
    8e5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
	buffer[6] = (result[2] >> 8) & 0xFF;
	buffer[7] = (result[2] >> 16) & 0xFF;
	buffer[8] = (result[2] >> 24) & 0xFF;
	buffer[9] = result[3] & 0xFF;
	buffer[10] = (result[3] >> 8) & 0xFF;
	buffer[11] = (result[3] >> 16) & 0xFF;
    8e60:	72e2      	strb	r2, [r4, #11]
	buffer[12] = (result[3] >> 24) & 0xFF;
	buffer[13] = result[4] & 0xFF;
	buffer[14] = (result[4] >> 8) & 0xFF;
    8e62:	0a1a      	lsrs	r2, r3, #8
	buffer[8] = (result[2] >> 24) & 0xFF;
	buffer[9] = result[3] & 0xFF;
	buffer[10] = (result[3] >> 8) & 0xFF;
	buffer[11] = (result[3] >> 16) & 0xFF;
	buffer[12] = (result[3] >> 24) & 0xFF;
	buffer[13] = result[4] & 0xFF;
    8e64:	7363      	strb	r3, [r4, #13]
	buffer[14] = (result[4] >> 8) & 0xFF;
    8e66:	73a2      	strb	r2, [r4, #14]
	buffer[15] = (result[4] >> 16) & 0xFF;
    8e68:	0c1a      	lsrs	r2, r3, #16
	buffer[16] = (result[4] >> 24) & 0xFF;
    8e6a:	0e1b      	lsrs	r3, r3, #24
    8e6c:	7423      	strb	r3, [r4, #16]
	*len = 17;
    8e6e:	2311      	movs	r3, #17
	buffer[10] = (result[3] >> 8) & 0xFF;
	buffer[11] = (result[3] >> 16) & 0xFF;
	buffer[12] = (result[3] >> 24) & 0xFF;
	buffer[13] = result[4] & 0xFF;
	buffer[14] = (result[4] >> 8) & 0xFF;
	buffer[15] = (result[4] >> 16) & 0xFF;
    8e70:	73e2      	strb	r2, [r4, #15]
	buffer[16] = (result[4] >> 24) & 0xFF;
	*len = 17;
    8e72:	602b      	str	r3, [r5, #0]
}
    8e74:	b00b      	add	sp, #44	; 0x2c
    8e76:	bd30      	pop	{r4, r5, pc}
    8e78:	1fff1ff1 	.word	0x1fff1ff1

00008e7c <set_isp>:

void set_isp(void)
{
    8e7c:	b500      	push	{lr}
    8e7e:	b08b      	sub	sp, #44	; 0x2c
	u32 command[5];
	u32 result[5];
	command[0] = 57;
    8e80:	2339      	movs	r3, #57	; 0x39
    8e82:	a80a      	add	r0, sp, #40	; 0x28
    8e84:	f840 3d28 	str.w	r3, [r0, #-40]!
	iap_entry(command, result);
    8e88:	a905      	add	r1, sp, #20
    8e8a:	4668      	mov	r0, sp
    8e8c:	4b02      	ldr	r3, [pc, #8]	; (8e98 <set_isp+0x1c>)
    8e8e:	4798      	blx	r3
}
    8e90:	b00b      	add	sp, #44	; 0x2c
    8e92:	f85d fb04 	ldr.w	pc, [sp], #4
    8e96:	bf00      	nop
    8e98:	1fff1ff1 	.word	0x1fff1ff1

00008e9c <DataIn>:

/**
	Sends next chunk of data (possibly 0 bytes) to host
 */
static void DataIn(void)
{
    8e9c:	b538      	push	{r3, r4, r5, lr}
	int iChunk;

	iChunk = MIN(MAX_PACKET_SIZE0, iResidue);
    8e9e:	4c08      	ldr	r4, [pc, #32]	; (8ec0 <DataIn+0x24>)
	USBHwEPWrite(0x80, pbData, iChunk);
    8ea0:	2080      	movs	r0, #128	; 0x80
 */
static void DataIn(void)
{
	int iChunk;

	iChunk = MIN(MAX_PACKET_SIZE0, iResidue);
    8ea2:	6825      	ldr	r5, [r4, #0]
	USBHwEPWrite(0x80, pbData, iChunk);
    8ea4:	6861      	ldr	r1, [r4, #4]
 */
static void DataIn(void)
{
	int iChunk;

	iChunk = MIN(MAX_PACKET_SIZE0, iResidue);
    8ea6:	2d40      	cmp	r5, #64	; 0x40
    8ea8:	bfa8      	it	ge
    8eaa:	2540      	movge	r5, #64	; 0x40
	USBHwEPWrite(0x80, pbData, iChunk);
    8eac:	462a      	mov	r2, r5
    8eae:	f000 f955 	bl	915c <USBHwEPWrite>
	pbData += iChunk;
    8eb2:	6863      	ldr	r3, [r4, #4]
    8eb4:	442b      	add	r3, r5
    8eb6:	6063      	str	r3, [r4, #4]
	iResidue -= iChunk;
    8eb8:	6823      	ldr	r3, [r4, #0]
    8eba:	1b5d      	subs	r5, r3, r5
    8ebc:	6025      	str	r5, [r4, #0]
    8ebe:	bd38      	pop	{r3, r4, r5, pc}
    8ec0:	10000f34 	.word	0x10000f34

00008ec4 <_HandleRequest.constprop.1>:
	@param [in,out]	*piLen		Pointer to data length
	@param [in,out]	ppbData		Data buffer.

	@return TRUE if the request was handles successfully
 */
static BOOL _HandleRequest(TSetupPacket *pSetup, int *piLen, U8 **ppbData)
    8ec4:	b537      	push	{r0, r1, r2, r4, r5, lr}
{
	TFnHandleRequest *pfnHandler;
	int iType;
	
	iType = REQTYPE_GET_TYPE(pSetup->bmRequestType);
    8ec6:	4b11      	ldr	r3, [pc, #68]	; (8f0c <_HandleRequest.constprop.1+0x48>)
    8ec8:	7a1c      	ldrb	r4, [r3, #8]
    8eca:	461d      	mov	r5, r3
    8ecc:	f3c4 1441 	ubfx	r4, r4, #5, #2
	
	if(iType == REQTYPE_TYPE_VENDOR) {
    8ed0:	2c02      	cmp	r4, #2
    8ed2:	d10d      	bne.n	8ef0 <_HandleRequest.constprop.1+0x2c>
		BOOL fFilterStatus = FALSE;
    8ed4:	2200      	movs	r2, #0
    8ed6:	a902      	add	r1, sp, #8
    8ed8:	f841 2d04 	str.w	r2, [r1, #-4]!
		if(USBFilterOsVendorMessage(pSetup, &fFilterStatus, piLen, ppbData)) {
    8edc:	f103 0008 	add.w	r0, r3, #8
    8ee0:	f103 0210 	add.w	r2, r3, #16
    8ee4:	3304      	adds	r3, #4
    8ee6:	f000 fa63 	bl	93b0 <USBFilterOsVendorMessage>
    8eea:	b108      	cbz	r0, 8ef0 <_HandleRequest.constprop.1+0x2c>
			return fFilterStatus;
    8eec:	9801      	ldr	r0, [sp, #4]
    8eee:	e00a      	b.n	8f06 <_HandleRequest.constprop.1+0x42>
		}
	}
	
	pfnHandler = apfnReqHandlers[iType];
    8ef0:	eb05 0484 	add.w	r4, r5, r4, lsl #2
    8ef4:	6963      	ldr	r3, [r4, #20]
	if (pfnHandler == NULL) {
    8ef6:	b12b      	cbz	r3, 8f04 <_HandleRequest.constprop.1+0x40>
		DBG("No handler for reqtype %d\n", iType);
		return FALSE;
	}

	return pfnHandler(pSetup, piLen, ppbData);
    8ef8:	4805      	ldr	r0, [pc, #20]	; (8f10 <_HandleRequest.constprop.1+0x4c>)
    8efa:	f100 0108 	add.w	r1, r0, #8
    8efe:	1f02      	subs	r2, r0, #4
    8f00:	4798      	blx	r3
    8f02:	e000      	b.n	8f06 <_HandleRequest.constprop.1+0x42>
	}
	
	pfnHandler = apfnReqHandlers[iType];
	if (pfnHandler == NULL) {
		DBG("No handler for reqtype %d\n", iType);
		return FALSE;
    8f04:	4618      	mov	r0, r3
	}

	return pfnHandler(pSetup, piLen, ppbData);
}
    8f06:	b003      	add	sp, #12
    8f08:	bd30      	pop	{r4, r5, pc}
    8f0a:	bf00      	nop
    8f0c:	10000f34 	.word	0x10000f34
    8f10:	10000f3c 	.word	0x10000f3c

00008f14 <USBHandleControlTransfer>:
 *
 *	@param [in]	bEP		Endpoint address
 *	@param [in]	bEPStat	Endpoint status
 */
void USBHandleControlTransfer(U8 bEP, U8 bEPStat)
{
    8f14:	b510      	push	{r4, lr}
	int iChunk, iType;

	if (bEP == 0x00) {
    8f16:	2800      	cmp	r0, #0
    8f18:	d14a      	bne.n	8fb0 <USBHandleControlTransfer+0x9c>
		// OUT transfer
		if (bEPStat & EP_STATUS_SETUP) {
    8f1a:	f001 0304 	and.w	r3, r1, #4
    8f1e:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    8f22:	4c25      	ldr	r4, [pc, #148]	; (8fb8 <USBHandleControlTransfer+0xa4>)
    8f24:	b30b      	cbz	r3, 8f6a <USBHandleControlTransfer+0x56>
			// setup packet, reset request message state machine
			USBHwEPRead(0x00, (U8 *)&Setup, sizeof(Setup));
    8f26:	2208      	movs	r2, #8
    8f28:	f104 0108 	add.w	r1, r4, #8
    8f2c:	f000 f946 	bl	91bc <USBHwEPRead>
			DBG("S%x", Setup.bRequest);

			// defaults for data pointer and residue
			iType = REQTYPE_GET_TYPE(Setup.bmRequestType);
    8f30:	7a22      	ldrb	r2, [r4, #8]
    8f32:	f3c2 1341 	ubfx	r3, r2, #5, #2
			pbData = apbDataStore[iType];
    8f36:	eb04 0383 	add.w	r3, r4, r3, lsl #2
    8f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    8f3c:	6063      	str	r3, [r4, #4]
			iResidue = Setup.wLength;
    8f3e:	89e3      	ldrh	r3, [r4, #14]
    8f40:	6023      	str	r3, [r4, #0]
			iLen = Setup.wLength;
    8f42:	6123      	str	r3, [r4, #16]

			if ((Setup.wLength == 0) ||
    8f44:	b10b      	cbz	r3, 8f4a <USBHandleControlTransfer+0x36>
    8f46:	09d2      	lsrs	r2, r2, #7
    8f48:	d034      	beq.n	8fb4 <USBHandleControlTransfer+0xa0>
				(REQTYPE_GET_DIR(Setup.bmRequestType) == REQTYPE_DIR_TO_HOST)) {
				// ask installed handler to process request
				if (!_HandleRequest(&Setup, &iLen, &pbData)) {
    8f4a:	f7ff ffbb 	bl	8ec4 <_HandleRequest.constprop.1>
    8f4e:	b928      	cbnz	r0, 8f5c <USBHandleControlTransfer+0x48>
static void StallControlPipe(U8 bEPStat)
{
	U8	*pb;
	int	i;

	USBHwEPStall(0x80, TRUE);
    8f50:	2080      	movs	r0, #128	; 0x80
    8f52:	2101      	movs	r1, #1
		DataIn();
	}
	else {
		ASSERT(FALSE);
	}
}
    8f54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
static void StallControlPipe(U8 bEPStat)
{
	U8	*pb;
	int	i;

	USBHwEPStall(0x80, TRUE);
    8f58:	f000 b8f4 	b.w	9144 <USBHwEPStall>
					DBG("_HandleRequest1 failed\n");
					StallControlPipe(bEPStat);
					return;
				}
				// send smallest of requested and offered length
				iResidue = MIN(iLen, Setup.wLength);
    8f5c:	89e2      	ldrh	r2, [r4, #14]
    8f5e:	6923      	ldr	r3, [r4, #16]
    8f60:	429a      	cmp	r2, r3
    8f62:	bfd4      	ite	le
    8f64:	6022      	strle	r2, [r4, #0]
    8f66:	6023      	strgt	r3, [r4, #0]
    8f68:	e019      	b.n	8f9e <USBHandleControlTransfer+0x8a>
				// send first part (possibly a zero-length status message)
				DataIn();
			}
		}
		else {		
			if (iResidue > 0) {
    8f6a:	6822      	ldr	r2, [r4, #0]
    8f6c:	2a00      	cmp	r2, #0
    8f6e:	dd1a      	ble.n	8fa6 <USBHandleControlTransfer+0x92>
				// store data
				iChunk = USBHwEPRead(0x00, pbData, iResidue);
    8f70:	6861      	ldr	r1, [r4, #4]
    8f72:	f000 f923 	bl	91bc <USBHwEPRead>
				if (iChunk < 0) {
    8f76:	2800      	cmp	r0, #0
    8f78:	dbea      	blt.n	8f50 <USBHandleControlTransfer+0x3c>
					StallControlPipe(bEPStat);
					return;
				}
				pbData += iChunk;
    8f7a:	6863      	ldr	r3, [r4, #4]
    8f7c:	4403      	add	r3, r0
    8f7e:	6063      	str	r3, [r4, #4]
				iResidue -= iChunk;
    8f80:	6823      	ldr	r3, [r4, #0]
    8f82:	1a18      	subs	r0, r3, r0
    8f84:	6020      	str	r0, [r4, #0]
				if (iResidue == 0) {
    8f86:	b9a8      	cbnz	r0, 8fb4 <USBHandleControlTransfer+0xa0>
					// received all, send data to handler
					iType = REQTYPE_GET_TYPE(Setup.bmRequestType);
    8f88:	7a23      	ldrb	r3, [r4, #8]
    8f8a:	f3c3 1341 	ubfx	r3, r3, #5, #2
					pbData = apbDataStore[iType];
    8f8e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
    8f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    8f94:	6063      	str	r3, [r4, #4]
					if (!_HandleRequest(&Setup, &iLen, &pbData)) {
    8f96:	f7ff ff95 	bl	8ec4 <_HandleRequest.constprop.1>
    8f9a:	2800      	cmp	r0, #0
    8f9c:	d0d8      	beq.n	8f50 <USBHandleControlTransfer+0x3c>
		DataIn();
	}
	else {
		ASSERT(FALSE);
	}
}
    8f9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
						DBG("_HandleRequest2 failed\n");
						StallControlPipe(bEPStat);
						return;
					}
					// send status to host
					DataIn();
    8fa2:	f7ff bf7b 	b.w	8e9c <DataIn>
				}
			}
			else {
				// absorb zero-length status message
				iChunk = USBHwEPRead(0x00, NULL, 0);
    8fa6:	460a      	mov	r2, r1
		DataIn();
	}
	else {
		ASSERT(FALSE);
	}
}
    8fa8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
					DataIn();
				}
			}
			else {
				// absorb zero-length status message
				iChunk = USBHwEPRead(0x00, NULL, 0);
    8fac:	f000 b906 	b.w	91bc <USBHwEPRead>
				DBG(iChunk > 0 ? "?" : "");
			}
		}
	}
	else if (bEP == 0x80) {
    8fb0:	2880      	cmp	r0, #128	; 0x80
    8fb2:	d0f4      	beq.n	8f9e <USBHandleControlTransfer+0x8a>
    8fb4:	bd10      	pop	{r4, pc}
    8fb6:	bf00      	nop
    8fb8:	10000f34 	.word	0x10000f34

00008fbc <USBRegisterRequestHandler>:
 */
void USBRegisterRequestHandler(int iType, TFnHandleRequest *pfnHandler, U8 *pbDataStore)
{
	ASSERT(iType >= 0);
	ASSERT(iType < 4);
	apfnReqHandlers[iType] = pfnHandler;
    8fbc:	4b02      	ldr	r3, [pc, #8]	; (8fc8 <USBRegisterRequestHandler+0xc>)
    8fbe:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    8fc2:	6141      	str	r1, [r0, #20]
	apbDataStore[iType] = pbDataStore;
    8fc4:	6242      	str	r2, [r0, #36]	; 0x24
    8fc6:	4770      	bx	lr
    8fc8:	10000f34 	.word	0x10000f34

00008fcc <HandleUsbReset>:
	USB reset handler
	
	@param [in] bDevStatus	Device status
 */
static void HandleUsbReset(U8 bDevStatus)
{
    8fcc:	4770      	bx	lr
    8fce:	0000      	movs	r0, r0

00008fd0 <USBInit>:
	installing default callbacks.
	
	@return TRUE if initialisation was successful
 */
BOOL USBInit(void)
{
    8fd0:	b510      	push	{r4, lr}
	
	// register bus reset handler
	USBHwRegisterDevIntHandler(HandleUsbReset);
	
	// register control transfer handler on EP0
	USBHwRegisterEPIntHandler(0x00, USBHandleControlTransfer);
    8fd2:	4c0e      	ldr	r4, [pc, #56]	; (900c <USBInit+0x3c>)
	@return TRUE if initialisation was successful
 */
BOOL USBInit(void)
{
	// init hardware
	USBHwInit();
    8fd4:	f000 f994 	bl	9300 <USBHwInit>
	
	// register bus reset handler
	USBHwRegisterDevIntHandler(HandleUsbReset);
    8fd8:	480d      	ldr	r0, [pc, #52]	; (9010 <USBInit+0x40>)
    8fda:	f000 f87d 	bl	90d8 <USBHwRegisterDevIntHandler>
	
	// register control transfer handler on EP0
	USBHwRegisterEPIntHandler(0x00, USBHandleControlTransfer);
    8fde:	4621      	mov	r1, r4
    8fe0:	2000      	movs	r0, #0
    8fe2:	f000 f85f 	bl	90a4 <USBHwRegisterEPIntHandler>
	USBHwRegisterEPIntHandler(0x80, USBHandleControlTransfer);
    8fe6:	4621      	mov	r1, r4
    8fe8:	2080      	movs	r0, #128	; 0x80
    8fea:	f000 f85b 	bl	90a4 <USBHwRegisterEPIntHandler>
	
	// setup control endpoints
	USBHwEPConfig(0x00, MAX_PACKET_SIZE0);
    8fee:	2000      	movs	r0, #0
    8ff0:	2140      	movs	r1, #64	; 0x40
    8ff2:	f000 f83b 	bl	906c <USBHwEPConfig>
	USBHwEPConfig(0x80, MAX_PACKET_SIZE0);
    8ff6:	2080      	movs	r0, #128	; 0x80
    8ff8:	2140      	movs	r1, #64	; 0x40
    8ffa:	f000 f837 	bl	906c <USBHwEPConfig>
	
	// register standard request handler
	USBRegisterRequestHandler(REQTYPE_TYPE_STANDARD, USBHandleStandardRequest, abStdReqData);
    8ffe:	2000      	movs	r0, #0
    9000:	4904      	ldr	r1, [pc, #16]	; (9014 <USBInit+0x44>)
    9002:	4a05      	ldr	r2, [pc, #20]	; (9018 <USBInit+0x48>)
    9004:	f7ff ffda 	bl	8fbc <USBRegisterRequestHandler>

	return TRUE;
}
    9008:	2001      	movs	r0, #1
    900a:	bd10      	pop	{r4, pc}
    900c:	00008f15 	.word	0x00008f15
    9010:	00008fcd 	.word	0x00008fcd
    9014:	000094b1 	.word	0x000094b1
    9018:	10000f68 	.word	0x10000f68

0000901c <Wait4DevInt>:
    @param [in] dwIntr      Bitmask of interrupts to wait for   
 */
static void Wait4DevInt(U32 dwIntr)
{
    // wait for specific interrupt
    while ((USBDevIntSt & dwIntr) != dwIntr);
    901c:	4b03      	ldr	r3, [pc, #12]	; (902c <Wait4DevInt+0x10>)
    901e:	681b      	ldr	r3, [r3, #0]
    9020:	4003      	ands	r3, r0
    9022:	4283      	cmp	r3, r0
    9024:	d1fa      	bne.n	901c <Wait4DevInt>
    // clear the interrupt bits
    USBDevIntClr = dwIntr;
    9026:	4b02      	ldr	r3, [pc, #8]	; (9030 <Wait4DevInt+0x14>)
    9028:	6018      	str	r0, [r3, #0]
    902a:	4770      	bx	lr
    902c:	5000c200 	.word	0x5000c200
    9030:	5000c208 	.word	0x5000c208

00009034 <USBHwCmd>:
    @param [in] bCmd        Command to send
 */
static void USBHwCmd(U8 bCmd)
{
    // clear CDFULL/CCEMTY
    USBDevIntClr = CDFULL | CCEMTY;
    9034:	4b04      	ldr	r3, [pc, #16]	; (9048 <USBHwCmd+0x14>)
    // write command code
    USBCmdCode = 0x00000500 | (bCmd << 16);
    9036:	0400      	lsls	r0, r0, #16
    9038:	f440 60a0 	orr.w	r0, r0, #1280	; 0x500
    @param [in] bCmd        Command to send
 */
static void USBHwCmd(U8 bCmd)
{
    // clear CDFULL/CCEMTY
    USBDevIntClr = CDFULL | CCEMTY;
    903c:	2230      	movs	r2, #48	; 0x30
    903e:	601a      	str	r2, [r3, #0]
    // write command code
    USBCmdCode = 0x00000500 | (bCmd << 16);
    9040:	6098      	str	r0, [r3, #8]
    Wait4DevInt(CCEMTY);
    9042:	2010      	movs	r0, #16
    9044:	f7ff bfea 	b.w	901c <Wait4DevInt>
    9048:	5000c208 	.word	0x5000c208

0000904c <USBHwCmdWrite>:
        
    @param [in] bCmd        Command to send
    @param [in] bData       Data to send
 */
static void USBHwCmdWrite(U8 bCmd, U16 bData)
{
    904c:	b510      	push	{r4, lr}
    904e:	460c      	mov	r4, r1
    // write command code
    USBHwCmd(bCmd);

    // write command data
    USBCmdCode = 0x00000100 | (bData << 16);
    9050:	0424      	lsls	r4, r4, #16
    @param [in] bData       Data to send
 */
static void USBHwCmdWrite(U8 bCmd, U16 bData)
{
    // write command code
    USBHwCmd(bCmd);
    9052:	f7ff ffef 	bl	9034 <USBHwCmd>

    // write command data
    USBCmdCode = 0x00000100 | (bData << 16);
    9056:	4b04      	ldr	r3, [pc, #16]	; (9068 <USBHwCmdWrite+0x1c>)
    9058:	f444 7480 	orr.w	r4, r4, #256	; 0x100
    905c:	601c      	str	r4, [r3, #0]
    Wait4DevInt(CCEMTY);
    905e:	2010      	movs	r0, #16
}
    9060:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    // write command code
    USBHwCmd(bCmd);

    // write command data
    USBCmdCode = 0x00000100 | (bData << 16);
    Wait4DevInt(CCEMTY);
    9064:	f7ff bfda 	b.w	901c <Wait4DevInt>
    9068:	5000c210 	.word	0x5000c210

0000906c <USBHwEPConfig>:
        
    @param [in] bEP             Endpoint number
    @param [in] wMaxPacketSize  Maximum packet size for this EP
 */
void USBHwEPConfig(U8 bEP, U16 wMaxPacketSize)
{
    906c:	b510      	push	{r4, lr}
    int idx;
    
    idx = EP2IDX(bEP);
    906e:	f000 040f 	and.w	r4, r0, #15
    9072:	09c0      	lsrs	r0, r0, #7
    9074:	ea40 0444 	orr.w	r4, r0, r4, lsl #1
    @param [in] idx         Endpoint index
    @param [in] wMaxPSize   Maximum packet size for this endpoint
 */
static void USBHwEPRealize(int idx, U16 wMaxPSize)
{
    USBReEp |= (1 << idx);
    9078:	2201      	movs	r2, #1
    907a:	40a2      	lsls	r2, r4
    907c:	4b08      	ldr	r3, [pc, #32]	; (90a0 <USBHwEPConfig+0x34>)
    907e:	6818      	ldr	r0, [r3, #0]
    9080:	4302      	orrs	r2, r0
    9082:	601a      	str	r2, [r3, #0]
    USBEpIn = idx;
#else
    USBEpInd = idx;
#endif
    USBMaxPSize = wMaxPSize;
    Wait4DevInt(EP_RLZED);
    9084:	f44f 7080 	mov.w	r0, #256	; 0x100
 */
static void USBHwEPRealize(int idx, U16 wMaxPSize)
{
    USBReEp |= (1 << idx);
#ifdef LPC17xx
    USBEpIn = idx;
    9088:	605c      	str	r4, [r3, #4]
#else
    USBEpInd = idx;
#endif
    USBMaxPSize = wMaxPSize;
    908a:	6099      	str	r1, [r3, #8]
    Wait4DevInt(EP_RLZED);
    908c:	f7ff ffc6 	bl	901c <Wait4DevInt>
    @param [in] idx     Endpoint index
    @param [in] fEnable TRUE to enable, FALSE to disable
 */
static void USBHwEPEnable(int idx, BOOL fEnable)
{
    USBHwCmdWrite(CMD_EP_SET_STATUS | idx, fEnable ? 0 : EP_DA);
    9090:	f044 0040 	orr.w	r0, r4, #64	; 0x40
    9094:	2100      	movs	r1, #0
    // realise EP
    USBHwEPRealize(idx, wMaxPacketSize);

    // enable EP
    USBHwEPEnable(idx, TRUE);
}
    9096:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    @param [in] idx     Endpoint index
    @param [in] fEnable TRUE to enable, FALSE to disable
 */
static void USBHwEPEnable(int idx, BOOL fEnable)
{
    USBHwCmdWrite(CMD_EP_SET_STATUS | idx, fEnable ? 0 : EP_DA);
    909a:	f7ff bfd7 	b.w	904c <USBHwCmdWrite>
    909e:	bf00      	nop
    90a0:	5000c244 	.word	0x5000c244

000090a4 <USBHwRegisterEPIntHandler>:
    idx = EP2IDX(bEP);

    ASSERT(idx<32);

    /* add handler to list of EP handlers */
    _apfnEPIntHandlers[idx / 2] = pfnHandler;
    90a4:	4a0a      	ldr	r2, [pc, #40]	; (90d0 <USBHwRegisterEPIntHandler+0x2c>)
 */
void USBHwRegisterEPIntHandler(U8 bEP, TFnEPIntHandler *pfnHandler)
{
    int idx;
    
    idx = EP2IDX(bEP);
    90a6:	f000 030f 	and.w	r3, r0, #15
    90aa:	09c0      	lsrs	r0, r0, #7

    ASSERT(idx<32);

    /* add handler to list of EP handlers */
    _apfnEPIntHandlers[idx / 2] = pfnHandler;
    90ac:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    90b0:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
    
    /* enable EP interrupt */
    USBEpIntEn |= (1 << idx);
    90b4:	2101      	movs	r1, #1
    90b6:	fa01 f000 	lsl.w	r0, r1, r0
    90ba:	4b06      	ldr	r3, [pc, #24]	; (90d4 <USBHwRegisterEPIntHandler+0x30>)
    90bc:	681a      	ldr	r2, [r3, #0]
    90be:	4310      	orrs	r0, r2
    90c0:	6018      	str	r0, [r3, #0]
    USBDevIntEn |= EP_SLOW;
    90c2:	f853 2c30 	ldr.w	r2, [r3, #-48]
    90c6:	f042 0204 	orr.w	r2, r2, #4
    90ca:	f843 2c30 	str.w	r2, [r3, #-48]
    90ce:	4770      	bx	lr
    90d0:	10000f70 	.word	0x10000f70
    90d4:	5000c234 	.word	0x5000c234

000090d8 <USBHwRegisterDevIntHandler>:
        
    @param [in] pfnHandler  Callback function
 */
void USBHwRegisterDevIntHandler(TFnDevIntHandler *pfnHandler)
{
    _pfnDevIntHandler = pfnHandler;
    90d8:	4b03      	ldr	r3, [pc, #12]	; (90e8 <USBHwRegisterDevIntHandler+0x10>)
    90da:	6418      	str	r0, [r3, #64]	; 0x40
    
    // enable device interrupt
    USBDevIntEn |= DEV_STAT;
    90dc:	4b03      	ldr	r3, [pc, #12]	; (90ec <USBHwRegisterDevIntHandler+0x14>)
    90de:	681a      	ldr	r2, [r3, #0]
    90e0:	f042 0208 	orr.w	r2, r2, #8
    90e4:	601a      	str	r2, [r3, #0]
    90e6:	4770      	bx	lr
    90e8:	10000f70 	.word	0x10000f70
    90ec:	5000c204 	.word	0x5000c204

000090f0 <USBHwSetAddress>:
        
    @param [in] bAddr       Device address to set
 */
void USBHwSetAddress(U8 bAddr)
{
    USBHwCmdWrite(CMD_DEV_SET_ADDRESS, DEV_EN | bAddr);
    90f0:	f040 0180 	orr.w	r1, r0, #128	; 0x80
    90f4:	20d0      	movs	r0, #208	; 0xd0
    90f6:	f7ff bfa9 	b.w	904c <USBHwCmdWrite>

000090fa <USBHwConnect>:
    FIO0CLR = (1<<14);
  else
    FIO0SET = (1<<14);
#endif
#endif
    USBHwCmdWrite(CMD_DEV_STATUS, fConnect ? CON : 0);
    90fa:	1c01      	adds	r1, r0, #0
    90fc:	bf18      	it	ne
    90fe:	2101      	movne	r1, #1
    9100:	20fe      	movs	r0, #254	; 0xfe
    9102:	f7ff bfa3 	b.w	904c <USBHwCmdWrite>

00009106 <USBHwNakIntEnable>:
    from NAK interrupt by checking the bits in their bEPStatus argument.
    
    @param [in] bIntBits    Bitmap indicating which NAK interrupts to enable
 */
void USBHwNakIntEnable(U8 bIntBits)
{
    9106:	4601      	mov	r1, r0
    USBHwCmdWrite(CMD_DEV_SET_MODE, bIntBits);
    9108:	20f3      	movs	r0, #243	; 0xf3
    910a:	f7ff bf9f 	b.w	904c <USBHwCmdWrite>
    910e:	0000      	movs	r0, r0

00009110 <USBHwEPGetStatus>:
        
    @param [in] bEP     Endpoint number
    @return Endpoint status byte (containing EP_STATUS_xxx bits)
 */
U8  USBHwEPGetStatus(U8 bEP)
{
    9110:	b510      	push	{r4, lr}
    int idx = EP2IDX(bEP);
    9112:	f000 040f 	and.w	r4, r0, #15
    9116:	09c0      	lsrs	r0, r0, #7
    9118:	ea40 0444 	orr.w	r4, r0, r4, lsl #1
    @return the data
 */
static U8 USBHwCmdRead(U8 bCmd)
{
    // write command code
    USBHwCmd(bCmd);
    911c:	4620      	mov	r0, r4
    911e:	f7ff ff89 	bl	9034 <USBHwCmd>
    
    // get data
    USBCmdCode = 0x00000200 | (bCmd << 16);
    9122:	0424      	lsls	r4, r4, #16
    9124:	4b05      	ldr	r3, [pc, #20]	; (913c <USBHwEPGetStatus+0x2c>)
    9126:	f444 7400 	orr.w	r4, r4, #512	; 0x200
    912a:	601c      	str	r4, [r3, #0]
    Wait4DevInt(CDFULL);
    912c:	2020      	movs	r0, #32
    912e:	f7ff ff75 	bl	901c <Wait4DevInt>
    return USBCmdData;
    9132:	4b03      	ldr	r3, [pc, #12]	; (9140 <USBHwEPGetStatus+0x30>)
    9134:	6818      	ldr	r0, [r3, #0]
U8  USBHwEPGetStatus(U8 bEP)
{
    int idx = EP2IDX(bEP);

    return USBHwCmdRead(CMD_EP_SELECT | idx);
}
    9136:	b2c0      	uxtb	r0, r0
    9138:	bd10      	pop	{r4, pc}
    913a:	bf00      	nop
    913c:	5000c210 	.word	0x5000c210
    9140:	5000c214 	.word	0x5000c214

00009144 <USBHwEPStall>:
    @param [in] bEP     Endpoint number
    @param [in] fStall  TRUE to stall, FALSE to unstall
 */
void USBHwEPStall(U8 bEP, BOOL fStall)
{
    int idx = EP2IDX(bEP);
    9144:	f000 030f 	and.w	r3, r0, #15
    9148:	09c0      	lsrs	r0, r0, #7
    914a:	ea40 0043 	orr.w	r0, r0, r3, lsl #1

    USBHwCmdWrite(CMD_EP_SET_STATUS | idx, fStall ? EP_ST : 0);
    914e:	3100      	adds	r1, #0
    9150:	f040 0040 	orr.w	r0, r0, #64	; 0x40
    9154:	bf18      	it	ne
    9156:	2101      	movne	r1, #1
    9158:	f7ff bf78 	b.w	904c <USBHwCmdWrite>

0000915c <USBHwEPWrite>:
    @param [in] iLen    Number of bytes to write
            
    @return number of bytes written into the endpoint buffer
*/
int USBHwEPWrite(U8 bEP, U8 *pbBuf, U32 iLen)
{
    915c:	b510      	push	{r4, lr}
    U32 idx;
    
    idx = EP2IDX(bEP);
    915e:	f000 030f 	and.w	r3, r0, #15
    9162:	09c0      	lsrs	r0, r0, #7
    @param [in] iLen    Number of bytes to write
            
    @return number of bytes written into the endpoint buffer
*/
int USBHwEPWrite(U8 bEP, U8 *pbBuf, U32 iLen)
{
    9164:	4614      	mov	r4, r2
    U32 idx;
    
    idx = EP2IDX(bEP);
    9166:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
    
    // set write enable for specific endpoint
    USBCtrl = WR_EN | ((bEP & 0xF) << 2);
    916a:	4a11      	ldr	r2, [pc, #68]	; (91b0 <USBHwEPWrite+0x54>)
    916c:	009b      	lsls	r3, r3, #2
    916e:	f043 0302 	orr.w	r3, r3, #2
    9172:	6013      	str	r3, [r2, #0]
    
    // set packet length
    USBTxPLen = iLen;
    9174:	4b0f      	ldr	r3, [pc, #60]	; (91b4 <USBHwEPWrite+0x58>)
    9176:	601c      	str	r4, [r3, #0]
    
    // write data
    while (USBCtrl & WR_EN) {
    9178:	4b0d      	ldr	r3, [pc, #52]	; (91b0 <USBHwEPWrite+0x54>)
    917a:	681a      	ldr	r2, [r3, #0]
    917c:	f012 0202 	ands.w	r2, r2, #2
    9180:	d00e      	beq.n	91a0 <USBHwEPWrite+0x44>
        USBTxData = (pbBuf[3] << 24) | (pbBuf[2] << 16) | (pbBuf[1] << 8) | pbBuf[0];
    9182:	788a      	ldrb	r2, [r1, #2]
    9184:	78cb      	ldrb	r3, [r1, #3]
    9186:	0412      	lsls	r2, r2, #16
    9188:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
    918c:	780b      	ldrb	r3, [r1, #0]
        pbBuf += 4;
    918e:	3104      	adds	r1, #4
    // set packet length
    USBTxPLen = iLen;
    
    // write data
    while (USBCtrl & WR_EN) {
        USBTxData = (pbBuf[3] << 24) | (pbBuf[2] << 16) | (pbBuf[1] << 8) | pbBuf[0];
    9190:	431a      	orrs	r2, r3
    9192:	f811 3c03 	ldrb.w	r3, [r1, #-3]
    9196:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
    919a:	4b07      	ldr	r3, [pc, #28]	; (91b8 <USBHwEPWrite+0x5c>)
    919c:	601a      	str	r2, [r3, #0]
    919e:	e7eb      	b.n	9178 <USBHwEPWrite+0x1c>
        pbBuf += 4;
    }

    USBCtrl = 0;
    91a0:	601a      	str	r2, [r3, #0]

    // select endpoint and validate buffer
    USBHwCmd(CMD_EP_SELECT | idx);
    91a2:	f7ff ff47 	bl	9034 <USBHwCmd>
    USBHwCmd(CMD_EP_VALIDATE_BUFFER);
    91a6:	20fa      	movs	r0, #250	; 0xfa
    91a8:	f7ff ff44 	bl	9034 <USBHwCmd>
    
    return iLen;
}
    91ac:	4620      	mov	r0, r4
    91ae:	bd10      	pop	{r4, pc}
    91b0:	5000c228 	.word	0x5000c228
    91b4:	5000c224 	.word	0x5000c224
    91b8:	5000c21c 	.word	0x5000c21c

000091bc <USBHwEPRead>:
            
    @return the number of bytes available in the EP (possibly more than iMaxLen),
    or <0 in case of error.
 */
int USBHwEPRead(U8 bEP, U8 *pbBuf, U32 iMaxLen)
{
    91bc:	b538      	push	{r3, r4, r5, lr}
    U32 i, idx;
    U32 dwData, dwLen;
    
    idx = EP2IDX(bEP);
    91be:	f000 030f 	and.w	r3, r0, #15
    91c2:	09c0      	lsrs	r0, r0, #7
    91c4:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
    
    // set read enable bit for specific endpoint
    USBCtrl = RD_EN | ((bEP & 0xF) << 2);
    91c8:	4c14      	ldr	r4, [pc, #80]	; (921c <USBHwEPRead+0x60>)
    91ca:	009b      	lsls	r3, r3, #2
    91cc:	f043 0301 	orr.w	r3, r3, #1
    91d0:	6023      	str	r3, [r4, #0]
    
    // wait for PKT_RDY
    do {
        dwLen = USBRxPLen;
    91d2:	4b13      	ldr	r3, [pc, #76]	; (9220 <USBHwEPRead+0x64>)
    91d4:	681b      	ldr	r3, [r3, #0]
    } while ((dwLen & PKT_RDY) == 0);
    91d6:	051d      	lsls	r5, r3, #20
    91d8:	d5fb      	bpl.n	91d2 <USBHwEPRead+0x16>
    
    // packet valid?
    if ((dwLen & DV) == 0) {
    91da:	055c      	lsls	r4, r3, #21
    91dc:	d51b      	bpl.n	9216 <USBHwEPRead+0x5a>
        return -1;
    }
    
    // get length
    dwLen &= PKT_LNGTH_MASK;
    91de:	f3c3 0509 	ubfx	r5, r3, #0, #10
    
    // get data
    dwData = 0;
    91e2:	2300      	movs	r3, #0
    for (i = 0; i < dwLen; i++) {
    91e4:	461c      	mov	r4, r3
    91e6:	42ac      	cmp	r4, r5
    91e8:	d00b      	beq.n	9202 <USBHwEPRead+0x46>
        if ((i % 4) == 0) {
    91ea:	f014 0f03 	tst.w	r4, #3
            dwData = USBRxData;
    91ee:	bf04      	itt	eq
    91f0:	4b0c      	ldreq	r3, [pc, #48]	; (9224 <USBHwEPRead+0x68>)
    91f2:	681b      	ldreq	r3, [r3, #0]
        }
        if ((pbBuf != NULL) && (i < iMaxLen)) {
    91f4:	b111      	cbz	r1, 91fc <USBHwEPRead+0x40>
    91f6:	4294      	cmp	r4, r2
            pbBuf[i] = dwData & 0xFF;
    91f8:	bf38      	it	cc
    91fa:	550b      	strbcc	r3, [r1, r4]
        }
        dwData >>= 8;
    91fc:	0a1b      	lsrs	r3, r3, #8
    // get length
    dwLen &= PKT_LNGTH_MASK;
    
    // get data
    dwData = 0;
    for (i = 0; i < dwLen; i++) {
    91fe:	3401      	adds	r4, #1
    9200:	e7f1      	b.n	91e6 <USBHwEPRead+0x2a>
        }
        dwData >>= 8;
    }

    // make sure RD_EN is clear
    USBCtrl = 0;
    9202:	4b06      	ldr	r3, [pc, #24]	; (921c <USBHwEPRead+0x60>)
    9204:	2200      	movs	r2, #0
    9206:	601a      	str	r2, [r3, #0]

    // select endpoint and clear buffer
    USBHwCmd(CMD_EP_SELECT | idx);
    9208:	f7ff ff14 	bl	9034 <USBHwCmd>
    USBHwCmd(CMD_EP_CLEAR_BUFFER);
    920c:	20f2      	movs	r0, #242	; 0xf2
    920e:	f7ff ff11 	bl	9034 <USBHwCmd>
    
    return dwLen;
    9212:	4620      	mov	r0, r4
    9214:	bd38      	pop	{r3, r4, r5, pc}
        dwLen = USBRxPLen;
    } while ((dwLen & PKT_RDY) == 0);
    
    // packet valid?
    if ((dwLen & DV) == 0) {
        return -1;
    9216:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    // select endpoint and clear buffer
    USBHwCmd(CMD_EP_SELECT | idx);
    USBHwCmd(CMD_EP_CLEAR_BUFFER);
    
    return dwLen;
}
    921a:	bd38      	pop	{r3, r4, r5, pc}
    921c:	5000c228 	.word	0x5000c228
    9220:	5000c220 	.word	0x5000c220
    9224:	5000c218 	.word	0x5000c218

00009228 <USBHwConfigDevice>:
    @param [in] fConfigured If TRUE, configure device, else unconfigure
 */
void USBHwConfigDevice(BOOL fConfigured)
{
    // set configured bit
    USBHwCmdWrite(CMD_DEV_CONFIG, fConfigured ? CONF_DEVICE : 0);
    9228:	1c01      	adds	r1, r0, #0
    922a:	bf18      	it	ne
    922c:	2101      	movne	r1, #1
    922e:	20d8      	movs	r0, #216	; 0xd8
    9230:	f7ff bf0c 	b.w	904c <USBHwCmdWrite>

00009234 <USBHwISR>:
    @todo Get all 11 bits of frame number instead of just 8

    Endpoint interrupts are mapped to the slow interrupt
 */
void USBHwISR(void)
{
    9234:	b538      	push	{r3, r4, r5, lr}

// LED9 monitors total time in interrupt routine
DEBUG_LED_ON(9);

    // handle device interrupts
    dwStatus = USBDevIntSt;
    9236:	4b29      	ldr	r3, [pc, #164]	; (92dc <USBHwISR+0xa8>)
    9238:	681c      	ldr	r4, [r3, #0]
    
    // frame interrupt
    if (dwStatus & FRAME) {
    923a:	07e1      	lsls	r1, r4, #31
    923c:	d511      	bpl.n	9262 <USBHwISR+0x2e>
        // clear int
        USBDevIntClr = FRAME;
    923e:	2201      	movs	r2, #1
    9240:	609a      	str	r2, [r3, #8]
        // call handler
        if (_pfnFrameHandler != NULL) {
    9242:	4b27      	ldr	r3, [pc, #156]	; (92e0 <USBHwISR+0xac>)
    9244:	6c5d      	ldr	r5, [r3, #68]	; 0x44
    9246:	b165      	cbz	r5, 9262 <USBHwISR+0x2e>
    @return the data
 */
static U8 USBHwCmdRead(U8 bCmd)
{
    // write command code
    USBHwCmd(bCmd);
    9248:	20f5      	movs	r0, #245	; 0xf5
    924a:	f7ff fef3 	bl	9034 <USBHwCmd>
    
    // get data
    USBCmdCode = 0x00000200 | (bCmd << 16);
    924e:	4b25      	ldr	r3, [pc, #148]	; (92e4 <USBHwISR+0xb0>)
    9250:	4a25      	ldr	r2, [pc, #148]	; (92e8 <USBHwISR+0xb4>)
    Wait4DevInt(CDFULL);
    9252:	2020      	movs	r0, #32
{
    // write command code
    USBHwCmd(bCmd);
    
    // get data
    USBCmdCode = 0x00000200 | (bCmd << 16);
    9254:	601a      	str	r2, [r3, #0]
    Wait4DevInt(CDFULL);
    9256:	f7ff fee1 	bl	901c <Wait4DevInt>
    return USBCmdData;
    925a:	4b24      	ldr	r3, [pc, #144]	; (92ec <USBHwISR+0xb8>)
    925c:	6818      	ldr	r0, [r3, #0]
        // clear int
        USBDevIntClr = FRAME;
        // call handler
        if (_pfnFrameHandler != NULL) {
            wFrame = USBHwCmdRead(CMD_DEV_READ_CUR_FRAME_NR);
            _pfnFrameHandler(wFrame);
    925e:	b2c0      	uxtb	r0, r0
    9260:	47a8      	blx	r5
        }
    }
    
    // device status interrupt
    if (dwStatus & DEV_STAT) {
    9262:	0722      	lsls	r2, r4, #28
    9264:	d517      	bpl.n	9296 <USBHwISR+0x62>
        /*  Clear DEV_STAT interrupt before reading DEV_STAT register.
            This prevents corrupted device status reads, see
            LPC2148 User manual revision 2, 25 july 2006.
        */
        USBDevIntClr = DEV_STAT;
    9266:	4b22      	ldr	r3, [pc, #136]	; (92f0 <USBHwISR+0xbc>)
    9268:	2208      	movs	r2, #8
    926a:	601a      	str	r2, [r3, #0]
    @return the data
 */
static U8 USBHwCmdRead(U8 bCmd)
{
    // write command code
    USBHwCmd(bCmd);
    926c:	20fe      	movs	r0, #254	; 0xfe
    926e:	f7ff fee1 	bl	9034 <USBHwCmd>
    
    // get data
    USBCmdCode = 0x00000200 | (bCmd << 16);
    9272:	4b1c      	ldr	r3, [pc, #112]	; (92e4 <USBHwISR+0xb0>)
    9274:	4a1f      	ldr	r2, [pc, #124]	; (92f4 <USBHwISR+0xc0>)
    Wait4DevInt(CDFULL);
    9276:	2020      	movs	r0, #32
{
    // write command code
    USBHwCmd(bCmd);
    
    // get data
    USBCmdCode = 0x00000200 | (bCmd << 16);
    9278:	601a      	str	r2, [r3, #0]
    Wait4DevInt(CDFULL);
    927a:	f7ff fecf 	bl	901c <Wait4DevInt>
    return USBCmdData;
    927e:	4b1b      	ldr	r3, [pc, #108]	; (92ec <USBHwISR+0xb8>)
    9280:	6818      	ldr	r0, [r3, #0]
    9282:	b2c0      	uxtb	r0, r0
            This prevents corrupted device status reads, see
            LPC2148 User manual revision 2, 25 july 2006.
        */
        USBDevIntClr = DEV_STAT;
        bDevStat = USBHwCmdRead(CMD_DEV_STATUS);
        if (bDevStat & (CON_CH | SUS_CH | RST)) {
    9284:	f010 0f1a 	tst.w	r0, #26
    9288:	d005      	beq.n	9296 <USBHwISR+0x62>
            // convert device status into something HW independent
            bStat = ((bDevStat & CON) ? DEV_STATUS_CONNECT : 0) |
                    ((bDevStat & SUS) ? DEV_STATUS_SUSPEND : 0) |
                    ((bDevStat & RST) ? DEV_STATUS_RESET : 0);
            // call handler
            if (_pfnDevIntHandler != NULL) {
    928a:	4b15      	ldr	r3, [pc, #84]	; (92e0 <USBHwISR+0xac>)
    928c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    928e:	b113      	cbz	r3, 9296 <USBHwISR+0x62>
DEBUG_LED_ON(8);        
                _pfnDevIntHandler(bStat);
    9290:	f000 0015 	and.w	r0, r0, #21
    9294:	4798      	blx	r3
            }
        }
    }
    
    // endpoint interrupt
    if (dwStatus & EP_SLOW) {
    9296:	0763      	lsls	r3, r4, #29
    9298:	d51e      	bpl.n	92d8 <USBHwISR+0xa4>
        // clear EP_SLOW
        USBDevIntClr = EP_SLOW;
    929a:	4b15      	ldr	r3, [pc, #84]	; (92f0 <USBHwISR+0xbc>)
    929c:	2204      	movs	r2, #4
    929e:	601a      	str	r2, [r3, #0]
        // check all endpoints
        for (i = 0; i < 32; i++) {
    92a0:	2400      	movs	r4, #0
            dwIntBit = (1 << i);
    92a2:	2301      	movs	r3, #1
    92a4:	40a3      	lsls	r3, r4
            if (USBEpIntSt & dwIntBit) {
    92a6:	4a14      	ldr	r2, [pc, #80]	; (92f8 <USBHwISR+0xc4>)
    92a8:	6812      	ldr	r2, [r2, #0]
    92aa:	4213      	tst	r3, r2
    92ac:	d011      	beq.n	92d2 <USBHwISR+0x9e>
                // clear int (and retrieve status)
                USBEpIntClr = dwIntBit;
    92ae:	4a13      	ldr	r2, [pc, #76]	; (92fc <USBHwISR+0xc8>)
                Wait4DevInt(CDFULL);
    92b0:	2020      	movs	r0, #32
        // check all endpoints
        for (i = 0; i < 32; i++) {
            dwIntBit = (1 << i);
            if (USBEpIntSt & dwIntBit) {
                // clear int (and retrieve status)
                USBEpIntClr = dwIntBit;
    92b2:	6013      	str	r3, [r2, #0]
                Wait4DevInt(CDFULL);
    92b4:	f7ff feb2 	bl	901c <Wait4DevInt>
                bEPStat = USBCmdData;
    92b8:	4b0c      	ldr	r3, [pc, #48]	; (92ec <USBHwISR+0xb8>)
                        ((bEPStat & EPSTAT_ST) ? EP_STATUS_STALLED : 0) |
                        ((bEPStat & EPSTAT_STP) ? EP_STATUS_SETUP : 0) |
                        ((bEPStat & EPSTAT_EPN) ? EP_STATUS_NACKED : 0) |
                        ((bEPStat & EPSTAT_PO) ? EP_STATUS_ERROR : 0);
                // call handler
                if (_apfnEPIntHandlers[i / 2] != NULL) {
    92ba:	1060      	asrs	r0, r4, #1
            dwIntBit = (1 << i);
            if (USBEpIntSt & dwIntBit) {
                // clear int (and retrieve status)
                USBEpIntClr = dwIntBit;
                Wait4DevInt(CDFULL);
                bEPStat = USBCmdData;
    92bc:	6819      	ldr	r1, [r3, #0]
                        ((bEPStat & EPSTAT_ST) ? EP_STATUS_STALLED : 0) |
                        ((bEPStat & EPSTAT_STP) ? EP_STATUS_SETUP : 0) |
                        ((bEPStat & EPSTAT_EPN) ? EP_STATUS_NACKED : 0) |
                        ((bEPStat & EPSTAT_PO) ? EP_STATUS_ERROR : 0);
                // call handler
                if (_apfnEPIntHandlers[i / 2] != NULL) {
    92be:	4b08      	ldr	r3, [pc, #32]	; (92e0 <USBHwISR+0xac>)
    92c0:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
    92c4:	b12b      	cbz	r3, 92d2 <USBHwISR+0x9e>
DEBUG_LED_ON(10);       
                    _apfnEPIntHandlers[i / 2](IDX2EP(i), bStat);
    92c6:	ea40 10c4 	orr.w	r0, r0, r4, lsl #7
    92ca:	b2c0      	uxtb	r0, r0
    92cc:	f001 011f 	and.w	r1, r1, #31
    92d0:	4798      	blx	r3
    // endpoint interrupt
    if (dwStatus & EP_SLOW) {
        // clear EP_SLOW
        USBDevIntClr = EP_SLOW;
        // check all endpoints
        for (i = 0; i < 32; i++) {
    92d2:	3401      	adds	r4, #1
    92d4:	2c20      	cmp	r4, #32
    92d6:	d1e4      	bne.n	92a2 <USBHwISR+0x6e>
    92d8:	bd38      	pop	{r3, r4, r5, pc}
    92da:	bf00      	nop
    92dc:	5000c200 	.word	0x5000c200
    92e0:	10000f70 	.word	0x10000f70
    92e4:	5000c210 	.word	0x5000c210
    92e8:	00f50200 	.word	0x00f50200
    92ec:	5000c214 	.word	0x5000c214
    92f0:	5000c208 	.word	0x5000c208
    92f4:	00fe0200 	.word	0x00fe0200
    92f8:	5000c230 	.word	0x5000c230
    92fc:	5000c238 	.word	0x5000c238

00009300 <USBHwInit>:
    acts as a pull-up and so prevents detection of USB disconnect.
        
    @return TRUE if the hardware was successfully initialised
 */
BOOL USBHwInit(void)
{
    9300:	b508      	push	{r3, lr}
#ifdef LPC17xx
	// P2.9 is USB_CONNECT
    PINSEL4 = (PINSEL4 & ~(3 << 18)) | (1 << 18);
    9302:	4b24      	ldr	r3, [pc, #144]	; (9394 <USBHwInit+0x94>)
    9304:	681a      	ldr	r2, [r3, #0]
    9306:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
    930a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
    930e:	601a      	str	r2, [r3, #0]

	// P1.18 is USB_UP_LED
    PINSEL3 = (PINSEL3 & ~(3 << 4)) | (1 << 4);
    9310:	f853 2c04 	ldr.w	r2, [r3, #-4]
    9314:	f022 0230 	bic.w	r2, r2, #48	; 0x30
    9318:	f042 0210 	orr.w	r2, r2, #16
    931c:	f843 2c04 	str.w	r2, [r3, #-4]

	// P1.30 is VBUS
    PINSEL3 = (PINSEL3 & ~(3 << 28)) | (2 << 28);
    9320:	f853 2c04 	ldr.w	r2, [r3, #-4]
    9324:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
    9328:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
    932c:	f843 2c04 	str.w	r2, [r3, #-4]

	// P0.29 is USB_D+
    PINSEL1 = (PINSEL1 & ~(3 << 26)) | (1 << 26);
    9330:	f853 2c0c 	ldr.w	r2, [r3, #-12]
    9334:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
    9338:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
    933c:	f843 2c0c 	str.w	r2, [r3, #-12]

	// P0.30 is USB_D-
    PINSEL1 = (PINSEL1 & ~(3 << 28)) | (1 << 28);
    9340:	f853 2c0c 	ldr.w	r2, [r3, #-12]
    9344:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
    9348:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    934c:	f843 2c0c 	str.w	r2, [r3, #-12]

	// enable PUSB
	PCONP |= PCONP_PCUSB;
    9350:	4b11      	ldr	r3, [pc, #68]	; (9398 <USBHwInit+0x98>)
    9352:	681a      	ldr	r2, [r3, #0]
    9354:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
    9358:	601a      	str	r2, [r3, #0]

	/* enable the USB controller clocks */
    USBClkCtrl |= (USBClkCtrl_DEV_CLK_EN | USBClkCtrl_AHB_CLK_EN);
    935a:	4b10      	ldr	r3, [pc, #64]	; (939c <USBHwInit+0x9c>)
    935c:	681a      	ldr	r2, [r3, #0]
    935e:	f042 0212 	orr.w	r2, r2, #18
    9362:	601a      	str	r2, [r3, #0]
    while (!(USBClkSt & USBClkSt_DEV_CLK_ON));
    9364:	4b0e      	ldr	r3, [pc, #56]	; (93a0 <USBHwInit+0xa0>)
    9366:	681a      	ldr	r2, [r3, #0]
    9368:	0792      	lsls	r2, r2, #30
    936a:	d5fb      	bpl.n	9364 <USBHwInit+0x64>
    while (!(USBClkSt & USBClkSt_AHB_CLK_ON));
    936c:	681a      	ldr	r2, [r3, #0]
    936e:	06d0      	lsls	r0, r2, #27
    9370:	d5fc      	bpl.n	936c <USBHwInit+0x6c>
#endif

#endif
    
    // disable/clear all interrupts for now
    USBDevIntEn = 0;
    9372:	4b0c      	ldr	r3, [pc, #48]	; (93a4 <USBHwInit+0xa4>)
    9374:	2000      	movs	r0, #0
    USBDevIntClr = 0xFFFFFFFF;
    9376:	4a0c      	ldr	r2, [pc, #48]	; (93a8 <USBHwInit+0xa8>)
#endif

#endif
    
    // disable/clear all interrupts for now
    USBDevIntEn = 0;
    9378:	6018      	str	r0, [r3, #0]
    USBDevIntClr = 0xFFFFFFFF;
    937a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    937e:	6013      	str	r3, [r2, #0]
    USBDevIntPri = 0;
    9380:	6250      	str	r0, [r2, #36]	; 0x24

    USBEpIntEn = 0;
    9382:	62d0      	str	r0, [r2, #44]	; 0x2c
    USBEpIntClr = 0xFFFFFFFF;
    9384:	6313      	str	r3, [r2, #48]	; 0x30
    USBEpIntPri = 0;
    9386:	4b09      	ldr	r3, [pc, #36]	; (93ac <USBHwInit+0xac>)
    9388:	6018      	str	r0, [r3, #0]

    // by default, only ACKs generate interrupts
    USBHwNakIntEnable(0);
    938a:	f7ff febc 	bl	9106 <USBHwNakIntEnable>
    DEBUG_LED_INIT(8);
    DEBUG_LED_INIT(9);
    DEBUG_LED_INIT(10);

    return TRUE;
}
    938e:	2001      	movs	r0, #1
    9390:	bd08      	pop	{r3, pc}
    9392:	bf00      	nop
    9394:	4002c010 	.word	0x4002c010
    9398:	400fc0c4 	.word	0x400fc0c4
    939c:	5000cff4 	.word	0x5000cff4
    93a0:	5000cff8 	.word	0x5000cff8
    93a4:	5000c204 	.word	0x5000c204
    93a8:	5000c208 	.word	0x5000c208
    93ac:	5000c240 	.word	0x5000c240

000093b0 <USBFilterOsVendorMessage>:
	@param [out]	*ppbData	Descriptor data
	
	@return TRUE if the request was handled by this filter, FALSE otherwise
 */
BOOL USBFilterOsVendorMessage(TSetupPacket *pSetup, BOOL *pfSuccess, int *piLen, U8 **ppbData)
{
    93b0:	b570      	push	{r4, r5, r6, lr}
	if(bMsVendorIndex == 0)	{
    93b2:	4c16      	ldr	r4, [pc, #88]	; (940c <USBFilterOsVendorMessage+0x5c>)
    93b4:	2500      	movs	r5, #0
    93b6:	7824      	ldrb	r4, [r4, #0]
    93b8:	b314      	cbz	r4, 9400 <USBFilterOsVendorMessage+0x50>
		// Feature is disabled.
		return FALSE;
	}
	
	if(pSetup->bRequest == bMsVendorIndex) {
    93ba:	7846      	ldrb	r6, [r0, #1]
    93bc:	42a6      	cmp	r6, r4
    93be:	d121      	bne.n	9404 <USBFilterOsVendorMessage+0x54>
	
		int iRequestLength = pSetup->wLength;
		U8 bInterfaceNumber = GET_OS_DESC_INTERFACE(pSetup->wValue);
		U8 bPageNumber = GET_OS_DESC_PAGE(pSetup->wValue);
	
		switch (pSetup->wIndex) {
    93c0:	8884      	ldrh	r4, [r0, #4]
		return FALSE;
	}
	
	if(pSetup->bRequest == bMsVendorIndex) {
		// Fail unless we make it to the end.
		*pfSuccess = FALSE;
    93c2:	600d      	str	r5, [r1, #0]
	
		int iRequestLength = pSetup->wLength;
		U8 bInterfaceNumber = GET_OS_DESC_INTERFACE(pSetup->wValue);
		U8 bPageNumber = GET_OS_DESC_PAGE(pSetup->wValue);
	
		switch (pSetup->wIndex) {
    93c4:	2c04      	cmp	r4, #4
	
	if(pSetup->bRequest == bMsVendorIndex) {
		// Fail unless we make it to the end.
		*pfSuccess = FALSE;
	
		int iRequestLength = pSetup->wLength;
    93c6:	88c6      	ldrh	r6, [r0, #6]
		U8 bInterfaceNumber = GET_OS_DESC_INTERFACE(pSetup->wValue);
		U8 bPageNumber = GET_OS_DESC_PAGE(pSetup->wValue);
    93c8:	8845      	ldrh	r5, [r0, #2]
	
		switch (pSetup->wIndex) {
    93ca:	d005      	beq.n	93d8 <USBFilterOsVendorMessage+0x28>
    93cc:	2c05      	cmp	r4, #5
    93ce:	d11b      	bne.n	9408 <USBFilterOsVendorMessage+0x58>
			*ppbData = (U8*)abExtendedOsFeatureDescriptor;
			*piLen = sizeof(abExtendedOsFeatureDescriptor);
			break;
			
		case DESC_EXT_OS_PROPERTIES:
			*ppbData = abExtendedPropertiesFeatureDescriptor;
    93d0:	480f      	ldr	r0, [pc, #60]	; (9410 <USBFilterOsVendorMessage+0x60>)
    93d2:	6018      	str	r0, [r3, #0]
			*piLen = sizeof(abExtendedPropertiesFeatureDescriptor);			
    93d4:	2092      	movs	r0, #146	; 0x92
    93d6:	e002      	b.n	93de <USBFilterOsVendorMessage+0x2e>
		U8 bInterfaceNumber = GET_OS_DESC_INTERFACE(pSetup->wValue);
		U8 bPageNumber = GET_OS_DESC_PAGE(pSetup->wValue);
	
		switch (pSetup->wIndex) {
		case DESC_EXT_OS_FEATURES:
			*ppbData = (U8*)abExtendedOsFeatureDescriptor;
    93d8:	480e      	ldr	r0, [pc, #56]	; (9414 <USBFilterOsVendorMessage+0x64>)
    93da:	6018      	str	r0, [r3, #0]
			*piLen = sizeof(abExtendedOsFeatureDescriptor);
    93dc:	2028      	movs	r0, #40	; 0x28
			break;
			
		case DESC_EXT_OS_PROPERTIES:
			*ppbData = abExtendedPropertiesFeatureDescriptor;
			*piLen = sizeof(abExtendedPropertiesFeatureDescriptor);			
    93de:	6010      	str	r0, [r2, #0]
			return TRUE;
		}
		
		// Decide what portion of the descriptor to return.
		int iPageOffset = bPageNumber*0x10000; // This will probably always be zero...
		if (*piLen < iPageOffset) {
    93e0:	6814      	ldr	r4, [r2, #0]
		default:
			return TRUE;
		}
		
		// Decide what portion of the descriptor to return.
		int iPageOffset = bPageNumber*0x10000; // This will probably always be zero...
    93e2:	0a28      	lsrs	r0, r5, #8
    93e4:	0400      	lsls	r0, r0, #16
		if (*piLen < iPageOffset) {
    93e6:	4284      	cmp	r4, r0
    93e8:	db0e      	blt.n	9408 <USBFilterOsVendorMessage+0x58>
			// Not enough data for the requested offset.
			return TRUE;
		}
		*ppbData += iPageOffset;
    93ea:	681d      	ldr	r5, [r3, #0]
    93ec:	4405      	add	r5, r0
		*piLen -= iPageOffset;
    93ee:	1a20      	subs	r0, r4, r0
		int iPageOffset = bPageNumber*0x10000; // This will probably always be zero...
		if (*piLen < iPageOffset) {
			// Not enough data for the requested offset.
			return TRUE;
		}
		*ppbData += iPageOffset;
    93f0:	601d      	str	r5, [r3, #0]
    93f2:	42b0      	cmp	r0, r6
    93f4:	bfd4      	ite	le
    93f6:	6010      	strle	r0, [r2, #0]
    93f8:	6016      	strgt	r6, [r2, #0]
		if (*piLen > iRequestLength) {
			// Clip data longer than the requested length
			*piLen = iRequestLength;
		}
	
		*pfSuccess = TRUE;
    93fa:	2001      	movs	r0, #1
    93fc:	6008      	str	r0, [r1, #0]
		return TRUE;
    93fe:	bd70      	pop	{r4, r5, r6, pc}
 */
BOOL USBFilterOsVendorMessage(TSetupPacket *pSetup, BOOL *pfSuccess, int *piLen, U8 **ppbData)
{
	if(bMsVendorIndex == 0)	{
		// Feature is disabled.
		return FALSE;
    9400:	4620      	mov	r0, r4
    9402:	bd70      	pop	{r4, r5, r6, pc}
    9404:	4628      	mov	r0, r5
    9406:	bd70      	pop	{r4, r5, r6, pc}
		
		// Decide what portion of the descriptor to return.
		int iPageOffset = bPageNumber*0x10000; // This will probably always be zero...
		if (*piLen < iPageOffset) {
			// Not enough data for the requested offset.
			return TRUE;
    9408:	2001      	movs	r0, #1
		return TRUE;
	}
	
	// These are not the requests you are looking for
	return FALSE;
}
    940a:	bd70      	pop	{r4, r5, r6, pc}
    940c:	10000fb8 	.word	0x10000fb8
    9410:	1000095d 	.word	0x1000095d
    9414:	0000a958 	.word	0x0000a958

00009418 <USBRegisterWinusbInterface>:
	@param [in]		pcInterfaceGuid			ASCII String GUID in curly braces
												Windows will use this as a 
												Device Interface GUID
 */
void USBRegisterWinusbInterface(U8 bVendorRequestIndex, const char* pcInterfaceGuid)
{
    9418:	b510      	push	{r4, lr}
	bMsVendorIndex = bVendorRequestIndex;
    941a:	4b0a      	ldr	r3, [pc, #40]	; (9444 <USBRegisterWinusbInterface+0x2c>)
    941c:	7018      	strb	r0, [r3, #0]
	
	if(!pcInterfaceGuid) {
    941e:	b179      	cbz	r1, 9440 <USBRegisterWinusbInterface+0x28>
    9420:	4b09      	ldr	r3, [pc, #36]	; (9448 <USBRegisterWinusbInterface+0x30>)
    9422:	2200      	movs	r2, #0
	// Trust that the caller did the right thing, but ensure double null termination if string terminates early.
	U8* pbWriteCursor = abExtendedPropertiesFeatureDescriptor + EXTENDEDPROPERTIESFEATURE_GUIDSTRINGOFFSET;
	const int ciMaxLength = 38;
	
	for(int i = 0; i < ciMaxLength; i++) {
		if(!pcInterfaceGuid[i]) break;
    9424:	5c8c      	ldrb	r4, [r1, r2]
    9426:	1e98      	subs	r0, r3, #2
    9428:	b13c      	cbz	r4, 943a <USBRegisterWinusbInterface+0x22>
	// Copy GUID into Extended Properties feature descriptor.
	// Trust that the caller did the right thing, but ensure double null termination if string terminates early.
	U8* pbWriteCursor = abExtendedPropertiesFeatureDescriptor + EXTENDEDPROPERTIESFEATURE_GUIDSTRINGOFFSET;
	const int ciMaxLength = 38;
	
	for(int i = 0; i < ciMaxLength; i++) {
    942a:	3201      	adds	r2, #1
    942c:	2a26      	cmp	r2, #38	; 0x26
    942e:	4618      	mov	r0, r3
		if(!pcInterfaceGuid[i]) break;
		pbWriteCursor[0] = (U8) pcInterfaceGuid[i];
    9430:	f803 4c02 	strb.w	r4, [r3, #-2]
    9434:	f103 0302 	add.w	r3, r3, #2
	// Copy GUID into Extended Properties feature descriptor.
	// Trust that the caller did the right thing, but ensure double null termination if string terminates early.
	U8* pbWriteCursor = abExtendedPropertiesFeatureDescriptor + EXTENDEDPROPERTIESFEATURE_GUIDSTRINGOFFSET;
	const int ciMaxLength = 38;
	
	for(int i = 0; i < ciMaxLength; i++) {
    9438:	d1f4      	bne.n	9424 <USBRegisterWinusbInterface+0xc>
		if(!pcInterfaceGuid[i]) break;
		pbWriteCursor[0] = (U8) pcInterfaceGuid[i];
		pbWriteCursor += 2;
	}
	// Double terminate
	pbWriteCursor[0] = 0;
    943a:	2300      	movs	r3, #0
    943c:	7003      	strb	r3, [r0, #0]
	pbWriteCursor[2] = 0;
    943e:	7083      	strb	r3, [r0, #2]
    9440:	bd10      	pop	{r4, pc}
    9442:	bf00      	nop
    9444:	10000fb8 	.word	0x10000fb8
    9448:	100009a1 	.word	0x100009a1

0000944c <USBRegisterDescriptors>:

	@param [in]	pabDescriptors	The descriptor byte array
 */
void USBRegisterDescriptors(U8 *pabDescriptors)
{
	pabDescrip = pabDescriptors;
    944c:	4b01      	ldr	r3, [pc, #4]	; (9454 <USBRegisterDescriptors+0x8>)
    944e:	6058      	str	r0, [r3, #4]
    9450:	4770      	bx	lr
    9452:	bf00      	nop
    9454:	10000fb8 	.word	0x10000fb8

00009458 <USBGetDescriptor>:
	@param [out]	*ppbData	Descriptor data
	
	@return TRUE if the descriptor was found, FALSE otherwise
 */
BOOL USBGetDescriptor(U16 wTypeIndex, U16 wLangID, int *piLen, U8 **ppbData)
{
    9458:	b5f0      	push	{r4, r5, r6, r7, lr}
	U8	*pab;
	int iCurIndex;
	
	ASSERT(pabDescrip != NULL);

	bType = GET_DESC_TYPE(wTypeIndex);
    945a:	0a05      	lsrs	r5, r0, #8
	bIndex = GET_DESC_INDEX(wTypeIndex);
	
    if (bType == DESC_STRING &&
    945c:	2d03      	cmp	r5, #3
	int iCurIndex;
	
	ASSERT(pabDescrip != NULL);

	bType = GET_DESC_TYPE(wTypeIndex);
	bIndex = GET_DESC_INDEX(wTypeIndex);
    945e:	b2c6      	uxtb	r6, r0
    9460:	4911      	ldr	r1, [pc, #68]	; (94a8 <USBGetDescriptor+0x50>)
	
    if (bType == DESC_STRING &&
    9462:	d108      	bne.n	9476 <USBGetDescriptor+0x1e>
    9464:	2eee      	cmp	r6, #238	; 0xee
    9466:	d106      	bne.n	9476 <USBGetDescriptor+0x1e>
	@return TRUE if the descriptor was found, FALSE otherwise
 */
BOOL USBGetOsStringDescriptor(int *piLen, U8 **ppbData)
{
	// The last character in the OS String descriptor specifies the vendor request index to use.
	abOsStringDescriptor[sizeof(abOsStringDescriptor)-2] = bMsVendorIndex;
    9468:	4810      	ldr	r0, [pc, #64]	; (94ac <USBGetDescriptor+0x54>)
    946a:	7809      	ldrb	r1, [r1, #0]
	
	*ppbData = abOsStringDescriptor;
    946c:	3092      	adds	r0, #146	; 0x92
	@return TRUE if the descriptor was found, FALSE otherwise
 */
BOOL USBGetOsStringDescriptor(int *piLen, U8 **ppbData)
{
	// The last character in the OS String descriptor specifies the vendor request index to use.
	abOsStringDescriptor[sizeof(abOsStringDescriptor)-2] = bMsVendorIndex;
    946e:	7401      	strb	r1, [r0, #16]
	
	*ppbData = abOsStringDescriptor;
    9470:	6018      	str	r0, [r3, #0]
	*piLen = sizeof(abOsStringDescriptor);
    9472:	2312      	movs	r3, #18
    9474:	e012      	b.n	949c <USBGetDescriptor+0x44>
            return TRUE;
        }
    }
    	
	
	pab = (U8 *)pabDescrip;
    9476:	6849      	ldr	r1, [r1, #4]
	iCurIndex = 0;
    9478:	2400      	movs	r4, #0
	
	while (pab[DESC_bLength] != 0) {
    947a:	e001      	b.n	9480 <USBGetDescriptor+0x28>
					// normally length is at offset 0
					*piLen = pab[DESC_bLength];
				}
				return TRUE;
			}
			iCurIndex++;
    947c:	3401      	adds	r4, #1
		}
		// skip to next descriptor
		pab += pab[DESC_bLength];
    947e:	4401      	add	r1, r0
    	
	
	pab = (U8 *)pabDescrip;
	iCurIndex = 0;
	
	while (pab[DESC_bLength] != 0) {
    9480:	7808      	ldrb	r0, [r1, #0]
    9482:	b180      	cbz	r0, 94a6 <USBGetDescriptor+0x4e>
		if (pab[DESC_bDescriptorType] == bType) {
    9484:	784f      	ldrb	r7, [r1, #1]
    9486:	42af      	cmp	r7, r5
    9488:	d1f9      	bne.n	947e <USBGetDescriptor+0x26>
			if (iCurIndex == bIndex) {
    948a:	42b4      	cmp	r4, r6
    948c:	d1f6      	bne.n	947c <USBGetDescriptor+0x24>
				// set data pointer
				*ppbData = pab;
				// get length from structure
				if (bType == DESC_CONFIGURATION) {
    948e:	2d02      	cmp	r5, #2
	
	while (pab[DESC_bLength] != 0) {
		if (pab[DESC_bDescriptorType] == bType) {
			if (iCurIndex == bIndex) {
				// set data pointer
				*ppbData = pab;
    9490:	6019      	str	r1, [r3, #0]
				// get length from structure
				if (bType == DESC_CONFIGURATION) {
    9492:	d106      	bne.n	94a2 <USBGetDescriptor+0x4a>
					// configuration descriptor is an exception, length is at offset 2 and 3
					*piLen =	(pab[CONF_DESC_wTotalLength]) |
								(pab[CONF_DESC_wTotalLength + 1] << 8);
    9494:	78c8      	ldrb	r0, [r1, #3]
				// set data pointer
				*ppbData = pab;
				// get length from structure
				if (bType == DESC_CONFIGURATION) {
					// configuration descriptor is an exception, length is at offset 2 and 3
					*piLen =	(pab[CONF_DESC_wTotalLength]) |
    9496:	788b      	ldrb	r3, [r1, #2]
    9498:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
    949c:	6013      	str	r3, [r2, #0]
				}
				else {
					// normally length is at offset 0
					*piLen = pab[DESC_bLength];
				}
				return TRUE;
    949e:	2001      	movs	r0, #1
    94a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
					*piLen =	(pab[CONF_DESC_wTotalLength]) |
								(pab[CONF_DESC_wTotalLength + 1] << 8);
				}
				else {
					// normally length is at offset 0
					*piLen = pab[DESC_bLength];
    94a2:	780b      	ldrb	r3, [r1, #0]
    94a4:	e7fa      	b.n	949c <USBGetDescriptor+0x44>
		pab += pab[DESC_bLength];
	}
	// nothing found
	DBG("Desc %x not found!\n", wTypeIndex);
	return FALSE;
}
    94a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    94a8:	10000fb8 	.word	0x10000fb8
    94ac:	1000095d 	.word	0x1000095d

000094b0 <USBHandleStandardRequest>:
	@param [in]		ppbData		Data buffer.

	@return TRUE if the request was handled successfully
 */
BOOL USBHandleStandardRequest(TSetupPacket	*pSetup, int *piLen, U8 **ppbData)
{
    94b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	// try the custom request handler first
	if ((pfnHandleCustomReq != NULL) && pfnHandleCustomReq(pSetup, piLen, ppbData)) {
    94b4:	4e4b      	ldr	r6, [pc, #300]	; (95e4 <USBHandleStandardRequest+0x134>)
	@param [in]		ppbData		Data buffer.

	@return TRUE if the request was handled successfully
 */
BOOL USBHandleStandardRequest(TSetupPacket	*pSetup, int *piLen, U8 **ppbData)
{
    94b6:	4604      	mov	r4, r0
	// try the custom request handler first
	if ((pfnHandleCustomReq != NULL) && pfnHandleCustomReq(pSetup, piLen, ppbData)) {
    94b8:	68b3      	ldr	r3, [r6, #8]
	@param [in]		ppbData		Data buffer.

	@return TRUE if the request was handled successfully
 */
BOOL USBHandleStandardRequest(TSetupPacket	*pSetup, int *piLen, U8 **ppbData)
{
    94ba:	460d      	mov	r5, r1
    94bc:	4617      	mov	r7, r2
    94be:	46b0      	mov	r8, r6
	// try the custom request handler first
	if ((pfnHandleCustomReq != NULL) && pfnHandleCustomReq(pSetup, piLen, ppbData)) {
    94c0:	b943      	cbnz	r3, 94d4 <USBHandleStandardRequest+0x24>
		return TRUE;
	}
	
	switch (REQTYPE_GET_RECIP(pSetup->bmRequestType)) {
    94c2:	7826      	ldrb	r6, [r4, #0]
    94c4:	f006 061f 	and.w	r6, r6, #31
    94c8:	2e01      	cmp	r6, #1
    94ca:	d053      	beq.n	9574 <USBHandleStandardRequest+0xc4>
    94cc:	d306      	bcc.n	94dc <USBHandleStandardRequest+0x2c>
    94ce:	2e02      	cmp	r6, #2
    94d0:	d062      	beq.n	9598 <USBHandleStandardRequest+0xe8>
    94d2:	e081      	b.n	95d8 <USBHandleStandardRequest+0x128>
	@return TRUE if the request was handled successfully
 */
BOOL USBHandleStandardRequest(TSetupPacket	*pSetup, int *piLen, U8 **ppbData)
{
	// try the custom request handler first
	if ((pfnHandleCustomReq != NULL) && pfnHandleCustomReq(pSetup, piLen, ppbData)) {
    94d4:	4798      	blx	r3
    94d6:	2800      	cmp	r0, #0
    94d8:	d0f3      	beq.n	94c2 <USBHandleStandardRequest+0x12>
    94da:	e080      	b.n	95de <USBHandleStandardRequest+0x12e>
 */
static BOOL HandleStdDeviceReq(TSetupPacket *pSetup, int *piLen, U8 **ppbData)
{
	U8	*pbData = *ppbData;

	switch (pSetup->bRequest) {
    94dc:	7862      	ldrb	r2, [r4, #1]

	@return TRUE if the request was handled successfully
 */
static BOOL HandleStdDeviceReq(TSetupPacket *pSetup, int *piLen, U8 **ppbData)
{
	U8	*pbData = *ppbData;
    94de:	683b      	ldr	r3, [r7, #0]

	switch (pSetup->bRequest) {
    94e0:	2a09      	cmp	r2, #9
    94e2:	d879      	bhi.n	95d8 <USBHandleStandardRequest+0x128>
    94e4:	e8df f002 	tbb	[pc, r2]
    94e8:	78787805 	.word	0x78787805
    94ec:	780d0978 	.word	0x780d0978
    94f0:	1c15      	.short	0x1c15
	
	case REQ_GET_STATUS:
		// bit 0: self-powered
		// bit 1: remote wakeup = not supported
		pbData[0] = 0;
    94f2:	2200      	movs	r2, #0
    94f4:	701a      	strb	r2, [r3, #0]
		pbData[1] = 0;
    94f6:	705a      	strb	r2, [r3, #1]
    94f8:	e045      	b.n	9586 <USBHandleStandardRequest+0xd6>
		*piLen = 2;
		break;
		
	case REQ_SET_ADDRESS:
		USBHwSetAddress(pSetup->wValue);
    94fa:	78a0      	ldrb	r0, [r4, #2]
    94fc:	f7ff fdf8 	bl	90f0 <USBHwSetAddress>
    9500:	e06d      	b.n	95de <USBHandleStandardRequest+0x12e>
		break;

	case REQ_GET_DESCRIPTOR:
		DBG("D%x", pSetup->wValue);
		return USBGetDescriptor(pSetup->wValue, pSetup->wIndex, piLen, ppbData);
    9502:	8860      	ldrh	r0, [r4, #2]
    9504:	88a1      	ldrh	r1, [r4, #4]
    9506:	462a      	mov	r2, r5
    9508:	463b      	mov	r3, r7
	case REQTYPE_RECIP_DEVICE:		return HandleStdDeviceReq(pSetup, piLen, ppbData);
	case REQTYPE_RECIP_INTERFACE:	return HandleStdInterfaceReq(pSetup, piLen, ppbData);
	case REQTYPE_RECIP_ENDPOINT: 	return HandleStdEndPointReq(pSetup, piLen, ppbData);
	default: 						return FALSE;
	}
}
    950a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		USBHwSetAddress(pSetup->wValue);
		break;

	case REQ_GET_DESCRIPTOR:
		DBG("D%x", pSetup->wValue);
		return USBGetDescriptor(pSetup->wValue, pSetup->wIndex, piLen, ppbData);
    950e:	f7ff bfa3 	b.w	9458 <USBGetDescriptor>

	case REQ_GET_CONFIGURATION:
		// indicate if we are configured
		pbData[0] = bConfiguration;
    9512:	f898 200c 	ldrb.w	r2, [r8, #12]
		*piLen = 1;
    9516:	2001      	movs	r0, #1
		DBG("D%x", pSetup->wValue);
		return USBGetDescriptor(pSetup->wValue, pSetup->wIndex, piLen, ppbData);

	case REQ_GET_CONFIGURATION:
		// indicate if we are configured
		pbData[0] = bConfiguration;
    9518:	701a      	strb	r2, [r3, #0]
		*piLen = 1;
    951a:	6028      	str	r0, [r5, #0]
    951c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		break;

	case REQ_SET_CONFIGURATION:
		if (!USBSetConfiguration(pSetup->wValue & 0xFF, 0)) {
    9520:	78a6      	ldrb	r6, [r4, #2]
	U8	bEP;
	U16	wMaxPktSize;
	
	ASSERT(pabDescrip != NULL);

	if (bConfigIndex == 0) {
    9522:	b90e      	cbnz	r6, 9528 <USBHandleStandardRequest+0x78>
		// unconfigure device
		USBHwConfigDevice(FALSE);
    9524:	4630      	mov	r0, r6
    9526:	e01f      	b.n	9568 <USBHandleStandardRequest+0xb8>
	}
	else {
		// configure endpoints for this configuration/altsetting
		pab = (U8 *)pabDescrip;
		bCurConfig = 0xFF;
		bCurAltSetting = 0xFF;
    9528:	27ff      	movs	r7, #255	; 0xff
		// unconfigure device
		USBHwConfigDevice(FALSE);
	}
	else {
		// configure endpoints for this configuration/altsetting
		pab = (U8 *)pabDescrip;
    952a:	f8d8 5004 	ldr.w	r5, [r8, #4]
		bCurConfig = 0xFF;
    952e:	46b9      	mov	r9, r7
		bCurAltSetting = 0xFF;

		while (pab[DESC_bLength] != 0) {
    9530:	782b      	ldrb	r3, [r5, #0]
    9532:	b1c3      	cbz	r3, 9566 <USBHandleStandardRequest+0xb6>

			switch (pab[DESC_bDescriptorType]) {
    9534:	786b      	ldrb	r3, [r5, #1]
    9536:	2b04      	cmp	r3, #4
    9538:	d006      	beq.n	9548 <USBHandleStandardRequest+0x98>
    953a:	2b05      	cmp	r3, #5
    953c:	d006      	beq.n	954c <USBHandleStandardRequest+0x9c>
    953e:	2b02      	cmp	r3, #2
    9540:	d10e      	bne.n	9560 <USBHandleStandardRequest+0xb0>

			case DESC_CONFIGURATION:
				// remember current configuration index
				bCurConfig = pab[CONF_DESC_bConfigurationValue];
    9542:	f895 9005 	ldrb.w	r9, [r5, #5]
    9546:	e00b      	b.n	9560 <USBHandleStandardRequest+0xb0>
				break;

			case DESC_INTERFACE:
				// remember current alternate setting
				bCurAltSetting = pab[INTF_DESC_bAlternateSetting];
    9548:	78ef      	ldrb	r7, [r5, #3]
    954a:	e009      	b.n	9560 <USBHandleStandardRequest+0xb0>
				break;

			case DESC_ENDPOINT:
				if ((bCurConfig == bConfigIndex) &&
    954c:	45b1      	cmp	r9, r6
    954e:	d107      	bne.n	9560 <USBHandleStandardRequest+0xb0>
    9550:	b937      	cbnz	r7, 9560 <USBHandleStandardRequest+0xb0>
					(bCurAltSetting == bAltSetting)) {
					// endpoint found for desired config and alternate setting
					bEP = pab[ENDP_DESC_bEndpointAddress];
					wMaxPktSize = 	(pab[ENDP_DESC_wMaxPacketSize]) |
									(pab[ENDP_DESC_wMaxPacketSize + 1] << 8);
    9552:	7969      	ldrb	r1, [r5, #5]
			case DESC_ENDPOINT:
				if ((bCurConfig == bConfigIndex) &&
					(bCurAltSetting == bAltSetting)) {
					// endpoint found for desired config and alternate setting
					bEP = pab[ENDP_DESC_bEndpointAddress];
					wMaxPktSize = 	(pab[ENDP_DESC_wMaxPacketSize]) |
    9554:	792b      	ldrb	r3, [r5, #4]
									(pab[ENDP_DESC_wMaxPacketSize + 1] << 8);
					// configure endpoint
					USBHwEPConfig(bEP, wMaxPktSize);
    9556:	78a8      	ldrb	r0, [r5, #2]
    9558:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
    955c:	f7ff fd86 	bl	906c <USBHwEPConfig>

			default:
				break;
			}
			// skip to next descriptor
			pab += pab[DESC_bLength];
    9560:	782b      	ldrb	r3, [r5, #0]
    9562:	441d      	add	r5, r3
    9564:	e7e4      	b.n	9530 <USBHandleStandardRequest+0x80>
		}
		
		// configure device
		USBHwConfigDevice(TRUE);
    9566:	2001      	movs	r0, #1
    9568:	f7ff fe5e 	bl	9228 <USBHwConfigDevice>
		if (!USBSetConfiguration(pSetup->wValue & 0xFF, 0)) {
			DBG("USBSetConfiguration failed!\n");
			return FALSE;
		}
		// configuration successful, update current configuration
		bConfiguration = pSetup->wValue & 0xFF;	
    956c:	8863      	ldrh	r3, [r4, #2]
    956e:	f888 300c 	strb.w	r3, [r8, #12]
    9572:	e034      	b.n	95de <USBHandleStandardRequest+0x12e>
 */
static BOOL HandleStdInterfaceReq(TSetupPacket	*pSetup, int *piLen, U8 **ppbData)
{
	U8	*pbData = *ppbData;

	switch (pSetup->bRequest) {
    9574:	7863      	ldrb	r3, [r4, #1]
	@param [in,out]	*piLen		Pointer to data length
	@param [in]		ppbData		Data buffer.

	@return TRUE if the request was handled successfully
 */
BOOL USBHandleStandardRequest(TSetupPacket	*pSetup, int *piLen, U8 **ppbData)
    9576:	683a      	ldr	r2, [r7, #0]
 */
static BOOL HandleStdInterfaceReq(TSetupPacket	*pSetup, int *piLen, U8 **ppbData)
{
	U8	*pbData = *ppbData;

	switch (pSetup->bRequest) {
    9578:	2b0a      	cmp	r3, #10
    957a:	d006      	beq.n	958a <USBHandleStandardRequest+0xda>
    957c:	2b0b      	cmp	r3, #11
    957e:	d007      	beq.n	9590 <USBHandleStandardRequest+0xe0>
    9580:	bb53      	cbnz	r3, 95d8 <USBHandleStandardRequest+0x128>

	case REQ_GET_STATUS:
		// no bits specified
		pbData[0] = 0;
    9582:	7013      	strb	r3, [r2, #0]
		pbData[1] = 0;
    9584:	7053      	strb	r3, [r2, #1]
		*piLen = 2;
    9586:	2302      	movs	r3, #2
    9588:	e004      	b.n	9594 <USBHandleStandardRequest+0xe4>
		// not defined for interface
		return FALSE;
	
	case REQ_GET_INTERFACE:	// TODO use bNumInterfaces
        // there is only one interface, return n-1 (= 0)
		pbData[0] = 0;
    958a:	2300      	movs	r3, #0
    958c:	7013      	strb	r3, [r2, #0]
    958e:	e016      	b.n	95be <USBHandleStandardRequest+0x10e>
		*piLen = 1;
		break;
	
	case REQ_SET_INTERFACE:	// TODO use bNumInterfaces
		// there is only one interface (= 0)
		if (pSetup->wValue != 0) {
    9590:	8863      	ldrh	r3, [r4, #2]
    9592:	bb0b      	cbnz	r3, 95d8 <USBHandleStandardRequest+0x128>
			return FALSE;
		}
		*piLen = 0;
    9594:	602b      	str	r3, [r5, #0]
    9596:	e022      	b.n	95de <USBHandleStandardRequest+0x12e>
	@param [in,out]	*piLen		Pointer to data length
	@param [in]		ppbData		Data buffer.

	@return TRUE if the request was handled successfully
 */
BOOL USBHandleStandardRequest(TSetupPacket	*pSetup, int *piLen, U8 **ppbData)
    9598:	f8d7 8000 	ldr.w	r8, [r7]
 */
static BOOL HandleStdEndPointReq(TSetupPacket	*pSetup, int *piLen, U8 **ppbData)
{
	U8	*pbData = *ppbData;

	switch (pSetup->bRequest) {
    959c:	7867      	ldrb	r7, [r4, #1]
    959e:	2f01      	cmp	r7, #1
    95a0:	d00f      	beq.n	95c2 <USBHandleStandardRequest+0x112>
    95a2:	d302      	bcc.n	95aa <USBHandleStandardRequest+0xfa>
    95a4:	2f03      	cmp	r7, #3
    95a6:	d010      	beq.n	95ca <USBHandleStandardRequest+0x11a>
    95a8:	e016      	b.n	95d8 <USBHandleStandardRequest+0x128>
	case REQ_GET_STATUS:
		// bit 0 = endpointed halted or not
		pbData[0] = (USBHwEPGetStatus(pSetup->wIndex) & EP_STATUS_STALLED) ? 1 : 0;
    95aa:	7920      	ldrb	r0, [r4, #4]
    95ac:	f7ff fdb0 	bl	9110 <USBHwEPGetStatus>
		pbData[1] = 0;
    95b0:	2300      	movs	r3, #0
	U8	*pbData = *ppbData;

	switch (pSetup->bRequest) {
	case REQ_GET_STATUS:
		// bit 0 = endpointed halted or not
		pbData[0] = (USBHwEPGetStatus(pSetup->wIndex) & EP_STATUS_STALLED) ? 1 : 0;
    95b2:	f3c0 0040 	ubfx	r0, r0, #1, #1
    95b6:	f888 0000 	strb.w	r0, [r8]
		pbData[1] = 0;
    95ba:	f888 3001 	strb.w	r3, [r8, #1]
		*piLen = 2;
    95be:	602e      	str	r6, [r5, #0]
    95c0:	e00d      	b.n	95de <USBHandleStandardRequest+0x12e>
		break;
		
	case REQ_CLEAR_FEATURE:
		if (pSetup->wValue == FEA_ENDPOINT_HALT) {
    95c2:	8861      	ldrh	r1, [r4, #2]
    95c4:	b941      	cbnz	r1, 95d8 <USBHandleStandardRequest+0x128>
			// clear HALT by unstalling
			USBHwEPStall(pSetup->wIndex, FALSE);
    95c6:	7920      	ldrb	r0, [r4, #4]
    95c8:	e003      	b.n	95d2 <USBHandleStandardRequest+0x122>
		}
		// only ENDPOINT_HALT defined for endpoints
		return FALSE;
	
	case REQ_SET_FEATURE:
		if (pSetup->wValue == FEA_ENDPOINT_HALT) {
    95ca:	8863      	ldrh	r3, [r4, #2]
    95cc:	b923      	cbnz	r3, 95d8 <USBHandleStandardRequest+0x128>
			// set HALT by stalling
			USBHwEPStall(pSetup->wIndex, TRUE);
    95ce:	7920      	ldrb	r0, [r4, #4]
    95d0:	2101      	movs	r1, #1
    95d2:	f7ff fdb7 	bl	9144 <USBHwEPStall>
    95d6:	e002      	b.n	95de <USBHandleStandardRequest+0x12e>
	
	switch (REQTYPE_GET_RECIP(pSetup->bmRequestType)) {
	case REQTYPE_RECIP_DEVICE:		return HandleStdDeviceReq(pSetup, piLen, ppbData);
	case REQTYPE_RECIP_INTERFACE:	return HandleStdInterfaceReq(pSetup, piLen, ppbData);
	case REQTYPE_RECIP_ENDPOINT: 	return HandleStdEndPointReq(pSetup, piLen, ppbData);
	default: 						return FALSE;
    95d8:	2000      	movs	r0, #0
    95da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 */
BOOL USBHandleStandardRequest(TSetupPacket	*pSetup, int *piLen, U8 **ppbData)
{
	// try the custom request handler first
	if ((pfnHandleCustomReq != NULL) && pfnHandleCustomReq(pSetup, piLen, ppbData)) {
		return TRUE;
    95de:	2001      	movs	r0, #1
	case REQTYPE_RECIP_DEVICE:		return HandleStdDeviceReq(pSetup, piLen, ppbData);
	case REQTYPE_RECIP_INTERFACE:	return HandleStdInterfaceReq(pSetup, piLen, ppbData);
	case REQTYPE_RECIP_ENDPOINT: 	return HandleStdEndPointReq(pSetup, piLen, ppbData);
	default: 						return FALSE;
	}
}
    95e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    95e4:	10000fb8 	.word	0x10000fb8

000095e8 <__aeabi_llsl>:
    95e8:	4091      	lsls	r1, r2
    95ea:	1c03      	adds	r3, r0, #0
    95ec:	4090      	lsls	r0, r2
    95ee:	469c      	mov	ip, r3
    95f0:	3a20      	subs	r2, #32
    95f2:	4093      	lsls	r3, r2
    95f4:	4319      	orrs	r1, r3
    95f6:	4252      	negs	r2, r2
    95f8:	4663      	mov	r3, ip
    95fa:	40d3      	lsrs	r3, r2
    95fc:	4319      	orrs	r1, r3
    95fe:	4770      	bx	lr

00009600 <malloc>:
    9600:	f240 4348 	movw	r3, #1096	; 0x448
    9604:	f2c1 0300 	movt	r3, #4096	; 0x1000
    9608:	4601      	mov	r1, r0
    960a:	6818      	ldr	r0, [r3, #0]
    960c:	f000 b808 	b.w	9620 <_malloc_r>

00009610 <free>:
    9610:	f240 4348 	movw	r3, #1096	; 0x448
    9614:	f2c1 0300 	movt	r3, #4096	; 0x1000
    9618:	4601      	mov	r1, r0
    961a:	6818      	ldr	r0, [r3, #0]
    961c:	f000 bbf6 	b.w	9e0c <_free_r>

00009620 <_malloc_r>:
    9620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9624:	f101 050b 	add.w	r5, r1, #11
    9628:	2d16      	cmp	r5, #22
    962a:	bf87      	ittee	hi
    962c:	f025 0507 	bichi.w	r5, r5, #7
    9630:	0feb      	lsrhi	r3, r5, #31
    9632:	2300      	movls	r3, #0
    9634:	2510      	movls	r5, #16
    9636:	428d      	cmp	r5, r1
    9638:	bf2c      	ite	cs
    963a:	4619      	movcs	r1, r3
    963c:	f043 0101 	orrcc.w	r1, r3, #1
    9640:	b083      	sub	sp, #12
    9642:	4607      	mov	r7, r0
    9644:	2900      	cmp	r1, #0
    9646:	f040 80b4 	bne.w	97b2 <_malloc_r+0x192>
    964a:	f000 fb45 	bl	9cd8 <__malloc_lock>
    964e:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
    9652:	d21f      	bcs.n	9694 <_malloc_r+0x74>
    9654:	f640 2604 	movw	r6, #2564	; 0xa04
    9658:	f2c1 0600 	movt	r6, #4096	; 0x1000
    965c:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
    9660:	eb06 03cc 	add.w	r3, r6, ip, lsl #3
    9664:	68dc      	ldr	r4, [r3, #12]
    9666:	429c      	cmp	r4, r3
    9668:	f000 81f4 	beq.w	9a54 <_malloc_r+0x434>
    966c:	6863      	ldr	r3, [r4, #4]
    966e:	68e2      	ldr	r2, [r4, #12]
    9670:	f023 0303 	bic.w	r3, r3, #3
    9674:	4423      	add	r3, r4
    9676:	6858      	ldr	r0, [r3, #4]
    9678:	68a1      	ldr	r1, [r4, #8]
    967a:	f040 0501 	orr.w	r5, r0, #1
    967e:	60ca      	str	r2, [r1, #12]
    9680:	4638      	mov	r0, r7
    9682:	6091      	str	r1, [r2, #8]
    9684:	605d      	str	r5, [r3, #4]
    9686:	f000 fb29 	bl	9cdc <__malloc_unlock>
    968a:	3408      	adds	r4, #8
    968c:	4620      	mov	r0, r4
    968e:	b003      	add	sp, #12
    9690:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9694:	ea5f 2c55 	movs.w	ip, r5, lsr #9
    9698:	bf04      	itt	eq
    969a:	217e      	moveq	r1, #126	; 0x7e
    969c:	f04f 0c3f 	moveq.w	ip, #63	; 0x3f
    96a0:	f040 808e 	bne.w	97c0 <_malloc_r+0x1a0>
    96a4:	f640 2604 	movw	r6, #2564	; 0xa04
    96a8:	f2c1 0600 	movt	r6, #4096	; 0x1000
    96ac:	eb06 0181 	add.w	r1, r6, r1, lsl #2
    96b0:	68cc      	ldr	r4, [r1, #12]
    96b2:	42a1      	cmp	r1, r4
    96b4:	d106      	bne.n	96c4 <_malloc_r+0xa4>
    96b6:	e00d      	b.n	96d4 <_malloc_r+0xb4>
    96b8:	2b00      	cmp	r3, #0
    96ba:	f280 8163 	bge.w	9984 <_malloc_r+0x364>
    96be:	68e4      	ldr	r4, [r4, #12]
    96c0:	42a1      	cmp	r1, r4
    96c2:	d007      	beq.n	96d4 <_malloc_r+0xb4>
    96c4:	6862      	ldr	r2, [r4, #4]
    96c6:	f022 0203 	bic.w	r2, r2, #3
    96ca:	1b53      	subs	r3, r2, r5
    96cc:	2b0f      	cmp	r3, #15
    96ce:	ddf3      	ble.n	96b8 <_malloc_r+0x98>
    96d0:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
    96d4:	f10c 0c01 	add.w	ip, ip, #1
    96d8:	f640 2304 	movw	r3, #2564	; 0xa04
    96dc:	f2c1 0300 	movt	r3, #4096	; 0x1000
    96e0:	6934      	ldr	r4, [r6, #16]
    96e2:	f103 0e08 	add.w	lr, r3, #8
    96e6:	4574      	cmp	r4, lr
    96e8:	bf08      	it	eq
    96ea:	685a      	ldreq	r2, [r3, #4]
    96ec:	d021      	beq.n	9732 <_malloc_r+0x112>
    96ee:	6861      	ldr	r1, [r4, #4]
    96f0:	f021 0103 	bic.w	r1, r1, #3
    96f4:	1b4a      	subs	r2, r1, r5
    96f6:	2a0f      	cmp	r2, #15
    96f8:	f300 8190 	bgt.w	9a1c <_malloc_r+0x3fc>
    96fc:	2a00      	cmp	r2, #0
    96fe:	f8c3 e014 	str.w	lr, [r3, #20]
    9702:	f8c3 e010 	str.w	lr, [r3, #16]
    9706:	da66      	bge.n	97d6 <_malloc_r+0x1b6>
    9708:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    970c:	f080 815f 	bcs.w	99ce <_malloc_r+0x3ae>
    9710:	08c9      	lsrs	r1, r1, #3
    9712:	108a      	asrs	r2, r1, #2
    9714:	f04f 0801 	mov.w	r8, #1
    9718:	fa08 f802 	lsl.w	r8, r8, r2
    971c:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
    9720:	685a      	ldr	r2, [r3, #4]
    9722:	6888      	ldr	r0, [r1, #8]
    9724:	ea48 0202 	orr.w	r2, r8, r2
    9728:	60a0      	str	r0, [r4, #8]
    972a:	60e1      	str	r1, [r4, #12]
    972c:	605a      	str	r2, [r3, #4]
    972e:	608c      	str	r4, [r1, #8]
    9730:	60c4      	str	r4, [r0, #12]
    9732:	ea4f 03ac 	mov.w	r3, ip, asr #2
    9736:	2001      	movs	r0, #1
    9738:	4098      	lsls	r0, r3
    973a:	4290      	cmp	r0, r2
    973c:	d858      	bhi.n	97f0 <_malloc_r+0x1d0>
    973e:	4202      	tst	r2, r0
    9740:	d106      	bne.n	9750 <_malloc_r+0x130>
    9742:	f02c 0c03 	bic.w	ip, ip, #3
    9746:	0040      	lsls	r0, r0, #1
    9748:	4202      	tst	r2, r0
    974a:	f10c 0c04 	add.w	ip, ip, #4
    974e:	d0fa      	beq.n	9746 <_malloc_r+0x126>
    9750:	eb06 08cc 	add.w	r8, r6, ip, lsl #3
    9754:	4644      	mov	r4, r8
    9756:	46e1      	mov	r9, ip
    9758:	68e3      	ldr	r3, [r4, #12]
    975a:	429c      	cmp	r4, r3
    975c:	d107      	bne.n	976e <_malloc_r+0x14e>
    975e:	e170      	b.n	9a42 <_malloc_r+0x422>
    9760:	2a00      	cmp	r2, #0
    9762:	f280 8181 	bge.w	9a68 <_malloc_r+0x448>
    9766:	68db      	ldr	r3, [r3, #12]
    9768:	429c      	cmp	r4, r3
    976a:	f000 816a 	beq.w	9a42 <_malloc_r+0x422>
    976e:	6859      	ldr	r1, [r3, #4]
    9770:	f021 0103 	bic.w	r1, r1, #3
    9774:	1b4a      	subs	r2, r1, r5
    9776:	2a0f      	cmp	r2, #15
    9778:	ddf2      	ble.n	9760 <_malloc_r+0x140>
    977a:	461c      	mov	r4, r3
    977c:	f854 cf08 	ldr.w	ip, [r4, #8]!
    9780:	68d9      	ldr	r1, [r3, #12]
    9782:	f045 0901 	orr.w	r9, r5, #1
    9786:	f042 0801 	orr.w	r8, r2, #1
    978a:	441d      	add	r5, r3
    978c:	f8c3 9004 	str.w	r9, [r3, #4]
    9790:	4638      	mov	r0, r7
    9792:	f8cc 100c 	str.w	r1, [ip, #12]
    9796:	f8c1 c008 	str.w	ip, [r1, #8]
    979a:	6175      	str	r5, [r6, #20]
    979c:	6135      	str	r5, [r6, #16]
    979e:	f8c5 e00c 	str.w	lr, [r5, #12]
    97a2:	f8c5 e008 	str.w	lr, [r5, #8]
    97a6:	f8c5 8004 	str.w	r8, [r5, #4]
    97aa:	50aa      	str	r2, [r5, r2]
    97ac:	f000 fa96 	bl	9cdc <__malloc_unlock>
    97b0:	e76c      	b.n	968c <_malloc_r+0x6c>
    97b2:	230c      	movs	r3, #12
    97b4:	2400      	movs	r4, #0
    97b6:	6003      	str	r3, [r0, #0]
    97b8:	4620      	mov	r0, r4
    97ba:	b003      	add	sp, #12
    97bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    97c0:	f1bc 0f04 	cmp.w	ip, #4
    97c4:	f200 80ef 	bhi.w	99a6 <_malloc_r+0x386>
    97c8:	ea4f 1c95 	mov.w	ip, r5, lsr #6
    97cc:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
    97d0:	ea4f 014c 	mov.w	r1, ip, lsl #1
    97d4:	e766      	b.n	96a4 <_malloc_r+0x84>
    97d6:	4421      	add	r1, r4
    97d8:	684b      	ldr	r3, [r1, #4]
    97da:	4638      	mov	r0, r7
    97dc:	f043 0301 	orr.w	r3, r3, #1
    97e0:	604b      	str	r3, [r1, #4]
    97e2:	f000 fa7b 	bl	9cdc <__malloc_unlock>
    97e6:	3408      	adds	r4, #8
    97e8:	4620      	mov	r0, r4
    97ea:	b003      	add	sp, #12
    97ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    97f0:	68b4      	ldr	r4, [r6, #8]
    97f2:	6863      	ldr	r3, [r4, #4]
    97f4:	f023 0903 	bic.w	r9, r3, #3
    97f8:	454d      	cmp	r5, r9
    97fa:	d804      	bhi.n	9806 <_malloc_r+0x1e6>
    97fc:	ebc5 0309 	rsb	r3, r5, r9
    9800:	2b0f      	cmp	r3, #15
    9802:	f300 80af 	bgt.w	9964 <_malloc_r+0x344>
    9806:	f640 73d0 	movw	r3, #4048	; 0xfd0
    980a:	f640 6a10 	movw	sl, #3600	; 0xe10
    980e:	f2c1 0300 	movt	r3, #4096	; 0x1000
    9812:	f2c1 0a00 	movt	sl, #4096	; 0x1000
    9816:	681b      	ldr	r3, [r3, #0]
    9818:	f8da 1000 	ldr.w	r1, [sl]
    981c:	442b      	add	r3, r5
    981e:	3101      	adds	r1, #1
    9820:	bf1d      	ittte	ne
    9822:	f503 5380 	addne.w	r3, r3, #4096	; 0x1000
    9826:	330f      	addne	r3, #15
    9828:	f423 637f 	bicne.w	r3, r3, #4080	; 0xff0
    982c:	f103 0c10 	addeq.w	ip, r3, #16
    9830:	bf18      	it	ne
    9832:	f023 0c0f 	bicne.w	ip, r3, #15
    9836:	eb04 0209 	add.w	r2, r4, r9
    983a:	4661      	mov	r1, ip
    983c:	4638      	mov	r0, r7
    983e:	e88d 1004 	stmia.w	sp, {r2, ip}
    9842:	f000 fa4d 	bl	9ce0 <_sbrk_r>
    9846:	e89d 1004 	ldmia.w	sp, {r2, ip}
    984a:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
    984e:	4680      	mov	r8, r0
    9850:	f000 8120 	beq.w	9a94 <_malloc_r+0x474>
    9854:	4282      	cmp	r2, r0
    9856:	f200 811a 	bhi.w	9a8e <_malloc_r+0x46e>
    985a:	f640 7bd4 	movw	fp, #4052	; 0xfd4
    985e:	f2c1 0b00 	movt	fp, #4096	; 0x1000
    9862:	f8db 3000 	ldr.w	r3, [fp]
    9866:	4542      	cmp	r2, r8
    9868:	4463      	add	r3, ip
    986a:	f8cb 3000 	str.w	r3, [fp]
    986e:	f000 815f 	beq.w	9b30 <_malloc_r+0x510>
    9872:	f8da 0000 	ldr.w	r0, [sl]
    9876:	f640 6110 	movw	r1, #3600	; 0xe10
    987a:	3001      	adds	r0, #1
    987c:	bf1c      	itt	ne
    987e:	ebc2 0208 	rsbne	r2, r2, r8
    9882:	189b      	addne	r3, r3, r2
    9884:	f2c1 0100 	movt	r1, #4096	; 0x1000
    9888:	bf0c      	ite	eq
    988a:	f8c1 8000 	streq.w	r8, [r1]
    988e:	f8cb 3000 	strne.w	r3, [fp]
    9892:	f018 0307 	ands.w	r3, r8, #7
    9896:	bf1f      	itttt	ne
    9898:	f1c3 0208 	rsbne	r2, r3, #8
    989c:	4490      	addne	r8, r2
    989e:	f5c3 5380 	rsbne	r3, r3, #4096	; 0x1000
    98a2:	f103 0a08 	addne.w	sl, r3, #8
    98a6:	eb08 030c 	add.w	r3, r8, ip
    98aa:	bf08      	it	eq
    98ac:	f44f 5a80 	moveq.w	sl, #4096	; 0x1000
    98b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
    98b4:	ebc3 0a0a 	rsb	sl, r3, sl
    98b8:	4651      	mov	r1, sl
    98ba:	4638      	mov	r0, r7
    98bc:	f000 fa10 	bl	9ce0 <_sbrk_r>
    98c0:	1c43      	adds	r3, r0, #1
    98c2:	bf18      	it	ne
    98c4:	ebc8 0100 	rsbne	r1, r8, r0
    98c8:	f8db 3000 	ldr.w	r3, [fp]
    98cc:	bf15      	itete	ne
    98ce:	4451      	addne	r1, sl
    98d0:	f04f 0a00 	moveq.w	sl, #0
    98d4:	f041 0101 	orrne.w	r1, r1, #1
    98d8:	2101      	moveq	r1, #1
    98da:	f640 72d4 	movw	r2, #4052	; 0xfd4
    98de:	4453      	add	r3, sl
    98e0:	42b4      	cmp	r4, r6
    98e2:	f8c6 8008 	str.w	r8, [r6, #8]
    98e6:	f8cb 3000 	str.w	r3, [fp]
    98ea:	f8c8 1004 	str.w	r1, [r8, #4]
    98ee:	f2c1 0200 	movt	r2, #4096	; 0x1000
    98f2:	d018      	beq.n	9926 <_malloc_r+0x306>
    98f4:	f1b9 0f0f 	cmp.w	r9, #15
    98f8:	f240 80fb 	bls.w	9af2 <_malloc_r+0x4d2>
    98fc:	6861      	ldr	r1, [r4, #4]
    98fe:	f1a9 000c 	sub.w	r0, r9, #12
    9902:	f020 0007 	bic.w	r0, r0, #7
    9906:	f001 0101 	and.w	r1, r1, #1
    990a:	ea40 0c01 	orr.w	ip, r0, r1
    990e:	f04f 0e05 	mov.w	lr, #5
    9912:	1821      	adds	r1, r4, r0
    9914:	280f      	cmp	r0, #15
    9916:	f8c4 c004 	str.w	ip, [r4, #4]
    991a:	f8c1 e004 	str.w	lr, [r1, #4]
    991e:	f8c1 e008 	str.w	lr, [r1, #8]
    9922:	f200 8111 	bhi.w	9b48 <_malloc_r+0x528>
    9926:	f640 72cc 	movw	r2, #4044	; 0xfcc
    992a:	f2c1 0200 	movt	r2, #4096	; 0x1000
    992e:	6811      	ldr	r1, [r2, #0]
    9930:	68b4      	ldr	r4, [r6, #8]
    9932:	428b      	cmp	r3, r1
    9934:	bf88      	it	hi
    9936:	6013      	strhi	r3, [r2, #0]
    9938:	f640 72c8 	movw	r2, #4040	; 0xfc8
    993c:	f2c1 0200 	movt	r2, #4096	; 0x1000
    9940:	6811      	ldr	r1, [r2, #0]
    9942:	428b      	cmp	r3, r1
    9944:	bf88      	it	hi
    9946:	6013      	strhi	r3, [r2, #0]
    9948:	6862      	ldr	r2, [r4, #4]
    994a:	f022 0203 	bic.w	r2, r2, #3
    994e:	4295      	cmp	r5, r2
    9950:	ebc5 0302 	rsb	r3, r5, r2
    9954:	d801      	bhi.n	995a <_malloc_r+0x33a>
    9956:	2b0f      	cmp	r3, #15
    9958:	dc04      	bgt.n	9964 <_malloc_r+0x344>
    995a:	4638      	mov	r0, r7
    995c:	f000 f9be 	bl	9cdc <__malloc_unlock>
    9960:	2400      	movs	r4, #0
    9962:	e693      	b.n	968c <_malloc_r+0x6c>
    9964:	f045 0201 	orr.w	r2, r5, #1
    9968:	f043 0301 	orr.w	r3, r3, #1
    996c:	4425      	add	r5, r4
    996e:	6062      	str	r2, [r4, #4]
    9970:	4638      	mov	r0, r7
    9972:	60b5      	str	r5, [r6, #8]
    9974:	606b      	str	r3, [r5, #4]
    9976:	f000 f9b1 	bl	9cdc <__malloc_unlock>
    997a:	3408      	adds	r4, #8
    997c:	4620      	mov	r0, r4
    997e:	b003      	add	sp, #12
    9980:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9984:	4422      	add	r2, r4
    9986:	6850      	ldr	r0, [r2, #4]
    9988:	68e3      	ldr	r3, [r4, #12]
    998a:	68a1      	ldr	r1, [r4, #8]
    998c:	f040 0501 	orr.w	r5, r0, #1
    9990:	60cb      	str	r3, [r1, #12]
    9992:	4638      	mov	r0, r7
    9994:	6099      	str	r1, [r3, #8]
    9996:	6055      	str	r5, [r2, #4]
    9998:	f000 f9a0 	bl	9cdc <__malloc_unlock>
    999c:	3408      	adds	r4, #8
    999e:	4620      	mov	r0, r4
    99a0:	b003      	add	sp, #12
    99a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    99a6:	f1bc 0f14 	cmp.w	ip, #20
    99aa:	bf9c      	itt	ls
    99ac:	f10c 0c5b 	addls.w	ip, ip, #91	; 0x5b
    99b0:	ea4f 014c 	movls.w	r1, ip, lsl #1
    99b4:	f67f ae76 	bls.w	96a4 <_malloc_r+0x84>
    99b8:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
    99bc:	f200 808f 	bhi.w	9ade <_malloc_r+0x4be>
    99c0:	ea4f 3c15 	mov.w	ip, r5, lsr #12
    99c4:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
    99c8:	ea4f 014c 	mov.w	r1, ip, lsl #1
    99cc:	e66a      	b.n	96a4 <_malloc_r+0x84>
    99ce:	0a4b      	lsrs	r3, r1, #9
    99d0:	2b04      	cmp	r3, #4
    99d2:	d958      	bls.n	9a86 <_malloc_r+0x466>
    99d4:	2b14      	cmp	r3, #20
    99d6:	bf9c      	itt	ls
    99d8:	f103 025b 	addls.w	r2, r3, #91	; 0x5b
    99dc:	0050      	lslls	r0, r2, #1
    99de:	d905      	bls.n	99ec <_malloc_r+0x3cc>
    99e0:	2b54      	cmp	r3, #84	; 0x54
    99e2:	f200 80ba 	bhi.w	9b5a <_malloc_r+0x53a>
    99e6:	0b0a      	lsrs	r2, r1, #12
    99e8:	326e      	adds	r2, #110	; 0x6e
    99ea:	0050      	lsls	r0, r2, #1
    99ec:	eb06 0080 	add.w	r0, r6, r0, lsl #2
    99f0:	6883      	ldr	r3, [r0, #8]
    99f2:	f640 2804 	movw	r8, #2564	; 0xa04
    99f6:	4283      	cmp	r3, r0
    99f8:	f2c1 0800 	movt	r8, #4096	; 0x1000
    99fc:	d07f      	beq.n	9afe <_malloc_r+0x4de>
    99fe:	685a      	ldr	r2, [r3, #4]
    9a00:	f022 0203 	bic.w	r2, r2, #3
    9a04:	4291      	cmp	r1, r2
    9a06:	d202      	bcs.n	9a0e <_malloc_r+0x3ee>
    9a08:	689b      	ldr	r3, [r3, #8]
    9a0a:	4298      	cmp	r0, r3
    9a0c:	d1f7      	bne.n	99fe <_malloc_r+0x3de>
    9a0e:	68d9      	ldr	r1, [r3, #12]
    9a10:	6872      	ldr	r2, [r6, #4]
    9a12:	60e1      	str	r1, [r4, #12]
    9a14:	60a3      	str	r3, [r4, #8]
    9a16:	608c      	str	r4, [r1, #8]
    9a18:	60dc      	str	r4, [r3, #12]
    9a1a:	e68a      	b.n	9732 <_malloc_r+0x112>
    9a1c:	f045 0601 	orr.w	r6, r5, #1
    9a20:	f042 0101 	orr.w	r1, r2, #1
    9a24:	4425      	add	r5, r4
    9a26:	6066      	str	r6, [r4, #4]
    9a28:	4638      	mov	r0, r7
    9a2a:	615d      	str	r5, [r3, #20]
    9a2c:	611d      	str	r5, [r3, #16]
    9a2e:	f8c5 e00c 	str.w	lr, [r5, #12]
    9a32:	f8c5 e008 	str.w	lr, [r5, #8]
    9a36:	6069      	str	r1, [r5, #4]
    9a38:	50aa      	str	r2, [r5, r2]
    9a3a:	3408      	adds	r4, #8
    9a3c:	f000 f94e 	bl	9cdc <__malloc_unlock>
    9a40:	e624      	b.n	968c <_malloc_r+0x6c>
    9a42:	f109 0901 	add.w	r9, r9, #1
    9a46:	f019 0f03 	tst.w	r9, #3
    9a4a:	f104 0408 	add.w	r4, r4, #8
    9a4e:	f47f ae83 	bne.w	9758 <_malloc_r+0x138>
    9a52:	e028      	b.n	9aa6 <_malloc_r+0x486>
    9a54:	f104 0308 	add.w	r3, r4, #8
    9a58:	6964      	ldr	r4, [r4, #20]
    9a5a:	42a3      	cmp	r3, r4
    9a5c:	bf08      	it	eq
    9a5e:	f10c 0c02 	addeq.w	ip, ip, #2
    9a62:	f43f ae39 	beq.w	96d8 <_malloc_r+0xb8>
    9a66:	e601      	b.n	966c <_malloc_r+0x4c>
    9a68:	4419      	add	r1, r3
    9a6a:	6848      	ldr	r0, [r1, #4]
    9a6c:	461c      	mov	r4, r3
    9a6e:	f854 2f08 	ldr.w	r2, [r4, #8]!
    9a72:	68db      	ldr	r3, [r3, #12]
    9a74:	f040 0501 	orr.w	r5, r0, #1
    9a78:	604d      	str	r5, [r1, #4]
    9a7a:	4638      	mov	r0, r7
    9a7c:	60d3      	str	r3, [r2, #12]
    9a7e:	609a      	str	r2, [r3, #8]
    9a80:	f000 f92c 	bl	9cdc <__malloc_unlock>
    9a84:	e602      	b.n	968c <_malloc_r+0x6c>
    9a86:	098a      	lsrs	r2, r1, #6
    9a88:	3238      	adds	r2, #56	; 0x38
    9a8a:	0050      	lsls	r0, r2, #1
    9a8c:	e7ae      	b.n	99ec <_malloc_r+0x3cc>
    9a8e:	42b4      	cmp	r4, r6
    9a90:	f43f aee3 	beq.w	985a <_malloc_r+0x23a>
    9a94:	68b4      	ldr	r4, [r6, #8]
    9a96:	6862      	ldr	r2, [r4, #4]
    9a98:	f022 0203 	bic.w	r2, r2, #3
    9a9c:	e757      	b.n	994e <_malloc_r+0x32e>
    9a9e:	f8d8 8000 	ldr.w	r8, [r8]
    9aa2:	4598      	cmp	r8, r3
    9aa4:	d16b      	bne.n	9b7e <_malloc_r+0x55e>
    9aa6:	f01c 0f03 	tst.w	ip, #3
    9aaa:	f1a8 0308 	sub.w	r3, r8, #8
    9aae:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
    9ab2:	d1f4      	bne.n	9a9e <_malloc_r+0x47e>
    9ab4:	6873      	ldr	r3, [r6, #4]
    9ab6:	ea23 0300 	bic.w	r3, r3, r0
    9aba:	6073      	str	r3, [r6, #4]
    9abc:	0040      	lsls	r0, r0, #1
    9abe:	4298      	cmp	r0, r3
    9ac0:	f63f ae96 	bhi.w	97f0 <_malloc_r+0x1d0>
    9ac4:	2800      	cmp	r0, #0
    9ac6:	f43f ae93 	beq.w	97f0 <_malloc_r+0x1d0>
    9aca:	4203      	tst	r3, r0
    9acc:	46cc      	mov	ip, r9
    9ace:	f47f ae3f 	bne.w	9750 <_malloc_r+0x130>
    9ad2:	0040      	lsls	r0, r0, #1
    9ad4:	4203      	tst	r3, r0
    9ad6:	f10c 0c04 	add.w	ip, ip, #4
    9ada:	d0fa      	beq.n	9ad2 <_malloc_r+0x4b2>
    9adc:	e638      	b.n	9750 <_malloc_r+0x130>
    9ade:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
    9ae2:	d816      	bhi.n	9b12 <_malloc_r+0x4f2>
    9ae4:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
    9ae8:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
    9aec:	ea4f 014c 	mov.w	r1, ip, lsl #1
    9af0:	e5d8      	b.n	96a4 <_malloc_r+0x84>
    9af2:	2301      	movs	r3, #1
    9af4:	f8c8 3004 	str.w	r3, [r8, #4]
    9af8:	4644      	mov	r4, r8
    9afa:	2200      	movs	r2, #0
    9afc:	e727      	b.n	994e <_malloc_r+0x32e>
    9afe:	1092      	asrs	r2, r2, #2
    9b00:	2001      	movs	r0, #1
    9b02:	4090      	lsls	r0, r2
    9b04:	f8d8 2004 	ldr.w	r2, [r8, #4]
    9b08:	4619      	mov	r1, r3
    9b0a:	4302      	orrs	r2, r0
    9b0c:	f8c8 2004 	str.w	r2, [r8, #4]
    9b10:	e77f      	b.n	9a12 <_malloc_r+0x3f2>
    9b12:	f240 5354 	movw	r3, #1364	; 0x554
    9b16:	459c      	cmp	ip, r3
    9b18:	bf9d      	ittte	ls
    9b1a:	ea4f 4c95 	movls.w	ip, r5, lsr #18
    9b1e:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
    9b22:	ea4f 014c 	movls.w	r1, ip, lsl #1
    9b26:	21fc      	movhi	r1, #252	; 0xfc
    9b28:	bf88      	it	hi
    9b2a:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
    9b2e:	e5b9      	b.n	96a4 <_malloc_r+0x84>
    9b30:	f3c2 010b 	ubfx	r1, r2, #0, #12
    9b34:	2900      	cmp	r1, #0
    9b36:	f47f ae9c 	bne.w	9872 <_malloc_r+0x252>
    9b3a:	eb0c 0109 	add.w	r1, ip, r9
    9b3e:	68b2      	ldr	r2, [r6, #8]
    9b40:	f041 0101 	orr.w	r1, r1, #1
    9b44:	6051      	str	r1, [r2, #4]
    9b46:	e6ee      	b.n	9926 <_malloc_r+0x306>
    9b48:	f104 0108 	add.w	r1, r4, #8
    9b4c:	4638      	mov	r0, r7
    9b4e:	9200      	str	r2, [sp, #0]
    9b50:	f000 f95c 	bl	9e0c <_free_r>
    9b54:	9a00      	ldr	r2, [sp, #0]
    9b56:	6813      	ldr	r3, [r2, #0]
    9b58:	e6e5      	b.n	9926 <_malloc_r+0x306>
    9b5a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
    9b5e:	d803      	bhi.n	9b68 <_malloc_r+0x548>
    9b60:	0bca      	lsrs	r2, r1, #15
    9b62:	3277      	adds	r2, #119	; 0x77
    9b64:	0050      	lsls	r0, r2, #1
    9b66:	e741      	b.n	99ec <_malloc_r+0x3cc>
    9b68:	f240 5254 	movw	r2, #1364	; 0x554
    9b6c:	4293      	cmp	r3, r2
    9b6e:	bf9d      	ittte	ls
    9b70:	0c8a      	lsrls	r2, r1, #18
    9b72:	327c      	addls	r2, #124	; 0x7c
    9b74:	0050      	lslls	r0, r2, #1
    9b76:	20fc      	movhi	r0, #252	; 0xfc
    9b78:	bf88      	it	hi
    9b7a:	227e      	movhi	r2, #126	; 0x7e
    9b7c:	e736      	b.n	99ec <_malloc_r+0x3cc>
    9b7e:	6873      	ldr	r3, [r6, #4]
    9b80:	e79c      	b.n	9abc <_malloc_r+0x49c>
    9b82:	bf00      	nop

00009b84 <memcmp>:
    9b84:	2a03      	cmp	r2, #3
    9b86:	b470      	push	{r4, r5, r6}
    9b88:	d914      	bls.n	9bb4 <memcmp+0x30>
    9b8a:	ea40 0301 	orr.w	r3, r0, r1
    9b8e:	079b      	lsls	r3, r3, #30
    9b90:	d111      	bne.n	9bb6 <memcmp+0x32>
    9b92:	460c      	mov	r4, r1
    9b94:	4603      	mov	r3, r0
    9b96:	6825      	ldr	r5, [r4, #0]
    9b98:	681e      	ldr	r6, [r3, #0]
    9b9a:	4621      	mov	r1, r4
    9b9c:	42ae      	cmp	r6, r5
    9b9e:	4618      	mov	r0, r3
    9ba0:	f104 0404 	add.w	r4, r4, #4
    9ba4:	f103 0304 	add.w	r3, r3, #4
    9ba8:	d104      	bne.n	9bb4 <memcmp+0x30>
    9baa:	3a04      	subs	r2, #4
    9bac:	2a03      	cmp	r2, #3
    9bae:	4618      	mov	r0, r3
    9bb0:	4621      	mov	r1, r4
    9bb2:	d8f0      	bhi.n	9b96 <memcmp+0x12>
    9bb4:	b1c2      	cbz	r2, 9be8 <memcmp+0x64>
    9bb6:	7805      	ldrb	r5, [r0, #0]
    9bb8:	780c      	ldrb	r4, [r1, #0]
    9bba:	42a5      	cmp	r5, r4
    9bbc:	bf04      	itt	eq
    9bbe:	f102 32ff 	addeq.w	r2, r2, #4294967295	; 0xffffffff
    9bc2:	2300      	moveq	r3, #0
    9bc4:	d006      	beq.n	9bd4 <memcmp+0x50>
    9bc6:	e00c      	b.n	9be2 <memcmp+0x5e>
    9bc8:	f810 5f01 	ldrb.w	r5, [r0, #1]!
    9bcc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
    9bd0:	42a5      	cmp	r5, r4
    9bd2:	d106      	bne.n	9be2 <memcmp+0x5e>
    9bd4:	4293      	cmp	r3, r2
    9bd6:	f103 0301 	add.w	r3, r3, #1
    9bda:	d1f5      	bne.n	9bc8 <memcmp+0x44>
    9bdc:	2000      	movs	r0, #0
    9bde:	bc70      	pop	{r4, r5, r6}
    9be0:	4770      	bx	lr
    9be2:	1b28      	subs	r0, r5, r4
    9be4:	bc70      	pop	{r4, r5, r6}
    9be6:	4770      	bx	lr
    9be8:	4610      	mov	r0, r2
    9bea:	e7f8      	b.n	9bde <memcmp+0x5a>

00009bec <memcpy>:
    9bec:	4684      	mov	ip, r0
    9bee:	ea41 0300 	orr.w	r3, r1, r0
    9bf2:	f013 0303 	ands.w	r3, r3, #3
    9bf6:	d149      	bne.n	9c8c <memcpy+0xa0>
    9bf8:	3a40      	subs	r2, #64	; 0x40
    9bfa:	d323      	bcc.n	9c44 <memcpy+0x58>
    9bfc:	680b      	ldr	r3, [r1, #0]
    9bfe:	6003      	str	r3, [r0, #0]
    9c00:	684b      	ldr	r3, [r1, #4]
    9c02:	6043      	str	r3, [r0, #4]
    9c04:	688b      	ldr	r3, [r1, #8]
    9c06:	6083      	str	r3, [r0, #8]
    9c08:	68cb      	ldr	r3, [r1, #12]
    9c0a:	60c3      	str	r3, [r0, #12]
    9c0c:	690b      	ldr	r3, [r1, #16]
    9c0e:	6103      	str	r3, [r0, #16]
    9c10:	694b      	ldr	r3, [r1, #20]
    9c12:	6143      	str	r3, [r0, #20]
    9c14:	698b      	ldr	r3, [r1, #24]
    9c16:	6183      	str	r3, [r0, #24]
    9c18:	69cb      	ldr	r3, [r1, #28]
    9c1a:	61c3      	str	r3, [r0, #28]
    9c1c:	6a0b      	ldr	r3, [r1, #32]
    9c1e:	6203      	str	r3, [r0, #32]
    9c20:	6a4b      	ldr	r3, [r1, #36]	; 0x24
    9c22:	6243      	str	r3, [r0, #36]	; 0x24
    9c24:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    9c26:	6283      	str	r3, [r0, #40]	; 0x28
    9c28:	6acb      	ldr	r3, [r1, #44]	; 0x2c
    9c2a:	62c3      	str	r3, [r0, #44]	; 0x2c
    9c2c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
    9c2e:	6303      	str	r3, [r0, #48]	; 0x30
    9c30:	6b4b      	ldr	r3, [r1, #52]	; 0x34
    9c32:	6343      	str	r3, [r0, #52]	; 0x34
    9c34:	6b8b      	ldr	r3, [r1, #56]	; 0x38
    9c36:	6383      	str	r3, [r0, #56]	; 0x38
    9c38:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
    9c3a:	63c3      	str	r3, [r0, #60]	; 0x3c
    9c3c:	3040      	adds	r0, #64	; 0x40
    9c3e:	3140      	adds	r1, #64	; 0x40
    9c40:	3a40      	subs	r2, #64	; 0x40
    9c42:	d2db      	bcs.n	9bfc <memcpy+0x10>
    9c44:	3230      	adds	r2, #48	; 0x30
    9c46:	d30b      	bcc.n	9c60 <memcpy+0x74>
    9c48:	680b      	ldr	r3, [r1, #0]
    9c4a:	6003      	str	r3, [r0, #0]
    9c4c:	684b      	ldr	r3, [r1, #4]
    9c4e:	6043      	str	r3, [r0, #4]
    9c50:	688b      	ldr	r3, [r1, #8]
    9c52:	6083      	str	r3, [r0, #8]
    9c54:	68cb      	ldr	r3, [r1, #12]
    9c56:	60c3      	str	r3, [r0, #12]
    9c58:	3010      	adds	r0, #16
    9c5a:	3110      	adds	r1, #16
    9c5c:	3a10      	subs	r2, #16
    9c5e:	d2f3      	bcs.n	9c48 <memcpy+0x5c>
    9c60:	320c      	adds	r2, #12
    9c62:	d305      	bcc.n	9c70 <memcpy+0x84>
    9c64:	f851 3b04 	ldr.w	r3, [r1], #4
    9c68:	f840 3b04 	str.w	r3, [r0], #4
    9c6c:	3a04      	subs	r2, #4
    9c6e:	d2f9      	bcs.n	9c64 <memcpy+0x78>
    9c70:	3204      	adds	r2, #4
    9c72:	d008      	beq.n	9c86 <memcpy+0x9a>
    9c74:	07d2      	lsls	r2, r2, #31
    9c76:	bf1c      	itt	ne
    9c78:	f811 3b01 	ldrbne.w	r3, [r1], #1
    9c7c:	f800 3b01 	strbne.w	r3, [r0], #1
    9c80:	d301      	bcc.n	9c86 <memcpy+0x9a>
    9c82:	880b      	ldrh	r3, [r1, #0]
    9c84:	8003      	strh	r3, [r0, #0]
    9c86:	4660      	mov	r0, ip
    9c88:	4770      	bx	lr
    9c8a:	bf00      	nop
    9c8c:	2a08      	cmp	r2, #8
    9c8e:	d313      	bcc.n	9cb8 <memcpy+0xcc>
    9c90:	078b      	lsls	r3, r1, #30
    9c92:	d0b1      	beq.n	9bf8 <memcpy+0xc>
    9c94:	f010 0303 	ands.w	r3, r0, #3
    9c98:	d0ae      	beq.n	9bf8 <memcpy+0xc>
    9c9a:	f1c3 0304 	rsb	r3, r3, #4
    9c9e:	1ad2      	subs	r2, r2, r3
    9ca0:	07db      	lsls	r3, r3, #31
    9ca2:	bf1c      	itt	ne
    9ca4:	f811 3b01 	ldrbne.w	r3, [r1], #1
    9ca8:	f800 3b01 	strbne.w	r3, [r0], #1
    9cac:	d3a4      	bcc.n	9bf8 <memcpy+0xc>
    9cae:	f831 3b02 	ldrh.w	r3, [r1], #2
    9cb2:	f820 3b02 	strh.w	r3, [r0], #2
    9cb6:	e79f      	b.n	9bf8 <memcpy+0xc>
    9cb8:	3a04      	subs	r2, #4
    9cba:	d3d9      	bcc.n	9c70 <memcpy+0x84>
    9cbc:	3a01      	subs	r2, #1
    9cbe:	f811 3b01 	ldrb.w	r3, [r1], #1
    9cc2:	f800 3b01 	strb.w	r3, [r0], #1
    9cc6:	d2f9      	bcs.n	9cbc <memcpy+0xd0>
    9cc8:	780b      	ldrb	r3, [r1, #0]
    9cca:	7003      	strb	r3, [r0, #0]
    9ccc:	784b      	ldrb	r3, [r1, #1]
    9cce:	7043      	strb	r3, [r0, #1]
    9cd0:	788b      	ldrb	r3, [r1, #2]
    9cd2:	7083      	strb	r3, [r0, #2]
    9cd4:	4660      	mov	r0, ip
    9cd6:	4770      	bx	lr

00009cd8 <__malloc_lock>:
    9cd8:	4770      	bx	lr
    9cda:	bf00      	nop

00009cdc <__malloc_unlock>:
    9cdc:	4770      	bx	lr
    9cde:	bf00      	nop

00009ce0 <_sbrk_r>:
    9ce0:	b538      	push	{r3, r4, r5, lr}
    9ce2:	f243 74bc 	movw	r4, #14268	; 0x37bc
    9ce6:	2300      	movs	r3, #0
    9ce8:	4605      	mov	r5, r0
    9cea:	f2c1 0400 	movt	r4, #4096	; 0x1000
    9cee:	4608      	mov	r0, r1
    9cf0:	6023      	str	r3, [r4, #0]
    9cf2:	f000 f957 	bl	9fa4 <_sbrk>
    9cf6:	1c43      	adds	r3, r0, #1
    9cf8:	d000      	beq.n	9cfc <_sbrk_r+0x1c>
    9cfa:	bd38      	pop	{r3, r4, r5, pc}
    9cfc:	6823      	ldr	r3, [r4, #0]
    9cfe:	2b00      	cmp	r3, #0
    9d00:	d0fb      	beq.n	9cfa <_sbrk_r+0x1a>
    9d02:	602b      	str	r3, [r5, #0]
    9d04:	bd38      	pop	{r3, r4, r5, pc}
    9d06:	bf00      	nop

00009d08 <strlen>:
    9d08:	f020 0103 	bic.w	r1, r0, #3
    9d0c:	f010 0003 	ands.w	r0, r0, #3
    9d10:	f1c0 0000 	rsb	r0, r0, #0
    9d14:	f851 3b04 	ldr.w	r3, [r1], #4
    9d18:	f100 0c04 	add.w	ip, r0, #4
    9d1c:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
    9d20:	f06f 0200 	mvn.w	r2, #0
    9d24:	bf1c      	itt	ne
    9d26:	fa22 f20c 	lsrne.w	r2, r2, ip
    9d2a:	4313      	orrne	r3, r2
    9d2c:	f04f 0c01 	mov.w	ip, #1
    9d30:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
    9d34:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
    9d38:	eba3 020c 	sub.w	r2, r3, ip
    9d3c:	ea22 0203 	bic.w	r2, r2, r3
    9d40:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
    9d44:	bf04      	itt	eq
    9d46:	f851 3b04 	ldreq.w	r3, [r1], #4
    9d4a:	3004      	addeq	r0, #4
    9d4c:	d0f4      	beq.n	9d38 <strlen+0x30>
    9d4e:	f013 0fff 	tst.w	r3, #255	; 0xff
    9d52:	bf1f      	itttt	ne
    9d54:	3001      	addne	r0, #1
    9d56:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
    9d5a:	3001      	addne	r0, #1
    9d5c:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
    9d60:	bf18      	it	ne
    9d62:	3001      	addne	r0, #1
    9d64:	4770      	bx	lr
    9d66:	bf00      	nop

00009d68 <_malloc_trim_r>:
    9d68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9d6a:	f640 2404 	movw	r4, #2564	; 0xa04
    9d6e:	f2c1 0400 	movt	r4, #4096	; 0x1000
    9d72:	460f      	mov	r7, r1
    9d74:	4605      	mov	r5, r0
    9d76:	f7ff ffaf 	bl	9cd8 <__malloc_lock>
    9d7a:	68a3      	ldr	r3, [r4, #8]
    9d7c:	685e      	ldr	r6, [r3, #4]
    9d7e:	f026 0603 	bic.w	r6, r6, #3
    9d82:	1bf7      	subs	r7, r6, r7
    9d84:	f607 77ef 	addw	r7, r7, #4079	; 0xfef
    9d88:	0b3f      	lsrs	r7, r7, #12
    9d8a:	3f01      	subs	r7, #1
    9d8c:	033f      	lsls	r7, r7, #12
    9d8e:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
    9d92:	db07      	blt.n	9da4 <_malloc_trim_r+0x3c>
    9d94:	4628      	mov	r0, r5
    9d96:	2100      	movs	r1, #0
    9d98:	f7ff ffa2 	bl	9ce0 <_sbrk_r>
    9d9c:	68a3      	ldr	r3, [r4, #8]
    9d9e:	4433      	add	r3, r6
    9da0:	4298      	cmp	r0, r3
    9da2:	d004      	beq.n	9dae <_malloc_trim_r+0x46>
    9da4:	4628      	mov	r0, r5
    9da6:	f7ff ff99 	bl	9cdc <__malloc_unlock>
    9daa:	2000      	movs	r0, #0
    9dac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9dae:	4628      	mov	r0, r5
    9db0:	4279      	negs	r1, r7
    9db2:	f7ff ff95 	bl	9ce0 <_sbrk_r>
    9db6:	3001      	adds	r0, #1
    9db8:	d010      	beq.n	9ddc <_malloc_trim_r+0x74>
    9dba:	f640 73d4 	movw	r3, #4052	; 0xfd4
    9dbe:	f2c1 0300 	movt	r3, #4096	; 0x1000
    9dc2:	681a      	ldr	r2, [r3, #0]
    9dc4:	68a1      	ldr	r1, [r4, #8]
    9dc6:	1bf6      	subs	r6, r6, r7
    9dc8:	f046 0601 	orr.w	r6, r6, #1
    9dcc:	4628      	mov	r0, r5
    9dce:	1bd7      	subs	r7, r2, r7
    9dd0:	604e      	str	r6, [r1, #4]
    9dd2:	601f      	str	r7, [r3, #0]
    9dd4:	f7ff ff82 	bl	9cdc <__malloc_unlock>
    9dd8:	2001      	movs	r0, #1
    9dda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9ddc:	4628      	mov	r0, r5
    9dde:	2100      	movs	r1, #0
    9de0:	f7ff ff7e 	bl	9ce0 <_sbrk_r>
    9de4:	68a3      	ldr	r3, [r4, #8]
    9de6:	1ac2      	subs	r2, r0, r3
    9de8:	2a0f      	cmp	r2, #15
    9dea:	dddb      	ble.n	9da4 <_malloc_trim_r+0x3c>
    9dec:	f640 6110 	movw	r1, #3600	; 0xe10
    9df0:	f2c1 0100 	movt	r1, #4096	; 0x1000
    9df4:	680c      	ldr	r4, [r1, #0]
    9df6:	f640 71d4 	movw	r1, #4052	; 0xfd4
    9dfa:	f042 0201 	orr.w	r2, r2, #1
    9dfe:	1b00      	subs	r0, r0, r4
    9e00:	f2c1 0100 	movt	r1, #4096	; 0x1000
    9e04:	605a      	str	r2, [r3, #4]
    9e06:	6008      	str	r0, [r1, #0]
    9e08:	e7cc      	b.n	9da4 <_malloc_trim_r+0x3c>
    9e0a:	bf00      	nop

00009e0c <_free_r>:
    9e0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    9e10:	460e      	mov	r6, r1
    9e12:	4681      	mov	r9, r0
    9e14:	2900      	cmp	r1, #0
    9e16:	d060      	beq.n	9eda <_free_r+0xce>
    9e18:	f7ff ff5e 	bl	9cd8 <__malloc_lock>
    9e1c:	f856 1c04 	ldr.w	r1, [r6, #-4]
    9e20:	f1a6 0408 	sub.w	r4, r6, #8
    9e24:	f021 0301 	bic.w	r3, r1, #1
    9e28:	18e2      	adds	r2, r4, r3
    9e2a:	6857      	ldr	r7, [r2, #4]
    9e2c:	f640 2504 	movw	r5, #2564	; 0xa04
    9e30:	f2c1 0500 	movt	r5, #4096	; 0x1000
    9e34:	f027 0003 	bic.w	r0, r7, #3
    9e38:	68af      	ldr	r7, [r5, #8]
    9e3a:	4297      	cmp	r7, r2
    9e3c:	d062      	beq.n	9f04 <_free_r+0xf8>
    9e3e:	f011 0c01 	ands.w	ip, r1, #1
    9e42:	6050      	str	r0, [r2, #4]
    9e44:	bf18      	it	ne
    9e46:	2100      	movne	r1, #0
    9e48:	d111      	bne.n	9e6e <_free_r+0x62>
    9e4a:	f856 1c08 	ldr.w	r1, [r6, #-8]
    9e4e:	f105 0808 	add.w	r8, r5, #8
    9e52:	1a64      	subs	r4, r4, r1
    9e54:	68a6      	ldr	r6, [r4, #8]
    9e56:	440b      	add	r3, r1
    9e58:	4546      	cmp	r6, r8
    9e5a:	bf1d      	ittte	ne
    9e5c:	f8d4 800c 	ldrne.w	r8, [r4, #12]
    9e60:	4661      	movne	r1, ip
    9e62:	f8c6 800c 	strne.w	r8, [r6, #12]
    9e66:	2101      	moveq	r1, #1
    9e68:	bf18      	it	ne
    9e6a:	f8c8 6008 	strne.w	r6, [r8, #8]
    9e6e:	1816      	adds	r6, r2, r0
    9e70:	6876      	ldr	r6, [r6, #4]
    9e72:	07f6      	lsls	r6, r6, #31
    9e74:	d408      	bmi.n	9e88 <_free_r+0x7c>
    9e76:	4403      	add	r3, r0
    9e78:	6890      	ldr	r0, [r2, #8]
    9e7a:	b911      	cbnz	r1, 9e82 <_free_r+0x76>
    9e7c:	4e48      	ldr	r6, [pc, #288]	; (9fa0 <_free_r+0x194>)
    9e7e:	42b0      	cmp	r0, r6
    9e80:	d05f      	beq.n	9f42 <_free_r+0x136>
    9e82:	68d2      	ldr	r2, [r2, #12]
    9e84:	60c2      	str	r2, [r0, #12]
    9e86:	6090      	str	r0, [r2, #8]
    9e88:	f043 0201 	orr.w	r2, r3, #1
    9e8c:	6062      	str	r2, [r4, #4]
    9e8e:	50e3      	str	r3, [r4, r3]
    9e90:	b9f1      	cbnz	r1, 9ed0 <_free_r+0xc4>
    9e92:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    9e96:	d322      	bcc.n	9ede <_free_r+0xd2>
    9e98:	0a5a      	lsrs	r2, r3, #9
    9e9a:	2a04      	cmp	r2, #4
    9e9c:	d85a      	bhi.n	9f54 <_free_r+0x148>
    9e9e:	0998      	lsrs	r0, r3, #6
    9ea0:	3038      	adds	r0, #56	; 0x38
    9ea2:	0041      	lsls	r1, r0, #1
    9ea4:	eb05 0581 	add.w	r5, r5, r1, lsl #2
    9ea8:	68aa      	ldr	r2, [r5, #8]
    9eaa:	f640 2104 	movw	r1, #2564	; 0xa04
    9eae:	42aa      	cmp	r2, r5
    9eb0:	f2c1 0100 	movt	r1, #4096	; 0x1000
    9eb4:	d05a      	beq.n	9f6c <_free_r+0x160>
    9eb6:	6851      	ldr	r1, [r2, #4]
    9eb8:	f021 0103 	bic.w	r1, r1, #3
    9ebc:	428b      	cmp	r3, r1
    9ebe:	d202      	bcs.n	9ec6 <_free_r+0xba>
    9ec0:	6892      	ldr	r2, [r2, #8]
    9ec2:	4295      	cmp	r5, r2
    9ec4:	d1f7      	bne.n	9eb6 <_free_r+0xaa>
    9ec6:	68d3      	ldr	r3, [r2, #12]
    9ec8:	60e3      	str	r3, [r4, #12]
    9eca:	60a2      	str	r2, [r4, #8]
    9ecc:	609c      	str	r4, [r3, #8]
    9ece:	60d4      	str	r4, [r2, #12]
    9ed0:	4648      	mov	r0, r9
    9ed2:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    9ed6:	f7ff bf01 	b.w	9cdc <__malloc_unlock>
    9eda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    9ede:	08db      	lsrs	r3, r3, #3
    9ee0:	109a      	asrs	r2, r3, #2
    9ee2:	2001      	movs	r0, #1
    9ee4:	4090      	lsls	r0, r2
    9ee6:	6869      	ldr	r1, [r5, #4]
    9ee8:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
    9eec:	689a      	ldr	r2, [r3, #8]
    9eee:	4301      	orrs	r1, r0
    9ef0:	6069      	str	r1, [r5, #4]
    9ef2:	60a2      	str	r2, [r4, #8]
    9ef4:	60e3      	str	r3, [r4, #12]
    9ef6:	4648      	mov	r0, r9
    9ef8:	609c      	str	r4, [r3, #8]
    9efa:	60d4      	str	r4, [r2, #12]
    9efc:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    9f00:	f7ff beec 	b.w	9cdc <__malloc_unlock>
    9f04:	07cf      	lsls	r7, r1, #31
    9f06:	4418      	add	r0, r3
    9f08:	d407      	bmi.n	9f1a <_free_r+0x10e>
    9f0a:	f856 1c08 	ldr.w	r1, [r6, #-8]
    9f0e:	1a64      	subs	r4, r4, r1
    9f10:	68e3      	ldr	r3, [r4, #12]
    9f12:	68a2      	ldr	r2, [r4, #8]
    9f14:	4408      	add	r0, r1
    9f16:	60d3      	str	r3, [r2, #12]
    9f18:	609a      	str	r2, [r3, #8]
    9f1a:	f640 620c 	movw	r2, #3596	; 0xe0c
    9f1e:	f2c1 0200 	movt	r2, #4096	; 0x1000
    9f22:	6813      	ldr	r3, [r2, #0]
    9f24:	f040 0201 	orr.w	r2, r0, #1
    9f28:	4298      	cmp	r0, r3
    9f2a:	6062      	str	r2, [r4, #4]
    9f2c:	60ac      	str	r4, [r5, #8]
    9f2e:	d3cf      	bcc.n	9ed0 <_free_r+0xc4>
    9f30:	f640 73d0 	movw	r3, #4048	; 0xfd0
    9f34:	f2c1 0300 	movt	r3, #4096	; 0x1000
    9f38:	6819      	ldr	r1, [r3, #0]
    9f3a:	4648      	mov	r0, r9
    9f3c:	f7ff ff14 	bl	9d68 <_malloc_trim_r>
    9f40:	e7c6      	b.n	9ed0 <_free_r+0xc4>
    9f42:	f043 0201 	orr.w	r2, r3, #1
    9f46:	616c      	str	r4, [r5, #20]
    9f48:	612c      	str	r4, [r5, #16]
    9f4a:	60e0      	str	r0, [r4, #12]
    9f4c:	60a0      	str	r0, [r4, #8]
    9f4e:	6062      	str	r2, [r4, #4]
    9f50:	50e3      	str	r3, [r4, r3]
    9f52:	e7bd      	b.n	9ed0 <_free_r+0xc4>
    9f54:	2a14      	cmp	r2, #20
    9f56:	bf9c      	itt	ls
    9f58:	f102 005b 	addls.w	r0, r2, #91	; 0x5b
    9f5c:	0041      	lslls	r1, r0, #1
    9f5e:	d9a1      	bls.n	9ea4 <_free_r+0x98>
    9f60:	2a54      	cmp	r2, #84	; 0x54
    9f62:	d80b      	bhi.n	9f7c <_free_r+0x170>
    9f64:	0b18      	lsrs	r0, r3, #12
    9f66:	306e      	adds	r0, #110	; 0x6e
    9f68:	0041      	lsls	r1, r0, #1
    9f6a:	e79b      	b.n	9ea4 <_free_r+0x98>
    9f6c:	1080      	asrs	r0, r0, #2
    9f6e:	2501      	movs	r5, #1
    9f70:	4085      	lsls	r5, r0
    9f72:	6848      	ldr	r0, [r1, #4]
    9f74:	4613      	mov	r3, r2
    9f76:	4328      	orrs	r0, r5
    9f78:	6048      	str	r0, [r1, #4]
    9f7a:	e7a5      	b.n	9ec8 <_free_r+0xbc>
    9f7c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    9f80:	d803      	bhi.n	9f8a <_free_r+0x17e>
    9f82:	0bd8      	lsrs	r0, r3, #15
    9f84:	3077      	adds	r0, #119	; 0x77
    9f86:	0041      	lsls	r1, r0, #1
    9f88:	e78c      	b.n	9ea4 <_free_r+0x98>
    9f8a:	f240 5154 	movw	r1, #1364	; 0x554
    9f8e:	428a      	cmp	r2, r1
    9f90:	bf9d      	ittte	ls
    9f92:	0c98      	lsrls	r0, r3, #18
    9f94:	307c      	addls	r0, #124	; 0x7c
    9f96:	0041      	lslls	r1, r0, #1
    9f98:	21fc      	movhi	r1, #252	; 0xfc
    9f9a:	bf88      	it	hi
    9f9c:	207e      	movhi	r0, #126	; 0x7e
    9f9e:	e781      	b.n	9ea4 <_free_r+0x98>
    9fa0:	10000a0c 	.word	0x10000a0c

00009fa4 <_sbrk>:
    9fa4:	f640 73fc 	movw	r3, #4092	; 0xffc
    9fa8:	f2c1 0300 	movt	r3, #4096	; 0x1000
    9fac:	6819      	ldr	r1, [r3, #0]
    9fae:	f243 72c0 	movw	r2, #14272	; 0x37c0
    9fb2:	f2c1 0200 	movt	r2, #4096	; 0x1000
    9fb6:	2900      	cmp	r1, #0
    9fb8:	bf18      	it	ne
    9fba:	460a      	movne	r2, r1
    9fbc:	4410      	add	r0, r2
    9fbe:	6018      	str	r0, [r3, #0]
    9fc0:	4610      	mov	r0, r2
    9fc2:	4770      	bx	lr
    9fc4:	00000043 	.word	0x00000043

00009fc8 <_global_impure_ptr>:
    9fc8:	10000020                                 ...

00009fcc <whitening_index>:
    9fcc:	6f783e46 650f2e4d 1a1f2742 597d5350     F>xoM..eB'..PS}Y
    9fdc:	3608230a 0021117a 5e06733a 14343156     .#.6z.!.:s.^V14.
    9fec:	5a541b28 662f703f                       (.TZ?p/f

00009ff4 <whitening>:
    9ff4:	01010101 01000100 00000100 00010000     ................
    a004:	01000101 00010101 01010100 00010000     ................
    a014:	01010001 01010000 00000000 00010100     ................
    a024:	01000101 01010100 00000100 00010100     ................
    a034:	00000100 00000100 00000000 01000001     ................
    a044:	01010000 00000100 01010101 01010100     ................
    a054:	00000000 01010101 00010101 01010000     ................
    a064:	01010001 01000000 00000100 75010001              ...............

0000a073 <compile_info>:
    a073:	72656275 746f6f74 30322068 302d3731     ubertooth 2017-0
    a083:	32522d33 776d2820 6d406c6e 2d6c6e77     3-R2 (mwnl@mwnl-
    a093:	6f6e656c 20296f76 39313032 3330202e     lenovo) 2019. 03
    a0a3:	3732202e ec28202e 20299888 343a3331     . 27. (...) 13:4
    a0b3:	35323a32 54534b20 bcb24000                       2:25 KST.

0000a0bc <whitening_word>:
    a0bc:	c3bcb240 5f4a371f 9a9cf685 44c5d6c1     @....7J_.......D
    a0cc:	e1de5920 afa51b8f cd4e7b42 2262eb60      Y......B{N.`.b"
    a0dc:	f0ef2c90 57d28dc7 66a73da1 113175b0     .,.....W.=.f.u1.
    a0ec:	bcb24089 4a371fc3 9cf6855f c5d6c19a     .@....7J_.......
    a0fc:	de592044 a51b8fe1 4e7b42af 62eb60cd     D Y......B{N.`.b
    a10c:	ef2c9022 d28dc7f0 a73da157 3175b066     ".,.....W.=.f.u1
    a11c:	3da157d2 75b066a7 96481131 46e3f877     .W.=.f.u1.H.w..F
    a12c:	9ed0abe9 bad83353 cb240898 a371fc3b     ....S3....$.;.q.
    a13c:	cf6855f4 5d6c19a9 e592044c 51b8fe1d     .Uh...l]L......Q
    a14c:	42afa51b 60cd4e7b 902262eb c7f0ef2c     ...B{N.`.b".,...
    a15c:	a157d28d b066a73d 48113175 e3f87796     ..W.=.f.u1.H.w..
    a16c:	d0abe946 d833539e 240898ba 71fc3bcb     F....S3....$.;.q
    a17c:	3f877964 0abe946e 833539ed 40898bad     dy.?n....95....@
    a18c:	1fc3bcb2 855f4a37 c19a9cf6 2044c5d6     ....7J_.......D 
    a19c:	8fe1de59 42afa51b 60cd4e7b 902262eb     Y......B{N.`.b".
    a1ac:	40898bad 1fc3bcb2 855f4a37 c19a9cf6     ...@....7J_.....
    a1bc:	2044c5d6 8fe1de59 42afa51b 60cd4e7b     ..D Y......B{N.`
    a1cc:	902262eb c7f0ef2c a157d28d b066a73d     .b".,.....W.=.f.
    a1dc:	c19a9cf6 2044c5d6 8fe1de59 42afa51b     ......D Y......B
    a1ec:	60cd4e7b 902262eb c7f0ef2c a157d28d     {N.`.b".,.....W.
    a1fc:	b066a73d 48113175 e3f87796 d0abe946     =.f.u1.H.w..F...
    a20c:	be946e3f 3539ed0a 898bad83 c3bcb240     ?n....95....@...
    a21c:	5f4a371f 9a9cf685 44c5d6c1 e1de5920     .7J_.......D Y..
    a22c:	afa51b8f cd4e7b42 2262eb60 f0ef2c90     ....B{N.`.b".,..
    a23c:	3bcb2408 f4a371fc a9cf6855 4c5d6c19     .$.;.q..Uh...l]L
    a24c:	1de59204 fa51b8fe d4e7b42a 262eb60c     ......Q.*......&
    a25c:	0ef2c902 7d28dc7f 6a73da15 13175b06     ......(}..sj.[..
    a26c:	44c5d6c1 e1de5920 afa51b8f cd4e7b42     ...D Y......B{N.
    a27c:	2262eb60 f0ef2c90 57d28dc7 66a73da1     `.b".,.....W.=.f
    a28c:	113175b0 f8779648 abe946e3 33539ed0     .u1.H.w..F....S3
    a29c:	c5d6c19a de592044 a51b8fe1 4e7b42af     ....D Y......B{N
    a2ac:	62eb60cd ef2c9022 d28dc7f0 a73da157     .`.b".,.....W.=.
    a2bc:	3175b066 77964811 e946e3f8 539ed0ab     f.u1.H.w..F....S
    a2cc:	bad83353 cb240898 a371fc3b cf6855f4     S3....$.;.q..Uh.
    a2dc:	5d6c19a9 e592044c 51b8fe1d e7b42afa     ..l]L......Q.*..
    a2ec:	2eb60cd4 f2c90226 28dc7f0e 73da157d     ....&......(}..s
    a2fc:	c7f0ef2c a157d28d b066a73d 48113175     ,.....W.=.f.u1.H
    a30c:	e3f87796 d0abe946 d833539e 240898ba     .w..F....S3....$
    a31c:	71fc3bcb 6855f4a3 6c19a9cf 92044c5d     .;.q..Uh...l]L..
    a32c:	b8fe1de5 b42afa51 b60cd4e7 c902262e     ....Q.*......&..
    a33c:	dc7f0ef2 da157d28 5b066a73 64811317     ....(}..sj.[...d
    a34c:	6e3f8779 ed0abe94 ad833539 b240898b     y.?n....95....@.
    a35c:	39ed0abe 8bad8335 bcb24089 4a371fc3     ...95....@....7J
    a36c:	9cf6855f c5d6c19a de592044 a51b8fe1     _.......D Y.....
    a37c:	4e7b42af 62eb60cd ef2c9022 d28dc7f0     .B{N.`.b".,.....
    a38c:	46e3f877 9ed0abe9 bad83353 cb240898     w..F....S3....$.
    a39c:	a371fc3b cf6855f4 5d6c19a9 e592044c     ;.q..Uh...l]L...
    a3ac:	51b8fe1d e7b42afa 2eb60cd4 f2c90226     ...Q.*......&...
    a3bc:	33539ed0 0898bad8 fc3bcb24 55f4a371     ..S3....$.;.q..U
    a3cc:	19a9cf68 044c5d6c fe1de592 2afa51b8     h...l]L......Q.*
    a3dc:	0cd4e7b4 02262eb6 7f0ef2c9 157d28dc     ......&......(}.
    a3ec:	4c5d6c19 1de59204 fa51b8fe d4e7b42a     .l]L......Q.*...
    a3fc:	262eb60c 0ef2c902 7d28dc7f 6a73da15     ...&......(}..sj
    a40c:	13175b06 87796481 be946e3f 3539ed0a     .[...dy.?n....95
    a41c:	cd4e7b42 2262eb60 f0ef2c90 57d28dc7     B{N.`.b".,.....W
    a42c:	66a73da1 113175b0 f8779648 abe946e3     .=.f.u1.H.w..F..
    a43c:	33539ed0 0898bad8 fc3bcb24 55f4a371     ..S3....$.;.q..U
    a44c:	b240898b 371fc3bc f6855f4a d6c19a9c     ..@....7J_......
    a45c:	592044c5 1b8fe1de 7b42afa5 eb60cd4e     .D Y......B{N.`.
    a46c:	2c902262 8dc7f0ef 3da157d2 75b066a7     b".,.....W.=.f.u
    a47c:	cf6855f4 5d6c19a9 e592044c 51b8fe1d     .Uh...l]L......Q
    a48c:	e7b42afa 2eb60cd4 f2c90226 28dc7f0e     .*......&......(
    a49c:	73da157d 175b066a 79648113 946e3f87     }..sj.[...dy.?n.
    a4ac:	b066a73d 48113175 e3f87796 d0abe946     =.f.u1.H.w..F...
    a4bc:	d833539e 240898ba 71fc3bcb 6855f4a3     .S3....$.;.q..Uh
    a4cc:	6c19a9cf 92044c5d b8fe1de5 b42afa51     ...l]L......Q.*.
    a4dc:	3175b066 77964811 e946e3f8 539ed0ab     f.u1.H.w..F....S
    a4ec:	98bad833 3bcb2408 f4a371fc a9cf6855     3....$.;.q..Uh..
    a4fc:	4c5d6c19 1de59204 fa51b8fe d4e7b42a     .l]L......Q.*...
    a50c:	4e7b42af 62eb60cd ef2c9022 d28dc7f0     .B{N.`.b".,.....
    a51c:	a73da157 3175b066 77964811 e946e3f8     W.=.f.u1.H.w..F.
    a52c:	539ed0ab 98bad833 3bcb2408 f4a371fc     ...S3....$.;.q..
    a53c:	cb240898 a371fc3b cf6855f4 5d6c19a9     ..$.;.q..Uh...l]
    a54c:	e592044c 51b8fe1d e7b42afa 2eb60cd4     L......Q.*......
    a55c:	f2c90226 28dc7f0e 73da157d 175b066a     &......(}..sj.[.
    a56c:	b42afa51 b60cd4e7 c902262e dc7f0ef2     Q.*......&......
    a57c:	da157d28 5b066a73 64811317 6e3f8779     (}..sj.[...dy.?n
    a58c:	ed0abe94 ad833539 b240898b 371fc3bc     ....95....@....7
    a59c:	3539ed0a 898bad83 c3bcb240 5f4a371f     ..95....@....7J_
    a5ac:	9a9cf685 44c5d6c1 e1de5920 afa51b8f     .......D Y......
    a5bc:	cd4e7b42 2262eb60 f0ef2c90 57d28dc7     B{N.`.b".,.....W
    a5cc:	4a371fc3 9cf6855f c5d6c19a de592044     ..7J_.......D Y.
    a5dc:	a51b8fe1 4e7b42af 62eb60cd ef2c9022     .....B{N.`.b".,.
    a5ec:	d28dc7f0 a73da157 3175b066 77964811     ....W.=.f.u1.H.w
    a5fc:	371fc3bc f6855f4a d6c19a9c 592044c5     ...7J_.......D Y
    a60c:	1b8fe1de 7b42afa5 eb60cd4e 2c902262     ......B{N.`.b".,
    a61c:	8dc7f0ef 3da157d2 75b066a7 96481131     .....W.=.f.u1.H.
    a62c:	48113175 e3f87796 d0abe946 d833539e     u1.H.w..F....S3.
    a63c:	240898ba 71fc3bcb 6855f4a3 6c19a9cf     ...$.;.q..Uh...l
    a64c:	92044c5d b8fe1de5 b42afa51 b60cd4e7     ]L......Q.*.....
    a65c:	c902262e dc7f0ef2 da157d28 5b066a73     .&......(}..sj.[
    a66c:	64811317 6e3f8779 ed0abe94 ad833539     ...dy.?n....95..
    a67c:	b240898b 371fc3bc f6855f4a d6c19a9c     ..@....7J_......
    a68c:	b60cd4e7 c902262e dc7f0ef2 da157d28     .....&......(}..
    a69c:	5b066a73 64811317 6e3f8779 ed0abe94     sj.[...dy.?n....
    a6ac:	ad833539 b240898b 371fc3bc f6855f4a     95....@....7J_..
    a6bc:	2262eb60 f0ef2c90 57d28dc7 66a73da1     `.b".,.....W.=.f
    a6cc:	113175b0 f8779648 abe946e3 33539ed0     .u1.H.w..F....S3
    a6dc:	0898bad8 fc3bcb24 55f4a371 19a9cf68     ....$.;.q..Uh...
    a6ec:	5d6c19a9 e592044c 51b8fe1d e7b42afa     ..l]L......Q.*..
    a6fc:	2eb60cd4 f2c90226 28dc7f0e 73da157d     ....&......(}..s
    a70c:	175b066a 79648113 946e3f87 39ed0abe     j.[...dy.?n....9
    a71c:	dc7f0ef2 da157d28 5b066a73 64811317     ....(}..sj.[...d
    a72c:	6e3f8779 ed0abe94 ad833539 b240898b     y.?n....95....@.
    a73c:	371fc3bc f6855f4a d6c19a9c 592044c5     ...7J_.......D Y
    a74c:	a371fc3b cf6855f4 5d6c19a9 e592044c     ;.q..Uh...l]L...
    a75c:	51b8fe1d e7b42afa 2eb60cd4 f2c90226     ...Q.*......&...
    a76c:	28dc7f0e 73da157d 175b066a 79648113     ...(}..sj.[...dy
    a77c:	de592044 a51b8fe1 4e7b42af 62eb60cd     D Y......B{N.`.b
    a78c:	ef2c9022 d28dc7f0 a73da157 3175b066     ".,.....W.=.f.u1
    a79c:	77964811 e946e3f8 539ed0ab 98bad833     .H.w..F....S3...
    a7ac:	a157d28d b066a73d 48113175 e3f87796     ..W.=.f.u1.H.w..
    a7bc:	d0abe946 d833539e 240898ba 71fc3bcb     F....S3....$.;.q
    a7cc:	6855f4a3 6c19a9cf 92044c5d b8fe1de5     ..Uh...l]L......
    a7dc:	2044c5d6 8fe1de59 42afa51b 60cd4e7b     ..D Y......B{N.`
    a7ec:	902262eb c7f0ef2c a157d28d b066a73d     .b".,.....W.=.f.
    a7fc:	48113175 e3f87796 d0abe946 d833539e     u1.H.w..F....S3.
    a80c:	5f4a371f 9a9cf685 44c5d6c1 e1de5920     .7J_.......D Y..
    a81c:	afa51b8f cd4e7b42 2262eb60 f0ef2c90     ....B{N.`.b".,..
    a82c:	57d28dc7 66a73da1 113175b0 f8779648     ...W.=.f.u1.H.w.

0000a83c <hop_interval_lut>:
    a83c:	19130100 101f0f1c 1b1a210e 05081422     .........!.."...
    a84c:	02231807 1d201e0d 0b0a0311 06151704     ..#... .........
    a85c:	120c0916 00000024 00000001 00000001     ....$...........
    a86c:	00000001 00000001 097a0962 1d4209b0     ........b.z...B.
    a87c:	ffffffff 0303ffff 1612feaa 0010feaa     ................
    a88c:	1742aa02 ffffffff 0303ffff 160cfeaa     ..B.............
    a89c:	0010feaa 5953ff02 0064434e 0985096c     ......SYNCd.l...
    a8ac:	0000099e 37313032 2d33302d 00003252              ....2017-03-R2.

0000a8bb <index1.3911>:
    a8bb:	03010200 03000100 01020001 03010100              ..............

0000a8c9 <index2.3912>:
    a8c9:	04020301 04020304 03040304 387b0203     ..............{8
    a8d9:	37346361 2d383861 36326363 6161342d     ac47a88-cc26-4aa
    a8e9:	38382d39 342d6237 38616332 37306663     9-887b-42ca8cf07
    a8f9:	7d333661 68000000                                a63}...

0000a900 <channels>:
    a900:	09720968 09a50977                       h.r.w...

0000a908 <follow_handler.4002>:
    a908:	000083d1 000083f1 000086f5 0000854d     ............M...
    a918:	000083cd 000083cd 000083cd              ............

0000a924 <continuous_rx_handler.4003>:
    a924:	000083e9 000083f1 00008615 000083cd     ................
    a934:	000083cd 000083cd                       ........

0000a93c <jam_handler.4004>:
    a93c:	000083d1 000083f1 00008691 00008595     ................
    a94c:	000084a9 000085b5                       ........

0000a954 <iap_entry>:
    a954:	1fff1ff1                                ....

0000a958 <abExtendedOsFeatureDescriptor>:
    a958:	00000028 00040100 00000001 00000000     (...............
    a968:	49570100 4253554e 00000000 00000000     ..WINUSB........
    a978:	00000000 00000000                       ........

0000a980 <_init>:
    a980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a982:	bf00      	nop
    a984:	bcf8      	pop	{r3, r4, r5, r6, r7}
    a986:	bc08      	pop	{r3}
    a988:	469e      	mov	lr, r3
    a98a:	4770      	bx	lr

0000a98c <__init_array_start>:
    a98c:	00004371 	.word	0x00004371

0000a990 <__frame_dummy_init_array_entry>:
    a990:	00004155                                UA..

0000a994 <_fini>:
    a994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a996:	bf00      	nop
    a998:	bcf8      	pop	{r3, r4, r5, r6, r7}
    a99a:	bc08      	pop	{r3}
    a99c:	469e      	mov	lr, r3
    a99e:	4770      	bx	lr

0000a9a0 <__fini_array_start>:
    a9a0:	00004125 	.word	0x00004125

0000a9a4 <__fini_array_end>:
    a9a4:	00000000 	.word	0x00000000
