# Single-Cycle-Pipeline-RISCV-CPU-Verilog
 Modeling RISCV single cycle pipeline CPU  in Verilog
