#  ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ PARTS ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

test_all_pins_from_pcblib_are_on_schlib_FIXME = \
    {

     }

# ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ SCH LIB ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

test_one_file_per_schlib_with_correct_name_FIXME = \
    {}

test_power_in_should_be_input_FIXME = \
    {}

test_outs_should_be_output_FIXME = \
    {}

test_ins_should_be_input_FIXME = \
    {}

test_dnc_should_be_passive_FIXME = \
    {}


# ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ PCB LIB ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

test_letter_d_on_layer_17_FIXME = \
    { }
test_3d_model_on_layer_13_FIXME = \
{

}


test_dash_on_layer_19_FIXME = \
    { }

test_correct_name_for_typical_packages_FIXME = \
    {}

test_no_duplicated_pads_designators_FIXME = \
    {}


# ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ DATABASE ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

test_datasheet_valid_url_FIXME = \
    {}


test_database_capacitors_FIXME = {
}

test_database_resistors_FIXME = \
{ 
 
 }

test_database_inductors_FIXME = {

}

test_pin_is_on_100mils_grid_FIXME = {

}

test_manufacturer_filled_FIXME = {
}
