synthesis:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Wed Dec 09 21:40:50 2020


Command Line:  synthesis -f lab3_impl1_lattice.synproj -gui -msgset C:/Users/70735/Desktop/lab3/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = Lab3.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p E:/Diamond/diamond/3.10_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/70735/Desktop/lab3/impl1 (searchpath added)
-p C:/Users/70735/Desktop/lab3 (searchpath added)
VHDL library = work
VHDL design file = C:/Users/70735/Desktop/lab3/impl1/source/lab3.vhd
NGD file = lab3_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file E:/Diamond/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "C:/Users/70735/Desktop/lab3/impl1". VHDL-1504
Analyzing VHDL file c:/users/70735/desktop/lab3/impl1/source/lab3.vhd. VHDL-1481
INFO - synthesis: c:/users/70735/desktop/lab3/impl1/source/lab3.vhd(4): analyzing entity lab3. VHDL-1012
INFO - synthesis: c:/users/70735/desktop/lab3/impl1/source/lab3.vhd(17): analyzing architecture default_arch. VHDL-1010
unit Lab3 is not yet analyzed. VHDL-1485
unit Lab3 is not yet analyzed. VHDL-1485
c:/users/70735/desktop/lab3/impl1/source/lab3.vhd(4): executing Lab3(Default_arch)

WARNING - synthesis: c:/users/70735/desktop/lab3/impl1/source/lab3.vhd(52): rst should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/users/70735/desktop/lab3/impl1/source/lab3.vhd(52): mode_last should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/users/70735/desktop/lab3/impl1/source/lab3.vhd(52): mode should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/users/70735/desktop/lab3/impl1/source/lab3.vhd(52): column should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/users/70735/desktop/lab3/impl1/source/lab3.vhd(66): incomplete sensitivity list specified, assuming completeness. VHDL-1613
WARNING - synthesis: c:/users/70735/desktop/lab3/impl1/source/lab3.vhd(71): mode_last should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/users/70735/desktop/lab3/impl1/source/lab3.vhd(71): mode should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/users/70735/desktop/lab3/impl1/source/lab3.vhd(71): column should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/users/70735/desktop/lab3/impl1/source/lab3.vhd(73): mode should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/users/70735/desktop/lab3/impl1/source/lab3.vhd(83): incomplete sensitivity list specified, assuming completeness. VHDL-1613
INFO - synthesis: c:/users/70735/desktop/lab3/impl1/source/lab3.vhd(108): others clause is never selected. VHDL-1172
INFO - synthesis: c:/users/70735/desktop/lab3/impl1/source/lab3.vhd(127): others clause is never selected. VHDL-1172
INFO - synthesis: c:/users/70735/desktop/lab3/impl1/source/lab3.vhd(168): others clause is never selected. VHDL-1172
WARNING - synthesis: c:/users/70735/desktop/lab3/impl1/source/lab3.vhd(15): replacing existing netlist Lab3(Default_arch). VHDL-1205
Top module name (VHDL): Lab3
Loading NGL library 'E:/Diamond/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'E:/Diamond/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'E:/Diamond/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'E:/Diamond/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: E:/Diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = Lab3.
WARNING - synthesis: Initial value found on net n136 will be ignored due to unrecognized driver type



WARNING - synthesis: c:/users/70735/desktop/lab3/impl1/source/lab3.vhd(145): Latch led_5__I_0_i6 input is stuck at One

GSR instance connected to net n1815.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in Lab3_drc.log.
Loading NGL library 'E:/Diamond/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'E:/Diamond/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'E:/Diamond/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'E:/Diamond/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file lab3_impl1.ngd.

################### Begin Area Report (Lab3)######################
Number of register bits => 56 of 4635 (1 % )
CCU2D => 25
FD1P3IX => 1
FD1P3JX => 2
FD1S1A => 15
FD1S1I => 7
FD1S1J => 1
FD1S3AX => 1
FD1S3IX => 29
GSR => 1
IB => 6
LUT4 => 85
OB => 26
PFUMX => 5
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 6
  Net : clk_c, loads : 28
  Net : led_5__N_40, loads : 11
  Net : seven_segment_disp_right_6__N_20, loads : 8
  Net : clk_1000ms, loads : 5
  Net : column_c_derived_3, loads : 3
  Net : current_state_1__N_80, loads : 2
Clock Enable Nets
Number of Clock Enables: 2
Top 2 highest fanout Clock Enables:
  Net : clk_c_enable_3, loads : 2
  Net : clk_c_enable_2, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : cnt_1s_23__N_203, loads : 25
  Net : led_5__N_26, loads : 15
  Net : counter_seconds_main_1, loads : 13
  Net : current_state_0, loads : 12
  Net : counter_seconds_main_4, loads : 12
  Net : ones_place_2, loads : 11
  Net : ones_place_1, loads : 11
  Net : disp_number_0, loads : 11
  Net : counter_seconds_main_3, loads : 11
  Net : mode_2, loads : 11
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk5 [get_nets clk_1000ms]              |  200.000 MHz|  176.991 MHz|     3 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk4 [get_nets column_c_derived_3]      |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets                          |             |             |
seven_segment_disp_right_6__N_20]       |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets current_state_1__N_80]   |  200.000 MHz|  255.951 MHz|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets led_5__N_40]             |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |  200.000 MHz|  118.511 MHz|     5 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.


Peak Memory Usage: 76.688  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 5.359  secs
--------------------------------------------------------------
