{"Source Block": ["hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if_10.v@222:262@HdlStmIf", "      assign rx_delay_locked_s[i] = 1'b1;\n\n    end\n  end\n\n    if (RX_NODPA == 0) begin\n\n      axi_ad9361_serdes_in i_rx_frame (\n        .data_in_export (rx_frame_in_p),\n        .clk_export (lvds_clk),\n        .loaden_export (lvds_loaden),\n        .div_clk_export (clk),\n        .hs_phase_export (lvds_phase),\n        .locked_export (rx_data_locked_s[6]),\n        .data_s_export (rx_data_s[27:24]),\n        .delay_locked_export (rx_delay_locked_s[6]));\n\n     assign rx_clk = rx_clk_in_p;\n\n    end else begin\n\n      axi_ad9361_serdes_in i_rx_frame (\n        .data_in_export (rx_frame_in_p),\n        .clk_export (lvds_clk),\n        .loaden_export (lvds_loaden),\n        .div_clk_export (clk),\n        .data_s_export (rx_data_s[27:24]) );\n\n      assign rx_data_locked_s[6] = 1'b1;\n      assign rx_delay_locked_s[6] = 1'b1;\n\n      clk_buffer clk_buf (\n        .inclk (rx_clk_in_p),\n        .outclk (rx_clk));\n\n    end\n  endgenerate\n\n  generate\n  for (i = 0; i < 6; i = i + 1) begin: g_tx_data\n  axi_ad9361_serdes_out i_tx_data (\n"], "Clone Blocks": [["hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if_10.v@197:230", "\n  // instantiations\n\n  genvar i;\n  generate\n  for (i = 0; i < 6; i = i + 1) begin: g_rx_data\n    if (RX_NODPA == 0) begin\n      axi_ad9361_serdes_in i_rx_data (\n        .data_in_export (rx_data_in_p[i]),\n        .clk_export (lvds_clk),\n        .loaden_export (lvds_loaden),\n        .div_clk_export (clk),\n        .hs_phase_export (lvds_phase),\n        .locked_export (rx_data_locked_s[i]),\n        .data_s_export (rx_data_s[((i*4)+3):(i*4)]),\n        .delay_locked_export (rx_delay_locked_s[i]));\n    end else begin\n      axi_ad9361_serdes_in i_rx_data (\n        .data_in_export (rx_data_in_p[i]),\n        .clk_export (lvds_clk),\n        .loaden_export (lvds_loaden),\n        .div_clk_export (clk),\n        .data_s_export (rx_data_s[((i*4)+3):(i*4)]));\n\n      assign rx_data_locked_s[i] = 1'b1;\n      assign rx_delay_locked_s[i] = 1'b1;\n\n    end\n  end\n\n    if (RX_NODPA == 0) begin\n\n      axi_ad9361_serdes_in i_rx_frame (\n        .data_in_export (rx_frame_in_p),\n"]], "Diff Content": {"Delete": [[239, "     assign rx_clk = rx_clk_in_p;\n"]], "Add": [[239, "      assign rx_clk = rx_clk_in_p;\n"]]}}