<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">

<html><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><title>mvau_tb_v2.sv</title><link rel="stylesheet" type="text/css" href="../styles/main.css" /><script type="text/javascript" src="../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.1 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');" class="NDPage NDContentPage">

<a name="Module"></a><a name="Topic116"></a><div class="CTopic TGroup LSystemVerilog first">
 <div class="CTitle">Module</div>
</div>

<a name="mvau_tb_v2.sv"></a><a name="Topic117"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle"><span class="Qualifier">mvau_tb_v2.</span>&#8203;sv (testbench)</div>
 <div class="CBody"><p>Author(s): Syed Asad Alam <a href="#" onclick="javascript:location.href='ma\u0069'+'lto\u003a'+'syed\u002eas'+'ad\u002ealam'+'\u0040'+'tcd'+'\u002eie';return false;">syed&#46;as<span style="display: none">[xxx]</span>ad&#46;alam<span>&#64;</span>tcd<span style="display: none">[xxx]</span>&#46;ie</a></p><p>v2.0: This file lists a test bench for the matrix-vector activation batch unit.&nbsp; The input and weights are read from a file generated by HLS. The output from DUT is matched against data generated from HLS.</p><p>It is part of the Xilinx FINN open source framework for implementing quantized neural networks on FPGAs</p><p>This material is based upon work supported, in part, by Science Foundation Ireland, www.sfi.ie under Grant No. 13/RC/2094 and, in part, by the European Union's Horizon 2020 research and innovation programme under the Marie Sklodowska-Curie grant agreement Grant No.754489.</p><div class="CHeading">Parameters</div><table class="CDefinitionList"><tr><td class="CDLEntry">CLK_PER</td><td class="CDLDefinition"><p>Clock cycle period</p></td></tr><tr><td class="CDLEntry">INIT_DLY=(CLK_PER*2)+1</td><td class="CDLDefinition"><p>Initial delay</p></td></tr><tr><td class="CDLEntry">RAND_DLY=21</td><td class="CDLDefinition"><p>Random delay to be used when needed</p></td></tr><tr><td class="CDLEntry">NO_IN_VEC = 100</td><td class="CDLDefinition"><p>Number of input vectors</p></td></tr><tr><td class="CDLEntry">ACT_MatrixW = OFMDim*OFMDim;</td><td class="CDLDefinition"><p>Input activation matrix height</p></td></tr><tr><td class="CDLEntry">ACT_MatrixH = (KDim*KDim*IFMCh)</td><td class="CDLDefinition"><p>Input activation matrix weight</p></td></tr><tr><td class="CDLEntry">TOTAL_OUTPUTS = MatrixH*ACT_MatrixW</td><td class="CDLDefinition"><p>Total number of elements in the output matrix</p></td></tr></table></div>
</div>

<a name="Signals"></a><a name="Topic118"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Signals</div>
</div>

<a name="rst_n"></a><a name="Topic119"></a><div class="CTopic TSignal LSystemVerilog">
 <div class="CTitle">rst_n</div>
 <div class="CBody"><p>Asynchronous active low reset</p></div>
</div>

<a name="out_v"></a><a name="Topic120"></a><div class="CTopic TSignal LSystemVerilog">
 <div class="CTitle">out_v</div>
 <div class="CBody"><p>Output valid signal</p></div>
</div>

<a name="out"></a><a name="Topic121"></a><div class="CTopic TSignal LSystemVerilog">
 <div class="CTitle">out</div>
 <div class="CBody"><p>Output from DUT</p></div>
</div>

<a name="out_packed"></a><a name="Topic122"></a><div class="CTopic TSignal LSystemVerilog">
 <div class="CTitle">out_packed</div>
 <div class="CBody"><p>Output signal from DUT where each element is divided into multiple elements as DUT produces a packed output of size PE x TDstI Dimension: PE, word length: TDstI</p></div>
</div>

<a name="in_v"></a><a name="Topic123"></a><div class="CTopic TSignal LSystemVerilog">
 <div class="CTitle">in_v</div>
 <div class="CBody"><p>Input valid</p></div>
</div>

<a name="in_mat"></a><a name="Topic124"></a><div class="CTopic TSignal LSystemVerilog">
 <div class="CTitle">in_mat</div>
 <div class="CBody"><p>Input activation matrix Dimension: ACT_MatrixH x ACT_MatrixW, word length: TSrcI</p></div>
</div>

<a name="in"></a><a name="Topic125"></a><div class="CTopic TSignal LSystemVerilog">
 <div class="CTitle">in</div>
 <div class="CBody"><p>Input activation stream to DUT Dimension: SIMD, word length: TSrcI</p></div>
</div>

<a name="mvau_beh"></a><a name="Topic126"></a><div class="CTopic TSignal LSystemVerilog">
 <div class="CTitle">mvau_beh</div>
 <div class="CBody"><p>Output matrix holding output of behavioral simulation Dimension: MatrixH x ACT_MatrixW</p></div>
</div>

<a name="test_count"></a><a name="Topic127"></a><div class="CTopic TSignal LSystemVerilog">
 <div class="CTitle">test_count</div>
 <div class="CBody"><p>An integer to count for successful output matching</p></div>
</div>

<a name="Initial_blocks"></a><a name="Topic128"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Initial blocks</div>
</div>

<a name="CLK_RST_GEN"></a><a name="Topic129"></a><div class="CTopic TInitial LSystemVerilog">
 <div class="CTitle">CLK_RST_GEN</div>
 <div class="CBody"><p>Initialization of Clock and Reset and performing validation between output of DUT and behavioral model</p></div>
</div>

<a name="Combinatorial_Always_Blocks"></a><a name="Topic130"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Combinatorial Always Blocks</div>
</div>

<a name="CLK_GEN"></a><a name="Topic131"></a><div class="CTopic TAlways LSystemVerilog">
 <div class="CTitle">CLK_GEN</div>
 <div class="CBody"><p>Generating clock using the CLK_PER as clock period</p></div>
</div>

<a name="INP_MAT_GEN"></a><a name="Topic132"></a><div class="CTopic TAlways LSystemVerilog">
 <div class="CTitle">INP_MAT_GEN</div>
 <div class="CBody"><p>Input matrix generation using random data</p></div>
</div>

<a name="OUT_ACT_MAT_GEN"></a><a name="Topic133"></a><div class="CTopic TAlways LSystemVerilog last">
 <div class="CTitle">OUT_ACT_MAT_GEN</div>
 <div class="CBody"><p>Always block for populating the output activation matrix from a memory file</p></div>
</div>

</body></html>