//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-27506705
// Cuda compilation tools, release 10.2, V10.2.89
// Based on LLVM 3.4svn
//

.version 6.5
.target sm_60
.address_size 64

	// .globl	_Z9af_ang_vlPdPKdS1_S1_S1_S1_S1_S1_
.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd
(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
;
.func  (.param .b64 func_retval0) __internal_accurate_pow
(
	.param .b64 __internal_accurate_pow_param_0
)
;
.const .align 8 .b8 box_min[24];
.const .align 8 .b8 box_max[24];
.const .align 8 .f64 sigt;
.const .align 4 .u32 dims;
.const .align 4 .u32 scatteringType;
.const .align 8 .f64 g_up;
.const .align 8 .f64 g_down1;
.const .align 8 .f64 g_down2;
.const .align 8 .f64 fw;
.const .align 4 .u32 nAmpfunc;
.const .align 4 .u32 af_ang_vl_maxDim;
.const .align 4 .b8 af_ang_vl_dimProd[128];
.const .align 4 .b8 af_ang_vl_inDimProd[1280];
.const .align 4 .u32 el_maxDim;
.const .align 4 .b8 el_dimProd[128];
.const .align 4 .b8 el_inDimProd[1280];
.const .align 4 .u32 ff_scattering_maxDim;
.const .align 4 .b8 ff_scattering_dimProd[128];
.const .align 4 .b8 ff_scattering_inDimProd[1280];
.const .align 4 .u32 refocus_maxDim;
.const .align 4 .b8 refocus_dimProd[128];
.const .align 4 .b8 refocus_inDimProd[1280];
.const .align 4 .u32 refocus_ffElements;
.const .align 4 .u32 ff_corrParamNum;
.const .align 8 .b8 __cudart_i2opi_d[144] = {8, 93, 141, 31, 177, 95, 251, 107, 234, 146, 82, 138, 247, 57, 7, 61, 123, 241, 229, 235, 199, 186, 39, 117, 45, 234, 95, 158, 102, 63, 70, 79, 183, 9, 203, 39, 207, 126, 54, 109, 31, 109, 10, 90, 139, 17, 47, 239, 15, 152, 5, 222, 255, 151, 248, 31, 59, 40, 249, 189, 139, 95, 132, 156, 244, 57, 83, 131, 57, 214, 145, 57, 65, 126, 95, 180, 38, 112, 156, 233, 132, 68, 187, 46, 245, 53, 130, 232, 62, 167, 41, 177, 28, 235, 29, 254, 28, 146, 209, 9, 234, 46, 73, 6, 224, 210, 77, 66, 58, 110, 36, 183, 97, 197, 187, 222, 171, 99, 81, 254, 65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry _Z9af_ang_vlPdPKdS1_S1_S1_S1_S1_S1_(
	.param .u64 _Z9af_ang_vlPdPKdS1_S1_S1_S1_S1_S1__param_0,
	.param .u64 _Z9af_ang_vlPdPKdS1_S1_S1_S1_S1_S1__param_1,
	.param .u64 _Z9af_ang_vlPdPKdS1_S1_S1_S1_S1_S1__param_2,
	.param .u64 _Z9af_ang_vlPdPKdS1_S1_S1_S1_S1_S1__param_3,
	.param .u64 _Z9af_ang_vlPdPKdS1_S1_S1_S1_S1_S1__param_4,
	.param .u64 _Z9af_ang_vlPdPKdS1_S1_S1_S1_S1_S1__param_5,
	.param .u64 _Z9af_ang_vlPdPKdS1_S1_S1_S1_S1_S1__param_6,
	.param .u64 _Z9af_ang_vlPdPKdS1_S1_S1_S1_S1_S1__param_7
)
{
	.local .align 16 .b8 	__local_depot0[128];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<97>;
	.reg .b32 	%r<379>;
	.reg .f64 	%fd<316>;
	.reg .b64 	%rd<95>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd6, [_Z9af_ang_vlPdPKdS1_S1_S1_S1_S1_S1__param_0];
	ld.param.u64 	%rd13, [_Z9af_ang_vlPdPKdS1_S1_S1_S1_S1_S1__param_1];
	ld.param.u64 	%rd7, [_Z9af_ang_vlPdPKdS1_S1_S1_S1_S1_S1__param_2];
	ld.param.u64 	%rd8, [_Z9af_ang_vlPdPKdS1_S1_S1_S1_S1_S1__param_3];
	ld.param.u64 	%rd9, [_Z9af_ang_vlPdPKdS1_S1_S1_S1_S1_S1__param_4];
	ld.param.u64 	%rd10, [_Z9af_ang_vlPdPKdS1_S1_S1_S1_S1_S1__param_5];
	ld.param.u64 	%rd11, [_Z9af_ang_vlPdPKdS1_S1_S1_S1_S1_S1__param_6];
	ld.param.u64 	%rd12, [_Z9af_ang_vlPdPKdS1_S1_S1_S1_S1_S1__param_7];
	cvta.to.global.u64 	%rd1, %rd13;
	add.u64 	%rd2, %SPL, 0;
	mov.u32 	%r104, %ntid.x;
	mov.u32 	%r105, %ctaid.x;
	mov.u32 	%r106, %tid.x;
	mad.lo.s32 	%r1, %r104, %r105, %r106;
	ld.const.u32 	%r2, [af_ang_vl_maxDim];
	add.s32 	%r107, %r2, -1;
	cvt.u64.u32	%rd3, %r107;
	mul.wide.u32 	%rd15, %r107, 4;
	mov.u64 	%rd16, af_ang_vl_dimProd;
	add.s64 	%rd17, %rd16, %rd15;
	ld.const.u32 	%r108, [%rd17];
	setp.ge.u32	%p4, %r1, %r108;
	@%p4 bra 	BB0_114;

	setp.eq.s32	%p5, %r2, 1;
	mov.u32 	%r342, %r1;
	@%p5 bra 	BB0_11;

	and.b32  	%r110, %r107, 3;
	mov.u32 	%r342, 0;
	setp.eq.s32	%p6, %r110, 0;
	mov.u32 	%r339, %r107;
	mov.u32 	%r337, %r2;
	mov.u32 	%r338, %r1;
	@%p6 bra 	BB0_8;

	setp.eq.s32	%p7, %r110, 1;
	mov.u32 	%r337, %r107;
	mov.u32 	%r333, %r2;
	mov.u32 	%r334, %r1;
	@%p7 bra 	BB0_7;

	setp.eq.s32	%p8, %r110, 2;
	mov.u32 	%r333, %r107;
	mov.u32 	%r330, %r2;
	mov.u32 	%r331, %r1;
	@%p8 bra 	BB0_6;

	add.s32 	%r333, %r2, -2;
	mul.wide.u32 	%rd18, %r333, 4;
	add.s64 	%rd20, %rd16, %rd18;
	ld.const.u32 	%r111, [%rd20];
	rem.u32 	%r331, %r1, %r111;
	div.u32 	%r112, %r1, %r111;
	shl.b64 	%rd21, %rd3, 2;
	add.s64 	%rd22, %rd2, %rd21;
	st.local.u32 	[%rd22], %r112;
	add.s32 	%r330, %r2, -1;

BB0_6:
	add.s32 	%r113, %r330, -2;
	mul.wide.u32 	%rd23, %r113, 4;
	add.s64 	%rd25, %rd16, %rd23;
	ld.const.u32 	%r114, [%rd25];
	rem.u32 	%r334, %r331, %r114;
	div.u32 	%r115, %r331, %r114;
	mul.wide.u32 	%rd26, %r333, 4;
	add.s64 	%rd27, %rd2, %rd26;
	st.local.u32 	[%rd27], %r115;
	add.s32 	%r337, %r333, -1;

BB0_7:
	add.s32 	%r116, %r333, -2;
	mul.wide.u32 	%rd28, %r116, 4;
	add.s64 	%rd30, %rd16, %rd28;
	ld.const.u32 	%r117, [%rd30];
	rem.u32 	%r342, %r334, %r117;
	div.u32 	%r118, %r334, %r117;
	mul.wide.u32 	%rd31, %r337, 4;
	add.s64 	%rd32, %rd2, %rd31;
	st.local.u32 	[%rd32], %r118;
	add.s32 	%r339, %r337, -1;
	mov.u32 	%r338, %r342;

BB0_8:
	setp.lt.u32	%p9, %r107, 4;
	@%p9 bra 	BB0_11;

	mov.u32 	%r342, %r338;

BB0_10:
	add.s32 	%r120, %r337, -2;
	mul.wide.u32 	%rd33, %r120, 4;
	add.s64 	%rd35, %rd16, %rd33;
	ld.const.u32 	%r121, [%rd35];
	rem.u32 	%r122, %r342, %r121;
	div.u32 	%r123, %r342, %r121;
	mul.wide.u32 	%rd36, %r339, 4;
	add.s64 	%rd37, %rd2, %rd36;
	st.local.u32 	[%rd37], %r123;
	add.s32 	%r124, %r339, -2;
	mul.wide.u32 	%rd38, %r124, 4;
	add.s64 	%rd39, %rd16, %rd38;
	ld.const.u32 	%r125, [%rd39];
	rem.u32 	%r126, %r122, %r125;
	div.u32 	%r127, %r122, %r125;
	add.s32 	%r128, %r339, -1;
	mul.wide.u32 	%rd40, %r128, 4;
	add.s64 	%rd41, %rd2, %rd40;
	st.local.u32 	[%rd41], %r127;
	add.s32 	%r337, %r339, -3;
	mul.wide.u32 	%rd42, %r337, 4;
	add.s64 	%rd43, %rd16, %rd42;
	ld.const.u32 	%r129, [%rd43];
	rem.u32 	%r130, %r126, %r129;
	div.u32 	%r131, %r126, %r129;
	add.s64 	%rd44, %rd2, %rd38;
	st.local.u32 	[%rd44], %r131;
	add.s32 	%r339, %r339, -4;
	mul.wide.u32 	%rd45, %r339, 4;
	add.s64 	%rd46, %rd16, %rd45;
	ld.const.u32 	%r132, [%rd46];
	rem.u32 	%r342, %r130, %r132;
	div.u32 	%r133, %r130, %r132;
	add.s64 	%rd47, %rd2, %rd42;
	st.local.u32 	[%rd47], %r133;
	setp.ne.s32	%p10, %r339, 0;
	@%p10 bra 	BB0_10;

BB0_11:
	ld.const.u32 	%r140, [af_ang_vl_dimProd];
	rem.u32 	%r28, %r342, %r140;
	st.local.u32 	[%rd2], %r28;
	setp.eq.s32	%p11, %r2, 0;
	mov.u32 	%r373, 0;
	mov.u32 	%r374, %r373;
	mov.u32 	%r375, %r373;
	mov.u32 	%r376, %r373;
	mov.u32 	%r377, %r373;
	mov.u32 	%r378, %r373;
	@%p11 bra 	BB0_23;

	and.b32  	%r162, %r2, 3;
	mov.u32 	%r373, 0;
	setp.eq.s32	%p12, %r162, 0;
	@%p12 bra 	BB0_13;

	setp.eq.s32	%p13, %r162, 1;
	@%p13 bra 	BB0_15;
	bra.uni 	BB0_16;

BB0_15:
	mov.u32 	%r353, %r373;
	mov.u32 	%r354, %r373;
	mov.u32 	%r355, %r373;
	mov.u32 	%r356, %r373;
	mov.u32 	%r357, %r373;
	mov.u32 	%r358, %r373;
	bra.uni 	BB0_20;

BB0_13:
	mov.u32 	%r374, %r373;
	mov.u32 	%r375, %r373;
	mov.u32 	%r376, %r373;
	mov.u32 	%r377, %r373;
	mov.u32 	%r378, %r373;
	mov.u32 	%r365, %r373;
	bra.uni 	BB0_21;

BB0_16:
	setp.eq.s32	%p14, %r162, 2;
	@%p14 bra 	BB0_17;
	bra.uni 	BB0_18;

BB0_17:
	mov.u32 	%r345, %r373;
	mov.u32 	%r346, %r373;
	mov.u32 	%r347, %r373;
	mov.u32 	%r348, %r373;
	mov.u32 	%r349, %r373;
	mov.u32 	%r350, %r373;
	bra.uni 	BB0_19;

BB0_18:
	ld.const.u32 	%r164, [af_ang_vl_inDimProd];
	mul.lo.s32 	%r349, %r28, %r164;
	ld.const.u32 	%r165, [af_ang_vl_inDimProd+128];
	mul.lo.s32 	%r348, %r28, %r165;
	ld.const.u32 	%r166, [af_ang_vl_inDimProd+256];
	mul.lo.s32 	%r347, %r28, %r166;
	ld.const.u32 	%r167, [af_ang_vl_inDimProd+384];
	mul.lo.s32 	%r346, %r28, %r167;
	ld.const.u32 	%r168, [af_ang_vl_inDimProd+512];
	mul.lo.s32 	%r345, %r28, %r168;
	ld.const.u32 	%r169, [af_ang_vl_inDimProd+640];
	mul.lo.s32 	%r373, %r28, %r169;
	ld.local.u32 	%r28, [%rd2+4];
	mov.u32 	%r350, 1;

BB0_19:
	mul.wide.u32 	%rd48, %r350, 4;
	mov.u64 	%rd49, af_ang_vl_inDimProd;
	add.s64 	%rd50, %rd49, %rd48;
	ld.const.u32 	%r170, [%rd50];
	mad.lo.s32 	%r357, %r28, %r170, %r349;
	ld.const.u32 	%r171, [%rd50+128];
	mad.lo.s32 	%r356, %r28, %r171, %r348;
	ld.const.u32 	%r172, [%rd50+256];
	mad.lo.s32 	%r355, %r28, %r172, %r347;
	ld.const.u32 	%r173, [%rd50+384];
	mad.lo.s32 	%r354, %r28, %r173, %r346;
	ld.const.u32 	%r174, [%rd50+512];
	mad.lo.s32 	%r353, %r28, %r174, %r345;
	ld.const.u32 	%r175, [%rd50+640];
	mad.lo.s32 	%r373, %r28, %r175, %r373;
	add.s32 	%r358, %r350, 1;
	mul.wide.u32 	%rd51, %r358, 4;
	add.s64 	%rd52, %rd2, %rd51;
	ld.local.u32 	%r28, [%rd52];

BB0_20:
	mul.wide.u32 	%rd53, %r358, 4;
	mov.u64 	%rd54, af_ang_vl_inDimProd;
	add.s64 	%rd55, %rd54, %rd53;
	ld.const.u32 	%r176, [%rd55];
	mad.lo.s32 	%r378, %r28, %r176, %r357;
	ld.const.u32 	%r177, [%rd55+128];
	mad.lo.s32 	%r377, %r28, %r177, %r356;
	ld.const.u32 	%r178, [%rd55+256];
	mad.lo.s32 	%r376, %r28, %r178, %r355;
	ld.const.u32 	%r179, [%rd55+384];
	mad.lo.s32 	%r375, %r28, %r179, %r354;
	ld.const.u32 	%r180, [%rd55+512];
	mad.lo.s32 	%r374, %r28, %r180, %r353;
	ld.const.u32 	%r181, [%rd55+640];
	mad.lo.s32 	%r373, %r28, %r181, %r373;
	add.s32 	%r365, %r358, 1;

BB0_21:
	setp.lt.u32	%p15, %r2, 4;
	@%p15 bra 	BB0_23;

BB0_22:
	mul.wide.u32 	%rd56, %r365, 4;
	add.s64 	%rd57, %rd2, %rd56;
	mov.u64 	%rd58, af_ang_vl_inDimProd;
	add.s64 	%rd59, %rd58, %rd56;
	ld.const.u32 	%r182, [%rd59];
	ld.local.u32 	%r183, [%rd57];
	mad.lo.s32 	%r184, %r183, %r182, %r378;
	ld.const.u32 	%r185, [%rd59+128];
	mad.lo.s32 	%r186, %r183, %r185, %r377;
	ld.const.u32 	%r187, [%rd59+256];
	mad.lo.s32 	%r188, %r183, %r187, %r376;
	ld.const.u32 	%r189, [%rd59+384];
	mad.lo.s32 	%r190, %r183, %r189, %r375;
	ld.const.u32 	%r191, [%rd59+512];
	mad.lo.s32 	%r192, %r183, %r191, %r374;
	ld.const.u32 	%r193, [%rd59+640];
	mad.lo.s32 	%r194, %r183, %r193, %r373;
	add.s32 	%r195, %r365, 1;
	mul.wide.u32 	%rd60, %r195, 4;
	add.s64 	%rd61, %rd2, %rd60;
	add.s64 	%rd62, %rd58, %rd60;
	ld.const.u32 	%r196, [%rd62];
	ld.local.u32 	%r197, [%rd61];
	mad.lo.s32 	%r198, %r197, %r196, %r184;
	ld.const.u32 	%r199, [%rd62+128];
	mad.lo.s32 	%r200, %r197, %r199, %r186;
	ld.const.u32 	%r201, [%rd62+256];
	mad.lo.s32 	%r202, %r197, %r201, %r188;
	ld.const.u32 	%r203, [%rd62+384];
	mad.lo.s32 	%r204, %r197, %r203, %r190;
	ld.const.u32 	%r205, [%rd62+512];
	mad.lo.s32 	%r206, %r197, %r205, %r192;
	ld.const.u32 	%r207, [%rd62+640];
	mad.lo.s32 	%r208, %r197, %r207, %r194;
	add.s32 	%r209, %r365, 2;
	mul.wide.u32 	%rd63, %r209, 4;
	add.s64 	%rd64, %rd2, %rd63;
	add.s64 	%rd65, %rd58, %rd63;
	ld.const.u32 	%r210, [%rd65];
	ld.local.u32 	%r211, [%rd64];
	mad.lo.s32 	%r212, %r211, %r210, %r198;
	ld.const.u32 	%r213, [%rd65+128];
	mad.lo.s32 	%r214, %r211, %r213, %r200;
	ld.const.u32 	%r215, [%rd65+256];
	mad.lo.s32 	%r216, %r211, %r215, %r202;
	ld.const.u32 	%r217, [%rd65+384];
	mad.lo.s32 	%r218, %r211, %r217, %r204;
	ld.const.u32 	%r219, [%rd65+512];
	mad.lo.s32 	%r220, %r211, %r219, %r206;
	ld.const.u32 	%r221, [%rd65+640];
	mad.lo.s32 	%r222, %r211, %r221, %r208;
	add.s32 	%r223, %r365, 3;
	mul.wide.u32 	%rd66, %r223, 4;
	add.s64 	%rd67, %rd2, %rd66;
	add.s64 	%rd68, %rd58, %rd66;
	ld.const.u32 	%r224, [%rd68];
	ld.local.u32 	%r225, [%rd67];
	mad.lo.s32 	%r378, %r225, %r224, %r212;
	ld.const.u32 	%r226, [%rd68+128];
	mad.lo.s32 	%r377, %r225, %r226, %r214;
	ld.const.u32 	%r227, [%rd68+256];
	mad.lo.s32 	%r376, %r225, %r227, %r216;
	ld.const.u32 	%r228, [%rd68+384];
	mad.lo.s32 	%r375, %r225, %r228, %r218;
	ld.const.u32 	%r229, [%rd68+512];
	mad.lo.s32 	%r374, %r225, %r229, %r220;
	ld.const.u32 	%r230, [%rd68+640];
	mad.lo.s32 	%r373, %r225, %r230, %r222;
	add.s32 	%r365, %r365, 4;
	setp.lt.u32	%p16, %r365, %r2;
	@%p16 bra 	BB0_22;

BB0_23:
	ld.const.u32 	%r94, [dims];
	setp.eq.s32	%p17, %r94, 3;
	cvta.to.global.u64 	%rd69, %rd7;
	mul.wide.u32 	%rd70, %r378, 8;
	add.s64 	%rd71, %rd69, %rd70;
	ld.global.f64 	%fd1, [%rd71];
	cvta.to.global.u64 	%rd72, %rd10;
	mul.wide.u32 	%rd73, %r375, 8;
	add.s64 	%rd74, %rd72, %rd73;
	ld.global.f64 	%fd2, [%rd74];
	cvta.to.global.u64 	%rd75, %rd8;
	mul.wide.u32 	%rd76, %r377, 8;
	add.s64 	%rd77, %rd75, %rd76;
	ld.global.f64 	%fd3, [%rd77];
	cvta.to.global.u64 	%rd78, %rd11;
	mul.wide.u32 	%rd79, %r374, 8;
	add.s64 	%rd80, %rd78, %rd79;
	ld.global.f64 	%fd4, [%rd80];
	@%p17 bra 	BB0_25;
	bra.uni 	BB0_24;

BB0_25:
	cvta.to.global.u64 	%rd81, %rd9;
	mul.wide.u32 	%rd82, %r376, 8;
	add.s64 	%rd83, %rd81, %rd82;
	cvta.to.global.u64 	%rd84, %rd12;
	mul.wide.u32 	%rd85, %r373, 8;
	add.s64 	%rd86, %rd84, %rd85;
	ld.global.f64 	%fd90, [%rd86];
	ld.global.f64 	%fd91, [%rd83];
	mul.f64 	%fd92, %fd91, %fd90;
	fma.rn.f64 	%fd297, %fd3, %fd4, %fd92;
	bra.uni 	BB0_26;

BB0_24:
	mul.f64 	%fd297, %fd3, %fd4;

BB0_26:
	fma.rn.f64 	%fd93, %fd1, %fd2, %fd297;
	mov.f64 	%fd94, 0d3FEFFFFFFFFEA028;
	min.f64 	%fd95, %fd93, %fd94;
	mov.f64 	%fd96, 0dBFEFFFFFFFFEA028;
	max.f64 	%fd8, %fd95, %fd96;
	ld.const.u32 	%r95, [scatteringType];
	@%p17 bra 	BB0_46;
	bra.uni 	BB0_27;

BB0_46:
	setp.eq.s32	%p28, %r95, 1;
	mov.f64 	%fd315, 0d3FF0000000000000;
	@%p28 bra 	BB0_113;

	setp.eq.s32	%p29, %r95, 2;
	@%p29 bra 	BB0_100;
	bra.uni 	BB0_48;

BB0_100:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r102}, %fd8;
	}
	abs.f64 	%fd73, %fd8;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r317}, %fd73;
	}
	setp.lt.s32	%p92, %r317, 1071801958;
	@%p92 bra 	BB0_108;
	bra.uni 	BB0_101;

BB0_108:
	mul.f64 	%fd263, %fd73, %fd73;
	mov.f64 	%fd264, 0dBFB3823B180754AF;
	mov.f64 	%fd265, 0d3FB0066BDC1895E9;
	fma.rn.f64 	%fd266, %fd265, %fd263, %fd264;
	mov.f64 	%fd267, 0d3FB11E52CC2F79AE;
	fma.rn.f64 	%fd268, %fd266, %fd263, %fd267;
	mov.f64 	%fd269, 0dBF924EAF3526861B;
	fma.rn.f64 	%fd270, %fd268, %fd263, %fd269;
	mov.f64 	%fd271, 0d3F91DF02A31E6CB7;
	fma.rn.f64 	%fd272, %fd270, %fd263, %fd271;
	mov.f64 	%fd273, 0d3F847D18B0EEC6CC;
	fma.rn.f64 	%fd274, %fd272, %fd263, %fd273;
	mov.f64 	%fd275, 0d3F8D0AF961BA53B0;
	fma.rn.f64 	%fd276, %fd274, %fd263, %fd275;
	mov.f64 	%fd277, 0d3F91BF7734CF1C48;
	fma.rn.f64 	%fd278, %fd276, %fd263, %fd277;
	mov.f64 	%fd279, 0d3F96E91483144EF7;
	fma.rn.f64 	%fd280, %fd278, %fd263, %fd279;
	mov.f64 	%fd281, 0d3F9F1C6E0A4F9F81;
	fma.rn.f64 	%fd282, %fd280, %fd263, %fd281;
	mov.f64 	%fd283, 0d3FA6DB6DC27FA92B;
	fma.rn.f64 	%fd284, %fd282, %fd263, %fd283;
	mov.f64 	%fd285, 0d3FB333333320F91B;
	fma.rn.f64 	%fd286, %fd284, %fd263, %fd285;
	mov.f64 	%fd287, 0d3FC5555555555F4D;
	fma.rn.f64 	%fd288, %fd286, %fd263, %fd287;
	mul.f64 	%fd289, %fd263, %fd288;
	fma.rn.f64 	%fd82, %fd289, %fd73, %fd73;
	setp.lt.s32	%p96, %r102, 0;
	@%p96 bra 	BB0_110;

	mov.f64 	%fd290, 0dBC91A62633145C07;
	add.rn.f64 	%fd291, %fd82, %fd290;
	neg.f64 	%fd313, %fd291;
	bra.uni 	BB0_111;

BB0_27:
	setp.eq.s32	%p19, %r95, 1;
	mov.f64 	%fd315, 0d3FF0000000000000;
	@%p19 bra 	BB0_113;

	setp.eq.s32	%p20, %r95, 2;
	@%p20 bra 	BB0_33;
	bra.uni 	BB0_29;

BB0_33:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r96}, %fd8;
	}
	abs.f64 	%fd13, %fd8;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r231}, %fd13;
	}
	setp.lt.s32	%p23, %r231, 1071801958;
	@%p23 bra 	BB0_41;
	bra.uni 	BB0_34;

BB0_41:
	mul.f64 	%fd160, %fd13, %fd13;
	mov.f64 	%fd161, 0dBFB3823B180754AF;
	mov.f64 	%fd162, 0d3FB0066BDC1895E9;
	fma.rn.f64 	%fd163, %fd162, %fd160, %fd161;
	mov.f64 	%fd164, 0d3FB11E52CC2F79AE;
	fma.rn.f64 	%fd165, %fd163, %fd160, %fd164;
	mov.f64 	%fd166, 0dBF924EAF3526861B;
	fma.rn.f64 	%fd167, %fd165, %fd160, %fd166;
	mov.f64 	%fd168, 0d3F91DF02A31E6CB7;
	fma.rn.f64 	%fd169, %fd167, %fd160, %fd168;
	mov.f64 	%fd170, 0d3F847D18B0EEC6CC;
	fma.rn.f64 	%fd171, %fd169, %fd160, %fd170;
	mov.f64 	%fd172, 0d3F8D0AF961BA53B0;
	fma.rn.f64 	%fd173, %fd171, %fd160, %fd172;
	mov.f64 	%fd174, 0d3F91BF7734CF1C48;
	fma.rn.f64 	%fd175, %fd173, %fd160, %fd174;
	mov.f64 	%fd176, 0d3F96E91483144EF7;
	fma.rn.f64 	%fd177, %fd175, %fd160, %fd176;
	mov.f64 	%fd178, 0d3F9F1C6E0A4F9F81;
	fma.rn.f64 	%fd179, %fd177, %fd160, %fd178;
	mov.f64 	%fd180, 0d3FA6DB6DC27FA92B;
	fma.rn.f64 	%fd181, %fd179, %fd160, %fd180;
	mov.f64 	%fd182, 0d3FB333333320F91B;
	fma.rn.f64 	%fd183, %fd181, %fd160, %fd182;
	mov.f64 	%fd184, 0d3FC5555555555F4D;
	fma.rn.f64 	%fd185, %fd183, %fd160, %fd184;
	mul.f64 	%fd186, %fd160, %fd185;
	fma.rn.f64 	%fd22, %fd186, %fd13, %fd13;
	setp.lt.s32	%p27, %r96, 0;
	@%p27 bra 	BB0_43;

	mov.f64 	%fd187, 0dBC91A62633145C07;
	add.rn.f64 	%fd188, %fd22, %fd187;
	neg.f64 	%fd300, %fd188;
	bra.uni 	BB0_44;

BB0_48:
	setp.ne.s32	%p30, %r95, 3;
	@%p30 bra 	BB0_113;

	ld.const.f64 	%fd29, [fw];
	setp.eq.f64	%p31, %fd29, 0d3FF0000000000000;
	mov.f64 	%fd196, 0d3FF8000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r98}, %fd196;
	}
	bfe.u32 	%r243, %r98, 20, 11;
	add.s32 	%r244, %r243, -1012;
	mov.u64 	%rd89, 4609434218613702656;
	shl.b64 	%rd5, %rd89, %r244;
	ld.const.f64 	%fd30, [g_up];
	@%p31 bra 	BB0_83;
	bra.uni 	BB0_50;

BB0_83:
	setp.ne.s64	%p72, %rd5, -9223372036854775808;
	setp.eq.s64	%p73, %rd5, -9223372036854775808;
	ld.const.f64 	%fd211, [g_down1];
	ld.const.f64 	%fd212, [g_down2];
	fma.rn.f64 	%fd60, %fd212, %fd8, %fd211;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r101}, %fd60;
	}
	abs.f64 	%fd61, %fd60;
	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd61;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64	%fd309, [retval0+0];
	
	//{
	}// Callseq End 2
	setp.gt.s32	%p74, %r101, -1;
	setp.lt.s32	%p75, %r101, 0;
	and.pred  	%p3, %p75, %p73;
	or.pred  	%p76, %p74, %p72;
	@%p76 bra 	BB0_85;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r293}, %fd309;
	}
	xor.b32  	%r294, %r293, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r295, %temp}, %fd309;
	}
	mov.b64 	%fd309, {%r295, %r294};

BB0_85:
	setp.eq.f64	%p77, %fd60, 0d0000000000000000;
	@%p77 bra 	BB0_88;
	bra.uni 	BB0_86;

BB0_88:
	selp.b32	%r296, %r101, 0, %p73;
	mov.u32 	%r297, 0;
	or.b32  	%r298, %r296, 2146435072;
	setp.lt.s32	%p81, %r98, 0;
	selp.b32	%r299, %r298, %r296, %p81;
	mov.b64 	%fd309, {%r297, %r299};
	bra.uni 	BB0_89;

BB0_29:
	setp.ne.s32	%p21, %r95, 3;
	@%p21 bra 	BB0_113;

	ld.const.f64 	%fd9, [fw];
	setp.eq.f64	%p22, %fd9, 0d3FF0000000000000;
	ld.const.f64 	%fd10, [g_up];
	@%p22 bra 	BB0_32;
	bra.uni 	BB0_31;

BB0_32:
	ld.const.f64 	%fd111, [g_down2];
	ld.const.f64 	%fd112, [g_down1];
	fma.rn.f64 	%fd113, %fd111, %fd8, %fd112;
	div.rn.f64 	%fd114, %fd10, %fd113;
	sqrt.rn.f64 	%fd315, %fd114;
	bra.uni 	BB0_113;

BB0_101:
	mov.f64 	%fd220, 0d3FF0000000000000;
	sub.f64 	%fd74, %fd220, %fd73;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r318, %temp}, %fd74;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r103}, %fd74;
	}
	add.s32 	%r319, %r103, -1048576;
	mov.b64 	%fd219, {%r318, %r319};
	// inline asm
	rsqrt.approx.ftz.f64 %fd218, %fd219;
	// inline asm
	{
	.reg .b32 %temp; 
	mov.b64 	{%r320, %temp}, %fd218;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r321}, %fd218;
	}
	add.s32 	%r322, %r321, -1048576;
	mov.b64 	%fd221, {%r320, %r322};
	mul.f64 	%fd222, %fd219, %fd218;
	neg.f64 	%fd223, %fd222;
	fma.rn.f64 	%fd224, %fd222, %fd223, %fd219;
	fma.rn.f64 	%fd225, %fd224, %fd221, %fd222;
	neg.f64 	%fd226, %fd225;
	fma.rn.f64 	%fd227, %fd218, %fd226, %fd220;
	fma.rn.f64 	%fd228, %fd227, %fd221, %fd221;
	fma.rn.f64 	%fd229, %fd225, %fd226, %fd219;
	fma.rn.f64 	%fd75, %fd229, %fd228, %fd225;
	setp.lt.s32	%p93, %r103, 1;
	@%p93 bra 	BB0_103;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r323}, %fd75;
	}
	add.s32 	%r324, %r323, 1048576;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r325, %temp}, %fd75;
	}
	mov.b64 	%fd230, {%r325, %r324};
	mov.f64 	%fd231, 0dBEBAC2FE66FAAC4B;
	mov.f64 	%fd232, 0d3EC715B371155F70;
	fma.rn.f64 	%fd233, %fd232, %fd74, %fd231;
	mov.f64 	%fd234, 0d3ED9A9B88EFCD9B8;
	fma.rn.f64 	%fd235, %fd233, %fd74, %fd234;
	mov.f64 	%fd236, 0d3EDD0F40A8A0C4C3;
	fma.rn.f64 	%fd237, %fd235, %fd74, %fd236;
	mov.f64 	%fd238, 0d3EF46D4CFA9E0E1F;
	fma.rn.f64 	%fd239, %fd237, %fd74, %fd238;
	mov.f64 	%fd240, 0d3F079C168D1E2422;
	fma.rn.f64 	%fd241, %fd239, %fd74, %fd240;
	mov.f64 	%fd242, 0d3F1C9A88C3BCA540;
	fma.rn.f64 	%fd243, %fd241, %fd74, %fd242;
	mov.f64 	%fd244, 0d3F31C4E64BD476DF;
	fma.rn.f64 	%fd245, %fd243, %fd74, %fd244;
	mov.f64 	%fd246, 0d3F46E8BA60009C8F;
	fma.rn.f64 	%fd247, %fd245, %fd74, %fd246;
	mov.f64 	%fd248, 0d3F5F1C71C62B05A2;
	fma.rn.f64 	%fd249, %fd247, %fd74, %fd248;
	mov.f64 	%fd250, 0d3F76DB6DB6DC9F2C;
	fma.rn.f64 	%fd251, %fd249, %fd74, %fd250;
	mov.f64 	%fd252, 0d3F9333333333329C;
	fma.rn.f64 	%fd253, %fd251, %fd74, %fd252;
	mov.f64 	%fd254, 0d3FB5555555555555;
	fma.rn.f64 	%fd255, %fd253, %fd74, %fd254;
	mul.f64 	%fd256, %fd74, %fd255;
	fma.rn.f64 	%fd312, %fd256, %fd230, %fd230;
	bra.uni 	BB0_104;

BB0_34:
	mov.f64 	%fd117, 0d3FF0000000000000;
	sub.f64 	%fd14, %fd117, %fd13;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r232, %temp}, %fd14;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r97}, %fd14;
	}
	add.s32 	%r233, %r97, -1048576;
	mov.b64 	%fd116, {%r232, %r233};
	// inline asm
	rsqrt.approx.ftz.f64 %fd115, %fd116;
	// inline asm
	{
	.reg .b32 %temp; 
	mov.b64 	{%r234, %temp}, %fd115;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r235}, %fd115;
	}
	add.s32 	%r236, %r235, -1048576;
	mov.b64 	%fd118, {%r234, %r236};
	mul.f64 	%fd119, %fd116, %fd115;
	neg.f64 	%fd120, %fd119;
	fma.rn.f64 	%fd121, %fd119, %fd120, %fd116;
	fma.rn.f64 	%fd122, %fd121, %fd118, %fd119;
	neg.f64 	%fd123, %fd122;
	fma.rn.f64 	%fd124, %fd115, %fd123, %fd117;
	fma.rn.f64 	%fd125, %fd124, %fd118, %fd118;
	fma.rn.f64 	%fd126, %fd122, %fd123, %fd116;
	fma.rn.f64 	%fd15, %fd126, %fd125, %fd122;
	setp.lt.s32	%p24, %r97, 1;
	@%p24 bra 	BB0_36;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r237}, %fd15;
	}
	add.s32 	%r238, %r237, 1048576;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r239, %temp}, %fd15;
	}
	mov.b64 	%fd127, {%r239, %r238};
	mov.f64 	%fd128, 0dBEBAC2FE66FAAC4B;
	mov.f64 	%fd129, 0d3EC715B371155F70;
	fma.rn.f64 	%fd130, %fd129, %fd14, %fd128;
	mov.f64 	%fd131, 0d3ED9A9B88EFCD9B8;
	fma.rn.f64 	%fd132, %fd130, %fd14, %fd131;
	mov.f64 	%fd133, 0d3EDD0F40A8A0C4C3;
	fma.rn.f64 	%fd134, %fd132, %fd14, %fd133;
	mov.f64 	%fd135, 0d3EF46D4CFA9E0E1F;
	fma.rn.f64 	%fd136, %fd134, %fd14, %fd135;
	mov.f64 	%fd137, 0d3F079C168D1E2422;
	fma.rn.f64 	%fd138, %fd136, %fd14, %fd137;
	mov.f64 	%fd139, 0d3F1C9A88C3BCA540;
	fma.rn.f64 	%fd140, %fd138, %fd14, %fd139;
	mov.f64 	%fd141, 0d3F31C4E64BD476DF;
	fma.rn.f64 	%fd142, %fd140, %fd14, %fd141;
	mov.f64 	%fd143, 0d3F46E8BA60009C8F;
	fma.rn.f64 	%fd144, %fd142, %fd14, %fd143;
	mov.f64 	%fd145, 0d3F5F1C71C62B05A2;
	fma.rn.f64 	%fd146, %fd144, %fd14, %fd145;
	mov.f64 	%fd147, 0d3F76DB6DB6DC9F2C;
	fma.rn.f64 	%fd148, %fd146, %fd14, %fd147;
	mov.f64 	%fd149, 0d3F9333333333329C;
	fma.rn.f64 	%fd150, %fd148, %fd14, %fd149;
	mov.f64 	%fd151, 0d3FB5555555555555;
	fma.rn.f64 	%fd152, %fd150, %fd14, %fd151;
	mul.f64 	%fd153, %fd14, %fd152;
	fma.rn.f64 	%fd299, %fd153, %fd127, %fd127;
	bra.uni 	BB0_37;

BB0_110:
	mov.f64 	%fd292, 0d3C91A62633145C07;
	add.rn.f64 	%fd313, %fd82, %fd292;

BB0_111:
	mov.f64 	%fd293, 0d3FF921FB54442D18;
	add.rn.f64 	%fd312, %fd293, %fd313;
	bra.uni 	BB0_112;

BB0_43:
	mov.f64 	%fd189, 0d3C91A62633145C07;
	add.rn.f64 	%fd300, %fd22, %fd189;

BB0_44:
	mov.f64 	%fd190, 0d3FF921FB54442D18;
	add.rn.f64 	%fd299, %fd190, %fd300;
	bra.uni 	BB0_45;

BB0_50:
	setp.ne.s64	%p32, %rd5, -9223372036854775808;
	setp.eq.s64	%p33, %rd5, -9223372036854775808;
	ld.const.f64 	%fd31, [g_down1];
	ld.const.f64 	%fd32, [g_down2];
	fma.rn.f64 	%fd33, %fd32, %fd8, %fd31;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r99}, %fd33;
	}
	abs.f64 	%fd34, %fd33;
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd34;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64	%fd303, [retval0+0];
	
	//{
	}// Callseq End 0
	setp.gt.s32	%p34, %r99, -1;
	setp.lt.s32	%p35, %r99, 0;
	and.pred  	%p1, %p35, %p33;
	or.pred  	%p36, %p34, %p32;
	@%p36 bra 	BB0_52;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r245}, %fd303;
	}
	xor.b32  	%r246, %r245, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r247, %temp}, %fd303;
	}
	mov.b64 	%fd303, {%r247, %r246};

BB0_52:
	setp.eq.f64	%p37, %fd33, 0d0000000000000000;
	@%p37 bra 	BB0_55;
	bra.uni 	BB0_53;

BB0_55:
	selp.b32	%r248, %r99, 0, %p33;
	mov.u32 	%r249, 0;
	or.b32  	%r250, %r248, 2146435072;
	setp.lt.s32	%p41, %r98, 0;
	selp.b32	%r251, %r250, %r248, %p41;
	mov.b64 	%fd303, {%r249, %r251};
	bra.uni 	BB0_56;

BB0_31:
	mul.f64 	%fd99, %fd9, %fd10;
	ld.const.f64 	%fd100, [g_down1];
	ld.const.f64 	%fd101, [g_down2];
	fma.rn.f64 	%fd102, %fd101, %fd8, %fd100;
	div.rn.f64 	%fd103, %fd99, %fd102;
	mov.f64 	%fd104, 0d3FF0000000000000;
	sub.f64 	%fd105, %fd104, %fd9;
	mul.f64 	%fd106, %fd105, %fd10;
	neg.f64 	%fd107, %fd101;
	fma.rn.f64 	%fd108, %fd107, %fd8, %fd100;
	div.rn.f64 	%fd109, %fd106, %fd108;
	add.f64 	%fd110, %fd103, %fd109;
	sqrt.rn.f64 	%fd315, %fd110;
	bra.uni 	BB0_113;

BB0_103:
	mov.f64 	%fd257, 0d0000000000000000;
	mul.rn.f64 	%fd312, %fd73, %fd257;

BB0_104:
	setp.gt.s32	%p94, %r103, -1;
	@%p94 bra 	BB0_106;

	mov.f64 	%fd258, 0d7FF0000000000000;
	mul.rn.f64 	%fd312, %fd312, %fd258;

BB0_106:
	setp.gt.s32	%p95, %r102, -1;
	@%p95 bra 	BB0_112;

	mov.f64 	%fd259, 0dBCA1A62633145C07;
	add.rn.f64 	%fd260, %fd312, %fd259;
	neg.f64 	%fd261, %fd260;
	mov.f64 	%fd262, 0d400921FB54442D18;
	add.rn.f64 	%fd312, %fd262, %fd261;

BB0_112:
	ld.const.u32 	%r326, [nAmpfunc];
	add.s32 	%r327, %r326, -1;
	cvt.rn.f64.u32	%fd294, %r327;
	mul.f64 	%fd295, %fd312, %fd294;
	div.rn.f64 	%fd296, %fd295, 0d400921FB54442D18;
	cvt.rni.s32.f64	%r328, %fd296;
	mul.wide.s32 	%rd90, %r328, 8;
	add.s64 	%rd91, %rd1, %rd90;
	ld.global.f64 	%fd315, [%rd91];
	bra.uni 	BB0_113;

BB0_36:
	mov.f64 	%fd154, 0d0000000000000000;
	mul.rn.f64 	%fd299, %fd13, %fd154;

BB0_37:
	setp.gt.s32	%p25, %r97, -1;
	@%p25 bra 	BB0_39;

	mov.f64 	%fd155, 0d7FF0000000000000;
	mul.rn.f64 	%fd299, %fd299, %fd155;

BB0_39:
	setp.gt.s32	%p26, %r96, -1;
	@%p26 bra 	BB0_45;

	mov.f64 	%fd156, 0dBCA1A62633145C07;
	add.rn.f64 	%fd157, %fd299, %fd156;
	neg.f64 	%fd158, %fd157;
	mov.f64 	%fd159, 0d400921FB54442D18;
	add.rn.f64 	%fd299, %fd159, %fd158;

BB0_45:
	ld.const.u32 	%r240, [nAmpfunc];
	add.s32 	%r241, %r240, -1;
	cvt.rn.f64.u32	%fd191, %r241;
	mul.f64 	%fd192, %fd299, %fd191;
	div.rn.f64 	%fd193, %fd192, 0d401921FB54442D18;
	cvt.rni.s32.f64	%r242, %fd193;
	mul.wide.s32 	%rd87, %r242, 8;
	add.s64 	%rd88, %rd1, %rd87;
	ld.global.f64 	%fd315, [%rd88];
	bra.uni 	BB0_113;

BB0_86:
	@%p74 bra 	BB0_89;

	cvt.rzi.f64.f64	%fd214, %fd196;
	setp.neu.f64	%p79, %fd214, 0d3FF8000000000000;
	selp.f64	%fd309, 0dFFF8000000000000, %fd309, %p79;

BB0_89:
	add.f64 	%fd310, %fd60, 0d3FF8000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r300}, %fd310;
	}
	and.b32  	%r301, %r300, 2146435072;
	setp.ne.s32	%p82, %r301, 2146435072;
	@%p82 bra 	BB0_90;

	setp.gtu.f64	%p83, %fd61, 0d7FF0000000000000;
	@%p83 bra 	BB0_99;

	and.b32  	%r302, %r98, 2147483647;
	setp.ne.s32	%p84, %r302, 2146435072;
	@%p84 bra 	BB0_94;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r303, %temp}, %fd196;
	}
	setp.eq.s32	%p85, %r303, 0;
	@%p85 bra 	BB0_98;

BB0_94:
	and.b32  	%r304, %r101, 2147483647;
	setp.ne.s32	%p86, %r304, 2146435072;
	@%p86 bra 	BB0_95;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r305, %temp}, %fd60;
	}
	setp.ne.s32	%p87, %r305, 0;
	mov.f64 	%fd310, %fd309;
	@%p87 bra 	BB0_99;

	shr.s32 	%r306, %r98, 31;
	and.b32  	%r307, %r306, -2146435072;
	add.s32 	%r308, %r307, 2146435072;
	or.b32  	%r309, %r308, -2147483648;
	selp.b32	%r310, %r309, %r308, %p3;
	mov.u32 	%r311, 0;
	mov.b64 	%fd310, {%r311, %r310};
	bra.uni 	BB0_99;

BB0_90:
	mov.f64 	%fd310, %fd309;
	bra.uni 	BB0_99;

BB0_53:
	@%p34 bra 	BB0_56;

	cvt.rzi.f64.f64	%fd198, %fd196;
	setp.neu.f64	%p39, %fd198, 0d3FF8000000000000;
	selp.f64	%fd303, 0dFFF8000000000000, %fd303, %p39;

BB0_56:
	add.f64 	%fd304, %fd33, 0d3FF8000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r252}, %fd304;
	}
	and.b32  	%r253, %r252, 2146435072;
	setp.ne.s32	%p42, %r253, 2146435072;
	@%p42 bra 	BB0_57;

	setp.gtu.f64	%p43, %fd34, 0d7FF0000000000000;
	@%p43 bra 	BB0_66;

	and.b32  	%r254, %r98, 2147483647;
	setp.ne.s32	%p44, %r254, 2146435072;
	@%p44 bra 	BB0_61;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r255, %temp}, %fd196;
	}
	setp.eq.s32	%p45, %r255, 0;
	@%p45 bra 	BB0_65;

BB0_61:
	and.b32  	%r256, %r99, 2147483647;
	setp.ne.s32	%p46, %r256, 2146435072;
	@%p46 bra 	BB0_62;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r257, %temp}, %fd33;
	}
	setp.ne.s32	%p47, %r257, 0;
	mov.f64 	%fd304, %fd303;
	@%p47 bra 	BB0_66;

	shr.s32 	%r258, %r98, 31;
	and.b32  	%r259, %r258, -2146435072;
	add.s32 	%r260, %r259, 2146435072;
	or.b32  	%r261, %r260, -2147483648;
	selp.b32	%r262, %r261, %r260, %p1;
	mov.u32 	%r263, 0;
	mov.b64 	%fd304, {%r263, %r262};
	bra.uni 	BB0_66;

BB0_57:
	mov.f64 	%fd304, %fd303;
	bra.uni 	BB0_66;

BB0_95:
	mov.f64 	%fd310, %fd309;
	bra.uni 	BB0_99;

BB0_62:
	mov.f64 	%fd304, %fd303;
	bra.uni 	BB0_66;

BB0_98:
	setp.gt.f64	%p88, %fd61, 0d3FF0000000000000;
	selp.b32	%r312, 2146435072, 0, %p88;
	mov.u32 	%r313, 0;
	xor.b32  	%r314, %r312, 2146435072;
	setp.lt.s32	%p89, %r98, 0;
	selp.b32	%r315, %r314, %r312, %p89;
	setp.eq.f64	%p90, %fd60, 0dBFF0000000000000;
	selp.b32	%r316, 1072693248, %r315, %p90;
	mov.b64 	%fd310, {%r313, %r316};

BB0_99:
	setp.eq.f64	%p91, %fd60, 0d3FF0000000000000;
	selp.f64	%fd216, 0d3FF0000000000000, %fd310, %p91;
	div.rn.f64 	%fd217, %fd30, %fd216;
	sqrt.rn.f64 	%fd315, %fd217;
	bra.uni 	BB0_113;

BB0_65:
	setp.gt.f64	%p48, %fd34, 0d3FF0000000000000;
	selp.b32	%r264, 2146435072, 0, %p48;
	mov.u32 	%r265, 0;
	xor.b32  	%r266, %r264, 2146435072;
	setp.lt.s32	%p49, %r98, 0;
	selp.b32	%r267, %r266, %r264, %p49;
	setp.eq.f64	%p50, %fd33, 0dBFF0000000000000;
	selp.b32	%r268, 1072693248, %r267, %p50;
	mov.b64 	%fd304, {%r265, %r268};

BB0_66:
	setp.eq.f64	%p51, %fd33, 0d3FF0000000000000;
	selp.f64	%fd200, 0d3FF0000000000000, %fd304, %p51;
	mul.f64 	%fd201, %fd29, %fd30;
	div.rn.f64 	%fd45, %fd201, %fd200;
	mov.f64 	%fd202, 0d3FF0000000000000;
	sub.f64 	%fd203, %fd202, %fd29;
	mul.f64 	%fd46, %fd203, %fd30;
	neg.f64 	%fd204, %fd32;
	fma.rn.f64 	%fd47, %fd204, %fd8, %fd31;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r100}, %fd47;
	}
	abs.f64 	%fd48, %fd47;
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd48;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64	%fd306, [retval0+0];
	
	//{
	}// Callseq End 1
	setp.gt.s32	%p52, %r100, -1;
	setp.lt.s32	%p53, %r100, 0;
	and.pred  	%p2, %p53, %p33;
	or.pred  	%p56, %p52, %p32;
	@%p56 bra 	BB0_68;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r269}, %fd306;
	}
	xor.b32  	%r270, %r269, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r271, %temp}, %fd306;
	}
	mov.b64 	%fd306, {%r271, %r270};

BB0_68:
	setp.eq.f64	%p57, %fd47, 0d0000000000000000;
	@%p57 bra 	BB0_71;
	bra.uni 	BB0_69;

BB0_71:
	selp.b32	%r272, %r100, 0, %p33;
	mov.u32 	%r273, 0;
	or.b32  	%r274, %r272, 2146435072;
	setp.lt.s32	%p61, %r98, 0;
	selp.b32	%r275, %r274, %r272, %p61;
	mov.b64 	%fd306, {%r273, %r275};
	bra.uni 	BB0_72;

BB0_69:
	@%p52 bra 	BB0_72;

	cvt.rzi.f64.f64	%fd206, %fd196;
	setp.neu.f64	%p59, %fd206, 0d3FF8000000000000;
	selp.f64	%fd306, 0dFFF8000000000000, %fd306, %p59;

BB0_72:
	add.f64 	%fd307, %fd47, 0d3FF8000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r276}, %fd307;
	}
	and.b32  	%r277, %r276, 2146435072;
	setp.ne.s32	%p62, %r277, 2146435072;
	@%p62 bra 	BB0_73;

	setp.gtu.f64	%p63, %fd48, 0d7FF0000000000000;
	@%p63 bra 	BB0_82;

	and.b32  	%r278, %r98, 2147483647;
	setp.ne.s32	%p64, %r278, 2146435072;
	@%p64 bra 	BB0_77;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r279, %temp}, %fd196;
	}
	setp.eq.s32	%p65, %r279, 0;
	@%p65 bra 	BB0_81;

BB0_77:
	and.b32  	%r280, %r100, 2147483647;
	setp.ne.s32	%p66, %r280, 2146435072;
	@%p66 bra 	BB0_78;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r281, %temp}, %fd47;
	}
	setp.ne.s32	%p67, %r281, 0;
	mov.f64 	%fd307, %fd306;
	@%p67 bra 	BB0_82;

	shr.s32 	%r282, %r98, 31;
	and.b32  	%r283, %r282, -2146435072;
	add.s32 	%r284, %r283, 2146435072;
	or.b32  	%r285, %r284, -2147483648;
	selp.b32	%r286, %r285, %r284, %p2;
	mov.u32 	%r287, 0;
	mov.b64 	%fd307, {%r287, %r286};
	bra.uni 	BB0_82;

BB0_73:
	mov.f64 	%fd307, %fd306;
	bra.uni 	BB0_82;

BB0_78:
	mov.f64 	%fd307, %fd306;
	bra.uni 	BB0_82;

BB0_81:
	setp.gt.f64	%p68, %fd48, 0d3FF0000000000000;
	selp.b32	%r288, 2146435072, 0, %p68;
	mov.u32 	%r289, 0;
	xor.b32  	%r290, %r288, 2146435072;
	setp.lt.s32	%p69, %r98, 0;
	selp.b32	%r291, %r290, %r288, %p69;
	setp.eq.f64	%p70, %fd47, 0dBFF0000000000000;
	selp.b32	%r292, 1072693248, %r291, %p70;
	mov.b64 	%fd307, {%r289, %r292};

BB0_82:
	setp.eq.f64	%p71, %fd47, 0d3FF0000000000000;
	selp.f64	%fd208, 0d3FF0000000000000, %fd307, %p71;
	div.rn.f64 	%fd209, %fd46, %fd208;
	add.f64 	%fd210, %fd45, %fd209;
	sqrt.rn.f64 	%fd315, %fd210;

BB0_113:
	cvta.to.global.u64 	%rd92, %rd6;
	mul.wide.s32 	%rd93, %r1, 8;
	add.s64 	%rd94, %rd92, %rd93;
	st.global.f64 	[%rd94], %fd315;

BB0_114:
	ret;
}

	// .globl	_Z9ff_calcElP7double2S0_PKdS2_S2_S2_S2_S2_S2_S2_S2_S2_S2_
.visible .entry _Z9ff_calcElP7double2S0_PKdS2_S2_S2_S2_S2_S2_S2_S2_S2_S2_(
	.param .u64 _Z9ff_calcElP7double2S0_PKdS2_S2_S2_S2_S2_S2_S2_S2_S2_S2__param_0,
	.param .u64 _Z9ff_calcElP7double2S0_PKdS2_S2_S2_S2_S2_S2_S2_S2_S2_S2__param_1,
	.param .u64 _Z9ff_calcElP7double2S0_PKdS2_S2_S2_S2_S2_S2_S2_S2_S2_S2__param_2,
	.param .u64 _Z9ff_calcElP7double2S0_PKdS2_S2_S2_S2_S2_S2_S2_S2_S2_S2__param_3,
	.param .u64 _Z9ff_calcElP7double2S0_PKdS2_S2_S2_S2_S2_S2_S2_S2_S2_S2__param_4,
	.param .u64 _Z9ff_calcElP7double2S0_PKdS2_S2_S2_S2_S2_S2_S2_S2_S2_S2__param_5,
	.param .u64 _Z9ff_calcElP7double2S0_PKdS2_S2_S2_S2_S2_S2_S2_S2_S2_S2__param_6,
	.param .u64 _Z9ff_calcElP7double2S0_PKdS2_S2_S2_S2_S2_S2_S2_S2_S2_S2__param_7,
	.param .u64 _Z9ff_calcElP7double2S0_PKdS2_S2_S2_S2_S2_S2_S2_S2_S2_S2__param_8,
	.param .u64 _Z9ff_calcElP7double2S0_PKdS2_S2_S2_S2_S2_S2_S2_S2_S2_S2__param_9,
	.param .u64 _Z9ff_calcElP7double2S0_PKdS2_S2_S2_S2_S2_S2_S2_S2_S2_S2__param_10,
	.param .u64 _Z9ff_calcElP7double2S0_PKdS2_S2_S2_S2_S2_S2_S2_S2_S2_S2__param_11,
	.param .u64 _Z9ff_calcElP7double2S0_PKdS2_S2_S2_S2_S2_S2_S2_S2_S2_S2__param_12
)
{
	.local .align 16 .b8 	__local_depot1[144];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<111>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<451>;
	.reg .f64 	%fd<485>;
	.reg .b64 	%rd<124>;


	mov.u64 	%SPL, __local_depot1;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd22, [_Z9ff_calcElP7double2S0_PKdS2_S2_S2_S2_S2_S2_S2_S2_S2_S2__param_3];
	ld.param.u64 	%rd14, [_Z9ff_calcElP7double2S0_PKdS2_S2_S2_S2_S2_S2_S2_S2_S2_S2__param_5];
	ld.param.u64 	%rd16, [_Z9ff_calcElP7double2S0_PKdS2_S2_S2_S2_S2_S2_S2_S2_S2_S2__param_7];
	ld.param.u64 	%rd17, [_Z9ff_calcElP7double2S0_PKdS2_S2_S2_S2_S2_S2_S2_S2_S2_S2__param_8];
	ld.param.u64 	%rd18, [_Z9ff_calcElP7double2S0_PKdS2_S2_S2_S2_S2_S2_S2_S2_S2_S2__param_9];
	ld.param.u64 	%rd19, [_Z9ff_calcElP7double2S0_PKdS2_S2_S2_S2_S2_S2_S2_S2_S2_S2__param_10];
	ld.param.u64 	%rd20, [_Z9ff_calcElP7double2S0_PKdS2_S2_S2_S2_S2_S2_S2_S2_S2_S2__param_11];
	ld.param.u64 	%rd21, [_Z9ff_calcElP7double2S0_PKdS2_S2_S2_S2_S2_S2_S2_S2_S2_S2__param_12];
	cvta.to.global.u64 	%rd1, %rd22;
	add.u64 	%rd2, %SPL, 0;
	add.u64 	%rd3, %SPL, 16;
	mov.u32 	%r120, %ntid.x;
	mov.u32 	%r121, %ctaid.x;
	mov.u32 	%r122, %tid.x;
	mad.lo.s32 	%r1, %r120, %r121, %r122;
	ld.const.u32 	%r2, [el_maxDim];
	add.s32 	%r123, %r2, -1;
	cvt.u64.u32	%rd4, %r123;
	mul.wide.u32 	%rd25, %r123, 4;
	mov.u64 	%rd26, el_dimProd;
	add.s64 	%rd27, %rd26, %rd25;
	ld.const.u32 	%r124, [%rd27];
	setp.ge.u32	%p4, %r1, %r124;
	@%p4 bra 	BB1_139;

	setp.eq.s32	%p5, %r2, 1;
	@%p5 bra 	BB1_2;

	and.b32  	%r126, %r123, 3;
	mov.u32 	%r408, 0;
	setp.eq.s32	%p6, %r126, 0;
	@%p6 bra 	BB1_4;

	setp.eq.s32	%p7, %r126, 1;
	@%p7 bra 	BB1_6;
	bra.uni 	BB1_7;

BB1_6:
	mov.u32 	%r403, %r123;
	mov.u32 	%r399, %r2;
	bra.uni 	BB1_11;

BB1_2:
	mov.u32 	%r408, %r1;
	bra.uni 	BB1_15;

BB1_4:
	mov.u32 	%r405, %r123;
	mov.u32 	%r403, %r2;
	bra.uni 	BB1_12;

BB1_7:
	setp.eq.s32	%p8, %r126, 2;
	@%p8 bra 	BB1_8;
	bra.uni 	BB1_9;

BB1_8:
	mov.u32 	%r399, %r123;
	mov.u32 	%r396, %r2;
	mov.u32 	%r397, %r1;
	bra.uni 	BB1_10;

BB1_9:
	add.s32 	%r399, %r2, -2;
	mul.wide.u32 	%rd28, %r399, 4;
	add.s64 	%rd30, %rd26, %rd28;
	ld.const.u32 	%r127, [%rd30];
	rem.u32 	%r397, %r1, %r127;
	div.u32 	%r128, %r1, %r127;
	shl.b64 	%rd31, %rd4, 2;
	add.s64 	%rd32, %rd3, %rd31;
	st.local.u32 	[%rd32], %r128;
	add.s32 	%r396, %r2, -1;

BB1_10:
	add.s32 	%r129, %r396, -2;
	mul.wide.u32 	%rd33, %r129, 4;
	add.s64 	%rd35, %rd26, %rd33;
	ld.const.u32 	%r130, [%rd35];
	rem.u32 	%r1, %r397, %r130;
	div.u32 	%r131, %r397, %r130;
	mul.wide.u32 	%rd36, %r399, 4;
	add.s64 	%rd37, %rd3, %rd36;
	st.local.u32 	[%rd37], %r131;
	add.s32 	%r403, %r399, -1;

BB1_11:
	add.s32 	%r132, %r399, -2;
	mul.wide.u32 	%rd38, %r132, 4;
	add.s64 	%rd40, %rd26, %rd38;
	ld.const.u32 	%r133, [%rd40];
	rem.u32 	%r408, %r1, %r133;
	div.u32 	%r134, %r1, %r133;
	mul.wide.u32 	%rd41, %r403, 4;
	add.s64 	%rd42, %rd3, %rd41;
	st.local.u32 	[%rd42], %r134;
	add.s32 	%r405, %r403, -1;
	mov.u32 	%r1, %r408;

BB1_12:
	setp.lt.u32	%p9, %r123, 4;
	@%p9 bra 	BB1_15;

	mov.u32 	%r408, %r1;

BB1_14:
	add.s32 	%r136, %r403, -2;
	mul.wide.u32 	%rd43, %r136, 4;
	add.s64 	%rd45, %rd26, %rd43;
	ld.const.u32 	%r137, [%rd45];
	rem.u32 	%r138, %r408, %r137;
	div.u32 	%r139, %r408, %r137;
	mul.wide.u32 	%rd46, %r405, 4;
	add.s64 	%rd47, %rd3, %rd46;
	st.local.u32 	[%rd47], %r139;
	add.s32 	%r140, %r405, -2;
	mul.wide.u32 	%rd48, %r140, 4;
	add.s64 	%rd49, %rd26, %rd48;
	ld.const.u32 	%r141, [%rd49];
	rem.u32 	%r142, %r138, %r141;
	div.u32 	%r143, %r138, %r141;
	add.s32 	%r144, %r405, -1;
	mul.wide.u32 	%rd50, %r144, 4;
	add.s64 	%rd51, %rd3, %rd50;
	st.local.u32 	[%rd51], %r143;
	add.s32 	%r403, %r405, -3;
	mul.wide.u32 	%rd52, %r403, 4;
	add.s64 	%rd53, %rd26, %rd52;
	ld.const.u32 	%r145, [%rd53];
	rem.u32 	%r146, %r142, %r145;
	div.u32 	%r147, %r142, %r145;
	add.s64 	%rd54, %rd3, %rd48;
	st.local.u32 	[%rd54], %r147;
	add.s32 	%r405, %r405, -4;
	mul.wide.u32 	%rd55, %r405, 4;
	add.s64 	%rd56, %rd26, %rd55;
	ld.const.u32 	%r148, [%rd56];
	rem.u32 	%r408, %r146, %r148;
	div.u32 	%r149, %r146, %r148;
	add.s64 	%rd57, %rd3, %rd52;
	st.local.u32 	[%rd57], %r149;
	setp.ne.s32	%p10, %r405, 0;
	@%p10 bra 	BB1_14;

BB1_15:
	ld.const.u32 	%r157, [el_dimProd];
	rem.u32 	%r28, %r408, %r157;
	st.local.u32 	[%rd3], %r28;
	setp.eq.s32	%p11, %r2, 0;
	mov.u32 	%r443, 0;
	mov.u32 	%r444, %r443;
	mov.u32 	%r445, %r443;
	mov.u32 	%r446, %r443;
	mov.u32 	%r447, %r443;
	mov.u32 	%r448, %r443;
	mov.u32 	%r449, %r443;
	@%p11 bra 	BB1_27;

	and.b32  	%r182, %r2, 3;
	mov.u32 	%r443, 0;
	setp.eq.s32	%p12, %r182, 0;
	@%p12 bra 	BB1_17;

	setp.eq.s32	%p13, %r182, 1;
	@%p13 bra 	BB1_19;
	bra.uni 	BB1_20;

BB1_19:
	mov.u32 	%r420, %r443;
	mov.u32 	%r421, %r443;
	mov.u32 	%r422, %r443;
	mov.u32 	%r423, %r443;
	mov.u32 	%r424, %r443;
	mov.u32 	%r425, %r443;
	mov.u32 	%r426, %r443;
	bra.uni 	BB1_24;

BB1_17:
	mov.u32 	%r444, %r443;
	mov.u32 	%r445, %r443;
	mov.u32 	%r446, %r443;
	mov.u32 	%r447, %r443;
	mov.u32 	%r448, %r443;
	mov.u32 	%r449, %r443;
	mov.u32 	%r434, %r443;
	bra.uni 	BB1_25;

BB1_20:
	setp.eq.s32	%p14, %r182, 2;
	@%p14 bra 	BB1_21;
	bra.uni 	BB1_22;

BB1_21:
	mov.u32 	%r411, %r443;
	mov.u32 	%r412, %r443;
	mov.u32 	%r413, %r443;
	mov.u32 	%r414, %r443;
	mov.u32 	%r415, %r443;
	mov.u32 	%r416, %r443;
	mov.u32 	%r417, %r443;
	bra.uni 	BB1_23;

BB1_22:
	ld.const.u32 	%r184, [el_inDimProd];
	mul.lo.s32 	%r416, %r28, %r184;
	ld.const.u32 	%r185, [el_inDimProd+128];
	mul.lo.s32 	%r415, %r28, %r185;
	ld.const.u32 	%r186, [el_inDimProd+256];
	mul.lo.s32 	%r414, %r28, %r186;
	ld.const.u32 	%r187, [el_inDimProd+384];
	mul.lo.s32 	%r413, %r28, %r187;
	ld.const.u32 	%r188, [el_inDimProd+512];
	mul.lo.s32 	%r412, %r28, %r188;
	ld.const.u32 	%r189, [el_inDimProd+640];
	mul.lo.s32 	%r411, %r28, %r189;
	ld.const.u32 	%r190, [el_inDimProd+768];
	mul.lo.s32 	%r443, %r28, %r190;
	ld.local.u32 	%r28, [%rd3+4];
	mov.u32 	%r417, 1;

BB1_23:
	mul.wide.u32 	%rd58, %r417, 4;
	mov.u64 	%rd59, el_inDimProd;
	add.s64 	%rd60, %rd59, %rd58;
	ld.const.u32 	%r191, [%rd60];
	mad.lo.s32 	%r425, %r28, %r191, %r416;
	ld.const.u32 	%r192, [%rd60+128];
	mad.lo.s32 	%r424, %r28, %r192, %r415;
	ld.const.u32 	%r193, [%rd60+256];
	mad.lo.s32 	%r423, %r28, %r193, %r414;
	ld.const.u32 	%r194, [%rd60+384];
	mad.lo.s32 	%r422, %r28, %r194, %r413;
	ld.const.u32 	%r195, [%rd60+512];
	mad.lo.s32 	%r421, %r28, %r195, %r412;
	ld.const.u32 	%r196, [%rd60+640];
	mad.lo.s32 	%r420, %r28, %r196, %r411;
	ld.const.u32 	%r197, [%rd60+768];
	mad.lo.s32 	%r443, %r28, %r197, %r443;
	add.s32 	%r426, %r417, 1;
	mul.wide.u32 	%rd61, %r426, 4;
	add.s64 	%rd62, %rd3, %rd61;
	ld.local.u32 	%r28, [%rd62];

BB1_24:
	mul.wide.u32 	%rd63, %r426, 4;
	mov.u64 	%rd64, el_inDimProd;
	add.s64 	%rd65, %rd64, %rd63;
	ld.const.u32 	%r198, [%rd65];
	mad.lo.s32 	%r449, %r28, %r198, %r425;
	ld.const.u32 	%r199, [%rd65+128];
	mad.lo.s32 	%r448, %r28, %r199, %r424;
	ld.const.u32 	%r200, [%rd65+256];
	mad.lo.s32 	%r447, %r28, %r200, %r423;
	ld.const.u32 	%r201, [%rd65+384];
	mad.lo.s32 	%r446, %r28, %r201, %r422;
	ld.const.u32 	%r202, [%rd65+512];
	mad.lo.s32 	%r445, %r28, %r202, %r421;
	ld.const.u32 	%r203, [%rd65+640];
	mad.lo.s32 	%r444, %r28, %r203, %r420;
	ld.const.u32 	%r204, [%rd65+768];
	mad.lo.s32 	%r443, %r28, %r204, %r443;
	add.s32 	%r434, %r426, 1;

BB1_25:
	setp.lt.u32	%p15, %r2, 4;
	@%p15 bra 	BB1_27;

BB1_26:
	mul.wide.u32 	%rd66, %r434, 4;
	add.s64 	%rd67, %rd3, %rd66;
	mov.u64 	%rd68, el_inDimProd;
	add.s64 	%rd69, %rd68, %rd66;
	ld.const.u32 	%r205, [%rd69];
	ld.local.u32 	%r206, [%rd67];
	mad.lo.s32 	%r207, %r206, %r205, %r449;
	ld.const.u32 	%r208, [%rd69+128];
	mad.lo.s32 	%r209, %r206, %r208, %r448;
	ld.const.u32 	%r210, [%rd69+256];
	mad.lo.s32 	%r211, %r206, %r210, %r447;
	ld.const.u32 	%r212, [%rd69+384];
	mad.lo.s32 	%r213, %r206, %r212, %r446;
	ld.const.u32 	%r214, [%rd69+512];
	mad.lo.s32 	%r215, %r206, %r214, %r445;
	ld.const.u32 	%r216, [%rd69+640];
	mad.lo.s32 	%r217, %r206, %r216, %r444;
	ld.const.u32 	%r218, [%rd69+768];
	mad.lo.s32 	%r219, %r206, %r218, %r443;
	add.s32 	%r220, %r434, 1;
	mul.wide.u32 	%rd70, %r220, 4;
	add.s64 	%rd71, %rd3, %rd70;
	add.s64 	%rd72, %rd68, %rd70;
	ld.const.u32 	%r221, [%rd72];
	ld.local.u32 	%r222, [%rd71];
	mad.lo.s32 	%r223, %r222, %r221, %r207;
	ld.const.u32 	%r224, [%rd72+128];
	mad.lo.s32 	%r225, %r222, %r224, %r209;
	ld.const.u32 	%r226, [%rd72+256];
	mad.lo.s32 	%r227, %r222, %r226, %r211;
	ld.const.u32 	%r228, [%rd72+384];
	mad.lo.s32 	%r229, %r222, %r228, %r213;
	ld.const.u32 	%r230, [%rd72+512];
	mad.lo.s32 	%r231, %r222, %r230, %r215;
	ld.const.u32 	%r232, [%rd72+640];
	mad.lo.s32 	%r233, %r222, %r232, %r217;
	ld.const.u32 	%r234, [%rd72+768];
	mad.lo.s32 	%r235, %r222, %r234, %r219;
	add.s32 	%r236, %r434, 2;
	mul.wide.u32 	%rd73, %r236, 4;
	add.s64 	%rd74, %rd3, %rd73;
	add.s64 	%rd75, %rd68, %rd73;
	ld.const.u32 	%r237, [%rd75];
	ld.local.u32 	%r238, [%rd74];
	mad.lo.s32 	%r239, %r238, %r237, %r223;
	ld.const.u32 	%r240, [%rd75+128];
	mad.lo.s32 	%r241, %r238, %r240, %r225;
	ld.const.u32 	%r242, [%rd75+256];
	mad.lo.s32 	%r243, %r238, %r242, %r227;
	ld.const.u32 	%r244, [%rd75+384];
	mad.lo.s32 	%r245, %r238, %r244, %r229;
	ld.const.u32 	%r246, [%rd75+512];
	mad.lo.s32 	%r247, %r238, %r246, %r231;
	ld.const.u32 	%r248, [%rd75+640];
	mad.lo.s32 	%r249, %r238, %r248, %r233;
	ld.const.u32 	%r250, [%rd75+768];
	mad.lo.s32 	%r251, %r238, %r250, %r235;
	add.s32 	%r252, %r434, 3;
	mul.wide.u32 	%rd76, %r252, 4;
	add.s64 	%rd77, %rd3, %rd76;
	add.s64 	%rd78, %rd68, %rd76;
	ld.const.u32 	%r253, [%rd78];
	ld.local.u32 	%r254, [%rd77];
	mad.lo.s32 	%r449, %r254, %r253, %r239;
	ld.const.u32 	%r255, [%rd78+128];
	mad.lo.s32 	%r448, %r254, %r255, %r241;
	ld.const.u32 	%r256, [%rd78+256];
	mad.lo.s32 	%r447, %r254, %r256, %r243;
	ld.const.u32 	%r257, [%rd78+384];
	mad.lo.s32 	%r446, %r254, %r257, %r245;
	ld.const.u32 	%r258, [%rd78+512];
	mad.lo.s32 	%r445, %r254, %r258, %r247;
	ld.const.u32 	%r259, [%rd78+640];
	mad.lo.s32 	%r444, %r254, %r259, %r249;
	ld.const.u32 	%r260, [%rd78+768];
	mad.lo.s32 	%r443, %r254, %r260, %r251;
	add.s32 	%r434, %r434, 4;
	setp.lt.u32	%p16, %r434, %r2;
	@%p16 bra 	BB1_26;

BB1_27:
	ld.local.u32 	%r103, [%rd3+8];
	ld.const.u32 	%r104, [dims];
	mul.lo.s32 	%r261, %r103, %r104;
	cvt.u64.u32	%rd6, %r261;
	cvta.to.global.u64 	%rd79, %rd14;
	mul.wide.u32 	%rd80, %r261, 8;
	add.s64 	%rd7, %rd79, %rd80;
	cvta.to.global.u64 	%rd81, %rd16;
	mul.wide.u32 	%rd82, %r449, 8;
	add.s64 	%rd83, %rd81, %rd82;
	ld.global.f64 	%fd1, [%rd83];
	cvta.to.global.u64 	%rd84, %rd17;
	mul.wide.u32 	%rd85, %r448, 8;
	add.s64 	%rd86, %rd84, %rd85;
	ld.global.f64 	%fd2, [%rd86];
	cvta.to.global.u64 	%rd87, %rd19;
	mul.wide.u32 	%rd88, %r446, 8;
	add.s64 	%rd89, %rd87, %rd88;
	ld.global.f64 	%fd3, [%rd89];
	cvta.to.global.u64 	%rd90, %rd20;
	mul.wide.u32 	%rd91, %r445, 8;
	add.s64 	%rd92, %rd90, %rd91;
	ld.global.f64 	%fd4, [%rd92];
	setp.eq.s32	%p17, %r104, 3;
	@%p17 bra 	BB1_29;
	bra.uni 	BB1_28;

BB1_29:
	cvta.to.global.u64 	%rd93, %rd18;
	mul.wide.u32 	%rd94, %r447, 8;
	add.s64 	%rd95, %rd93, %rd94;
	cvta.to.global.u64 	%rd96, %rd21;
	mul.wide.u32 	%rd97, %r444, 8;
	add.s64 	%rd98, %rd96, %rd97;
	ld.global.f64 	%fd454, [%rd98];
	ld.global.f64 	%fd141, [%rd7+16];
	ld.global.f64 	%fd453, [%rd95];
	mul.f64 	%fd142, %fd453, %fd141;
	ld.global.f64 	%fd143, [%rd7+8];
	fma.rn.f64 	%fd144, %fd143, %fd2, %fd142;
	ld.global.f64 	%fd145, [%rd7];
	fma.rn.f64 	%fd455, %fd145, %fd1, %fd144;
	bra.uni 	BB1_30;

BB1_28:
	ld.global.f64 	%fd138, [%rd7];
	ld.global.f64 	%fd139, [%rd7+8];
	mul.f64 	%fd140, %fd2, %fd139;
	fma.rn.f64 	%fd455, %fd138, %fd1, %fd140;

BB1_30:
	mov.f64 	%fd146, 0d3FEFFFFFFFFEA028;
	min.f64 	%fd147, %fd455, %fd146;
	mov.f64 	%fd148, 0dBFEFFFFFFFFEA028;
	max.f64 	%fd12, %fd147, %fd148;
	ld.const.u32 	%r105, [scatteringType];
	@%p17 bra 	BB1_50;
	bra.uni 	BB1_31;

BB1_50:
	setp.eq.s32	%p28, %r105, 1;
	mov.f64 	%fd473, 0d3FF0000000000000;
	@%p28 bra 	BB1_117;

	setp.eq.s32	%p29, %r105, 2;
	@%p29 bra 	BB1_104;
	bra.uni 	BB1_52;

BB1_104:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r112}, %fd12;
	}
	abs.f64 	%fd77, %fd12;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r348}, %fd77;
	}
	setp.lt.s32	%p92, %r348, 1071801958;
	@%p92 bra 	BB1_112;
	bra.uni 	BB1_105;

BB1_112:
	mul.f64 	%fd315, %fd77, %fd77;
	mov.f64 	%fd316, 0dBFB3823B180754AF;
	mov.f64 	%fd317, 0d3FB0066BDC1895E9;
	fma.rn.f64 	%fd318, %fd317, %fd315, %fd316;
	mov.f64 	%fd319, 0d3FB11E52CC2F79AE;
	fma.rn.f64 	%fd320, %fd318, %fd315, %fd319;
	mov.f64 	%fd321, 0dBF924EAF3526861B;
	fma.rn.f64 	%fd322, %fd320, %fd315, %fd321;
	mov.f64 	%fd323, 0d3F91DF02A31E6CB7;
	fma.rn.f64 	%fd324, %fd322, %fd315, %fd323;
	mov.f64 	%fd325, 0d3F847D18B0EEC6CC;
	fma.rn.f64 	%fd326, %fd324, %fd315, %fd325;
	mov.f64 	%fd327, 0d3F8D0AF961BA53B0;
	fma.rn.f64 	%fd328, %fd326, %fd315, %fd327;
	mov.f64 	%fd329, 0d3F91BF7734CF1C48;
	fma.rn.f64 	%fd330, %fd328, %fd315, %fd329;
	mov.f64 	%fd331, 0d3F96E91483144EF7;
	fma.rn.f64 	%fd332, %fd330, %fd315, %fd331;
	mov.f64 	%fd333, 0d3F9F1C6E0A4F9F81;
	fma.rn.f64 	%fd334, %fd332, %fd315, %fd333;
	mov.f64 	%fd335, 0d3FA6DB6DC27FA92B;
	fma.rn.f64 	%fd336, %fd334, %fd315, %fd335;
	mov.f64 	%fd337, 0d3FB333333320F91B;
	fma.rn.f64 	%fd338, %fd336, %fd315, %fd337;
	mov.f64 	%fd339, 0d3FC5555555555F4D;
	fma.rn.f64 	%fd340, %fd338, %fd315, %fd339;
	mul.f64 	%fd341, %fd315, %fd340;
	fma.rn.f64 	%fd86, %fd341, %fd77, %fd77;
	setp.lt.s32	%p96, %r112, 0;
	@%p96 bra 	BB1_114;

	mov.f64 	%fd342, 0dBC91A62633145C07;
	add.rn.f64 	%fd343, %fd86, %fd342;
	neg.f64 	%fd471, %fd343;
	bra.uni 	BB1_115;

BB1_31:
	setp.eq.s32	%p19, %r105, 1;
	mov.f64 	%fd473, 0d3FF0000000000000;
	@%p19 bra 	BB1_117;

	setp.eq.s32	%p20, %r105, 2;
	@%p20 bra 	BB1_37;
	bra.uni 	BB1_33;

BB1_37:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r106}, %fd12;
	}
	abs.f64 	%fd17, %fd12;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r262}, %fd17;
	}
	setp.lt.s32	%p23, %r262, 1071801958;
	@%p23 bra 	BB1_45;
	bra.uni 	BB1_38;

BB1_45:
	mul.f64 	%fd212, %fd17, %fd17;
	mov.f64 	%fd213, 0dBFB3823B180754AF;
	mov.f64 	%fd214, 0d3FB0066BDC1895E9;
	fma.rn.f64 	%fd215, %fd214, %fd212, %fd213;
	mov.f64 	%fd216, 0d3FB11E52CC2F79AE;
	fma.rn.f64 	%fd217, %fd215, %fd212, %fd216;
	mov.f64 	%fd218, 0dBF924EAF3526861B;
	fma.rn.f64 	%fd219, %fd217, %fd212, %fd218;
	mov.f64 	%fd220, 0d3F91DF02A31E6CB7;
	fma.rn.f64 	%fd221, %fd219, %fd212, %fd220;
	mov.f64 	%fd222, 0d3F847D18B0EEC6CC;
	fma.rn.f64 	%fd223, %fd221, %fd212, %fd222;
	mov.f64 	%fd224, 0d3F8D0AF961BA53B0;
	fma.rn.f64 	%fd225, %fd223, %fd212, %fd224;
	mov.f64 	%fd226, 0d3F91BF7734CF1C48;
	fma.rn.f64 	%fd227, %fd225, %fd212, %fd226;
	mov.f64 	%fd228, 0d3F96E91483144EF7;
	fma.rn.f64 	%fd229, %fd227, %fd212, %fd228;
	mov.f64 	%fd230, 0d3F9F1C6E0A4F9F81;
	fma.rn.f64 	%fd231, %fd229, %fd212, %fd230;
	mov.f64 	%fd232, 0d3FA6DB6DC27FA92B;
	fma.rn.f64 	%fd233, %fd231, %fd212, %fd232;
	mov.f64 	%fd234, 0d3FB333333320F91B;
	fma.rn.f64 	%fd235, %fd233, %fd212, %fd234;
	mov.f64 	%fd236, 0d3FC5555555555F4D;
	fma.rn.f64 	%fd237, %fd235, %fd212, %fd236;
	mul.f64 	%fd238, %fd212, %fd237;
	fma.rn.f64 	%fd26, %fd238, %fd17, %fd17;
	setp.lt.s32	%p27, %r106, 0;
	@%p27 bra 	BB1_47;

	mov.f64 	%fd239, 0dBC91A62633145C07;
	add.rn.f64 	%fd240, %fd26, %fd239;
	neg.f64 	%fd458, %fd240;
	bra.uni 	BB1_48;

BB1_52:
	setp.ne.s32	%p30, %r105, 3;
	@%p30 bra 	BB1_117;

	ld.const.f64 	%fd33, [fw];
	setp.eq.f64	%p31, %fd33, 0d3FF0000000000000;
	mov.f64 	%fd248, 0d3FF8000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r108}, %fd248;
	}
	bfe.u32 	%r274, %r108, 20, 11;
	add.s32 	%r275, %r274, -1012;
	mov.u64 	%rd101, 4609434218613702656;
	shl.b64 	%rd8, %rd101, %r275;
	ld.const.f64 	%fd34, [g_up];
	@%p31 bra 	BB1_87;
	bra.uni 	BB1_54;

BB1_87:
	setp.ne.s64	%p72, %rd8, -9223372036854775808;
	setp.eq.s64	%p73, %rd8, -9223372036854775808;
	ld.const.f64 	%fd263, [g_down1];
	ld.const.f64 	%fd264, [g_down2];
	fma.rn.f64 	%fd64, %fd264, %fd12, %fd263;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r111}, %fd64;
	}
	abs.f64 	%fd65, %fd64;
	// Callseq Start 5
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd65;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64	%fd467, [retval0+0];
	
	//{
	}// Callseq End 5
	setp.gt.s32	%p74, %r111, -1;
	setp.lt.s32	%p75, %r111, 0;
	and.pred  	%p3, %p75, %p73;
	or.pred  	%p76, %p74, %p72;
	@%p76 bra 	BB1_89;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r324}, %fd467;
	}
	xor.b32  	%r325, %r324, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r326, %temp}, %fd467;
	}
	mov.b64 	%fd467, {%r326, %r325};

BB1_89:
	setp.eq.f64	%p77, %fd64, 0d0000000000000000;
	@%p77 bra 	BB1_92;
	bra.uni 	BB1_90;

BB1_92:
	selp.b32	%r327, %r111, 0, %p73;
	mov.u32 	%r328, 0;
	or.b32  	%r329, %r327, 2146435072;
	setp.lt.s32	%p81, %r108, 0;
	selp.b32	%r330, %r329, %r327, %p81;
	mov.b64 	%fd467, {%r328, %r330};
	bra.uni 	BB1_93;

BB1_33:
	setp.ne.s32	%p21, %r105, 3;
	@%p21 bra 	BB1_117;

	ld.const.f64 	%fd13, [fw];
	setp.eq.f64	%p22, %fd13, 0d3FF0000000000000;
	ld.const.f64 	%fd14, [g_up];
	@%p22 bra 	BB1_36;
	bra.uni 	BB1_35;

BB1_36:
	ld.const.f64 	%fd163, [g_down2];
	ld.const.f64 	%fd164, [g_down1];
	fma.rn.f64 	%fd165, %fd163, %fd12, %fd164;
	div.rn.f64 	%fd166, %fd14, %fd165;
	sqrt.rn.f64 	%fd473, %fd166;
	bra.uni 	BB1_117;

BB1_105:
	mov.f64 	%fd272, 0d3FF0000000000000;
	sub.f64 	%fd78, %fd272, %fd77;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r349, %temp}, %fd78;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r113}, %fd78;
	}
	add.s32 	%r350, %r113, -1048576;
	mov.b64 	%fd271, {%r349, %r350};
	// inline asm
	rsqrt.approx.ftz.f64 %fd270, %fd271;
	// inline asm
	{
	.reg .b32 %temp; 
	mov.b64 	{%r351, %temp}, %fd270;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r352}, %fd270;
	}
	add.s32 	%r353, %r352, -1048576;
	mov.b64 	%fd273, {%r351, %r353};
	mul.f64 	%fd274, %fd271, %fd270;
	neg.f64 	%fd275, %fd274;
	fma.rn.f64 	%fd276, %fd274, %fd275, %fd271;
	fma.rn.f64 	%fd277, %fd276, %fd273, %fd274;
	neg.f64 	%fd278, %fd277;
	fma.rn.f64 	%fd279, %fd270, %fd278, %fd272;
	fma.rn.f64 	%fd280, %fd279, %fd273, %fd273;
	fma.rn.f64 	%fd281, %fd277, %fd278, %fd271;
	fma.rn.f64 	%fd79, %fd281, %fd280, %fd277;
	setp.lt.s32	%p93, %r113, 1;
	@%p93 bra 	BB1_107;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r354}, %fd79;
	}
	add.s32 	%r355, %r354, 1048576;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r356, %temp}, %fd79;
	}
	mov.b64 	%fd282, {%r356, %r355};
	mov.f64 	%fd283, 0dBEBAC2FE66FAAC4B;
	mov.f64 	%fd284, 0d3EC715B371155F70;
	fma.rn.f64 	%fd285, %fd284, %fd78, %fd283;
	mov.f64 	%fd286, 0d3ED9A9B88EFCD9B8;
	fma.rn.f64 	%fd287, %fd285, %fd78, %fd286;
	mov.f64 	%fd288, 0d3EDD0F40A8A0C4C3;
	fma.rn.f64 	%fd289, %fd287, %fd78, %fd288;
	mov.f64 	%fd290, 0d3EF46D4CFA9E0E1F;
	fma.rn.f64 	%fd291, %fd289, %fd78, %fd290;
	mov.f64 	%fd292, 0d3F079C168D1E2422;
	fma.rn.f64 	%fd293, %fd291, %fd78, %fd292;
	mov.f64 	%fd294, 0d3F1C9A88C3BCA540;
	fma.rn.f64 	%fd295, %fd293, %fd78, %fd294;
	mov.f64 	%fd296, 0d3F31C4E64BD476DF;
	fma.rn.f64 	%fd297, %fd295, %fd78, %fd296;
	mov.f64 	%fd298, 0d3F46E8BA60009C8F;
	fma.rn.f64 	%fd299, %fd297, %fd78, %fd298;
	mov.f64 	%fd300, 0d3F5F1C71C62B05A2;
	fma.rn.f64 	%fd301, %fd299, %fd78, %fd300;
	mov.f64 	%fd302, 0d3F76DB6DB6DC9F2C;
	fma.rn.f64 	%fd303, %fd301, %fd78, %fd302;
	mov.f64 	%fd304, 0d3F9333333333329C;
	fma.rn.f64 	%fd305, %fd303, %fd78, %fd304;
	mov.f64 	%fd306, 0d3FB5555555555555;
	fma.rn.f64 	%fd307, %fd305, %fd78, %fd306;
	mul.f64 	%fd308, %fd78, %fd307;
	fma.rn.f64 	%fd470, %fd308, %fd282, %fd282;
	bra.uni 	BB1_108;

BB1_38:
	mov.f64 	%fd169, 0d3FF0000000000000;
	sub.f64 	%fd18, %fd169, %fd17;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r263, %temp}, %fd18;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r107}, %fd18;
	}
	add.s32 	%r264, %r107, -1048576;
	mov.b64 	%fd168, {%r263, %r264};
	// inline asm
	rsqrt.approx.ftz.f64 %fd167, %fd168;
	// inline asm
	{
	.reg .b32 %temp; 
	mov.b64 	{%r265, %temp}, %fd167;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r266}, %fd167;
	}
	add.s32 	%r267, %r266, -1048576;
	mov.b64 	%fd170, {%r265, %r267};
	mul.f64 	%fd171, %fd168, %fd167;
	neg.f64 	%fd172, %fd171;
	fma.rn.f64 	%fd173, %fd171, %fd172, %fd168;
	fma.rn.f64 	%fd174, %fd173, %fd170, %fd171;
	neg.f64 	%fd175, %fd174;
	fma.rn.f64 	%fd176, %fd167, %fd175, %fd169;
	fma.rn.f64 	%fd177, %fd176, %fd170, %fd170;
	fma.rn.f64 	%fd178, %fd174, %fd175, %fd168;
	fma.rn.f64 	%fd19, %fd178, %fd177, %fd174;
	setp.lt.s32	%p24, %r107, 1;
	@%p24 bra 	BB1_40;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r268}, %fd19;
	}
	add.s32 	%r269, %r268, 1048576;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r270, %temp}, %fd19;
	}
	mov.b64 	%fd179, {%r270, %r269};
	mov.f64 	%fd180, 0dBEBAC2FE66FAAC4B;
	mov.f64 	%fd181, 0d3EC715B371155F70;
	fma.rn.f64 	%fd182, %fd181, %fd18, %fd180;
	mov.f64 	%fd183, 0d3ED9A9B88EFCD9B8;
	fma.rn.f64 	%fd184, %fd182, %fd18, %fd183;
	mov.f64 	%fd185, 0d3EDD0F40A8A0C4C3;
	fma.rn.f64 	%fd186, %fd184, %fd18, %fd185;
	mov.f64 	%fd187, 0d3EF46D4CFA9E0E1F;
	fma.rn.f64 	%fd188, %fd186, %fd18, %fd187;
	mov.f64 	%fd189, 0d3F079C168D1E2422;
	fma.rn.f64 	%fd190, %fd188, %fd18, %fd189;
	mov.f64 	%fd191, 0d3F1C9A88C3BCA540;
	fma.rn.f64 	%fd192, %fd190, %fd18, %fd191;
	mov.f64 	%fd193, 0d3F31C4E64BD476DF;
	fma.rn.f64 	%fd194, %fd192, %fd18, %fd193;
	mov.f64 	%fd195, 0d3F46E8BA60009C8F;
	fma.rn.f64 	%fd196, %fd194, %fd18, %fd195;
	mov.f64 	%fd197, 0d3F5F1C71C62B05A2;
	fma.rn.f64 	%fd198, %fd196, %fd18, %fd197;
	mov.f64 	%fd199, 0d3F76DB6DB6DC9F2C;
	fma.rn.f64 	%fd200, %fd198, %fd18, %fd199;
	mov.f64 	%fd201, 0d3F9333333333329C;
	fma.rn.f64 	%fd202, %fd200, %fd18, %fd201;
	mov.f64 	%fd203, 0d3FB5555555555555;
	fma.rn.f64 	%fd204, %fd202, %fd18, %fd203;
	mul.f64 	%fd205, %fd18, %fd204;
	fma.rn.f64 	%fd457, %fd205, %fd179, %fd179;
	bra.uni 	BB1_41;

BB1_114:
	mov.f64 	%fd344, 0d3C91A62633145C07;
	add.rn.f64 	%fd471, %fd86, %fd344;

BB1_115:
	mov.f64 	%fd345, 0d3FF921FB54442D18;
	add.rn.f64 	%fd470, %fd345, %fd471;
	bra.uni 	BB1_116;

BB1_47:
	mov.f64 	%fd241, 0d3C91A62633145C07;
	add.rn.f64 	%fd458, %fd26, %fd241;

BB1_48:
	mov.f64 	%fd242, 0d3FF921FB54442D18;
	add.rn.f64 	%fd457, %fd242, %fd458;
	bra.uni 	BB1_49;

BB1_54:
	setp.ne.s64	%p32, %rd8, -9223372036854775808;
	setp.eq.s64	%p33, %rd8, -9223372036854775808;
	ld.const.f64 	%fd35, [g_down1];
	ld.const.f64 	%fd36, [g_down2];
	fma.rn.f64 	%fd37, %fd36, %fd12, %fd35;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r109}, %fd37;
	}
	abs.f64 	%fd38, %fd37;
	// Callseq Start 3
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd38;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64	%fd461, [retval0+0];
	
	//{
	}// Callseq End 3
	setp.gt.s32	%p34, %r109, -1;
	setp.lt.s32	%p35, %r109, 0;
	and.pred  	%p1, %p35, %p33;
	or.pred  	%p36, %p34, %p32;
	@%p36 bra 	BB1_56;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r276}, %fd461;
	}
	xor.b32  	%r277, %r276, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r278, %temp}, %fd461;
	}
	mov.b64 	%fd461, {%r278, %r277};

BB1_56:
	setp.eq.f64	%p37, %fd37, 0d0000000000000000;
	@%p37 bra 	BB1_59;
	bra.uni 	BB1_57;

BB1_59:
	selp.b32	%r279, %r109, 0, %p33;
	mov.u32 	%r280, 0;
	or.b32  	%r281, %r279, 2146435072;
	setp.lt.s32	%p41, %r108, 0;
	selp.b32	%r282, %r281, %r279, %p41;
	mov.b64 	%fd461, {%r280, %r282};
	bra.uni 	BB1_60;

BB1_35:
	mul.f64 	%fd151, %fd13, %fd14;
	ld.const.f64 	%fd152, [g_down1];
	ld.const.f64 	%fd153, [g_down2];
	fma.rn.f64 	%fd154, %fd153, %fd12, %fd152;
	div.rn.f64 	%fd155, %fd151, %fd154;
	mov.f64 	%fd156, 0d3FF0000000000000;
	sub.f64 	%fd157, %fd156, %fd13;
	mul.f64 	%fd158, %fd157, %fd14;
	neg.f64 	%fd159, %fd153;
	fma.rn.f64 	%fd160, %fd159, %fd12, %fd152;
	div.rn.f64 	%fd161, %fd158, %fd160;
	add.f64 	%fd162, %fd155, %fd161;
	sqrt.rn.f64 	%fd473, %fd162;
	bra.uni 	BB1_117;

BB1_107:
	mov.f64 	%fd309, 0d0000000000000000;
	mul.rn.f64 	%fd470, %fd77, %fd309;

BB1_108:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r393}, %fd78;
	}
	setp.gt.s32	%p94, %r393, -1;
	@%p94 bra 	BB1_110;

	mov.f64 	%fd310, 0d7FF0000000000000;
	mul.rn.f64 	%fd470, %fd470, %fd310;

BB1_110:
	setp.gt.s32	%p95, %r112, -1;
	@%p95 bra 	BB1_116;

	mov.f64 	%fd311, 0dBCA1A62633145C07;
	add.rn.f64 	%fd312, %fd470, %fd311;
	neg.f64 	%fd313, %fd312;
	mov.f64 	%fd314, 0d400921FB54442D18;
	add.rn.f64 	%fd470, %fd314, %fd313;

BB1_116:
	ld.const.u32 	%r357, [nAmpfunc];
	add.s32 	%r358, %r357, -1;
	cvt.rn.f64.u32	%fd346, %r358;
	mul.f64 	%fd347, %fd470, %fd346;
	div.rn.f64 	%fd348, %fd347, 0d400921FB54442D18;
	cvt.rni.s32.f64	%r359, %fd348;
	mul.wide.s32 	%rd102, %r359, 8;
	add.s64 	%rd103, %rd1, %rd102;
	ld.global.f64 	%fd473, [%rd103];
	bra.uni 	BB1_117;

BB1_40:
	mov.f64 	%fd206, 0d0000000000000000;
	mul.rn.f64 	%fd457, %fd17, %fd206;

BB1_41:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r388}, %fd18;
	}
	setp.gt.s32	%p25, %r388, -1;
	@%p25 bra 	BB1_43;

	mov.f64 	%fd207, 0d7FF0000000000000;
	mul.rn.f64 	%fd457, %fd457, %fd207;

BB1_43:
	setp.gt.s32	%p26, %r106, -1;
	@%p26 bra 	BB1_49;

	mov.f64 	%fd208, 0dBCA1A62633145C07;
	add.rn.f64 	%fd209, %fd457, %fd208;
	neg.f64 	%fd210, %fd209;
	mov.f64 	%fd211, 0d400921FB54442D18;
	add.rn.f64 	%fd457, %fd211, %fd210;

BB1_49:
	ld.const.u32 	%r271, [nAmpfunc];
	add.s32 	%r272, %r271, -1;
	cvt.rn.f64.u32	%fd243, %r272;
	mul.f64 	%fd244, %fd457, %fd243;
	div.rn.f64 	%fd245, %fd244, 0d401921FB54442D18;
	cvt.rni.s32.f64	%r273, %fd245;
	mul.wide.s32 	%rd99, %r273, 8;
	add.s64 	%rd100, %rd1, %rd99;
	ld.global.f64 	%fd473, [%rd100];
	bra.uni 	BB1_117;

BB1_90:
	@%p74 bra 	BB1_93;

	cvt.rzi.f64.f64	%fd266, %fd248;
	setp.neu.f64	%p79, %fd266, 0d3FF8000000000000;
	selp.f64	%fd467, 0dFFF8000000000000, %fd467, %p79;

BB1_93:
	add.f64 	%fd468, %fd64, 0d3FF8000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r331}, %fd468;
	}
	and.b32  	%r332, %r331, 2146435072;
	setp.ne.s32	%p82, %r332, 2146435072;
	@%p82 bra 	BB1_94;

	setp.gtu.f64	%p83, %fd65, 0d7FF0000000000000;
	@%p83 bra 	BB1_103;

	and.b32  	%r333, %r108, 2147483647;
	setp.ne.s32	%p84, %r333, 2146435072;
	@%p84 bra 	BB1_98;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r334, %temp}, %fd248;
	}
	setp.eq.s32	%p85, %r334, 0;
	@%p85 bra 	BB1_102;

BB1_98:
	and.b32  	%r335, %r111, 2147483647;
	setp.ne.s32	%p86, %r335, 2146435072;
	@%p86 bra 	BB1_99;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r336, %temp}, %fd64;
	}
	setp.ne.s32	%p87, %r336, 0;
	mov.f64 	%fd468, %fd467;
	@%p87 bra 	BB1_103;

	shr.s32 	%r337, %r108, 31;
	and.b32  	%r338, %r337, -2146435072;
	add.s32 	%r339, %r338, 2146435072;
	or.b32  	%r340, %r339, -2147483648;
	selp.b32	%r341, %r340, %r339, %p3;
	mov.u32 	%r342, 0;
	mov.b64 	%fd468, {%r342, %r341};
	bra.uni 	BB1_103;

BB1_94:
	mov.f64 	%fd468, %fd467;
	bra.uni 	BB1_103;

BB1_57:
	@%p34 bra 	BB1_60;

	cvt.rzi.f64.f64	%fd250, %fd248;
	setp.neu.f64	%p39, %fd250, 0d3FF8000000000000;
	selp.f64	%fd461, 0dFFF8000000000000, %fd461, %p39;

BB1_60:
	add.f64 	%fd462, %fd37, 0d3FF8000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r283}, %fd462;
	}
	and.b32  	%r284, %r283, 2146435072;
	setp.ne.s32	%p42, %r284, 2146435072;
	@%p42 bra 	BB1_61;

	setp.gtu.f64	%p43, %fd38, 0d7FF0000000000000;
	@%p43 bra 	BB1_70;

	and.b32  	%r285, %r108, 2147483647;
	setp.ne.s32	%p44, %r285, 2146435072;
	@%p44 bra 	BB1_65;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r286, %temp}, %fd248;
	}
	setp.eq.s32	%p45, %r286, 0;
	@%p45 bra 	BB1_69;

BB1_65:
	and.b32  	%r287, %r109, 2147483647;
	setp.ne.s32	%p46, %r287, 2146435072;
	@%p46 bra 	BB1_66;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r288, %temp}, %fd37;
	}
	setp.ne.s32	%p47, %r288, 0;
	mov.f64 	%fd462, %fd461;
	@%p47 bra 	BB1_70;

	shr.s32 	%r289, %r108, 31;
	and.b32  	%r290, %r289, -2146435072;
	add.s32 	%r291, %r290, 2146435072;
	or.b32  	%r292, %r291, -2147483648;
	selp.b32	%r293, %r292, %r291, %p1;
	mov.u32 	%r294, 0;
	mov.b64 	%fd462, {%r294, %r293};
	bra.uni 	BB1_70;

BB1_61:
	mov.f64 	%fd462, %fd461;
	bra.uni 	BB1_70;

BB1_99:
	mov.f64 	%fd468, %fd467;
	bra.uni 	BB1_103;

BB1_66:
	mov.f64 	%fd462, %fd461;
	bra.uni 	BB1_70;

BB1_102:
	setp.gt.f64	%p88, %fd65, 0d3FF0000000000000;
	selp.b32	%r343, 2146435072, 0, %p88;
	mov.u32 	%r344, 0;
	xor.b32  	%r345, %r343, 2146435072;
	setp.lt.s32	%p89, %r108, 0;
	selp.b32	%r346, %r345, %r343, %p89;
	setp.eq.f64	%p90, %fd64, 0dBFF0000000000000;
	selp.b32	%r347, 1072693248, %r346, %p90;
	mov.b64 	%fd468, {%r344, %r347};

BB1_103:
	setp.eq.f64	%p91, %fd64, 0d3FF0000000000000;
	selp.f64	%fd268, 0d3FF0000000000000, %fd468, %p91;
	div.rn.f64 	%fd269, %fd34, %fd268;
	sqrt.rn.f64 	%fd473, %fd269;
	bra.uni 	BB1_117;

BB1_69:
	setp.gt.f64	%p48, %fd38, 0d3FF0000000000000;
	selp.b32	%r295, 2146435072, 0, %p48;
	mov.u32 	%r296, 0;
	xor.b32  	%r297, %r295, 2146435072;
	setp.lt.s32	%p49, %r108, 0;
	selp.b32	%r298, %r297, %r295, %p49;
	setp.eq.f64	%p50, %fd37, 0dBFF0000000000000;
	selp.b32	%r299, 1072693248, %r298, %p50;
	mov.b64 	%fd462, {%r296, %r299};

BB1_70:
	ld.const.f64 	%fd452, [g_up];
	ld.const.f64 	%fd451, [fw];
	setp.eq.f64	%p51, %fd37, 0d3FF0000000000000;
	selp.f64	%fd252, 0d3FF0000000000000, %fd462, %p51;
	mul.f64 	%fd253, %fd451, %fd452;
	div.rn.f64 	%fd49, %fd253, %fd252;
	mov.f64 	%fd254, 0d3FF0000000000000;
	sub.f64 	%fd255, %fd254, %fd451;
	mul.f64 	%fd50, %fd255, %fd452;
	neg.f64 	%fd256, %fd36;
	fma.rn.f64 	%fd51, %fd256, %fd12, %fd35;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r110}, %fd51;
	}
	abs.f64 	%fd52, %fd51;
	// Callseq Start 4
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd52;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64	%fd464, [retval0+0];
	
	//{
	}// Callseq End 4
	setp.gt.s32	%p52, %r110, -1;
	setp.lt.s32	%p53, %r110, 0;
	and.pred  	%p2, %p53, %p33;
	or.pred  	%p56, %p52, %p32;
	@%p56 bra 	BB1_72;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r300}, %fd464;
	}
	xor.b32  	%r301, %r300, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r302, %temp}, %fd464;
	}
	mov.b64 	%fd464, {%r302, %r301};

BB1_72:
	setp.eq.f64	%p57, %fd51, 0d0000000000000000;
	@%p57 bra 	BB1_75;
	bra.uni 	BB1_73;

BB1_75:
	selp.b32	%r303, %r110, 0, %p33;
	mov.u32 	%r304, 0;
	or.b32  	%r305, %r303, 2146435072;
	setp.lt.s32	%p61, %r108, 0;
	selp.b32	%r306, %r305, %r303, %p61;
	mov.b64 	%fd464, {%r304, %r306};
	bra.uni 	BB1_76;

BB1_73:
	@%p52 bra 	BB1_76;

	cvt.rzi.f64.f64	%fd258, %fd248;
	setp.neu.f64	%p59, %fd258, 0d3FF8000000000000;
	selp.f64	%fd464, 0dFFF8000000000000, %fd464, %p59;

BB1_76:
	add.f64 	%fd465, %fd51, 0d3FF8000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r307}, %fd465;
	}
	and.b32  	%r308, %r307, 2146435072;
	setp.ne.s32	%p62, %r308, 2146435072;
	@%p62 bra 	BB1_77;

	setp.gtu.f64	%p63, %fd52, 0d7FF0000000000000;
	@%p63 bra 	BB1_86;

	and.b32  	%r309, %r108, 2147483647;
	setp.ne.s32	%p64, %r309, 2146435072;
	@%p64 bra 	BB1_81;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r310, %temp}, %fd248;
	}
	setp.eq.s32	%p65, %r310, 0;
	@%p65 bra 	BB1_85;

BB1_81:
	and.b32  	%r311, %r110, 2147483647;
	setp.ne.s32	%p66, %r311, 2146435072;
	@%p66 bra 	BB1_82;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r312, %temp}, %fd51;
	}
	setp.ne.s32	%p67, %r312, 0;
	mov.f64 	%fd465, %fd464;
	@%p67 bra 	BB1_86;

	shr.s32 	%r313, %r108, 31;
	and.b32  	%r314, %r313, -2146435072;
	add.s32 	%r315, %r314, 2146435072;
	or.b32  	%r316, %r315, -2147483648;
	selp.b32	%r317, %r316, %r315, %p2;
	mov.u32 	%r318, 0;
	mov.b64 	%fd465, {%r318, %r317};
	bra.uni 	BB1_86;

BB1_77:
	mov.f64 	%fd465, %fd464;
	bra.uni 	BB1_86;

BB1_82:
	mov.f64 	%fd465, %fd464;
	bra.uni 	BB1_86;

BB1_85:
	setp.gt.f64	%p68, %fd52, 0d3FF0000000000000;
	selp.b32	%r319, 2146435072, 0, %p68;
	mov.u32 	%r320, 0;
	xor.b32  	%r321, %r319, 2146435072;
	setp.lt.s32	%p69, %r108, 0;
	selp.b32	%r322, %r321, %r319, %p69;
	setp.eq.f64	%p70, %fd51, 0dBFF0000000000000;
	selp.b32	%r323, 1072693248, %r322, %p70;
	mov.b64 	%fd465, {%r320, %r323};

BB1_86:
	setp.eq.f64	%p71, %fd51, 0d3FF0000000000000;
	selp.f64	%fd260, 0d3FF0000000000000, %fd465, %p71;
	div.rn.f64 	%fd261, %fd50, %fd260;
	add.f64 	%fd262, %fd49, %fd261;
	sqrt.rn.f64 	%fd473, %fd262;

BB1_117:
	ld.param.u64 	%rd120, [_Z9ff_calcElP7double2S0_PKdS2_S2_S2_S2_S2_S2_S2_S2_S2_S2__param_2];
	ld.param.u64 	%rd119, [_Z9ff_calcElP7double2S0_PKdS2_S2_S2_S2_S2_S2_S2_S2_S2_S2__param_6];
	ld.param.u64 	%rd118, [_Z9ff_calcElP7double2S0_PKdS2_S2_S2_S2_S2_S2_S2_S2_S2_S2__param_4];
	cvta.to.global.u64 	%rd104, %rd118;
	shl.b64 	%rd105, %rd6, 3;
	add.s64 	%rd9, %rd104, %rd105;
	cvta.to.global.u64 	%rd106, %rd119;
	mul.wide.u32 	%rd107, %r103, 8;
	add.s64 	%rd108, %rd106, %rd107;
	ld.global.f64 	%fd349, [%rd108];
	div.rn.f64 	%fd94, %fd473, %fd349;
	cvta.to.global.u64 	%rd109, %rd120;
	mul.wide.u32 	%rd110, %r443, 8;
	add.s64 	%rd111, %rd109, %rd110;
	ld.global.f64 	%fd95, [%rd111];
	neg.f64 	%fd350, %fd3;
	abs.f64 	%fd96, %fd350;
	setp.ltu.f64	%p97, %fd3, 0d8000000000000000;
	@%p97 bra 	BB1_119;
	bra.uni 	BB1_118;

BB1_119:
	ld.const.f64 	%fd352, [box_max];
	ld.global.f64 	%fd474, [%rd9];
	sub.f64 	%fd475, %fd352, %fd474;
	bra.uni 	BB1_120;

BB1_118:
	ld.global.f64 	%fd474, [%rd9];
	ld.const.f64 	%fd351, [box_min];
	sub.f64 	%fd475, %fd474, %fd351;

BB1_120:
	div.rn.f64 	%fd103, %fd475, %fd96;
	neg.f64 	%fd353, %fd4;
	abs.f64 	%fd104, %fd353;
	setp.ltu.f64	%p98, %fd4, 0d8000000000000000;
	@%p98 bra 	BB1_122;
	bra.uni 	BB1_121;

BB1_122:
	ld.const.f64 	%fd355, [box_max+8];
	ld.global.f64 	%fd476, [%rd9+8];
	sub.f64 	%fd477, %fd355, %fd476;
	bra.uni 	BB1_123;

BB1_121:
	ld.const.f64 	%fd354, [box_min+8];
	ld.global.f64 	%fd476, [%rd9+8];
	sub.f64 	%fd477, %fd476, %fd354;

BB1_123:
	ld.const.u32 	%r394, [dims];
	setp.eq.s32	%p110, %r394, 3;
	div.rn.f64 	%fd111, %fd477, %fd104;
	@%p110 bra 	BB1_125;
	bra.uni 	BB1_124;

BB1_125:
	setp.ltu.f64	%p100, %fd454, 0d8000000000000000;
	neg.f64 	%fd357, %fd454;
	abs.f64 	%fd113, %fd357;
	@%p100 bra 	BB1_127;
	bra.uni 	BB1_126;

BB1_127:
	ld.const.f64 	%fd360, [box_max+16];
	ld.global.f64 	%fd478, [%rd9+16];
	sub.f64 	%fd361, %fd360, %fd478;
	div.rn.f64 	%fd479, %fd361, %fd113;
	bra.uni 	BB1_128;

BB1_124:
	ld.global.f64 	%fd478, [%rd9+16];
	bra.uni 	BB1_128;

BB1_126:
	ld.const.f64 	%fd358, [box_min+16];
	ld.global.f64 	%fd478, [%rd9+16];
	sub.f64 	%fd359, %fd478, %fd358;
	div.rn.f64 	%fd479, %fd359, %fd113;

BB1_128:
	min.f64 	%fd362, %fd103, %fd111;
	min.f64 	%fd363, %fd362, %fd479;
	abs.f64 	%fd364, %fd363;
	ld.const.f64 	%fd365, [sigt];
	mul.f64 	%fd120, %fd364, %fd365;
	neg.f64 	%fd366, %fd120;
	mov.f64 	%fd367, 0d401921FB54442D18;
	div.rn.f64 	%fd368, %fd367, %fd95;
	mul.f64 	%fd369, %fd2, %fd476;
	fma.rn.f64 	%fd370, %fd1, %fd474, %fd369;
	fma.rn.f64 	%fd371, %fd453, %fd478, %fd370;
	mul.f64 	%fd481, %fd368, %fd371;
	mov.f64 	%fd372, 0d4338000000000000;
	mov.f64 	%fd373, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd374, %fd366, %fd373, %fd372;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r114, %temp}, %fd374;
	}
	mov.f64 	%fd375, 0dC338000000000000;
	add.rn.f64 	%fd376, %fd374, %fd375;
	mov.f64 	%fd377, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd378, %fd376, %fd377, %fd366;
	mov.f64 	%fd379, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd380, %fd376, %fd379, %fd378;
	mov.f64 	%fd381, 0d3E928AF3FCA213EA;
	mov.f64 	%fd382, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd383, %fd382, %fd380, %fd381;
	mov.f64 	%fd384, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd385, %fd383, %fd380, %fd384;
	mov.f64 	%fd386, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd387, %fd385, %fd380, %fd386;
	mov.f64 	%fd388, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd389, %fd387, %fd380, %fd388;
	mov.f64 	%fd390, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd391, %fd389, %fd380, %fd390;
	mov.f64 	%fd392, 0d3F81111111122322;
	fma.rn.f64 	%fd393, %fd391, %fd380, %fd392;
	mov.f64 	%fd394, 0d3FA55555555502A1;
	fma.rn.f64 	%fd395, %fd393, %fd380, %fd394;
	mov.f64 	%fd396, 0d3FC5555555555511;
	fma.rn.f64 	%fd397, %fd395, %fd380, %fd396;
	mov.f64 	%fd398, 0d3FE000000000000B;
	fma.rn.f64 	%fd399, %fd397, %fd380, %fd398;
	mov.f64 	%fd400, 0d3FF0000000000000;
	fma.rn.f64 	%fd401, %fd399, %fd380, %fd400;
	fma.rn.f64 	%fd402, %fd401, %fd380, %fd400;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r115, %temp}, %fd402;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r116}, %fd402;
	}
	shl.b32 	%r360, %r114, 20;
	add.s32 	%r361, %r116, %r360;
	mov.b64 	%fd480, {%r115, %r361};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r362}, %fd366;
	}
	mov.b32 	 %f2, %r362;
	abs.f32 	%f1, %f2;
	setp.lt.f32	%p101, %f1, 0f4086232B;
	@%p101 bra 	BB1_131;

	setp.gt.f64	%p102, %fd120, 0d8000000000000000;
	mov.f64 	%fd403, 0d7FF0000000000000;
	sub.f64 	%fd404, %fd403, %fd120;
	selp.f64	%fd480, 0d0000000000000000, %fd404, %p102;
	setp.geu.f32	%p103, %f1, 0f40874800;
	@%p103 bra 	BB1_131;

	shr.u32 	%r363, %r114, 31;
	add.s32 	%r364, %r114, %r363;
	shr.s32 	%r365, %r364, 1;
	shl.b32 	%r366, %r365, 20;
	add.s32 	%r367, %r366, %r116;
	mov.b64 	%fd405, {%r115, %r367};
	sub.s32 	%r368, %r114, %r365;
	shl.b32 	%r369, %r368, 20;
	add.s32 	%r370, %r369, 1072693248;
	mov.u32 	%r371, 0;
	mov.b64 	%fd406, {%r371, %r370};
	mul.f64 	%fd480, %fd405, %fd406;

BB1_131:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r372}, %fd481;
	}
	and.b32  	%r373, %r372, 2147483647;
	setp.ne.s32	%p104, %r373, 2146435072;
	@%p104 bra 	BB1_134;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r374, %temp}, %fd481;
	}
	setp.ne.s32	%p105, %r374, 0;
	@%p105 bra 	BB1_134;

	mov.f64 	%fd407, 0d0000000000000000;
	mul.rn.f64 	%fd481, %fd481, %fd407;

BB1_134:
	mul.f64 	%fd408, %fd481, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r450, %fd408;
	st.local.u32 	[%rd2], %r450;
	cvt.rn.f64.s32	%fd409, %r450;
	neg.f64 	%fd410, %fd409;
	mov.f64 	%fd411, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd412, %fd410, %fd411, %fd481;
	mov.f64 	%fd413, 0d3C91A62633145C00;
	fma.rn.f64 	%fd414, %fd410, %fd413, %fd412;
	mov.f64 	%fd415, 0d397B839A252049C0;
	fma.rn.f64 	%fd482, %fd410, %fd415, %fd414;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r375}, %fd481;
	}
	and.b32  	%r376, %r375, 2145386496;
	setp.lt.u32	%p106, %r376, 1105199104;
	@%p106 bra 	BB1_136;

	add.u64 	%rd123, %SP, 0;
	// Callseq Start 6
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd481;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd123;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd482, [retval0+0];
	
	//{
	}// Callseq End 6
	ld.local.u32 	%r450, [%rd2];

BB1_136:
	mul.rn.f64 	%fd416, %fd482, %fd482;
	mov.f64 	%fd417, 0d3E21EEA7C1EF8528;
	mov.f64 	%fd418, 0dBDA8FF8320FD8164;
	fma.rn.f64 	%fd419, %fd418, %fd416, %fd417;
	mov.f64 	%fd420, 0dBE927E4F8E06E6D9;
	fma.rn.f64 	%fd421, %fd419, %fd416, %fd420;
	mov.f64 	%fd422, 0d3EFA01A019DDBCE9;
	fma.rn.f64 	%fd423, %fd421, %fd416, %fd422;
	mov.f64 	%fd424, 0dBF56C16C16C15D47;
	fma.rn.f64 	%fd425, %fd423, %fd416, %fd424;
	mov.f64 	%fd426, 0d3FA5555555555551;
	fma.rn.f64 	%fd427, %fd425, %fd416, %fd426;
	mov.f64 	%fd428, 0dBFE0000000000000;
	fma.rn.f64 	%fd429, %fd427, %fd416, %fd428;
	fma.rn.f64 	%fd431, %fd429, %fd416, %fd400;
	mov.f64 	%fd432, 0dBE5AE5F12CB0D246;
	mov.f64 	%fd433, 0d3DE5DB65F9785EBA;
	fma.rn.f64 	%fd434, %fd433, %fd416, %fd432;
	mov.f64 	%fd435, 0d3EC71DE369ACE392;
	fma.rn.f64 	%fd436, %fd434, %fd416, %fd435;
	mov.f64 	%fd437, 0dBF2A01A019DB62A1;
	fma.rn.f64 	%fd438, %fd436, %fd416, %fd437;
	mov.f64 	%fd439, 0d3F81111111110818;
	fma.rn.f64 	%fd440, %fd438, %fd416, %fd439;
	mov.f64 	%fd441, 0dBFC5555555555554;
	fma.rn.f64 	%fd442, %fd440, %fd416, %fd441;
	mov.f64 	%fd443, 0d0000000000000000;
	fma.rn.f64 	%fd444, %fd442, %fd416, %fd443;
	fma.rn.f64 	%fd445, %fd444, %fd482, %fd482;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r377}, %fd445;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r378, %temp}, %fd445;
	}
	xor.b32  	%r379, %r377, -2147483648;
	mov.b64 	%fd446, {%r378, %r379};
	and.b32  	%r380, %r450, 1;
	setp.eq.b32	%p107, %r380, 1;
	not.pred 	%p108, %p107;
	selp.f64	%fd483, %fd445, %fd431, %p108;
	selp.f64	%fd484, %fd431, %fd446, %p108;
	and.b32  	%r381, %r450, 2;
	setp.eq.s32	%p109, %r381, 0;
	@%p109 bra 	BB1_138;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r382}, %fd483;
	}
	xor.b32  	%r383, %r382, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r384, %temp}, %fd483;
	}
	mov.b64 	%fd483, {%r384, %r383};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r385}, %fd484;
	}
	xor.b32  	%r386, %r385, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r387, %temp}, %fd484;
	}
	mov.b64 	%fd484, {%r387, %r386};

BB1_138:
	ld.param.u64 	%rd122, [_Z9ff_calcElP7double2S0_PKdS2_S2_S2_S2_S2_S2_S2_S2_S2_S2__param_1];
	ld.param.u64 	%rd121, [_Z9ff_calcElP7double2S0_PKdS2_S2_S2_S2_S2_S2_S2_S2_S2_S2__param_0];
	mov.u32 	%r392, %tid.x;
	mov.u32 	%r391, %ctaid.x;
	mov.u32 	%r390, %ntid.x;
	mad.lo.s32 	%r389, %r390, %r391, %r392;
	cvta.to.global.u64 	%rd113, %rd121;
	mul.wide.s32 	%rd114, %r389, 16;
	add.s64 	%rd115, %rd113, %rd114;
	mul.f64 	%fd447, %fd480, %fd483;
	mul.f64 	%fd448, %fd480, %fd484;
	st.global.v2.f64 	[%rd115], {%fd448, %fd447};
	cvta.to.global.u64 	%rd116, %rd122;
	add.s64 	%rd117, %rd116, %rd114;
	mul.f64 	%fd449, %fd94, %fd447;
	mul.f64 	%fd450, %fd94, %fd448;
	st.global.v2.f64 	[%rd117], {%fd450, %fd449};

BB1_139:
	ret;
}

	// .globl	_Z9ff_singleP7double2PKS_PKdS4_S4_S2_S4_S4_S4_S4_S4_S4_
.visible .entry _Z9ff_singleP7double2PKS_PKdS4_S4_S2_S4_S4_S4_S4_S4_S4_(
	.param .u64 _Z9ff_singleP7double2PKS_PKdS4_S4_S2_S4_S4_S4_S4_S4_S4__param_0,
	.param .u64 _Z9ff_singleP7double2PKS_PKdS4_S4_S2_S4_S4_S4_S4_S4_S4__param_1,
	.param .u64 _Z9ff_singleP7double2PKS_PKdS4_S4_S2_S4_S4_S4_S4_S4_S4__param_2,
	.param .u64 _Z9ff_singleP7double2PKS_PKdS4_S4_S2_S4_S4_S4_S4_S4_S4__param_3,
	.param .u64 _Z9ff_singleP7double2PKS_PKdS4_S4_S2_S4_S4_S4_S4_S4_S4__param_4,
	.param .u64 _Z9ff_singleP7double2PKS_PKdS4_S4_S2_S4_S4_S4_S4_S4_S4__param_5,
	.param .u64 _Z9ff_singleP7double2PKS_PKdS4_S4_S2_S4_S4_S4_S4_S4_S4__param_6,
	.param .u64 _Z9ff_singleP7double2PKS_PKdS4_S4_S2_S4_S4_S4_S4_S4_S4__param_7,
	.param .u64 _Z9ff_singleP7double2PKS_PKdS4_S4_S2_S4_S4_S4_S4_S4_S4__param_8,
	.param .u64 _Z9ff_singleP7double2PKS_PKdS4_S4_S2_S4_S4_S4_S4_S4_S4__param_9,
	.param .u64 _Z9ff_singleP7double2PKS_PKdS4_S4_S2_S4_S4_S4_S4_S4_S4__param_10,
	.param .u64 _Z9ff_singleP7double2PKS_PKdS4_S4_S2_S4_S4_S4_S4_S4_S4__param_11
)
{
	.local .align 16 .b8 	__local_depot2[144];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<45>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<439>;
	.reg .f64 	%fd<407>;
	.reg .b64 	%rd<161>;


	mov.u64 	%SPL, __local_depot2;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd16, [_Z9ff_singleP7double2PKS_PKdS4_S4_S2_S4_S4_S4_S4_S4_S4__param_2];
	ld.param.u64 	%rd17, [_Z9ff_singleP7double2PKS_PKdS4_S4_S2_S4_S4_S4_S4_S4_S4__param_3];
	ld.param.u64 	%rd18, [_Z9ff_singleP7double2PKS_PKdS4_S4_S2_S4_S4_S4_S4_S4_S4__param_4];
	ld.param.u64 	%rd19, [_Z9ff_singleP7double2PKS_PKdS4_S4_S2_S4_S4_S4_S4_S4_S4__param_5];
	ld.param.u64 	%rd22, [_Z9ff_singleP7double2PKS_PKdS4_S4_S2_S4_S4_S4_S4_S4_S4__param_6];
	ld.param.u64 	%rd23, [_Z9ff_singleP7double2PKS_PKdS4_S4_S2_S4_S4_S4_S4_S4_S4__param_7];
	ld.param.u64 	%rd24, [_Z9ff_singleP7double2PKS_PKdS4_S4_S2_S4_S4_S4_S4_S4_S4__param_8];
	ld.param.u64 	%rd25, [_Z9ff_singleP7double2PKS_PKdS4_S4_S2_S4_S4_S4_S4_S4_S4__param_9];
	ld.param.u64 	%rd26, [_Z9ff_singleP7double2PKS_PKdS4_S4_S2_S4_S4_S4_S4_S4_S4__param_10];
	ld.param.u64 	%rd27, [_Z9ff_singleP7double2PKS_PKdS4_S4_S2_S4_S4_S4_S4_S4_S4__param_11];
	cvta.to.global.u64 	%rd3, %rd27;
	cvta.to.global.u64 	%rd4, %rd24;
	cvta.to.global.u64 	%rd5, %rd26;
	cvta.to.global.u64 	%rd6, %rd25;
	cvta.to.global.u64 	%rd7, %rd23;
	cvta.to.global.u64 	%rd8, %rd22;
	add.u64 	%rd11, %SPL, 16;
	mov.u32 	%r136, %ntid.x;
	mov.u32 	%r137, %ctaid.x;
	mov.u32 	%r138, %tid.x;
	mad.lo.s32 	%r1, %r136, %r137, %r138;
	ld.const.u32 	%r2, [ff_scattering_maxDim];
	add.s32 	%r139, %r2, -1;
	cvt.u64.u32	%rd12, %r139;
	mul.wide.u32 	%rd31, %r139, 4;
	mov.u64 	%rd32, ff_scattering_dimProd;
	add.s64 	%rd33, %rd32, %rd31;
	ld.const.u32 	%r140, [%rd33];
	setp.ge.u32	%p1, %r1, %r140;
	@%p1 bra 	BB2_71;

	setp.eq.s32	%p2, %r2, 1;
	mov.u32 	%r385, %r1;
	@%p2 bra 	BB2_11;

	and.b32  	%r142, %r139, 3;
	mov.u32 	%r385, 0;
	setp.eq.s32	%p3, %r142, 0;
	mov.u32 	%r382, %r139;
	mov.u32 	%r380, %r2;
	mov.u32 	%r381, %r1;
	@%p3 bra 	BB2_8;

	setp.eq.s32	%p4, %r142, 1;
	mov.u32 	%r380, %r139;
	mov.u32 	%r376, %r2;
	mov.u32 	%r377, %r1;
	@%p4 bra 	BB2_7;

	setp.eq.s32	%p5, %r142, 2;
	mov.u32 	%r376, %r139;
	mov.u32 	%r373, %r2;
	mov.u32 	%r374, %r1;
	@%p5 bra 	BB2_6;

	add.s32 	%r376, %r2, -2;
	mul.wide.u32 	%rd34, %r376, 4;
	add.s64 	%rd36, %rd32, %rd34;
	ld.const.u32 	%r143, [%rd36];
	rem.u32 	%r374, %r1, %r143;
	div.u32 	%r144, %r1, %r143;
	shl.b64 	%rd37, %rd12, 2;
	add.s64 	%rd38, %rd11, %rd37;
	st.local.u32 	[%rd38], %r144;
	add.s32 	%r373, %r2, -1;

BB2_6:
	add.s32 	%r145, %r373, -2;
	mul.wide.u32 	%rd39, %r145, 4;
	add.s64 	%rd41, %rd32, %rd39;
	ld.const.u32 	%r146, [%rd41];
	rem.u32 	%r377, %r374, %r146;
	div.u32 	%r147, %r374, %r146;
	mul.wide.u32 	%rd42, %r376, 4;
	add.s64 	%rd43, %rd11, %rd42;
	st.local.u32 	[%rd43], %r147;
	add.s32 	%r380, %r376, -1;

BB2_7:
	add.s32 	%r148, %r376, -2;
	mul.wide.u32 	%rd44, %r148, 4;
	add.s64 	%rd46, %rd32, %rd44;
	ld.const.u32 	%r149, [%rd46];
	rem.u32 	%r385, %r377, %r149;
	div.u32 	%r150, %r377, %r149;
	mul.wide.u32 	%rd47, %r380, 4;
	add.s64 	%rd48, %rd11, %rd47;
	st.local.u32 	[%rd48], %r150;
	add.s32 	%r382, %r380, -1;
	mov.u32 	%r381, %r385;

BB2_8:
	setp.lt.u32	%p6, %r139, 4;
	@%p6 bra 	BB2_11;

	mov.u32 	%r385, %r381;

BB2_10:
	add.s32 	%r152, %r380, -2;
	mul.wide.u32 	%rd49, %r152, 4;
	add.s64 	%rd51, %rd32, %rd49;
	ld.const.u32 	%r153, [%rd51];
	rem.u32 	%r154, %r385, %r153;
	div.u32 	%r155, %r385, %r153;
	mul.wide.u32 	%rd52, %r382, 4;
	add.s64 	%rd53, %rd11, %rd52;
	st.local.u32 	[%rd53], %r155;
	add.s32 	%r156, %r382, -2;
	mul.wide.u32 	%rd54, %r156, 4;
	add.s64 	%rd55, %rd32, %rd54;
	ld.const.u32 	%r157, [%rd55];
	rem.u32 	%r158, %r154, %r157;
	div.u32 	%r159, %r154, %r157;
	add.s32 	%r160, %r382, -1;
	mul.wide.u32 	%rd56, %r160, 4;
	add.s64 	%rd57, %rd11, %rd56;
	st.local.u32 	[%rd57], %r159;
	add.s32 	%r380, %r382, -3;
	mul.wide.u32 	%rd58, %r380, 4;
	add.s64 	%rd59, %rd32, %rd58;
	ld.const.u32 	%r161, [%rd59];
	rem.u32 	%r162, %r158, %r161;
	div.u32 	%r163, %r158, %r161;
	add.s64 	%rd60, %rd11, %rd54;
	st.local.u32 	[%rd60], %r163;
	add.s32 	%r382, %r382, -4;
	mul.wide.u32 	%rd61, %r382, 4;
	add.s64 	%rd62, %rd32, %rd61;
	ld.const.u32 	%r164, [%rd62];
	rem.u32 	%r385, %r162, %r164;
	div.u32 	%r165, %r162, %r164;
	add.s64 	%rd63, %rd11, %rd58;
	st.local.u32 	[%rd63], %r165;
	setp.ne.s32	%p7, %r382, 0;
	@%p7 bra 	BB2_10;

BB2_11:
	ld.const.u32 	%r28, [ff_scattering_dimProd];
	rem.u32 	%r29, %r385, %r28;
	st.local.u32 	[%rd11], %r29;
	setp.eq.s32	%p8, %r2, 0;
	mov.u32 	%r428, 0;
	mov.u32 	%r429, %r428;
	mov.u32 	%r430, %r428;
	mov.u32 	%r431, %r428;
	mov.u32 	%r432, %r428;
	mov.u32 	%r433, %r428;
	mov.u32 	%r434, %r428;
	mov.u32 	%r435, %r428;
	mov.u32 	%r436, %r428;
	@%p8 bra 	BB2_22;

	and.b32  	%r205, %r2, 3;
	mov.u32 	%r428, 0;
	setp.eq.s32	%p9, %r205, 0;
	@%p9 bra 	BB2_13;

	setp.eq.s32	%p10, %r205, 1;
	@%p10 bra 	BB2_15;
	bra.uni 	BB2_16;

BB2_15:
	mov.u32 	%r397, %r29;
	mov.u32 	%r399, %r428;
	mov.u32 	%r400, %r428;
	mov.u32 	%r401, %r428;
	mov.u32 	%r402, %r428;
	mov.u32 	%r403, %r428;
	mov.u32 	%r404, %r428;
	mov.u32 	%r405, %r428;
	mov.u32 	%r406, %r428;
	mov.u32 	%r407, %r428;
	bra.uni 	BB2_19;

BB2_13:
	mov.u32 	%r429, %r428;
	mov.u32 	%r430, %r428;
	mov.u32 	%r431, %r428;
	mov.u32 	%r432, %r428;
	mov.u32 	%r433, %r428;
	mov.u32 	%r434, %r428;
	mov.u32 	%r435, %r428;
	mov.u32 	%r436, %r428;
	mov.u32 	%r417, %r428;
	bra.uni 	BB2_20;

BB2_16:
	setp.eq.s32	%p11, %r205, 2;
	mov.u32 	%r386, %r29;
	mov.u32 	%r388, %r428;
	mov.u32 	%r389, %r428;
	mov.u32 	%r390, %r428;
	mov.u32 	%r391, %r428;
	mov.u32 	%r392, %r428;
	mov.u32 	%r393, %r428;
	mov.u32 	%r394, %r428;
	mov.u32 	%r395, %r428;
	mov.u32 	%r396, %r428;
	@%p11 bra 	BB2_18;

	ld.const.u32 	%r207, [ff_scattering_inDimProd];
	mul.lo.s32 	%r395, %r29, %r207;
	ld.const.u32 	%r208, [ff_scattering_inDimProd+128];
	mul.lo.s32 	%r394, %r29, %r208;
	ld.const.u32 	%r209, [ff_scattering_inDimProd+256];
	mul.lo.s32 	%r393, %r29, %r209;
	ld.const.u32 	%r210, [ff_scattering_inDimProd+384];
	mul.lo.s32 	%r392, %r29, %r210;
	ld.const.u32 	%r211, [ff_scattering_inDimProd+512];
	mul.lo.s32 	%r391, %r29, %r211;
	ld.const.u32 	%r212, [ff_scattering_inDimProd+640];
	mul.lo.s32 	%r390, %r29, %r212;
	ld.const.u32 	%r213, [ff_scattering_inDimProd+768];
	mul.lo.s32 	%r389, %r29, %r213;
	ld.const.u32 	%r214, [ff_scattering_inDimProd+896];
	mul.lo.s32 	%r388, %r29, %r214;
	ld.const.u32 	%r215, [ff_scattering_inDimProd+1024];
	mul.lo.s32 	%r428, %r29, %r215;
	ld.local.u32 	%r386, [%rd11+4];
	mov.u32 	%r396, 1;

BB2_18:
	mul.wide.u32 	%rd64, %r396, 4;
	mov.u64 	%rd65, ff_scattering_inDimProd;
	add.s64 	%rd66, %rd65, %rd64;
	ld.const.u32 	%r216, [%rd66];
	mad.lo.s32 	%r406, %r386, %r216, %r395;
	ld.const.u32 	%r217, [%rd66+128];
	mad.lo.s32 	%r405, %r386, %r217, %r394;
	ld.const.u32 	%r218, [%rd66+256];
	mad.lo.s32 	%r404, %r386, %r218, %r393;
	ld.const.u32 	%r219, [%rd66+384];
	mad.lo.s32 	%r403, %r386, %r219, %r392;
	ld.const.u32 	%r220, [%rd66+512];
	mad.lo.s32 	%r402, %r386, %r220, %r391;
	ld.const.u32 	%r221, [%rd66+640];
	mad.lo.s32 	%r401, %r386, %r221, %r390;
	ld.const.u32 	%r222, [%rd66+768];
	mad.lo.s32 	%r400, %r386, %r222, %r389;
	ld.const.u32 	%r223, [%rd66+896];
	mad.lo.s32 	%r399, %r386, %r223, %r388;
	ld.const.u32 	%r224, [%rd66+1024];
	mad.lo.s32 	%r428, %r386, %r224, %r428;
	add.s32 	%r407, %r396, 1;
	mul.wide.u32 	%rd67, %r407, 4;
	add.s64 	%rd68, %rd11, %rd67;
	ld.local.u32 	%r397, [%rd68];

BB2_19:
	mul.wide.u32 	%rd69, %r407, 4;
	mov.u64 	%rd70, ff_scattering_inDimProd;
	add.s64 	%rd71, %rd70, %rd69;
	ld.const.u32 	%r225, [%rd71];
	mad.lo.s32 	%r436, %r397, %r225, %r406;
	ld.const.u32 	%r226, [%rd71+128];
	mad.lo.s32 	%r435, %r397, %r226, %r405;
	ld.const.u32 	%r227, [%rd71+256];
	mad.lo.s32 	%r434, %r397, %r227, %r404;
	ld.const.u32 	%r228, [%rd71+384];
	mad.lo.s32 	%r433, %r397, %r228, %r403;
	ld.const.u32 	%r229, [%rd71+512];
	mad.lo.s32 	%r432, %r397, %r229, %r402;
	ld.const.u32 	%r230, [%rd71+640];
	mad.lo.s32 	%r431, %r397, %r230, %r401;
	ld.const.u32 	%r231, [%rd71+768];
	mad.lo.s32 	%r430, %r397, %r231, %r400;
	ld.const.u32 	%r232, [%rd71+896];
	mad.lo.s32 	%r429, %r397, %r232, %r399;
	ld.const.u32 	%r233, [%rd71+1024];
	mad.lo.s32 	%r428, %r397, %r233, %r428;
	add.s32 	%r417, %r407, 1;

BB2_20:
	setp.lt.u32	%p12, %r2, 4;
	@%p12 bra 	BB2_22;

BB2_21:
	mul.wide.u32 	%rd72, %r417, 4;
	add.s64 	%rd73, %rd11, %rd72;
	mov.u64 	%rd74, ff_scattering_inDimProd;
	add.s64 	%rd75, %rd74, %rd72;
	ld.const.u32 	%r234, [%rd75];
	ld.local.u32 	%r235, [%rd73];
	mad.lo.s32 	%r236, %r235, %r234, %r436;
	ld.const.u32 	%r237, [%rd75+128];
	mad.lo.s32 	%r238, %r235, %r237, %r435;
	ld.const.u32 	%r239, [%rd75+256];
	mad.lo.s32 	%r240, %r235, %r239, %r434;
	ld.const.u32 	%r241, [%rd75+384];
	mad.lo.s32 	%r242, %r235, %r241, %r433;
	ld.const.u32 	%r243, [%rd75+512];
	mad.lo.s32 	%r244, %r235, %r243, %r432;
	ld.const.u32 	%r245, [%rd75+640];
	mad.lo.s32 	%r246, %r235, %r245, %r431;
	ld.const.u32 	%r247, [%rd75+768];
	mad.lo.s32 	%r248, %r235, %r247, %r430;
	ld.const.u32 	%r249, [%rd75+896];
	mad.lo.s32 	%r250, %r235, %r249, %r429;
	ld.const.u32 	%r251, [%rd75+1024];
	mad.lo.s32 	%r252, %r235, %r251, %r428;
	add.s32 	%r253, %r417, 1;
	mul.wide.u32 	%rd76, %r253, 4;
	add.s64 	%rd77, %rd11, %rd76;
	add.s64 	%rd78, %rd74, %rd76;
	ld.const.u32 	%r254, [%rd78];
	ld.local.u32 	%r255, [%rd77];
	mad.lo.s32 	%r256, %r255, %r254, %r236;
	ld.const.u32 	%r257, [%rd78+128];
	mad.lo.s32 	%r258, %r255, %r257, %r238;
	ld.const.u32 	%r259, [%rd78+256];
	mad.lo.s32 	%r260, %r255, %r259, %r240;
	ld.const.u32 	%r261, [%rd78+384];
	mad.lo.s32 	%r262, %r255, %r261, %r242;
	ld.const.u32 	%r263, [%rd78+512];
	mad.lo.s32 	%r264, %r255, %r263, %r244;
	ld.const.u32 	%r265, [%rd78+640];
	mad.lo.s32 	%r266, %r255, %r265, %r246;
	ld.const.u32 	%r267, [%rd78+768];
	mad.lo.s32 	%r268, %r255, %r267, %r248;
	ld.const.u32 	%r269, [%rd78+896];
	mad.lo.s32 	%r270, %r255, %r269, %r250;
	ld.const.u32 	%r271, [%rd78+1024];
	mad.lo.s32 	%r272, %r255, %r271, %r252;
	add.s32 	%r273, %r417, 2;
	mul.wide.u32 	%rd79, %r273, 4;
	add.s64 	%rd80, %rd11, %rd79;
	add.s64 	%rd81, %rd74, %rd79;
	ld.const.u32 	%r274, [%rd81];
	ld.local.u32 	%r275, [%rd80];
	mad.lo.s32 	%r276, %r275, %r274, %r256;
	ld.const.u32 	%r277, [%rd81+128];
	mad.lo.s32 	%r278, %r275, %r277, %r258;
	ld.const.u32 	%r279, [%rd81+256];
	mad.lo.s32 	%r280, %r275, %r279, %r260;
	ld.const.u32 	%r281, [%rd81+384];
	mad.lo.s32 	%r282, %r275, %r281, %r262;
	ld.const.u32 	%r283, [%rd81+512];
	mad.lo.s32 	%r284, %r275, %r283, %r264;
	ld.const.u32 	%r285, [%rd81+640];
	mad.lo.s32 	%r286, %r275, %r285, %r266;
	ld.const.u32 	%r287, [%rd81+768];
	mad.lo.s32 	%r288, %r275, %r287, %r268;
	ld.const.u32 	%r289, [%rd81+896];
	mad.lo.s32 	%r290, %r275, %r289, %r270;
	ld.const.u32 	%r291, [%rd81+1024];
	mad.lo.s32 	%r292, %r275, %r291, %r272;
	add.s32 	%r293, %r417, 3;
	mul.wide.u32 	%rd82, %r293, 4;
	add.s64 	%rd83, %rd11, %rd82;
	add.s64 	%rd84, %rd74, %rd82;
	ld.const.u32 	%r294, [%rd84];
	ld.local.u32 	%r295, [%rd83];
	mad.lo.s32 	%r436, %r295, %r294, %r276;
	ld.const.u32 	%r296, [%rd84+128];
	mad.lo.s32 	%r435, %r295, %r296, %r278;
	ld.const.u32 	%r297, [%rd84+256];
	mad.lo.s32 	%r434, %r295, %r297, %r280;
	ld.const.u32 	%r298, [%rd84+384];
	mad.lo.s32 	%r433, %r295, %r298, %r282;
	ld.const.u32 	%r299, [%rd84+512];
	mad.lo.s32 	%r432, %r295, %r299, %r284;
	ld.const.u32 	%r300, [%rd84+640];
	mad.lo.s32 	%r431, %r295, %r300, %r286;
	ld.const.u32 	%r301, [%rd84+768];
	mad.lo.s32 	%r430, %r295, %r301, %r288;
	ld.const.u32 	%r302, [%rd84+896];
	mad.lo.s32 	%r429, %r295, %r302, %r290;
	ld.const.u32 	%r303, [%rd84+1024];
	mad.lo.s32 	%r428, %r295, %r303, %r292;
	add.s32 	%r417, %r417, 4;
	setp.lt.u32	%p13, %r417, %r2;
	@%p13 bra 	BB2_21;

BB2_22:
	div.u32 	%r122, %r1, %r28;
	cvta.to.global.u64 	%rd85, %rd17;
	mul.wide.u32 	%rd86, %r430, 8;
	add.s64 	%rd87, %rd85, %rd86;
	ld.global.f64 	%fd1, [%rd87];
	ld.const.u32 	%r123, [dims];
	cvta.to.global.u64 	%rd88, %rd19;
	mul.wide.u32 	%rd89, %r29, 16;
	add.s64 	%rd90, %rd88, %rd89;
	ld.global.v2.f64 	{%fd108, %fd109}, [%rd90];
	mul.wide.u32 	%rd91, %r436, 8;
	add.s64 	%rd92, %rd8, %rd91;
	ld.global.f64 	%fd4, [%rd92];
	mul.wide.u32 	%rd93, %r435, 8;
	add.s64 	%rd94, %rd7, %rd93;
	ld.global.f64 	%fd5, [%rd94];
	mul.wide.u32 	%rd95, %r433, 8;
	add.s64 	%rd96, %rd6, %rd95;
	ld.global.f64 	%fd6, [%rd96];
	mul.wide.u32 	%rd97, %r432, 8;
	add.s64 	%rd98, %rd5, %rd97;
	ld.global.f64 	%fd7, [%rd98];
	setp.ne.s32	%p14, %r123, 3;
	@%p14 bra 	BB2_24;

	mul.wide.u32 	%rd99, %r434, 8;
	add.s64 	%rd100, %rd4, %rd99;
	ld.global.f64 	%fd382, [%rd100];
	mul.wide.u32 	%rd101, %r431, 8;
	add.s64 	%rd102, %rd3, %rd101;
	ld.global.f64 	%fd394, [%rd102];

BB2_24:
	cvta.to.global.u64 	%rd103, %rd18;
	mul.lo.s32 	%r304, %r29, %r123;
	mul.wide.u32 	%rd104, %r304, 8;
	add.s64 	%rd14, %rd103, %rd104;
	cvta.to.global.u64 	%rd105, %rd16;
	mul.wide.u32 	%rd106, %r428, 8;
	add.s64 	%rd15, %rd105, %rd106;
	ld.global.f64 	%fd12, [%rd15];
	abs.f64 	%fd13, %fd6;
	setp.gtu.f64	%p15, %fd6, 0d0000000000000000;
	@%p15 bra 	BB2_26;
	bra.uni 	BB2_25;

BB2_26:
	ld.const.f64 	%fd111, [box_max];
	ld.global.f64 	%fd383, [%rd14];
	sub.f64 	%fd384, %fd111, %fd383;
	bra.uni 	BB2_27;

BB2_25:
	ld.global.f64 	%fd383, [%rd14];
	ld.const.f64 	%fd110, [box_min];
	sub.f64 	%fd384, %fd383, %fd110;

BB2_27:
	div.rn.f64 	%fd20, %fd384, %fd13;
	abs.f64 	%fd21, %fd7;
	setp.gtu.f64	%p16, %fd7, 0d0000000000000000;
	@%p16 bra 	BB2_29;
	bra.uni 	BB2_28;

BB2_29:
	ld.const.f64 	%fd113, [box_max+8];
	ld.global.f64 	%fd385, [%rd14+8];
	sub.f64 	%fd386, %fd113, %fd385;
	bra.uni 	BB2_30;

BB2_28:
	ld.const.f64 	%fd112, [box_min+8];
	ld.global.f64 	%fd385, [%rd14+8];
	sub.f64 	%fd386, %fd385, %fd112;

BB2_30:
	div.rn.f64 	%fd28, %fd386, %fd21;
	setp.eq.s32	%p17, %r123, 3;
	@%p17 bra 	BB2_32;
	bra.uni 	BB2_31;

BB2_32:
	setp.gtu.f64	%p18, %fd394, 0d0000000000000000;
	abs.f64 	%fd30, %fd394;
	@%p18 bra 	BB2_34;
	bra.uni 	BB2_33;

BB2_34:
	ld.const.f64 	%fd117, [box_max+16];
	ld.global.f64 	%fd387, [%rd14+16];
	sub.f64 	%fd118, %fd117, %fd387;
	div.rn.f64 	%fd388, %fd118, %fd30;
	bra.uni 	BB2_35;

BB2_31:
	ld.global.f64 	%fd387, [%rd14+16];
	bra.uni 	BB2_35;

BB2_33:
	ld.const.f64 	%fd115, [box_min+16];
	ld.global.f64 	%fd387, [%rd14+16];
	sub.f64 	%fd116, %fd387, %fd115;
	div.rn.f64 	%fd388, %fd116, %fd30;

BB2_35:
	min.f64 	%fd119, %fd20, %fd28;
	min.f64 	%fd120, %fd119, %fd388;
	abs.f64 	%fd121, %fd120;
	ld.const.f64 	%fd37, [sigt];
	mul.f64 	%fd38, %fd121, %fd37;
	neg.f64 	%fd122, %fd38;
	mul.f64 	%fd123, %fd5, %fd385;
	fma.rn.f64 	%fd124, %fd4, %fd383, %fd123;
	fma.rn.f64 	%fd125, %fd382, %fd387, %fd124;
	mov.f64 	%fd126, 0dC01921FB54442D18;
	div.rn.f64 	%fd127, %fd126, %fd12;
	mul.f64 	%fd390, %fd127, %fd125;
	mov.f64 	%fd128, 0d4338000000000000;
	mov.f64 	%fd129, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd130, %fd122, %fd129, %fd128;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r124, %temp}, %fd130;
	}
	mov.f64 	%fd131, 0dC338000000000000;
	add.rn.f64 	%fd132, %fd130, %fd131;
	mov.f64 	%fd133, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd134, %fd132, %fd133, %fd122;
	mov.f64 	%fd135, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd136, %fd132, %fd135, %fd134;
	mov.f64 	%fd137, 0d3E928AF3FCA213EA;
	mov.f64 	%fd138, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd139, %fd138, %fd136, %fd137;
	mov.f64 	%fd140, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd141, %fd139, %fd136, %fd140;
	mov.f64 	%fd142, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd143, %fd141, %fd136, %fd142;
	mov.f64 	%fd144, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd145, %fd143, %fd136, %fd144;
	mov.f64 	%fd146, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd147, %fd145, %fd136, %fd146;
	mov.f64 	%fd148, 0d3F81111111122322;
	fma.rn.f64 	%fd149, %fd147, %fd136, %fd148;
	mov.f64 	%fd150, 0d3FA55555555502A1;
	fma.rn.f64 	%fd151, %fd149, %fd136, %fd150;
	mov.f64 	%fd152, 0d3FC5555555555511;
	fma.rn.f64 	%fd153, %fd151, %fd136, %fd152;
	mov.f64 	%fd154, 0d3FE000000000000B;
	fma.rn.f64 	%fd155, %fd153, %fd136, %fd154;
	mov.f64 	%fd156, 0d3FF0000000000000;
	fma.rn.f64 	%fd157, %fd155, %fd136, %fd156;
	fma.rn.f64 	%fd158, %fd157, %fd136, %fd156;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r125, %temp}, %fd158;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r126}, %fd158;
	}
	shl.b32 	%r305, %r124, 20;
	add.s32 	%r306, %r126, %r305;
	mov.b64 	%fd389, {%r125, %r306};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r307}, %fd122;
	}
	mov.b32 	 %f3, %r307;
	abs.f32 	%f1, %f3;
	setp.lt.f32	%p19, %f1, 0f4086232B;
	@%p19 bra 	BB2_38;

	setp.gt.f64	%p20, %fd38, 0d8000000000000000;
	mov.f64 	%fd159, 0d7FF0000000000000;
	sub.f64 	%fd160, %fd159, %fd38;
	selp.f64	%fd389, 0d0000000000000000, %fd160, %p20;
	setp.geu.f32	%p21, %f1, 0f40874800;
	@%p21 bra 	BB2_38;

	mov.f64 	%fd377, 0d4338000000000000;
	mov.f64 	%fd376, 0d3FF71547652B82FE;
	neg.f64 	%fd375, %fd38;
	fma.rn.f64 	%fd374, %fd375, %fd376, %fd377;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r371, %temp}, %fd374;
	}
	shr.u32 	%r308, %r371, 31;
	add.s32 	%r309, %r371, %r308;
	shr.s32 	%r310, %r309, 1;
	shl.b32 	%r311, %r310, 20;
	add.s32 	%r312, %r311, %r126;
	mov.b64 	%fd161, {%r125, %r312};
	sub.s32 	%r313, %r371, %r310;
	shl.b32 	%r314, %r313, 20;
	add.s32 	%r315, %r314, 1072693248;
	mov.u32 	%r316, 0;
	mov.b64 	%fd162, {%r316, %r315};
	mul.f64 	%fd389, %fd161, %fd162;

BB2_38:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r317}, %fd390;
	}
	and.b32  	%r318, %r317, 2147483647;
	setp.ne.s32	%p22, %r318, 2146435072;
	@%p22 bra 	BB2_41;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r319, %temp}, %fd390;
	}
	setp.ne.s32	%p23, %r319, 0;
	@%p23 bra 	BB2_41;

	mov.f64 	%fd163, 0d0000000000000000;
	mul.rn.f64 	%fd390, %fd390, %fd163;

BB2_41:
	add.u64 	%rd153, %SPL, 0;
	mul.f64 	%fd164, %fd390, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r437, %fd164;
	st.local.u32 	[%rd153], %r437;
	cvt.rn.f64.s32	%fd165, %r437;
	neg.f64 	%fd166, %fd165;
	mov.f64 	%fd167, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd168, %fd166, %fd167, %fd390;
	mov.f64 	%fd169, 0d3C91A62633145C00;
	fma.rn.f64 	%fd170, %fd166, %fd169, %fd168;
	mov.f64 	%fd171, 0d397B839A252049C0;
	fma.rn.f64 	%fd391, %fd166, %fd171, %fd170;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r320}, %fd390;
	}
	and.b32  	%r321, %r320, 2145386496;
	setp.lt.u32	%p24, %r321, 1105199104;
	@%p24 bra 	BB2_43;

	add.u64 	%rd159, %SPL, 0;
	add.u64 	%rd142, %SP, 0;
	// Callseq Start 7
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd390;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd142;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd391, [retval0+0];
	
	//{
	}// Callseq End 7
	ld.local.u32 	%r437, [%rd159];

BB2_43:
	mov.f64 	%fd370, 0d3FF0000000000000;
	mul.rn.f64 	%fd172, %fd391, %fd391;
	mov.f64 	%fd173, 0d3E21EEA7C1EF8528;
	mov.f64 	%fd174, 0dBDA8FF8320FD8164;
	fma.rn.f64 	%fd175, %fd174, %fd172, %fd173;
	mov.f64 	%fd176, 0dBE927E4F8E06E6D9;
	fma.rn.f64 	%fd177, %fd175, %fd172, %fd176;
	mov.f64 	%fd178, 0d3EFA01A019DDBCE9;
	fma.rn.f64 	%fd179, %fd177, %fd172, %fd178;
	mov.f64 	%fd180, 0dBF56C16C16C15D47;
	fma.rn.f64 	%fd181, %fd179, %fd172, %fd180;
	mov.f64 	%fd182, 0d3FA5555555555551;
	fma.rn.f64 	%fd183, %fd181, %fd172, %fd182;
	mov.f64 	%fd184, 0dBFE0000000000000;
	fma.rn.f64 	%fd185, %fd183, %fd172, %fd184;
	fma.rn.f64 	%fd187, %fd185, %fd172, %fd370;
	mov.f64 	%fd188, 0dBE5AE5F12CB0D246;
	mov.f64 	%fd189, 0d3DE5DB65F9785EBA;
	fma.rn.f64 	%fd190, %fd189, %fd172, %fd188;
	mov.f64 	%fd191, 0d3EC71DE369ACE392;
	fma.rn.f64 	%fd192, %fd190, %fd172, %fd191;
	mov.f64 	%fd193, 0dBF2A01A019DB62A1;
	fma.rn.f64 	%fd194, %fd192, %fd172, %fd193;
	mov.f64 	%fd195, 0d3F81111111110818;
	fma.rn.f64 	%fd196, %fd194, %fd172, %fd195;
	mov.f64 	%fd197, 0dBFC5555555555554;
	fma.rn.f64 	%fd198, %fd196, %fd172, %fd197;
	mov.f64 	%fd199, 0d0000000000000000;
	fma.rn.f64 	%fd200, %fd198, %fd172, %fd199;
	fma.rn.f64 	%fd201, %fd200, %fd391, %fd391;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r322}, %fd201;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r323, %temp}, %fd201;
	}
	xor.b32  	%r324, %r322, -2147483648;
	mov.b64 	%fd202, {%r323, %r324};
	and.b32  	%r325, %r437, 1;
	setp.eq.b32	%p25, %r325, 1;
	not.pred 	%p26, %p25;
	selp.f64	%fd392, %fd201, %fd187, %p26;
	selp.f64	%fd393, %fd187, %fd202, %p26;
	and.b32  	%r326, %r437, 2;
	setp.eq.s32	%p27, %r326, 0;
	@%p27 bra 	BB2_45;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r327}, %fd392;
	}
	xor.b32  	%r328, %r327, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r329, %temp}, %fd392;
	}
	mov.b64 	%fd392, {%r329, %r328};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r330}, %fd393;
	}
	xor.b32  	%r331, %r330, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r332, %temp}, %fd393;
	}
	mov.b64 	%fd393, {%r332, %r331};

BB2_45:
	ld.param.u64 	%rd144, [_Z9ff_singleP7double2PKS_PKdS4_S4_S2_S4_S4_S4_S4_S4_S4__param_1];
	cvta.to.global.u64 	%rd143, %rd144;
	mul.f64 	%fd203, %fd389, %fd393;
	mul.f64 	%fd204, %fd1, %fd203;
	mul.f64 	%fd205, %fd389, %fd392;
	mul.f64 	%fd206, %fd1, %fd205;
	mul.f64 	%fd207, %fd109, %fd206;
	neg.f64 	%fd208, %fd207;
	fma.rn.f64 	%fd209, %fd204, %fd108, %fd208;
	mul.f64 	%fd210, %fd108, %fd206;
	fma.rn.f64 	%fd211, %fd204, %fd109, %fd210;
	mul.wide.u32 	%rd108, %r429, 16;
	add.s64 	%rd109, %rd143, %rd108;
	ld.global.v2.f64 	{%fd212, %fd213}, [%rd109];
	mul.f64 	%fd216, %fd211, %fd213;
	neg.f64 	%fd217, %fd216;
	fma.rn.f64 	%fd55, %fd209, %fd212, %fd217;
	mul.f64 	%fd218, %fd211, %fd212;
	fma.rn.f64 	%fd56, %fd209, %fd213, %fd218;
	ld.const.u32 	%r333, [ff_corrParamNum];
	setp.eq.s32	%p28, %r333, 2;
	@%p28 bra 	BB2_47;
	bra.uni 	BB2_46;

BB2_47:
	ld.const.u32 	%r369, [dims];
	setp.ne.s32	%p43, %r369, 3;
	ld.param.u64 	%rd148, [_Z9ff_singleP7double2PKS_PKdS4_S4_S2_S4_S4_S4_S4_S4_S4__param_7];
	cvta.to.global.u64 	%rd147, %rd148;
	ld.param.u64 	%rd137, [_Z9ff_singleP7double2PKS_PKdS4_S4_S2_S4_S4_S4_S4_S4_S4__param_10];
	cvta.to.global.u64 	%rd136, %rd137;
	ld.param.u64 	%rd135, [_Z9ff_singleP7double2PKS_PKdS4_S4_S2_S4_S4_S4_S4_S4_S4__param_9];
	cvta.to.global.u64 	%rd134, %rd135;
	ld.param.u64 	%rd133, [_Z9ff_singleP7double2PKS_PKdS4_S4_S2_S4_S4_S4_S4_S4_S4__param_6];
	cvta.to.global.u64 	%rd132, %rd133;
	add.s32 	%r334, %r436, 1;
	mul.wide.u32 	%rd113, %r334, 8;
	add.s64 	%rd114, %rd132, %rd113;
	ld.global.f64 	%fd57, [%rd114];
	add.s32 	%r335, %r435, 1;
	mul.wide.u32 	%rd115, %r335, 8;
	add.s64 	%rd116, %rd147, %rd115;
	ld.global.f64 	%fd58, [%rd116];
	add.s32 	%r336, %r433, 1;
	mul.wide.u32 	%rd117, %r336, 8;
	add.s64 	%rd118, %rd134, %rd117;
	ld.global.f64 	%fd59, [%rd118];
	add.s32 	%r337, %r432, 1;
	mul.wide.u32 	%rd119, %r337, 8;
	add.s64 	%rd120, %rd136, %rd119;
	ld.global.f64 	%fd60, [%rd120];
	@%p43 bra 	BB2_49;

	ld.param.u64 	%rd141, [_Z9ff_singleP7double2PKS_PKdS4_S4_S2_S4_S4_S4_S4_S4_S4__param_11];
	cvta.to.global.u64 	%rd140, %rd141;
	ld.param.u64 	%rd139, [_Z9ff_singleP7double2PKS_PKdS4_S4_S2_S4_S4_S4_S4_S4_S4__param_8];
	cvta.to.global.u64 	%rd138, %rd139;
	add.s32 	%r338, %r434, 1;
	mul.wide.u32 	%rd121, %r338, 8;
	add.s64 	%rd122, %rd138, %rd121;
	ld.global.f64 	%fd382, [%rd122];
	add.s32 	%r339, %r431, 1;
	mul.wide.u32 	%rd123, %r339, 8;
	add.s64 	%rd124, %rd140, %rd123;
	ld.global.f64 	%fd394, [%rd124];

BB2_49:
	ld.global.f64 	%fd65, [%rd15];
	abs.f64 	%fd66, %fd59;
	setp.gtu.f64	%p30, %fd59, 0d0000000000000000;
	@%p30 bra 	BB2_51;
	bra.uni 	BB2_50;

BB2_51:
	ld.const.f64 	%fd222, [box_max];
	ld.global.f64 	%fd396, [%rd14];
	sub.f64 	%fd397, %fd222, %fd396;
	bra.uni 	BB2_52;

BB2_46:
	ld.param.u64 	%rd146, [_Z9ff_singleP7double2PKS_PKdS4_S4_S2_S4_S4_S4_S4_S4_S4__param_0];
	cvta.to.global.u64 	%rd145, %rd146;
	mul.wide.u32 	%rd110, %r122, 16;
	add.s64 	%rd111, %rd145, %rd110;
	atom.global.add.f64 	%fd219, [%rd111], %fd55;
	add.s64 	%rd112, %rd111, 8;
	atom.global.add.f64 	%fd220, [%rd112], %fd56;
	bra.uni 	BB2_71;

BB2_50:
	ld.global.f64 	%fd396, [%rd14];
	ld.const.f64 	%fd221, [box_min];
	sub.f64 	%fd397, %fd396, %fd221;

BB2_52:
	div.rn.f64 	%fd73, %fd397, %fd66;
	abs.f64 	%fd74, %fd60;
	setp.gtu.f64	%p31, %fd60, 0d0000000000000000;
	@%p31 bra 	BB2_54;
	bra.uni 	BB2_53;

BB2_54:
	ld.const.f64 	%fd224, [box_max+8];
	ld.global.f64 	%fd398, [%rd14+8];
	sub.f64 	%fd399, %fd224, %fd398;
	bra.uni 	BB2_55;

BB2_53:
	ld.const.f64 	%fd223, [box_min+8];
	ld.global.f64 	%fd398, [%rd14+8];
	sub.f64 	%fd399, %fd398, %fd223;

BB2_55:
	ld.const.u32 	%r370, [dims];
	setp.eq.s32	%p44, %r370, 3;
	div.rn.f64 	%fd81, %fd399, %fd74;
	@%p44 bra 	BB2_57;
	bra.uni 	BB2_56;

BB2_57:
	setp.gtu.f64	%p33, %fd394, 0d0000000000000000;
	abs.f64 	%fd83, %fd394;
	@%p33 bra 	BB2_59;
	bra.uni 	BB2_58;

BB2_59:
	ld.const.f64 	%fd228, [box_max+16];
	ld.global.f64 	%fd400, [%rd14+16];
	sub.f64 	%fd229, %fd228, %fd400;
	div.rn.f64 	%fd401, %fd229, %fd83;
	bra.uni 	BB2_60;

BB2_56:
	ld.global.f64 	%fd400, [%rd14+16];
	bra.uni 	BB2_60;

BB2_58:
	ld.const.f64 	%fd226, [box_min+16];
	ld.global.f64 	%fd400, [%rd14+16];
	sub.f64 	%fd227, %fd400, %fd226;
	div.rn.f64 	%fd401, %fd227, %fd83;

BB2_60:
	ld.const.f64 	%fd372, [sigt];
	mov.f64 	%fd371, 0d3FF0000000000000;
	mov.f64 	%fd354, 0d3FE000000000000B;
	mov.f64 	%fd353, 0d3FC5555555555511;
	mov.f64 	%fd352, 0d3FA55555555502A1;
	mov.f64 	%fd351, 0d3F81111111122322;
	mov.f64 	%fd350, 0d3F56C16C1852B7AF;
	mov.f64 	%fd349, 0d3F2A01A014761F65;
	mov.f64 	%fd348, 0d3EFA01997C89EB71;
	mov.f64 	%fd347, 0d3EC71DEE62401315;
	mov.f64 	%fd346, 0d3E928AF3FCA213EA;
	mov.f64 	%fd345, 0d3E5ADE1569CE2BDF;
	mov.f64 	%fd344, 0dBC7ABC9E3B39803F;
	mov.f64 	%fd343, 0dBFE62E42FEFA39EF;
	mov.f64 	%fd342, 0dC338000000000000;
	mov.f64 	%fd341, 0d4338000000000000;
	mov.f64 	%fd340, 0d3FF71547652B82FE;
	mov.f64 	%fd339, 0dC01921FB54442D18;
	min.f64 	%fd230, %fd73, %fd81;
	min.f64 	%fd231, %fd230, %fd401;
	abs.f64 	%fd232, %fd231;
	mul.f64 	%fd90, %fd232, %fd372;
	neg.f64 	%fd233, %fd90;
	mul.f64 	%fd234, %fd58, %fd398;
	fma.rn.f64 	%fd235, %fd57, %fd396, %fd234;
	fma.rn.f64 	%fd236, %fd382, %fd400, %fd235;
	div.rn.f64 	%fd238, %fd339, %fd65;
	mul.f64 	%fd403, %fd238, %fd236;
	fma.rn.f64 	%fd241, %fd233, %fd340, %fd341;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r130, %temp}, %fd241;
	}
	add.rn.f64 	%fd243, %fd241, %fd342;
	fma.rn.f64 	%fd245, %fd243, %fd343, %fd233;
	fma.rn.f64 	%fd247, %fd243, %fd344, %fd245;
	fma.rn.f64 	%fd250, %fd345, %fd247, %fd346;
	fma.rn.f64 	%fd252, %fd250, %fd247, %fd347;
	fma.rn.f64 	%fd254, %fd252, %fd247, %fd348;
	fma.rn.f64 	%fd256, %fd254, %fd247, %fd349;
	fma.rn.f64 	%fd258, %fd256, %fd247, %fd350;
	fma.rn.f64 	%fd260, %fd258, %fd247, %fd351;
	fma.rn.f64 	%fd262, %fd260, %fd247, %fd352;
	fma.rn.f64 	%fd264, %fd262, %fd247, %fd353;
	fma.rn.f64 	%fd266, %fd264, %fd247, %fd354;
	fma.rn.f64 	%fd268, %fd266, %fd247, %fd371;
	fma.rn.f64 	%fd269, %fd268, %fd247, %fd371;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r131, %temp}, %fd269;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r132}, %fd269;
	}
	shl.b32 	%r340, %r130, 20;
	add.s32 	%r341, %r132, %r340;
	mov.b64 	%fd402, {%r131, %r341};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r342}, %fd233;
	}
	mov.b32 	 %f4, %r342;
	abs.f32 	%f2, %f4;
	setp.lt.f32	%p34, %f2, 0f4086232B;
	@%p34 bra 	BB2_63;

	setp.gt.f64	%p35, %fd90, 0d8000000000000000;
	mov.f64 	%fd270, 0d7FF0000000000000;
	sub.f64 	%fd271, %fd270, %fd90;
	selp.f64	%fd402, 0d0000000000000000, %fd271, %p35;
	setp.geu.f32	%p36, %f2, 0f40874800;
	@%p36 bra 	BB2_63;

	shr.u32 	%r343, %r130, 31;
	add.s32 	%r344, %r130, %r343;
	shr.s32 	%r345, %r344, 1;
	shl.b32 	%r346, %r345, 20;
	add.s32 	%r347, %r346, %r132;
	mov.b64 	%fd272, {%r131, %r347};
	sub.s32 	%r348, %r130, %r345;
	shl.b32 	%r349, %r348, 20;
	add.s32 	%r350, %r349, 1072693248;
	mov.u32 	%r351, 0;
	mov.b64 	%fd273, {%r351, %r350};
	mul.f64 	%fd402, %fd272, %fd273;

BB2_63:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r352}, %fd403;
	}
	and.b32  	%r353, %r352, 2147483647;
	setp.ne.s32	%p37, %r353, 2146435072;
	@%p37 bra 	BB2_66;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r354, %temp}, %fd403;
	}
	setp.ne.s32	%p38, %r354, 0;
	@%p38 bra 	BB2_66;

	mov.f64 	%fd380, 0d0000000000000000;
	mul.rn.f64 	%fd403, %fd403, %fd380;

BB2_66:
	add.u64 	%rd155, %SPL, 0;
	mov.f64 	%fd357, 0d397B839A252049C0;
	mov.f64 	%fd356, 0d3C91A62633145C00;
	mov.f64 	%fd355, 0d3FF921FB54442D18;
	mul.f64 	%fd275, %fd403, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r438, %fd275;
	st.local.u32 	[%rd155], %r438;
	cvt.rn.f64.s32	%fd276, %r438;
	neg.f64 	%fd277, %fd276;
	fma.rn.f64 	%fd279, %fd277, %fd355, %fd403;
	fma.rn.f64 	%fd281, %fd277, %fd356, %fd279;
	fma.rn.f64 	%fd404, %fd277, %fd357, %fd281;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r355}, %fd403;
	}
	and.b32  	%r356, %r355, 2145386496;
	setp.lt.u32	%p39, %r356, 1105199104;
	@%p39 bra 	BB2_68;

	add.u64 	%rd157, %SPL, 0;
	add.u64 	%rd131, %SP, 0;
	// Callseq Start 8
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd403;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd131;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd404, [retval0+0];
	
	//{
	}// Callseq End 8
	ld.local.u32 	%r438, [%rd157];

BB2_68:
	mov.f64 	%fd379, 0dBFC5555555555554;
	mov.f64 	%fd378, 0d0000000000000000;
	mov.f64 	%fd373, 0d3FF0000000000000;
	mov.f64 	%fd369, 0d3F81111111110818;
	mov.f64 	%fd368, 0dBF2A01A019DB62A1;
	mov.f64 	%fd367, 0d3EC71DE369ACE392;
	mov.f64 	%fd366, 0dBE5AE5F12CB0D246;
	mov.f64 	%fd365, 0d3DE5DB65F9785EBA;
	mov.f64 	%fd364, 0dBFE0000000000000;
	mov.f64 	%fd363, 0d3FA5555555555551;
	mov.f64 	%fd362, 0dBF56C16C16C15D47;
	mov.f64 	%fd361, 0d3EFA01A019DDBCE9;
	mov.f64 	%fd360, 0dBE927E4F8E06E6D9;
	mov.f64 	%fd359, 0d3E21EEA7C1EF8528;
	mov.f64 	%fd358, 0dBDA8FF8320FD8164;
	mul.rn.f64 	%fd283, %fd404, %fd404;
	fma.rn.f64 	%fd286, %fd358, %fd283, %fd359;
	fma.rn.f64 	%fd288, %fd286, %fd283, %fd360;
	fma.rn.f64 	%fd290, %fd288, %fd283, %fd361;
	fma.rn.f64 	%fd292, %fd290, %fd283, %fd362;
	fma.rn.f64 	%fd294, %fd292, %fd283, %fd363;
	fma.rn.f64 	%fd296, %fd294, %fd283, %fd364;
	fma.rn.f64 	%fd298, %fd296, %fd283, %fd373;
	fma.rn.f64 	%fd301, %fd365, %fd283, %fd366;
	fma.rn.f64 	%fd303, %fd301, %fd283, %fd367;
	fma.rn.f64 	%fd305, %fd303, %fd283, %fd368;
	fma.rn.f64 	%fd307, %fd305, %fd283, %fd369;
	fma.rn.f64 	%fd309, %fd307, %fd283, %fd379;
	fma.rn.f64 	%fd311, %fd309, %fd283, %fd378;
	fma.rn.f64 	%fd312, %fd311, %fd404, %fd404;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r357}, %fd312;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r358, %temp}, %fd312;
	}
	xor.b32  	%r359, %r357, -2147483648;
	mov.b64 	%fd313, {%r358, %r359};
	and.b32  	%r360, %r438, 1;
	setp.eq.b32	%p40, %r360, 1;
	not.pred 	%p41, %p40;
	selp.f64	%fd405, %fd312, %fd298, %p41;
	selp.f64	%fd406, %fd298, %fd313, %p41;
	and.b32  	%r361, %r438, 2;
	setp.eq.s32	%p42, %r361, 0;
	@%p42 bra 	BB2_70;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r362}, %fd405;
	}
	xor.b32  	%r363, %r362, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r364, %temp}, %fd405;
	}
	mov.b64 	%fd405, {%r364, %r363};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r365}, %fd406;
	}
	xor.b32  	%r366, %r365, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r367, %temp}, %fd406;
	}
	mov.b64 	%fd406, {%r367, %r366};

BB2_70:
	ld.param.u64 	%rd152, [_Z9ff_singleP7double2PKS_PKdS4_S4_S2_S4_S4_S4_S4_S4_S4__param_0];
	cvta.to.global.u64 	%rd151, %rd152;
	ld.param.u64 	%rd150, [_Z9ff_singleP7double2PKS_PKdS4_S4_S2_S4_S4_S4_S4_S4_S4__param_1];
	cvta.to.global.u64 	%rd149, %rd150;
	mul.f64 	%fd314, %fd402, %fd406;
	mul.f64 	%fd315, %fd1, %fd314;
	mul.f64 	%fd316, %fd402, %fd405;
	mul.f64 	%fd317, %fd1, %fd316;
	mul.f64 	%fd318, %fd109, %fd317;
	neg.f64 	%fd319, %fd318;
	fma.rn.f64 	%fd320, %fd315, %fd108, %fd319;
	mul.f64 	%fd321, %fd108, %fd317;
	fma.rn.f64 	%fd322, %fd315, %fd109, %fd321;
	add.s32 	%r368, %r429, 1;
	mul.wide.u32 	%rd126, %r368, 16;
	add.s64 	%rd127, %rd149, %rd126;
	ld.global.v2.f64 	{%fd323, %fd324}, [%rd127];
	mul.f64 	%fd327, %fd322, %fd324;
	neg.f64 	%fd328, %fd327;
	fma.rn.f64 	%fd329, %fd320, %fd323, %fd328;
	mul.f64 	%fd330, %fd322, %fd323;
	fma.rn.f64 	%fd331, %fd320, %fd324, %fd330;
	mul.f64 	%fd332, %fd56, %fd331;
	fma.rn.f64 	%fd333, %fd55, %fd329, %fd332;
	neg.f64 	%fd334, %fd331;
	mul.f64 	%fd335, %fd56, %fd329;
	fma.rn.f64 	%fd336, %fd55, %fd334, %fd335;
	mul.wide.u32 	%rd128, %r122, 16;
	add.s64 	%rd129, %rd151, %rd128;
	atom.global.add.f64 	%fd337, [%rd129], %fd333;
	add.s64 	%rd130, %rd129, 8;
	atom.global.add.f64 	%fd338, [%rd130], %fd336;

BB2_71:
	ret;
}

	// .globl	_Z11ff_multipleP7double2PKS_PKdPKbS4_S4_S4_S2_S4_S4_S4_S4_S4_S4_
.visible .entry _Z11ff_multipleP7double2PKS_PKdPKbS4_S4_S4_S2_S4_S4_S4_S4_S4_S4_(
	.param .u64 _Z11ff_multipleP7double2PKS_PKdPKbS4_S4_S4_S2_S4_S4_S4_S4_S4_S4__param_0,
	.param .u64 _Z11ff_multipleP7double2PKS_PKdPKbS4_S4_S4_S2_S4_S4_S4_S4_S4_S4__param_1,
	.param .u64 _Z11ff_multipleP7double2PKS_PKdPKbS4_S4_S4_S2_S4_S4_S4_S4_S4_S4__param_2,
	.param .u64 _Z11ff_multipleP7double2PKS_PKdPKbS4_S4_S4_S2_S4_S4_S4_S4_S4_S4__param_3,
	.param .u64 _Z11ff_multipleP7double2PKS_PKdPKbS4_S4_S4_S2_S4_S4_S4_S4_S4_S4__param_4,
	.param .u64 _Z11ff_multipleP7double2PKS_PKdPKbS4_S4_S4_S2_S4_S4_S4_S4_S4_S4__param_5,
	.param .u64 _Z11ff_multipleP7double2PKS_PKdPKbS4_S4_S4_S2_S4_S4_S4_S4_S4_S4__param_6,
	.param .u64 _Z11ff_multipleP7double2PKS_PKdPKbS4_S4_S4_S2_S4_S4_S4_S4_S4_S4__param_7,
	.param .u64 _Z11ff_multipleP7double2PKS_PKdPKbS4_S4_S4_S2_S4_S4_S4_S4_S4_S4__param_8,
	.param .u64 _Z11ff_multipleP7double2PKS_PKdPKbS4_S4_S4_S2_S4_S4_S4_S4_S4_S4__param_9,
	.param .u64 _Z11ff_multipleP7double2PKS_PKdPKbS4_S4_S4_S2_S4_S4_S4_S4_S4_S4__param_10,
	.param .u64 _Z11ff_multipleP7double2PKS_PKdPKbS4_S4_S4_S2_S4_S4_S4_S4_S4_S4__param_11,
	.param .u64 _Z11ff_multipleP7double2PKS_PKdPKbS4_S4_S4_S2_S4_S4_S4_S4_S4_S4__param_12,
	.param .u64 _Z11ff_multipleP7double2PKS_PKdPKbS4_S4_S4_S2_S4_S4_S4_S4_S4_S4__param_13
)
{
	.local .align 16 .b8 	__local_depot3[144];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<214>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<670>;
	.reg .f64 	%fd<1082>;
	.reg .b64 	%rd<209>;


	mov.u64 	%SPL, __local_depot3;
	cvta.local.u64 	%SP, %SPL;
	add.u64 	%rd12, %SPL, 16;
	mov.u32 	%r145, %ntid.x;
	mov.u32 	%r146, %ctaid.x;
	mov.u32 	%r147, %tid.x;
	mad.lo.s32 	%r1, %r145, %r146, %r147;
	ld.const.u32 	%r2, [ff_scattering_maxDim];
	add.s32 	%r611, %r2, -1;
	cvt.u64.u32	%rd13, %r611;
	mul.wide.u32 	%rd38, %r611, 4;
	mov.u64 	%rd39, ff_scattering_dimProd;
	add.s64 	%rd40, %rd39, %rd38;
	ld.const.u32 	%r149, [%rd40];
	setp.ge.u32	%p7, %r1, %r149;
	@%p7 bra 	BB3_253;

	ld.param.u64 	%rd192, [_Z11ff_multipleP7double2PKS_PKdPKbS4_S4_S4_S2_S4_S4_S4_S4_S4_S4__param_3];
	cvta.to.global.u64 	%rd41, %rd192;
	ld.const.u32 	%r3, [ff_scattering_dimProd];
	rem.u32 	%r150, %r1, %r3;
	cvt.u64.u32	%rd42, %r150;
	add.s64 	%rd43, %rd41, %rd42;
	ld.global.u8 	%rs1, [%rd43];
	setp.eq.s16	%p8, %rs1, 0;
	@%p8 bra 	BB3_253;

	setp.eq.s32	%p9, %r2, 1;
	@%p9 bra 	BB3_3;

	and.b32  	%r152, %r611, 3;
	mov.u32 	%r620, 0;
	setp.eq.s32	%p10, %r152, 0;
	@%p10 bra 	BB3_5;

	setp.eq.s32	%p11, %r152, 1;
	@%p11 bra 	BB3_7;
	bra.uni 	BB3_8;

BB3_7:
	mov.u32 	%r615, %r611;
	mov.u32 	%r611, %r2;
	bra.uni 	BB3_12;

BB3_3:
	mov.u32 	%r620, %r1;
	bra.uni 	BB3_16;

BB3_5:
	mov.u32 	%r615, %r2;
	bra.uni 	BB3_13;

BB3_8:
	setp.eq.s32	%p12, %r152, 2;
	@%p12 bra 	BB3_9;
	bra.uni 	BB3_10;

BB3_9:
	mov.u32 	%r608, %r2;
	mov.u32 	%r609, %r1;
	bra.uni 	BB3_11;

BB3_10:
	add.s32 	%r611, %r2, -2;
	mul.wide.u32 	%rd44, %r611, 4;
	add.s64 	%rd46, %rd39, %rd44;
	ld.const.u32 	%r153, [%rd46];
	rem.u32 	%r609, %r1, %r153;
	div.u32 	%r154, %r1, %r153;
	shl.b64 	%rd47, %rd13, 2;
	add.s64 	%rd48, %rd12, %rd47;
	st.local.u32 	[%rd48], %r154;
	add.s32 	%r608, %r2, -1;

BB3_11:
	add.s32 	%r155, %r608, -2;
	mul.wide.u32 	%rd49, %r155, 4;
	add.s64 	%rd51, %rd39, %rd49;
	ld.const.u32 	%r156, [%rd51];
	rem.u32 	%r1, %r609, %r156;
	div.u32 	%r157, %r609, %r156;
	mul.wide.u32 	%rd52, %r611, 4;
	add.s64 	%rd53, %rd12, %rd52;
	st.local.u32 	[%rd53], %r157;
	add.s32 	%r615, %r611, -1;

BB3_12:
	add.s32 	%r158, %r611, -2;
	mul.wide.u32 	%rd54, %r158, 4;
	add.s64 	%rd56, %rd39, %rd54;
	ld.const.u32 	%r159, [%rd56];
	rem.u32 	%r620, %r1, %r159;
	div.u32 	%r160, %r1, %r159;
	mul.wide.u32 	%rd57, %r615, 4;
	add.s64 	%rd58, %rd12, %rd57;
	st.local.u32 	[%rd58], %r160;
	add.s32 	%r611, %r615, -1;
	mov.u32 	%r1, %r620;

BB3_13:
	add.s32 	%r582, %r2, -1;
	setp.lt.u32	%p13, %r582, 4;
	@%p13 bra 	BB3_16;

	mov.u32 	%r620, %r1;

BB3_15:
	add.s32 	%r162, %r615, -2;
	mul.wide.u32 	%rd59, %r162, 4;
	add.s64 	%rd61, %rd39, %rd59;
	ld.const.u32 	%r163, [%rd61];
	rem.u32 	%r164, %r620, %r163;
	div.u32 	%r165, %r620, %r163;
	mul.wide.u32 	%rd62, %r611, 4;
	add.s64 	%rd63, %rd12, %rd62;
	st.local.u32 	[%rd63], %r165;
	add.s32 	%r166, %r611, -2;
	mul.wide.u32 	%rd64, %r166, 4;
	add.s64 	%rd65, %rd39, %rd64;
	ld.const.u32 	%r167, [%rd65];
	rem.u32 	%r168, %r164, %r167;
	div.u32 	%r169, %r164, %r167;
	add.s32 	%r170, %r611, -1;
	mul.wide.u32 	%rd66, %r170, 4;
	add.s64 	%rd67, %rd12, %rd66;
	st.local.u32 	[%rd67], %r169;
	add.s32 	%r615, %r611, -3;
	mul.wide.u32 	%rd68, %r615, 4;
	add.s64 	%rd69, %rd39, %rd68;
	ld.const.u32 	%r171, [%rd69];
	rem.u32 	%r172, %r168, %r171;
	div.u32 	%r173, %r168, %r171;
	add.s64 	%rd70, %rd12, %rd64;
	st.local.u32 	[%rd70], %r173;
	add.s32 	%r611, %r611, -4;
	mul.wide.u32 	%rd71, %r611, 4;
	add.s64 	%rd72, %rd39, %rd71;
	ld.const.u32 	%r174, [%rd72];
	rem.u32 	%r620, %r172, %r174;
	div.u32 	%r175, %r172, %r174;
	add.s64 	%rd73, %rd12, %rd68;
	st.local.u32 	[%rd73], %r175;
	setp.ne.s32	%p14, %r611, 0;
	@%p14 bra 	BB3_15;

BB3_16:
	ld.const.u32 	%r580, [ff_scattering_dimProd];
	rem.u32 	%r29, %r620, %r580;
	st.local.u32 	[%rd12], %r29;
	setp.eq.s32	%p15, %r2, 0;
	mov.u32 	%r659, 0;
	mov.u32 	%r660, %r659;
	mov.u32 	%r661, %r659;
	mov.u32 	%r662, %r659;
	mov.u32 	%r663, %r659;
	mov.u32 	%r664, %r659;
	mov.u32 	%r665, %r659;
	mov.u32 	%r666, %r659;
	@%p15 bra 	BB3_27;

	and.b32  	%r211, %r2, 3;
	mov.u32 	%r659, 0;
	setp.eq.s32	%p16, %r211, 0;
	@%p16 bra 	BB3_18;

	setp.eq.s32	%p17, %r211, 1;
	@%p17 bra 	BB3_20;
	bra.uni 	BB3_21;

BB3_20:
	mov.u32 	%r631, %r29;
	mov.u32 	%r633, %r659;
	mov.u32 	%r634, %r659;
	mov.u32 	%r635, %r659;
	mov.u32 	%r636, %r659;
	mov.u32 	%r637, %r659;
	mov.u32 	%r638, %r659;
	mov.u32 	%r639, %r659;
	mov.u32 	%r640, %r659;
	bra.uni 	BB3_24;

BB3_18:
	mov.u32 	%r660, %r659;
	mov.u32 	%r661, %r659;
	mov.u32 	%r662, %r659;
	mov.u32 	%r663, %r659;
	mov.u32 	%r664, %r659;
	mov.u32 	%r665, %r659;
	mov.u32 	%r666, %r659;
	mov.u32 	%r649, %r659;
	bra.uni 	BB3_25;

BB3_21:
	setp.eq.s32	%p18, %r211, 2;
	mov.u32 	%r621, %r29;
	mov.u32 	%r623, %r659;
	mov.u32 	%r624, %r659;
	mov.u32 	%r625, %r659;
	mov.u32 	%r626, %r659;
	mov.u32 	%r627, %r659;
	mov.u32 	%r628, %r659;
	mov.u32 	%r629, %r659;
	mov.u32 	%r630, %r659;
	@%p18 bra 	BB3_23;

	ld.const.u32 	%r213, [ff_scattering_inDimProd];
	mul.lo.s32 	%r629, %r29, %r213;
	ld.const.u32 	%r214, [ff_scattering_inDimProd+128];
	mul.lo.s32 	%r628, %r29, %r214;
	ld.const.u32 	%r215, [ff_scattering_inDimProd+256];
	mul.lo.s32 	%r627, %r29, %r215;
	ld.const.u32 	%r216, [ff_scattering_inDimProd+384];
	mul.lo.s32 	%r626, %r29, %r216;
	ld.const.u32 	%r217, [ff_scattering_inDimProd+512];
	mul.lo.s32 	%r625, %r29, %r217;
	ld.const.u32 	%r218, [ff_scattering_inDimProd+640];
	mul.lo.s32 	%r624, %r29, %r218;
	ld.const.u32 	%r219, [ff_scattering_inDimProd+896];
	mul.lo.s32 	%r623, %r29, %r219;
	ld.const.u32 	%r220, [ff_scattering_inDimProd+1024];
	mul.lo.s32 	%r659, %r29, %r220;
	ld.local.u32 	%r621, [%rd12+4];
	mov.u32 	%r630, 1;

BB3_23:
	mul.wide.u32 	%rd74, %r630, 4;
	mov.u64 	%rd75, ff_scattering_inDimProd;
	add.s64 	%rd76, %rd75, %rd74;
	ld.const.u32 	%r221, [%rd76];
	mad.lo.s32 	%r639, %r621, %r221, %r629;
	ld.const.u32 	%r222, [%rd76+128];
	mad.lo.s32 	%r638, %r621, %r222, %r628;
	ld.const.u32 	%r223, [%rd76+256];
	mad.lo.s32 	%r637, %r621, %r223, %r627;
	ld.const.u32 	%r224, [%rd76+384];
	mad.lo.s32 	%r636, %r621, %r224, %r626;
	ld.const.u32 	%r225, [%rd76+512];
	mad.lo.s32 	%r635, %r621, %r225, %r625;
	ld.const.u32 	%r226, [%rd76+640];
	mad.lo.s32 	%r634, %r621, %r226, %r624;
	ld.const.u32 	%r227, [%rd76+896];
	mad.lo.s32 	%r633, %r621, %r227, %r623;
	ld.const.u32 	%r228, [%rd76+1024];
	mad.lo.s32 	%r659, %r621, %r228, %r659;
	add.s32 	%r640, %r630, 1;
	mul.wide.u32 	%rd77, %r640, 4;
	add.s64 	%rd78, %rd12, %rd77;
	ld.local.u32 	%r631, [%rd78];

BB3_24:
	mul.wide.u32 	%rd79, %r640, 4;
	mov.u64 	%rd80, ff_scattering_inDimProd;
	add.s64 	%rd81, %rd80, %rd79;
	ld.const.u32 	%r229, [%rd81];
	mad.lo.s32 	%r666, %r631, %r229, %r639;
	ld.const.u32 	%r230, [%rd81+128];
	mad.lo.s32 	%r665, %r631, %r230, %r638;
	ld.const.u32 	%r231, [%rd81+256];
	mad.lo.s32 	%r664, %r631, %r231, %r637;
	ld.const.u32 	%r232, [%rd81+384];
	mad.lo.s32 	%r663, %r631, %r232, %r636;
	ld.const.u32 	%r233, [%rd81+512];
	mad.lo.s32 	%r662, %r631, %r233, %r635;
	ld.const.u32 	%r234, [%rd81+640];
	mad.lo.s32 	%r661, %r631, %r234, %r634;
	ld.const.u32 	%r235, [%rd81+896];
	mad.lo.s32 	%r660, %r631, %r235, %r633;
	ld.const.u32 	%r236, [%rd81+1024];
	mad.lo.s32 	%r659, %r631, %r236, %r659;
	add.s32 	%r649, %r640, 1;

BB3_25:
	setp.lt.u32	%p19, %r2, 4;
	@%p19 bra 	BB3_27;

BB3_26:
	mul.wide.u32 	%rd82, %r649, 4;
	add.s64 	%rd83, %rd12, %rd82;
	mov.u64 	%rd84, ff_scattering_inDimProd;
	add.s64 	%rd85, %rd84, %rd82;
	ld.const.u32 	%r237, [%rd85];
	ld.local.u32 	%r238, [%rd83];
	mad.lo.s32 	%r239, %r238, %r237, %r666;
	ld.const.u32 	%r240, [%rd85+128];
	mad.lo.s32 	%r241, %r238, %r240, %r665;
	ld.const.u32 	%r242, [%rd85+256];
	mad.lo.s32 	%r243, %r238, %r242, %r664;
	ld.const.u32 	%r244, [%rd85+384];
	mad.lo.s32 	%r245, %r238, %r244, %r663;
	ld.const.u32 	%r246, [%rd85+512];
	mad.lo.s32 	%r247, %r238, %r246, %r662;
	ld.const.u32 	%r248, [%rd85+640];
	mad.lo.s32 	%r249, %r238, %r248, %r661;
	ld.const.u32 	%r250, [%rd85+896];
	mad.lo.s32 	%r251, %r238, %r250, %r660;
	ld.const.u32 	%r252, [%rd85+1024];
	mad.lo.s32 	%r253, %r238, %r252, %r659;
	add.s32 	%r254, %r649, 1;
	mul.wide.u32 	%rd86, %r254, 4;
	add.s64 	%rd87, %rd12, %rd86;
	add.s64 	%rd88, %rd84, %rd86;
	ld.const.u32 	%r255, [%rd88];
	ld.local.u32 	%r256, [%rd87];
	mad.lo.s32 	%r257, %r256, %r255, %r239;
	ld.const.u32 	%r258, [%rd88+128];
	mad.lo.s32 	%r259, %r256, %r258, %r241;
	ld.const.u32 	%r260, [%rd88+256];
	mad.lo.s32 	%r261, %r256, %r260, %r243;
	ld.const.u32 	%r262, [%rd88+384];
	mad.lo.s32 	%r263, %r256, %r262, %r245;
	ld.const.u32 	%r264, [%rd88+512];
	mad.lo.s32 	%r265, %r256, %r264, %r247;
	ld.const.u32 	%r266, [%rd88+640];
	mad.lo.s32 	%r267, %r256, %r266, %r249;
	ld.const.u32 	%r268, [%rd88+896];
	mad.lo.s32 	%r269, %r256, %r268, %r251;
	ld.const.u32 	%r270, [%rd88+1024];
	mad.lo.s32 	%r271, %r256, %r270, %r253;
	add.s32 	%r272, %r649, 2;
	mul.wide.u32 	%rd89, %r272, 4;
	add.s64 	%rd90, %rd12, %rd89;
	add.s64 	%rd91, %rd84, %rd89;
	ld.const.u32 	%r273, [%rd91];
	ld.local.u32 	%r274, [%rd90];
	mad.lo.s32 	%r275, %r274, %r273, %r257;
	ld.const.u32 	%r276, [%rd91+128];
	mad.lo.s32 	%r277, %r274, %r276, %r259;
	ld.const.u32 	%r278, [%rd91+256];
	mad.lo.s32 	%r279, %r274, %r278, %r261;
	ld.const.u32 	%r280, [%rd91+384];
	mad.lo.s32 	%r281, %r274, %r280, %r263;
	ld.const.u32 	%r282, [%rd91+512];
	mad.lo.s32 	%r283, %r274, %r282, %r265;
	ld.const.u32 	%r284, [%rd91+640];
	mad.lo.s32 	%r285, %r274, %r284, %r267;
	ld.const.u32 	%r286, [%rd91+896];
	mad.lo.s32 	%r287, %r274, %r286, %r269;
	ld.const.u32 	%r288, [%rd91+1024];
	mad.lo.s32 	%r289, %r274, %r288, %r271;
	add.s32 	%r290, %r649, 3;
	mul.wide.u32 	%rd92, %r290, 4;
	add.s64 	%rd93, %rd12, %rd92;
	add.s64 	%rd94, %rd84, %rd92;
	ld.const.u32 	%r291, [%rd94];
	ld.local.u32 	%r292, [%rd93];
	mad.lo.s32 	%r666, %r292, %r291, %r275;
	ld.const.u32 	%r293, [%rd94+128];
	mad.lo.s32 	%r665, %r292, %r293, %r277;
	ld.const.u32 	%r294, [%rd94+256];
	mad.lo.s32 	%r664, %r292, %r294, %r279;
	ld.const.u32 	%r295, [%rd94+384];
	mad.lo.s32 	%r663, %r292, %r295, %r281;
	ld.const.u32 	%r296, [%rd94+512];
	mad.lo.s32 	%r662, %r292, %r296, %r283;
	ld.const.u32 	%r297, [%rd94+640];
	mad.lo.s32 	%r661, %r292, %r297, %r285;
	ld.const.u32 	%r298, [%rd94+896];
	mad.lo.s32 	%r660, %r292, %r298, %r287;
	ld.const.u32 	%r299, [%rd94+1024];
	mad.lo.s32 	%r659, %r292, %r299, %r289;
	add.s32 	%r649, %r649, 4;
	setp.lt.u32	%p20, %r649, %r2;
	@%p20 bra 	BB3_26;

BB3_27:
	ld.param.u64 	%rd204, [_Z11ff_multipleP7double2PKS_PKdPKbS4_S4_S4_S2_S4_S4_S4_S4_S4_S4__param_12];
	cvta.to.global.u64 	%rd203, %rd204;
	ld.param.u64 	%rd202, [_Z11ff_multipleP7double2PKS_PKdPKbS4_S4_S4_S2_S4_S4_S4_S4_S4_S4__param_11];
	cvta.to.global.u64 	%rd201, %rd202;
	ld.param.u64 	%rd200, [_Z11ff_multipleP7double2PKS_PKdPKbS4_S4_S4_S2_S4_S4_S4_S4_S4_S4__param_9];
	cvta.to.global.u64 	%rd199, %rd200;
	ld.param.u64 	%rd198, [_Z11ff_multipleP7double2PKS_PKdPKbS4_S4_S4_S2_S4_S4_S4_S4_S4_S4__param_8];
	cvta.to.global.u64 	%rd197, %rd198;
	ld.param.u64 	%rd194, [_Z11ff_multipleP7double2PKS_PKdPKbS4_S4_S4_S2_S4_S4_S4_S4_S4_S4__param_7];
	ld.param.u64 	%rd193, [_Z11ff_multipleP7double2PKS_PKdPKbS4_S4_S4_S2_S4_S4_S4_S4_S4_S4__param_6];
	ld.const.u32 	%r114, [dims];
	mul.lo.s32 	%r300, %r29, %r114;
	cvt.u64.u32	%rd15, %r300;
	cvta.to.global.u64 	%rd95, %rd193;
	mul.wide.u32 	%rd96, %r300, 8;
	add.s64 	%rd16, %rd95, %rd96;
	cvta.to.global.u64 	%rd97, %rd194;
	mul.wide.u32 	%rd98, %r29, 16;
	add.s64 	%rd99, %rd97, %rd98;
	ld.global.v2.f64 	{%fd276, %fd277}, [%rd99];
	mul.wide.u32 	%rd100, %r666, 8;
	add.s64 	%rd101, %rd197, %rd100;
	ld.global.f64 	%fd3, [%rd101];
	mul.wide.u32 	%rd102, %r665, 8;
	add.s64 	%rd103, %rd199, %rd102;
	ld.global.f64 	%fd4, [%rd103];
	mul.wide.u32 	%rd104, %r663, 8;
	add.s64 	%rd105, %rd201, %rd104;
	ld.global.f64 	%fd5, [%rd105];
	mul.wide.u32 	%rd106, %r662, 8;
	add.s64 	%rd107, %rd203, %rd106;
	ld.global.f64 	%fd6, [%rd107];
	setp.eq.s32	%p21, %r114, 3;
	@%p21 bra 	BB3_29;
	bra.uni 	BB3_28;

BB3_29:
	ld.param.u64 	%rd206, [_Z11ff_multipleP7double2PKS_PKdPKbS4_S4_S4_S2_S4_S4_S4_S4_S4_S4__param_13];
	cvta.to.global.u64 	%rd205, %rd206;
	ld.param.u64 	%rd196, [_Z11ff_multipleP7double2PKS_PKdPKbS4_S4_S4_S2_S4_S4_S4_S4_S4_S4__param_10];
	cvta.to.global.u64 	%rd195, %rd196;
	mul.wide.u32 	%rd108, %r664, 8;
	add.s64 	%rd109, %rd195, %rd108;
	mul.wide.u32 	%rd110, %r661, 8;
	add.s64 	%rd111, %rd205, %rd110;
	ld.global.f64 	%fd1050, [%rd111];
	ld.global.f64 	%fd282, [%rd16+16];
	ld.global.f64 	%fd1019, [%rd109];
	mul.f64 	%fd283, %fd1019, %fd282;
	ld.global.f64 	%fd284, [%rd16+8];
	fma.rn.f64 	%fd285, %fd284, %fd4, %fd283;
	ld.global.f64 	%fd286, [%rd16];
	fma.rn.f64 	%fd13, %fd286, %fd3, %fd285;
	bra.uni 	BB3_30;

BB3_28:
	ld.global.f64 	%fd279, [%rd16];
	ld.global.f64 	%fd280, [%rd16+8];
	mul.f64 	%fd281, %fd4, %fd280;
	fma.rn.f64 	%fd13, %fd279, %fd3, %fd281;

BB3_30:
	mov.f64 	%fd287, 0d3FEFFFFFFFFEA028;
	min.f64 	%fd288, %fd13, %fd287;
	mov.f64 	%fd289, 0dBFEFFFFFFFFEA028;
	max.f64 	%fd14, %fd288, %fd289;
	ld.const.u32 	%r115, [scatteringType];
	@%p21 bra 	BB3_50;
	bra.uni 	BB3_31;

BB3_50:
	setp.eq.s32	%p32, %r115, 1;
	mov.f64 	%fd1038, 0d3FF0000000000000;
	mov.u32 	%r667, 1;
	@%p32 bra 	BB3_118;

	ld.const.u32 	%r583, [scatteringType];
	setp.eq.s32	%p33, %r583, 2;
	@%p33 bra 	BB3_104;
	bra.uni 	BB3_52;

BB3_104:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r122}, %fd14;
	}
	abs.f64 	%fd79, %fd14;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r394}, %fd79;
	}
	setp.lt.s32	%p96, %r394, 1071801958;
	@%p96 bra 	BB3_112;
	bra.uni 	BB3_105;

BB3_112:
	mul.f64 	%fd456, %fd79, %fd79;
	mov.f64 	%fd457, 0dBFB3823B180754AF;
	mov.f64 	%fd458, 0d3FB0066BDC1895E9;
	fma.rn.f64 	%fd459, %fd458, %fd456, %fd457;
	mov.f64 	%fd460, 0d3FB11E52CC2F79AE;
	fma.rn.f64 	%fd461, %fd459, %fd456, %fd460;
	mov.f64 	%fd462, 0dBF924EAF3526861B;
	fma.rn.f64 	%fd463, %fd461, %fd456, %fd462;
	mov.f64 	%fd464, 0d3F91DF02A31E6CB7;
	fma.rn.f64 	%fd465, %fd463, %fd456, %fd464;
	mov.f64 	%fd466, 0d3F847D18B0EEC6CC;
	fma.rn.f64 	%fd467, %fd465, %fd456, %fd466;
	mov.f64 	%fd468, 0d3F8D0AF961BA53B0;
	fma.rn.f64 	%fd469, %fd467, %fd456, %fd468;
	mov.f64 	%fd470, 0d3F91BF7734CF1C48;
	fma.rn.f64 	%fd471, %fd469, %fd456, %fd470;
	mov.f64 	%fd472, 0d3F96E91483144EF7;
	fma.rn.f64 	%fd473, %fd471, %fd456, %fd472;
	mov.f64 	%fd474, 0d3F9F1C6E0A4F9F81;
	fma.rn.f64 	%fd475, %fd473, %fd456, %fd474;
	mov.f64 	%fd476, 0d3FA6DB6DC27FA92B;
	fma.rn.f64 	%fd477, %fd475, %fd456, %fd476;
	mov.f64 	%fd478, 0d3FB333333320F91B;
	fma.rn.f64 	%fd479, %fd477, %fd456, %fd478;
	mov.f64 	%fd480, 0d3FC5555555555F4D;
	fma.rn.f64 	%fd481, %fd479, %fd456, %fd480;
	mul.f64 	%fd482, %fd456, %fd481;
	fma.rn.f64 	%fd88, %fd482, %fd79, %fd79;
	setp.lt.s32	%p100, %r122, 0;
	@%p100 bra 	BB3_114;

	mov.f64 	%fd483, 0dBC91A62633145C07;
	add.rn.f64 	%fd484, %fd88, %fd483;
	neg.f64 	%fd1036, %fd484;
	bra.uni 	BB3_115;

BB3_31:
	setp.eq.s32	%p23, %r115, 1;
	mov.f64 	%fd1038, 0d3FF0000000000000;
	mov.u32 	%r667, 1;
	@%p23 bra 	BB3_118;

	setp.eq.s32	%p24, %r115, 2;
	@%p24 bra 	BB3_37;
	bra.uni 	BB3_33;

BB3_37:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r116}, %fd14;
	}
	abs.f64 	%fd19, %fd14;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r304}, %fd19;
	}
	setp.lt.s32	%p27, %r304, 1071801958;
	@%p27 bra 	BB3_45;
	bra.uni 	BB3_38;

BB3_45:
	mul.f64 	%fd353, %fd19, %fd19;
	mov.f64 	%fd354, 0dBFB3823B180754AF;
	mov.f64 	%fd355, 0d3FB0066BDC1895E9;
	fma.rn.f64 	%fd356, %fd355, %fd353, %fd354;
	mov.f64 	%fd357, 0d3FB11E52CC2F79AE;
	fma.rn.f64 	%fd358, %fd356, %fd353, %fd357;
	mov.f64 	%fd359, 0dBF924EAF3526861B;
	fma.rn.f64 	%fd360, %fd358, %fd353, %fd359;
	mov.f64 	%fd361, 0d3F91DF02A31E6CB7;
	fma.rn.f64 	%fd362, %fd360, %fd353, %fd361;
	mov.f64 	%fd363, 0d3F847D18B0EEC6CC;
	fma.rn.f64 	%fd364, %fd362, %fd353, %fd363;
	mov.f64 	%fd365, 0d3F8D0AF961BA53B0;
	fma.rn.f64 	%fd366, %fd364, %fd353, %fd365;
	mov.f64 	%fd367, 0d3F91BF7734CF1C48;
	fma.rn.f64 	%fd368, %fd366, %fd353, %fd367;
	mov.f64 	%fd369, 0d3F96E91483144EF7;
	fma.rn.f64 	%fd370, %fd368, %fd353, %fd369;
	mov.f64 	%fd371, 0d3F9F1C6E0A4F9F81;
	fma.rn.f64 	%fd372, %fd370, %fd353, %fd371;
	mov.f64 	%fd373, 0d3FA6DB6DC27FA92B;
	fma.rn.f64 	%fd374, %fd372, %fd353, %fd373;
	mov.f64 	%fd375, 0d3FB333333320F91B;
	fma.rn.f64 	%fd376, %fd374, %fd353, %fd375;
	mov.f64 	%fd377, 0d3FC5555555555F4D;
	fma.rn.f64 	%fd378, %fd376, %fd353, %fd377;
	mul.f64 	%fd379, %fd353, %fd378;
	fma.rn.f64 	%fd28, %fd379, %fd19, %fd19;
	setp.lt.s32	%p31, %r116, 0;
	@%p31 bra 	BB3_47;

	mov.f64 	%fd380, 0dBC91A62633145C07;
	add.rn.f64 	%fd381, %fd28, %fd380;
	neg.f64 	%fd1023, %fd381;
	bra.uni 	BB3_48;

BB3_52:
	ld.const.u32 	%r667, [scatteringType];
	setp.ne.s32	%p34, %r667, 3;
	@%p34 bra 	BB3_118;

	ld.const.f64 	%fd35, [fw];
	setp.eq.f64	%p35, %fd35, 0d3FF0000000000000;
	mov.f64 	%fd389, 0d3FF8000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r118}, %fd389;
	}
	bfe.u32 	%r318, %r118, 20, 11;
	add.s32 	%r319, %r318, -1012;
	mov.u64 	%rd114, 4609434218613702656;
	shl.b64 	%rd17, %rd114, %r319;
	@%p35 bra 	BB3_87;
	bra.uni 	BB3_54;

BB3_87:
	setp.ne.s64	%p76, %rd17, -9223372036854775808;
	setp.eq.s64	%p77, %rd17, -9223372036854775808;
	ld.const.f64 	%fd404, [g_down1];
	ld.const.f64 	%fd405, [g_down2];
	fma.rn.f64 	%fd66, %fd405, %fd14, %fd404;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r121}, %fd66;
	}
	abs.f64 	%fd67, %fd66;
	// Callseq Start 11
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd67;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64	%fd1032, [retval0+0];
	
	//{
	}// Callseq End 11
	setp.gt.s32	%p78, %r121, -1;
	setp.lt.s32	%p79, %r121, 0;
	and.pred  	%p3, %p79, %p77;
	or.pred  	%p80, %p78, %p76;
	@%p80 bra 	BB3_89;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r369}, %fd1032;
	}
	xor.b32  	%r370, %r369, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r371, %temp}, %fd1032;
	}
	mov.b64 	%fd1032, {%r371, %r370};

BB3_89:
	setp.eq.f64	%p81, %fd66, 0d0000000000000000;
	@%p81 bra 	BB3_92;
	bra.uni 	BB3_90;

BB3_92:
	mov.f64 	%fd981, 0d3FF8000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r577}, %fd981;
	}
	bfe.u32 	%r576, %r577, 20, 11;
	add.s32 	%r575, %r576, -1012;
	mov.u64 	%rd189, 4609434218613702656;
	shl.b64 	%rd188, %rd189, %r575;
	setp.eq.s64	%p208, %rd188, -9223372036854775808;
	selp.b32	%r372, %r121, 0, %p208;
	mov.u32 	%r373, 0;
	or.b32  	%r374, %r372, 2146435072;
	setp.lt.s32	%p85, %r577, 0;
	selp.b32	%r375, %r374, %r372, %p85;
	mov.b64 	%fd1032, {%r373, %r375};
	bra.uni 	BB3_93;

BB3_33:
	setp.ne.s32	%p25, %r115, 3;
	mov.u32 	%r667, %r115;
	@%p25 bra 	BB3_118;

	ld.const.f64 	%fd15, [fw];
	setp.eq.f64	%p26, %fd15, 0d3FF0000000000000;
	ld.const.f64 	%fd16, [g_up];
	@%p26 bra 	BB3_36;
	bra.uni 	BB3_35;

BB3_36:
	ld.const.f64 	%fd304, [g_down2];
	ld.const.f64 	%fd305, [g_down1];
	fma.rn.f64 	%fd306, %fd304, %fd14, %fd305;
	div.rn.f64 	%fd307, %fd16, %fd306;
	sqrt.rn.f64 	%fd1038, %fd307;
	mov.u32 	%r667, 3;
	bra.uni 	BB3_118;

BB3_105:
	mov.f64 	%fd413, 0d3FF0000000000000;
	sub.f64 	%fd80, %fd413, %fd79;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r395, %temp}, %fd80;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r123}, %fd80;
	}
	add.s32 	%r396, %r123, -1048576;
	mov.b64 	%fd412, {%r395, %r396};
	// inline asm
	rsqrt.approx.ftz.f64 %fd411, %fd412;
	// inline asm
	{
	.reg .b32 %temp; 
	mov.b64 	{%r397, %temp}, %fd411;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r398}, %fd411;
	}
	add.s32 	%r399, %r398, -1048576;
	mov.b64 	%fd414, {%r397, %r399};
	mul.f64 	%fd415, %fd412, %fd411;
	neg.f64 	%fd416, %fd415;
	fma.rn.f64 	%fd417, %fd415, %fd416, %fd412;
	fma.rn.f64 	%fd418, %fd417, %fd414, %fd415;
	neg.f64 	%fd419, %fd418;
	fma.rn.f64 	%fd420, %fd411, %fd419, %fd413;
	fma.rn.f64 	%fd421, %fd420, %fd414, %fd414;
	fma.rn.f64 	%fd422, %fd418, %fd419, %fd412;
	fma.rn.f64 	%fd81, %fd422, %fd421, %fd418;
	setp.lt.s32	%p97, %r123, 1;
	@%p97 bra 	BB3_107;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r400}, %fd81;
	}
	add.s32 	%r401, %r400, 1048576;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r402, %temp}, %fd81;
	}
	mov.b64 	%fd423, {%r402, %r401};
	mov.f64 	%fd424, 0dBEBAC2FE66FAAC4B;
	mov.f64 	%fd425, 0d3EC715B371155F70;
	fma.rn.f64 	%fd426, %fd425, %fd80, %fd424;
	mov.f64 	%fd427, 0d3ED9A9B88EFCD9B8;
	fma.rn.f64 	%fd428, %fd426, %fd80, %fd427;
	mov.f64 	%fd429, 0d3EDD0F40A8A0C4C3;
	fma.rn.f64 	%fd430, %fd428, %fd80, %fd429;
	mov.f64 	%fd431, 0d3EF46D4CFA9E0E1F;
	fma.rn.f64 	%fd432, %fd430, %fd80, %fd431;
	mov.f64 	%fd433, 0d3F079C168D1E2422;
	fma.rn.f64 	%fd434, %fd432, %fd80, %fd433;
	mov.f64 	%fd435, 0d3F1C9A88C3BCA540;
	fma.rn.f64 	%fd436, %fd434, %fd80, %fd435;
	mov.f64 	%fd437, 0d3F31C4E64BD476DF;
	fma.rn.f64 	%fd438, %fd436, %fd80, %fd437;
	mov.f64 	%fd439, 0d3F46E8BA60009C8F;
	fma.rn.f64 	%fd440, %fd438, %fd80, %fd439;
	mov.f64 	%fd441, 0d3F5F1C71C62B05A2;
	fma.rn.f64 	%fd442, %fd440, %fd80, %fd441;
	mov.f64 	%fd443, 0d3F76DB6DB6DC9F2C;
	fma.rn.f64 	%fd444, %fd442, %fd80, %fd443;
	mov.f64 	%fd445, 0d3F9333333333329C;
	fma.rn.f64 	%fd446, %fd444, %fd80, %fd445;
	mov.f64 	%fd447, 0d3FB5555555555555;
	fma.rn.f64 	%fd448, %fd446, %fd80, %fd447;
	mul.f64 	%fd449, %fd80, %fd448;
	fma.rn.f64 	%fd1035, %fd449, %fd423, %fd423;
	bra.uni 	BB3_108;

BB3_38:
	mov.f64 	%fd310, 0d3FF0000000000000;
	sub.f64 	%fd20, %fd310, %fd19;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r305, %temp}, %fd20;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r117}, %fd20;
	}
	add.s32 	%r306, %r117, -1048576;
	mov.b64 	%fd309, {%r305, %r306};
	// inline asm
	rsqrt.approx.ftz.f64 %fd308, %fd309;
	// inline asm
	{
	.reg .b32 %temp; 
	mov.b64 	{%r307, %temp}, %fd308;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r308}, %fd308;
	}
	add.s32 	%r309, %r308, -1048576;
	mov.b64 	%fd311, {%r307, %r309};
	mul.f64 	%fd312, %fd309, %fd308;
	neg.f64 	%fd313, %fd312;
	fma.rn.f64 	%fd314, %fd312, %fd313, %fd309;
	fma.rn.f64 	%fd315, %fd314, %fd311, %fd312;
	neg.f64 	%fd316, %fd315;
	fma.rn.f64 	%fd317, %fd308, %fd316, %fd310;
	fma.rn.f64 	%fd318, %fd317, %fd311, %fd311;
	fma.rn.f64 	%fd319, %fd315, %fd316, %fd309;
	fma.rn.f64 	%fd21, %fd319, %fd318, %fd315;
	setp.lt.s32	%p28, %r117, 1;
	@%p28 bra 	BB3_40;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r310}, %fd21;
	}
	add.s32 	%r311, %r310, 1048576;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r312, %temp}, %fd21;
	}
	mov.b64 	%fd320, {%r312, %r311};
	mov.f64 	%fd321, 0dBEBAC2FE66FAAC4B;
	mov.f64 	%fd322, 0d3EC715B371155F70;
	fma.rn.f64 	%fd323, %fd322, %fd20, %fd321;
	mov.f64 	%fd324, 0d3ED9A9B88EFCD9B8;
	fma.rn.f64 	%fd325, %fd323, %fd20, %fd324;
	mov.f64 	%fd326, 0d3EDD0F40A8A0C4C3;
	fma.rn.f64 	%fd327, %fd325, %fd20, %fd326;
	mov.f64 	%fd328, 0d3EF46D4CFA9E0E1F;
	fma.rn.f64 	%fd329, %fd327, %fd20, %fd328;
	mov.f64 	%fd330, 0d3F079C168D1E2422;
	fma.rn.f64 	%fd331, %fd329, %fd20, %fd330;
	mov.f64 	%fd332, 0d3F1C9A88C3BCA540;
	fma.rn.f64 	%fd333, %fd331, %fd20, %fd332;
	mov.f64 	%fd334, 0d3F31C4E64BD476DF;
	fma.rn.f64 	%fd335, %fd333, %fd20, %fd334;
	mov.f64 	%fd336, 0d3F46E8BA60009C8F;
	fma.rn.f64 	%fd337, %fd335, %fd20, %fd336;
	mov.f64 	%fd338, 0d3F5F1C71C62B05A2;
	fma.rn.f64 	%fd339, %fd337, %fd20, %fd338;
	mov.f64 	%fd340, 0d3F76DB6DB6DC9F2C;
	fma.rn.f64 	%fd341, %fd339, %fd20, %fd340;
	mov.f64 	%fd342, 0d3F9333333333329C;
	fma.rn.f64 	%fd343, %fd341, %fd20, %fd342;
	mov.f64 	%fd344, 0d3FB5555555555555;
	fma.rn.f64 	%fd345, %fd343, %fd20, %fd344;
	mul.f64 	%fd346, %fd20, %fd345;
	fma.rn.f64 	%fd1022, %fd346, %fd320, %fd320;
	bra.uni 	BB3_41;

BB3_114:
	mov.f64 	%fd485, 0d3C91A62633145C07;
	add.rn.f64 	%fd1036, %fd88, %fd485;

BB3_115:
	mov.f64 	%fd486, 0d3FF921FB54442D18;
	add.rn.f64 	%fd1035, %fd486, %fd1036;
	bra.uni 	BB3_116;

BB3_47:
	mov.f64 	%fd382, 0d3C91A62633145C07;
	add.rn.f64 	%fd1023, %fd28, %fd382;

BB3_48:
	mov.f64 	%fd383, 0d3FF921FB54442D18;
	add.rn.f64 	%fd1022, %fd383, %fd1023;
	bra.uni 	BB3_49;

BB3_54:
	setp.ne.s64	%p36, %rd17, -9223372036854775808;
	setp.eq.s64	%p37, %rd17, -9223372036854775808;
	ld.const.f64 	%fd37, [g_down1];
	ld.const.f64 	%fd38, [g_down2];
	fma.rn.f64 	%fd39, %fd38, %fd14, %fd37;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r119}, %fd39;
	}
	abs.f64 	%fd40, %fd39;
	// Callseq Start 9
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd40;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64	%fd1026, [retval0+0];
	
	//{
	}// Callseq End 9
	setp.gt.s32	%p38, %r119, -1;
	setp.lt.s32	%p39, %r119, 0;
	and.pred  	%p1, %p39, %p37;
	or.pred  	%p40, %p38, %p36;
	@%p40 bra 	BB3_56;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r320}, %fd1026;
	}
	xor.b32  	%r321, %r320, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r322, %temp}, %fd1026;
	}
	mov.b64 	%fd1026, {%r322, %r321};

BB3_56:
	setp.eq.f64	%p41, %fd39, 0d0000000000000000;
	@%p41 bra 	BB3_59;
	bra.uni 	BB3_57;

BB3_59:
	selp.b32	%r323, %r119, 0, %p37;
	mov.u32 	%r324, 0;
	or.b32  	%r325, %r323, 2146435072;
	setp.lt.s32	%p45, %r118, 0;
	selp.b32	%r326, %r325, %r323, %p45;
	mov.b64 	%fd1026, {%r324, %r326};
	bra.uni 	BB3_60;

BB3_35:
	mul.f64 	%fd292, %fd15, %fd16;
	ld.const.f64 	%fd293, [g_down1];
	ld.const.f64 	%fd294, [g_down2];
	fma.rn.f64 	%fd295, %fd294, %fd14, %fd293;
	div.rn.f64 	%fd296, %fd292, %fd295;
	mov.f64 	%fd297, 0d3FF0000000000000;
	sub.f64 	%fd298, %fd297, %fd15;
	mul.f64 	%fd299, %fd298, %fd16;
	neg.f64 	%fd300, %fd294;
	fma.rn.f64 	%fd301, %fd300, %fd14, %fd293;
	div.rn.f64 	%fd302, %fd299, %fd301;
	add.f64 	%fd303, %fd296, %fd302;
	sqrt.rn.f64 	%fd1038, %fd303;
	mov.u32 	%r667, 3;
	bra.uni 	BB3_118;

BB3_107:
	mov.f64 	%fd1008, 0d3FEFFFFFFFFEA028;
	mov.f64 	%fd1007, 0dBFEFFFFFFFFEA028;
	min.f64 	%fd1006, %fd13, %fd1008;
	max.f64 	%fd1005, %fd1006, %fd1007;
	abs.f64 	%fd1004, %fd1005;
	mov.f64 	%fd450, 0d0000000000000000;
	mul.rn.f64 	%fd1035, %fd1004, %fd450;

BB3_108:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r570}, %fd80;
	}
	setp.gt.s32	%p98, %r570, -1;
	@%p98 bra 	BB3_110;

	mov.f64 	%fd451, 0d7FF0000000000000;
	mul.rn.f64 	%fd1035, %fd1035, %fd451;

BB3_110:
	mov.f64 	%fd985, 0d3FEFFFFFFFFEA028;
	mov.f64 	%fd984, 0dBFEFFFFFFFFEA028;
	min.f64 	%fd983, %fd13, %fd985;
	max.f64 	%fd982, %fd983, %fd984;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r578}, %fd982;
	}
	setp.gt.s32	%p99, %r578, -1;
	@%p99 bra 	BB3_116;

	mov.f64 	%fd452, 0dBCA1A62633145C07;
	add.rn.f64 	%fd453, %fd1035, %fd452;
	neg.f64 	%fd454, %fd453;
	mov.f64 	%fd455, 0d400921FB54442D18;
	add.rn.f64 	%fd1035, %fd455, %fd454;

BB3_116:
	ld.param.u64 	%rd191, [_Z11ff_multipleP7double2PKS_PKdPKbS4_S4_S4_S2_S4_S4_S4_S4_S4_S4__param_4];
	cvta.to.global.u64 	%rd190, %rd191;
	ld.const.u32 	%r404, [nAmpfunc];
	add.s32 	%r405, %r404, -1;
	cvt.rn.f64.u32	%fd487, %r405;
	mul.f64 	%fd488, %fd1035, %fd487;
	div.rn.f64 	%fd489, %fd488, 0d400921FB54442D18;
	cvt.rni.s32.f64	%r406, %fd489;
	mul.wide.s32 	%rd115, %r406, 8;
	add.s64 	%rd116, %rd190, %rd115;
	ld.global.f64 	%fd1038, [%rd116];
	bra.uni 	BB3_117;

BB3_40:
	mov.f64 	%fd994, 0d3FEFFFFFFFFEA028;
	mov.f64 	%fd993, 0dBFEFFFFFFFFEA028;
	min.f64 	%fd992, %fd13, %fd994;
	max.f64 	%fd991, %fd992, %fd993;
	abs.f64 	%fd990, %fd991;
	mov.f64 	%fd347, 0d0000000000000000;
	mul.rn.f64 	%fd1022, %fd990, %fd347;

BB3_41:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r569}, %fd20;
	}
	setp.gt.s32	%p29, %r569, -1;
	@%p29 bra 	BB3_43;

	mov.f64 	%fd348, 0d7FF0000000000000;
	mul.rn.f64 	%fd1022, %fd1022, %fd348;

BB3_43:
	mov.f64 	%fd974, 0d3FEFFFFFFFFEA028;
	mov.f64 	%fd973, 0dBFEFFFFFFFFEA028;
	min.f64 	%fd972, %fd13, %fd974;
	max.f64 	%fd971, %fd972, %fd973;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r571}, %fd971;
	}
	setp.gt.s32	%p30, %r571, -1;
	@%p30 bra 	BB3_49;

	mov.f64 	%fd349, 0dBCA1A62633145C07;
	add.rn.f64 	%fd350, %fd1022, %fd349;
	neg.f64 	%fd351, %fd350;
	mov.f64 	%fd352, 0d400921FB54442D18;
	add.rn.f64 	%fd1022, %fd352, %fd351;

BB3_49:
	ld.param.u64 	%rd183, [_Z11ff_multipleP7double2PKS_PKdPKbS4_S4_S4_S2_S4_S4_S4_S4_S4_S4__param_4];
	cvta.to.global.u64 	%rd182, %rd183;
	ld.const.u32 	%r314, [nAmpfunc];
	add.s32 	%r315, %r314, -1;
	cvt.rn.f64.u32	%fd384, %r315;
	mul.f64 	%fd385, %fd1022, %fd384;
	div.rn.f64 	%fd386, %fd385, 0d401921FB54442D18;
	cvt.rni.s32.f64	%r316, %fd386;
	mul.wide.s32 	%rd112, %r316, 8;
	add.s64 	%rd113, %rd182, %rd112;
	ld.global.f64 	%fd1038, [%rd113];

BB3_117:
	mov.u32 	%r667, 2;

BB3_118:
	ld.param.u64 	%rd163, [_Z11ff_multipleP7double2PKS_PKdPKbS4_S4_S4_S2_S4_S4_S4_S4_S4_S4__param_2];
	ld.param.u64 	%rd162, [_Z11ff_multipleP7double2PKS_PKdPKbS4_S4_S4_S2_S4_S4_S4_S4_S4_S4__param_5];
	cvta.to.global.u64 	%rd117, %rd162;
	shl.b64 	%rd118, %rd15, 3;
	add.s64 	%rd18, %rd117, %rd118;
	cvta.to.global.u64 	%rd119, %rd163;
	mul.wide.u32 	%rd120, %r659, 8;
	add.s64 	%rd19, %rd119, %rd120;
	ld.global.f64 	%fd96, [%rd19];
	abs.f64 	%fd97, %fd5;
	setp.gtu.f64	%p101, %fd5, 0d0000000000000000;
	@%p101 bra 	BB3_120;
	bra.uni 	BB3_119;

BB3_120:
	ld.const.f64 	%fd491, [box_max];
	ld.global.f64 	%fd1039, [%rd18];
	sub.f64 	%fd1040, %fd491, %fd1039;
	bra.uni 	BB3_121;

BB3_119:
	ld.global.f64 	%fd1039, [%rd18];
	ld.const.f64 	%fd490, [box_min];
	sub.f64 	%fd1040, %fd1039, %fd490;

BB3_121:
	div.rn.f64 	%fd104, %fd1040, %fd97;
	abs.f64 	%fd105, %fd6;
	setp.gtu.f64	%p102, %fd6, 0d0000000000000000;
	@%p102 bra 	BB3_123;
	bra.uni 	BB3_122;

BB3_123:
	ld.const.f64 	%fd493, [box_max+8];
	ld.global.f64 	%fd1041, [%rd18+8];
	sub.f64 	%fd1042, %fd493, %fd1041;
	bra.uni 	BB3_124;

BB3_122:
	ld.const.f64 	%fd492, [box_min+8];
	ld.global.f64 	%fd1041, [%rd18+8];
	sub.f64 	%fd1042, %fd1041, %fd492;

BB3_124:
	ld.const.u32 	%r606, [dims];
	setp.eq.s32	%p213, %r606, 3;
	div.rn.f64 	%fd112, %fd1042, %fd105;
	@%p213 bra 	BB3_126;
	bra.uni 	BB3_125;

BB3_126:
	setp.gtu.f64	%p104, %fd1050, 0d0000000000000000;
	abs.f64 	%fd114, %fd1050;
	@%p104 bra 	BB3_128;
	bra.uni 	BB3_127;

BB3_128:
	ld.const.f64 	%fd497, [box_max+16];
	ld.global.f64 	%fd1043, [%rd18+16];
	sub.f64 	%fd498, %fd497, %fd1043;
	div.rn.f64 	%fd1044, %fd498, %fd114;
	bra.uni 	BB3_129;

BB3_125:
	ld.global.f64 	%fd1043, [%rd18+16];
	bra.uni 	BB3_129;

BB3_127:
	ld.const.f64 	%fd495, [box_min+16];
	ld.global.f64 	%fd1043, [%rd18+16];
	sub.f64 	%fd496, %fd1043, %fd495;
	div.rn.f64 	%fd1044, %fd496, %fd114;

BB3_129:
	min.f64 	%fd499, %fd104, %fd112;
	min.f64 	%fd500, %fd499, %fd1044;
	abs.f64 	%fd501, %fd500;
	ld.const.f64 	%fd121, [sigt];
	mul.f64 	%fd122, %fd501, %fd121;
	neg.f64 	%fd502, %fd122;
	mul.f64 	%fd503, %fd4, %fd1041;
	fma.rn.f64 	%fd504, %fd3, %fd1039, %fd503;
	fma.rn.f64 	%fd505, %fd1019, %fd1043, %fd504;
	mov.f64 	%fd506, 0dC01921FB54442D18;
	div.rn.f64 	%fd507, %fd506, %fd96;
	mul.f64 	%fd1046, %fd507, %fd505;
	mov.f64 	%fd508, 0d4338000000000000;
	mov.f64 	%fd509, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd510, %fd502, %fd509, %fd508;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r125, %temp}, %fd510;
	}
	mov.f64 	%fd511, 0dC338000000000000;
	add.rn.f64 	%fd512, %fd510, %fd511;
	mov.f64 	%fd513, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd514, %fd512, %fd513, %fd502;
	mov.f64 	%fd515, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd516, %fd512, %fd515, %fd514;
	mov.f64 	%fd517, 0d3E928AF3FCA213EA;
	mov.f64 	%fd518, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd519, %fd518, %fd516, %fd517;
	mov.f64 	%fd520, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd521, %fd519, %fd516, %fd520;
	mov.f64 	%fd522, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd523, %fd521, %fd516, %fd522;
	mov.f64 	%fd524, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd525, %fd523, %fd516, %fd524;
	mov.f64 	%fd526, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd527, %fd525, %fd516, %fd526;
	mov.f64 	%fd528, 0d3F81111111122322;
	fma.rn.f64 	%fd529, %fd527, %fd516, %fd528;
	mov.f64 	%fd530, 0d3FA55555555502A1;
	fma.rn.f64 	%fd531, %fd529, %fd516, %fd530;
	mov.f64 	%fd532, 0d3FC5555555555511;
	fma.rn.f64 	%fd533, %fd531, %fd516, %fd532;
	mov.f64 	%fd534, 0d3FE000000000000B;
	fma.rn.f64 	%fd535, %fd533, %fd516, %fd534;
	mov.f64 	%fd536, 0d3FF0000000000000;
	fma.rn.f64 	%fd537, %fd535, %fd516, %fd536;
	fma.rn.f64 	%fd538, %fd537, %fd516, %fd536;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r126, %temp}, %fd538;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r127}, %fd538;
	}
	shl.b32 	%r407, %r125, 20;
	add.s32 	%r408, %r127, %r407;
	mov.b64 	%fd1045, {%r126, %r408};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r409}, %fd502;
	}
	mov.b32 	 %f3, %r409;
	abs.f32 	%f1, %f3;
	setp.lt.f32	%p105, %f1, 0f4086232B;
	@%p105 bra 	BB3_132;

	setp.gt.f64	%p106, %fd122, 0d8000000000000000;
	mov.f64 	%fd539, 0d7FF0000000000000;
	sub.f64 	%fd540, %fd539, %fd122;
	selp.f64	%fd1045, 0d0000000000000000, %fd540, %p106;
	setp.geu.f32	%p107, %f1, 0f40874800;
	@%p107 bra 	BB3_132;

	mov.f64 	%fd989, 0d4338000000000000;
	mov.f64 	%fd988, 0d3FF71547652B82FE;
	neg.f64 	%fd987, %fd122;
	fma.rn.f64 	%fd986, %fd987, %fd988, %fd989;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r579, %temp}, %fd986;
	}
	shr.u32 	%r410, %r579, 31;
	add.s32 	%r411, %r579, %r410;
	shr.s32 	%r412, %r411, 1;
	shl.b32 	%r413, %r412, 20;
	add.s32 	%r414, %r413, %r127;
	mov.b64 	%fd541, {%r126, %r414};
	sub.s32 	%r415, %r579, %r412;
	shl.b32 	%r416, %r415, 20;
	add.s32 	%r417, %r416, 1072693248;
	mov.u32 	%r418, 0;
	mov.b64 	%fd542, {%r418, %r417};
	mul.f64 	%fd1045, %fd541, %fd542;

BB3_132:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r419}, %fd1046;
	}
	and.b32  	%r420, %r419, 2147483647;
	setp.ne.s32	%p108, %r420, 2146435072;
	@%p108 bra 	BB3_135;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r421, %temp}, %fd1046;
	}
	setp.ne.s32	%p109, %r421, 0;
	@%p109 bra 	BB3_135;

	mov.f64 	%fd543, 0d0000000000000000;
	mul.rn.f64 	%fd1046, %fd1046, %fd543;

BB3_135:
	add.u64 	%rd166, %SPL, 0;
	mul.f64 	%fd544, %fd1046, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r668, %fd544;
	st.local.u32 	[%rd166], %r668;
	cvt.rn.f64.s32	%fd545, %r668;
	neg.f64 	%fd546, %fd545;
	mov.f64 	%fd547, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd548, %fd546, %fd547, %fd1046;
	mov.f64 	%fd549, 0d3C91A62633145C00;
	fma.rn.f64 	%fd550, %fd546, %fd549, %fd548;
	mov.f64 	%fd551, 0d397B839A252049C0;
	fma.rn.f64 	%fd1047, %fd546, %fd551, %fd550;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r422}, %fd1046;
	}
	and.b32  	%r423, %r422, 2145386496;
	setp.lt.u32	%p110, %r423, 1105199104;
	@%p110 bra 	BB3_137;

	add.u64 	%rd180, %SPL, 0;
	add.u64 	%rd161, %SP, 0;
	// Callseq Start 12
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1046;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd161;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1047, [retval0+0];
	
	//{
	}// Callseq End 12
	ld.local.u32 	%r668, [%rd180];

BB3_137:
	mov.f64 	%fd963, 0d3FF0000000000000;
	mul.rn.f64 	%fd552, %fd1047, %fd1047;
	mov.f64 	%fd553, 0d3E21EEA7C1EF8528;
	mov.f64 	%fd554, 0dBDA8FF8320FD8164;
	fma.rn.f64 	%fd555, %fd554, %fd552, %fd553;
	mov.f64 	%fd556, 0dBE927E4F8E06E6D9;
	fma.rn.f64 	%fd557, %fd555, %fd552, %fd556;
	mov.f64 	%fd558, 0d3EFA01A019DDBCE9;
	fma.rn.f64 	%fd559, %fd557, %fd552, %fd558;
	mov.f64 	%fd560, 0dBF56C16C16C15D47;
	fma.rn.f64 	%fd561, %fd559, %fd552, %fd560;
	mov.f64 	%fd562, 0d3FA5555555555551;
	fma.rn.f64 	%fd563, %fd561, %fd552, %fd562;
	mov.f64 	%fd564, 0dBFE0000000000000;
	fma.rn.f64 	%fd565, %fd563, %fd552, %fd564;
	fma.rn.f64 	%fd567, %fd565, %fd552, %fd963;
	mov.f64 	%fd568, 0dBE5AE5F12CB0D246;
	mov.f64 	%fd569, 0d3DE5DB65F9785EBA;
	fma.rn.f64 	%fd570, %fd569, %fd552, %fd568;
	mov.f64 	%fd571, 0d3EC71DE369ACE392;
	fma.rn.f64 	%fd572, %fd570, %fd552, %fd571;
	mov.f64 	%fd573, 0dBF2A01A019DB62A1;
	fma.rn.f64 	%fd574, %fd572, %fd552, %fd573;
	mov.f64 	%fd575, 0d3F81111111110818;
	fma.rn.f64 	%fd576, %fd574, %fd552, %fd575;
	mov.f64 	%fd577, 0dBFC5555555555554;
	fma.rn.f64 	%fd578, %fd576, %fd552, %fd577;
	mov.f64 	%fd579, 0d0000000000000000;
	fma.rn.f64 	%fd580, %fd578, %fd552, %fd579;
	fma.rn.f64 	%fd581, %fd580, %fd1047, %fd1047;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r424}, %fd581;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r425, %temp}, %fd581;
	}
	xor.b32  	%r426, %r424, -2147483648;
	mov.b64 	%fd582, {%r425, %r426};
	and.b32  	%r427, %r668, 1;
	setp.eq.b32	%p111, %r427, 1;
	not.pred 	%p112, %p111;
	selp.f64	%fd1048, %fd581, %fd567, %p112;
	selp.f64	%fd1049, %fd567, %fd582, %p112;
	and.b32  	%r428, %r668, 2;
	setp.eq.s32	%p113, %r428, 0;
	@%p113 bra 	BB3_139;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r429}, %fd1048;
	}
	xor.b32  	%r430, %r429, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r431, %temp}, %fd1048;
	}
	mov.b64 	%fd1048, {%r431, %r430};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r432}, %fd1049;
	}
	xor.b32  	%r433, %r432, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r434, %temp}, %fd1049;
	}
	mov.b64 	%fd1049, {%r434, %r433};

BB3_139:
	ld.param.u64 	%rd169, [_Z11ff_multipleP7double2PKS_PKdPKbS4_S4_S4_S2_S4_S4_S4_S4_S4_S4__param_1];
	cvta.to.global.u64 	%rd168, %rd169;
	mul.f64 	%fd583, %fd1045, %fd1049;
	mul.f64 	%fd584, %fd1038, %fd583;
	mul.f64 	%fd585, %fd1045, %fd1048;
	mul.f64 	%fd586, %fd1038, %fd585;
	mul.wide.u32 	%rd122, %r660, 16;
	add.s64 	%rd123, %rd168, %rd122;
	ld.global.v2.f64 	{%fd587, %fd588}, [%rd123];
	mul.f64 	%fd591, %fd586, %fd588;
	neg.f64 	%fd592, %fd591;
	fma.rn.f64 	%fd593, %fd584, %fd587, %fd592;
	mul.f64 	%fd594, %fd586, %fd587;
	fma.rn.f64 	%fd595, %fd584, %fd588, %fd594;
	mul.f64 	%fd596, %fd277, %fd595;
	neg.f64 	%fd597, %fd596;
	fma.rn.f64 	%fd139, %fd593, %fd276, %fd597;
	mul.f64 	%fd598, %fd276, %fd595;
	fma.rn.f64 	%fd140, %fd593, %fd277, %fd598;
	ld.const.u32 	%r435, [ff_corrParamNum];
	setp.eq.s32	%p114, %r435, 2;
	@%p114 bra 	BB3_141;
	bra.uni 	BB3_140;

BB3_141:
	ld.const.u32 	%r604, [dims];
	setp.eq.s32	%p211, %r604, 3;
	ld.param.u64 	%rd165, [_Z11ff_multipleP7double2PKS_PKdPKbS4_S4_S4_S2_S4_S4_S4_S4_S4_S4__param_11];
	cvta.to.global.u64 	%rd164, %rd165;
	ld.param.u64 	%rd156, [_Z11ff_multipleP7double2PKS_PKdPKbS4_S4_S4_S2_S4_S4_S4_S4_S4_S4__param_12];
	cvta.to.global.u64 	%rd155, %rd156;
	ld.param.u64 	%rd154, [_Z11ff_multipleP7double2PKS_PKdPKbS4_S4_S4_S2_S4_S4_S4_S4_S4_S4__param_9];
	cvta.to.global.u64 	%rd153, %rd154;
	ld.param.u64 	%rd152, [_Z11ff_multipleP7double2PKS_PKdPKbS4_S4_S4_S2_S4_S4_S4_S4_S4_S4__param_8];
	cvta.to.global.u64 	%rd151, %rd152;
	add.s32 	%r436, %r666, 1;
	mul.wide.u32 	%rd127, %r436, 8;
	add.s64 	%rd128, %rd151, %rd127;
	ld.global.f64 	%fd141, [%rd128];
	add.s32 	%r437, %r665, 1;
	mul.wide.u32 	%rd129, %r437, 8;
	add.s64 	%rd130, %rd153, %rd129;
	ld.global.f64 	%fd142, [%rd130];
	add.s32 	%r438, %r663, 1;
	mul.wide.u32 	%rd131, %r438, 8;
	add.s64 	%rd132, %rd164, %rd131;
	ld.global.f64 	%fd143, [%rd132];
	add.s32 	%r439, %r662, 1;
	mul.wide.u32 	%rd133, %r439, 8;
	add.s64 	%rd134, %rd155, %rd133;
	ld.global.f64 	%fd144, [%rd134];
	@%p211 bra 	BB3_143;
	bra.uni 	BB3_142;

BB3_143:
	ld.param.u64 	%rd160, [_Z11ff_multipleP7double2PKS_PKdPKbS4_S4_S4_S2_S4_S4_S4_S4_S4_S4__param_13];
	cvta.to.global.u64 	%rd159, %rd160;
	ld.param.u64 	%rd158, [_Z11ff_multipleP7double2PKS_PKdPKbS4_S4_S4_S2_S4_S4_S4_S4_S4_S4__param_10];
	cvta.to.global.u64 	%rd157, %rd158;
	add.s32 	%r440, %r664, 1;
	mul.wide.u32 	%rd135, %r440, 8;
	add.s64 	%rd136, %rd157, %rd135;
	add.s32 	%r441, %r661, 1;
	mul.wide.u32 	%rd137, %r441, 8;
	add.s64 	%rd138, %rd159, %rd137;
	ld.global.f64 	%fd1050, [%rd138];
	ld.global.f64 	%fd604, [%rd16+16];
	ld.global.f64 	%fd1019, [%rd136];
	mul.f64 	%fd605, %fd1019, %fd604;
	ld.global.f64 	%fd606, [%rd16+8];
	fma.rn.f64 	%fd607, %fd606, %fd142, %fd605;
	ld.global.f64 	%fd608, [%rd16];
	fma.rn.f64 	%fd151, %fd608, %fd141, %fd607;
	bra.uni 	BB3_144;

BB3_140:
	mov.u32 	%r603, %tid.x;
	mov.u32 	%r602, %ctaid.x;
	mov.u32 	%r601, %ntid.x;
	ld.const.u32 	%r600, [ff_scattering_dimProd];
	mad.lo.s32 	%r599, %r601, %r602, %r603;
	div.u32 	%r598, %r599, %r600;
	ld.param.u64 	%rd171, [_Z11ff_multipleP7double2PKS_PKdPKbS4_S4_S4_S2_S4_S4_S4_S4_S4_S4__param_0];
	cvta.to.global.u64 	%rd170, %rd171;
	mul.wide.u32 	%rd124, %r598, 16;
	add.s64 	%rd125, %rd170, %rd124;
	atom.global.add.f64 	%fd599, [%rd125], %fd139;
	add.s64 	%rd126, %rd125, 8;
	atom.global.add.f64 	%fd600, [%rd126], %fd140;
	bra.uni 	BB3_253;

BB3_142:
	ld.global.f64 	%fd601, [%rd16];
	ld.global.f64 	%fd602, [%rd16+8];
	mul.f64 	%fd603, %fd142, %fd602;
	fma.rn.f64 	%fd151, %fd601, %fd141, %fd603;

BB3_144:
	ld.const.u32 	%r605, [dims];
	setp.eq.s32	%p212, %r605, 3;
	mov.f64 	%fd931, 0dBFEFFFFFFFFEA028;
	mov.f64 	%fd930, 0d3FEFFFFFFFFEA028;
	min.f64 	%fd610, %fd151, %fd930;
	max.f64 	%fd152, %fd610, %fd931;
	mov.f64 	%fd1070, 0d3FF0000000000000;
	@%p212 bra 	BB3_164;
	bra.uni 	BB3_145;

BB3_164:
	setp.eq.s32	%p126, %r667, 1;
	@%p126 bra 	BB3_231;

	setp.eq.s32	%p127, %r667, 2;
	@%p127 bra 	BB3_218;
	bra.uni 	BB3_166;

BB3_218:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r137}, %fd152;
	}
	abs.f64 	%fd217, %fd152;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r528}, %fd217;
	}
	setp.lt.s32	%p190, %r528, 1071801958;
	@%p190 bra 	BB3_226;
	bra.uni 	BB3_219;

BB3_226:
	mul.f64 	%fd778, %fd217, %fd217;
	mov.f64 	%fd779, 0dBFB3823B180754AF;
	mov.f64 	%fd780, 0d3FB0066BDC1895E9;
	fma.rn.f64 	%fd781, %fd780, %fd778, %fd779;
	mov.f64 	%fd782, 0d3FB11E52CC2F79AE;
	fma.rn.f64 	%fd783, %fd781, %fd778, %fd782;
	mov.f64 	%fd784, 0dBF924EAF3526861B;
	fma.rn.f64 	%fd785, %fd783, %fd778, %fd784;
	mov.f64 	%fd786, 0d3F91DF02A31E6CB7;
	fma.rn.f64 	%fd787, %fd785, %fd778, %fd786;
	mov.f64 	%fd788, 0d3F847D18B0EEC6CC;
	fma.rn.f64 	%fd789, %fd787, %fd778, %fd788;
	mov.f64 	%fd790, 0d3F8D0AF961BA53B0;
	fma.rn.f64 	%fd791, %fd789, %fd778, %fd790;
	mov.f64 	%fd792, 0d3F91BF7734CF1C48;
	fma.rn.f64 	%fd793, %fd791, %fd778, %fd792;
	mov.f64 	%fd794, 0d3F96E91483144EF7;
	fma.rn.f64 	%fd795, %fd793, %fd778, %fd794;
	mov.f64 	%fd796, 0d3F9F1C6E0A4F9F81;
	fma.rn.f64 	%fd797, %fd795, %fd778, %fd796;
	mov.f64 	%fd798, 0d3FA6DB6DC27FA92B;
	fma.rn.f64 	%fd799, %fd797, %fd778, %fd798;
	mov.f64 	%fd800, 0d3FB333333320F91B;
	fma.rn.f64 	%fd801, %fd799, %fd778, %fd800;
	mov.f64 	%fd802, 0d3FC5555555555F4D;
	fma.rn.f64 	%fd803, %fd801, %fd778, %fd802;
	mul.f64 	%fd804, %fd778, %fd803;
	fma.rn.f64 	%fd226, %fd804, %fd217, %fd217;
	setp.lt.s32	%p194, %r137, 0;
	@%p194 bra 	BB3_228;

	mov.f64 	%fd805, 0dBC91A62633145C07;
	add.rn.f64 	%fd806, %fd226, %fd805;
	neg.f64 	%fd1068, %fd806;
	bra.uni 	BB3_229;

BB3_145:
	setp.eq.s32	%p117, %r667, 1;
	@%p117 bra 	BB3_231;

	setp.eq.s32	%p118, %r667, 2;
	@%p118 bra 	BB3_151;
	bra.uni 	BB3_147;

BB3_151:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r131}, %fd152;
	}
	abs.f64 	%fd157, %fd152;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r442}, %fd157;
	}
	setp.lt.s32	%p121, %r442, 1071801958;
	@%p121 bra 	BB3_159;
	bra.uni 	BB3_152;

BB3_159:
	mul.f64 	%fd675, %fd157, %fd157;
	mov.f64 	%fd676, 0dBFB3823B180754AF;
	mov.f64 	%fd677, 0d3FB0066BDC1895E9;
	fma.rn.f64 	%fd678, %fd677, %fd675, %fd676;
	mov.f64 	%fd679, 0d3FB11E52CC2F79AE;
	fma.rn.f64 	%fd680, %fd678, %fd675, %fd679;
	mov.f64 	%fd681, 0dBF924EAF3526861B;
	fma.rn.f64 	%fd682, %fd680, %fd675, %fd681;
	mov.f64 	%fd683, 0d3F91DF02A31E6CB7;
	fma.rn.f64 	%fd684, %fd682, %fd675, %fd683;
	mov.f64 	%fd685, 0d3F847D18B0EEC6CC;
	fma.rn.f64 	%fd686, %fd684, %fd675, %fd685;
	mov.f64 	%fd687, 0d3F8D0AF961BA53B0;
	fma.rn.f64 	%fd688, %fd686, %fd675, %fd687;
	mov.f64 	%fd689, 0d3F91BF7734CF1C48;
	fma.rn.f64 	%fd690, %fd688, %fd675, %fd689;
	mov.f64 	%fd691, 0d3F96E91483144EF7;
	fma.rn.f64 	%fd692, %fd690, %fd675, %fd691;
	mov.f64 	%fd693, 0d3F9F1C6E0A4F9F81;
	fma.rn.f64 	%fd694, %fd692, %fd675, %fd693;
	mov.f64 	%fd695, 0d3FA6DB6DC27FA92B;
	fma.rn.f64 	%fd696, %fd694, %fd675, %fd695;
	mov.f64 	%fd697, 0d3FB333333320F91B;
	fma.rn.f64 	%fd698, %fd696, %fd675, %fd697;
	mov.f64 	%fd699, 0d3FC5555555555F4D;
	fma.rn.f64 	%fd700, %fd698, %fd675, %fd699;
	mul.f64 	%fd701, %fd675, %fd700;
	fma.rn.f64 	%fd166, %fd701, %fd157, %fd157;
	setp.lt.s32	%p125, %r131, 0;
	@%p125 bra 	BB3_161;

	mov.f64 	%fd702, 0dBC91A62633145C07;
	add.rn.f64 	%fd703, %fd166, %fd702;
	neg.f64 	%fd1055, %fd703;
	bra.uni 	BB3_162;

BB3_166:
	setp.ne.s32	%p128, %r667, 3;
	@%p128 bra 	BB3_231;

	ld.const.f64 	%fd173, [fw];
	setp.eq.f64	%p129, %fd173, 0d3FF0000000000000;
	mov.f64 	%fd711, 0d3FF8000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r133}, %fd711;
	}
	bfe.u32 	%r454, %r133, 20, 11;
	add.s32 	%r455, %r454, -1012;
	mov.u64 	%rd141, 4609434218613702656;
	shl.b64 	%rd20, %rd141, %r455;
	ld.const.f64 	%fd174, [g_up];
	@%p129 bra 	BB3_201;
	bra.uni 	BB3_168;

BB3_201:
	setp.ne.s64	%p170, %rd20, -9223372036854775808;
	setp.eq.s64	%p171, %rd20, -9223372036854775808;
	ld.const.f64 	%fd726, [g_down1];
	ld.const.f64 	%fd727, [g_down2];
	fma.rn.f64 	%fd204, %fd727, %fd152, %fd726;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r136}, %fd204;
	}
	abs.f64 	%fd205, %fd204;
	// Callseq Start 15
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd205;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64	%fd1064, [retval0+0];
	
	//{
	}// Callseq End 15
	setp.gt.s32	%p172, %r136, -1;
	setp.lt.s32	%p173, %r136, 0;
	and.pred  	%p6, %p173, %p171;
	or.pred  	%p174, %p172, %p170;
	@%p174 bra 	BB3_203;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r504}, %fd1064;
	}
	xor.b32  	%r505, %r504, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r506, %temp}, %fd1064;
	}
	mov.b64 	%fd1064, {%r506, %r505};

BB3_203:
	setp.eq.f64	%p175, %fd204, 0d0000000000000000;
	@%p175 bra 	BB3_206;
	bra.uni 	BB3_204;

BB3_206:
	selp.b32	%r507, %r136, 0, %p171;
	mov.u32 	%r508, 0;
	or.b32  	%r509, %r507, 2146435072;
	setp.lt.s32	%p179, %r133, 0;
	selp.b32	%r510, %r509, %r507, %p179;
	mov.b64 	%fd1064, {%r508, %r510};
	bra.uni 	BB3_207;

BB3_147:
	setp.ne.s32	%p119, %r667, 3;
	@%p119 bra 	BB3_231;

	ld.const.f64 	%fd153, [fw];
	setp.eq.f64	%p120, %fd153, 0d3FF0000000000000;
	ld.const.f64 	%fd154, [g_up];
	@%p120 bra 	BB3_150;
	bra.uni 	BB3_149;

BB3_150:
	ld.const.f64 	%fd626, [g_down2];
	ld.const.f64 	%fd627, [g_down1];
	fma.rn.f64 	%fd628, %fd626, %fd152, %fd627;
	div.rn.f64 	%fd629, %fd154, %fd628;
	sqrt.rn.f64 	%fd1070, %fd629;
	bra.uni 	BB3_231;

BB3_219:
	mov.f64 	%fd735, 0d3FF0000000000000;
	sub.f64 	%fd218, %fd735, %fd217;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r529, %temp}, %fd218;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r138}, %fd218;
	}
	add.s32 	%r530, %r138, -1048576;
	mov.b64 	%fd734, {%r529, %r530};
	// inline asm
	rsqrt.approx.ftz.f64 %fd733, %fd734;
	// inline asm
	{
	.reg .b32 %temp; 
	mov.b64 	{%r531, %temp}, %fd733;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r532}, %fd733;
	}
	add.s32 	%r533, %r532, -1048576;
	mov.b64 	%fd736, {%r531, %r533};
	mul.f64 	%fd737, %fd734, %fd733;
	neg.f64 	%fd738, %fd737;
	fma.rn.f64 	%fd739, %fd737, %fd738, %fd734;
	fma.rn.f64 	%fd740, %fd739, %fd736, %fd737;
	neg.f64 	%fd741, %fd740;
	fma.rn.f64 	%fd742, %fd733, %fd741, %fd735;
	fma.rn.f64 	%fd743, %fd742, %fd736, %fd736;
	fma.rn.f64 	%fd744, %fd740, %fd741, %fd734;
	fma.rn.f64 	%fd219, %fd744, %fd743, %fd740;
	setp.lt.s32	%p191, %r138, 1;
	@%p191 bra 	BB3_221;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r534}, %fd219;
	}
	add.s32 	%r535, %r534, 1048576;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r536, %temp}, %fd219;
	}
	mov.b64 	%fd745, {%r536, %r535};
	mov.f64 	%fd746, 0dBEBAC2FE66FAAC4B;
	mov.f64 	%fd747, 0d3EC715B371155F70;
	fma.rn.f64 	%fd748, %fd747, %fd218, %fd746;
	mov.f64 	%fd749, 0d3ED9A9B88EFCD9B8;
	fma.rn.f64 	%fd750, %fd748, %fd218, %fd749;
	mov.f64 	%fd751, 0d3EDD0F40A8A0C4C3;
	fma.rn.f64 	%fd752, %fd750, %fd218, %fd751;
	mov.f64 	%fd753, 0d3EF46D4CFA9E0E1F;
	fma.rn.f64 	%fd754, %fd752, %fd218, %fd753;
	mov.f64 	%fd755, 0d3F079C168D1E2422;
	fma.rn.f64 	%fd756, %fd754, %fd218, %fd755;
	mov.f64 	%fd757, 0d3F1C9A88C3BCA540;
	fma.rn.f64 	%fd758, %fd756, %fd218, %fd757;
	mov.f64 	%fd759, 0d3F31C4E64BD476DF;
	fma.rn.f64 	%fd760, %fd758, %fd218, %fd759;
	mov.f64 	%fd761, 0d3F46E8BA60009C8F;
	fma.rn.f64 	%fd762, %fd760, %fd218, %fd761;
	mov.f64 	%fd763, 0d3F5F1C71C62B05A2;
	fma.rn.f64 	%fd764, %fd762, %fd218, %fd763;
	mov.f64 	%fd765, 0d3F76DB6DB6DC9F2C;
	fma.rn.f64 	%fd766, %fd764, %fd218, %fd765;
	mov.f64 	%fd767, 0d3F9333333333329C;
	fma.rn.f64 	%fd768, %fd766, %fd218, %fd767;
	mov.f64 	%fd769, 0d3FB5555555555555;
	fma.rn.f64 	%fd770, %fd768, %fd218, %fd769;
	mul.f64 	%fd771, %fd218, %fd770;
	fma.rn.f64 	%fd1067, %fd771, %fd745, %fd745;
	bra.uni 	BB3_222;

BB3_152:
	mov.f64 	%fd632, 0d3FF0000000000000;
	sub.f64 	%fd158, %fd632, %fd157;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r443, %temp}, %fd158;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r132}, %fd158;
	}
	add.s32 	%r444, %r132, -1048576;
	mov.b64 	%fd631, {%r443, %r444};
	// inline asm
	rsqrt.approx.ftz.f64 %fd630, %fd631;
	// inline asm
	{
	.reg .b32 %temp; 
	mov.b64 	{%r445, %temp}, %fd630;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r446}, %fd630;
	}
	add.s32 	%r447, %r446, -1048576;
	mov.b64 	%fd633, {%r445, %r447};
	mul.f64 	%fd634, %fd631, %fd630;
	neg.f64 	%fd635, %fd634;
	fma.rn.f64 	%fd636, %fd634, %fd635, %fd631;
	fma.rn.f64 	%fd637, %fd636, %fd633, %fd634;
	neg.f64 	%fd638, %fd637;
	fma.rn.f64 	%fd639, %fd630, %fd638, %fd632;
	fma.rn.f64 	%fd640, %fd639, %fd633, %fd633;
	fma.rn.f64 	%fd641, %fd637, %fd638, %fd631;
	fma.rn.f64 	%fd159, %fd641, %fd640, %fd637;
	setp.lt.s32	%p122, %r132, 1;
	@%p122 bra 	BB3_154;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r448}, %fd159;
	}
	add.s32 	%r449, %r448, 1048576;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r450, %temp}, %fd159;
	}
	mov.b64 	%fd642, {%r450, %r449};
	mov.f64 	%fd643, 0dBEBAC2FE66FAAC4B;
	mov.f64 	%fd644, 0d3EC715B371155F70;
	fma.rn.f64 	%fd645, %fd644, %fd158, %fd643;
	mov.f64 	%fd646, 0d3ED9A9B88EFCD9B8;
	fma.rn.f64 	%fd647, %fd645, %fd158, %fd646;
	mov.f64 	%fd648, 0d3EDD0F40A8A0C4C3;
	fma.rn.f64 	%fd649, %fd647, %fd158, %fd648;
	mov.f64 	%fd650, 0d3EF46D4CFA9E0E1F;
	fma.rn.f64 	%fd651, %fd649, %fd158, %fd650;
	mov.f64 	%fd652, 0d3F079C168D1E2422;
	fma.rn.f64 	%fd653, %fd651, %fd158, %fd652;
	mov.f64 	%fd654, 0d3F1C9A88C3BCA540;
	fma.rn.f64 	%fd655, %fd653, %fd158, %fd654;
	mov.f64 	%fd656, 0d3F31C4E64BD476DF;
	fma.rn.f64 	%fd657, %fd655, %fd158, %fd656;
	mov.f64 	%fd658, 0d3F46E8BA60009C8F;
	fma.rn.f64 	%fd659, %fd657, %fd158, %fd658;
	mov.f64 	%fd660, 0d3F5F1C71C62B05A2;
	fma.rn.f64 	%fd661, %fd659, %fd158, %fd660;
	mov.f64 	%fd662, 0d3F76DB6DB6DC9F2C;
	fma.rn.f64 	%fd663, %fd661, %fd158, %fd662;
	mov.f64 	%fd664, 0d3F9333333333329C;
	fma.rn.f64 	%fd665, %fd663, %fd158, %fd664;
	mov.f64 	%fd666, 0d3FB5555555555555;
	fma.rn.f64 	%fd667, %fd665, %fd158, %fd666;
	mul.f64 	%fd668, %fd158, %fd667;
	fma.rn.f64 	%fd1054, %fd668, %fd642, %fd642;
	bra.uni 	BB3_155;

BB3_90:
	@%p78 bra 	BB3_93;

	mov.f64 	%fd977, 0d3FF8000000000000;
	cvt.rzi.f64.f64	%fd407, %fd977;
	setp.neu.f64	%p83, %fd407, 0d3FF8000000000000;
	selp.f64	%fd1032, 0dFFF8000000000000, %fd1032, %p83;

BB3_93:
	add.f64 	%fd1033, %fd66, 0d3FF8000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r376}, %fd1033;
	}
	and.b32  	%r377, %r376, 2146435072;
	setp.ne.s32	%p86, %r377, 2146435072;
	@%p86 bra 	BB3_94;

	setp.gtu.f64	%p87, %fd67, 0d7FF0000000000000;
	@%p87 bra 	BB3_103;

	mov.f64 	%fd978, 0d3FF8000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r572}, %fd978;
	}
	and.b32  	%r378, %r572, 2147483647;
	setp.ne.s32	%p88, %r378, 2146435072;
	@%p88 bra 	BB3_98;

	mov.f64 	%fd976, 0d3FF8000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r379, %temp}, %fd976;
	}
	setp.eq.s32	%p89, %r379, 0;
	@%p89 bra 	BB3_102;

BB3_98:
	and.b32  	%r380, %r121, 2147483647;
	setp.ne.s32	%p90, %r380, 2146435072;
	@%p90 bra 	BB3_99;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r381, %temp}, %fd66;
	}
	setp.ne.s32	%p91, %r381, 0;
	mov.f64 	%fd1033, %fd1032;
	@%p91 bra 	BB3_103;

	mov.f64 	%fd979, 0d3FF8000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r573}, %fd979;
	}
	shr.s32 	%r382, %r573, 31;
	and.b32  	%r383, %r382, -2146435072;
	add.s32 	%r384, %r383, 2146435072;
	or.b32  	%r385, %r384, -2147483648;
	selp.b32	%r386, %r385, %r384, %p3;
	mov.u32 	%r387, 0;
	mov.b64 	%fd1033, {%r387, %r386};
	bra.uni 	BB3_103;

BB3_94:
	mov.f64 	%fd1033, %fd1032;
	bra.uni 	BB3_103;

BB3_228:
	mov.f64 	%fd807, 0d3C91A62633145C07;
	add.rn.f64 	%fd1068, %fd226, %fd807;

BB3_229:
	add.rn.f64 	%fd1067, %fd547, %fd1068;
	bra.uni 	BB3_230;

BB3_161:
	mov.f64 	%fd704, 0d3C91A62633145C07;
	add.rn.f64 	%fd1055, %fd166, %fd704;

BB3_162:
	add.rn.f64 	%fd1054, %fd547, %fd1055;
	bra.uni 	BB3_163;

BB3_168:
	setp.ne.s64	%p130, %rd20, -9223372036854775808;
	setp.eq.s64	%p131, %rd20, -9223372036854775808;
	ld.const.f64 	%fd175, [g_down1];
	ld.const.f64 	%fd176, [g_down2];
	fma.rn.f64 	%fd177, %fd176, %fd152, %fd175;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r134}, %fd177;
	}
	abs.f64 	%fd178, %fd177;
	// Callseq Start 13
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd178;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64	%fd1058, [retval0+0];
	
	//{
	}// Callseq End 13
	setp.gt.s32	%p132, %r134, -1;
	setp.lt.s32	%p133, %r134, 0;
	and.pred  	%p4, %p133, %p131;
	or.pred  	%p134, %p132, %p130;
	@%p134 bra 	BB3_170;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r456}, %fd1058;
	}
	xor.b32  	%r457, %r456, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r458, %temp}, %fd1058;
	}
	mov.b64 	%fd1058, {%r458, %r457};

BB3_170:
	setp.eq.f64	%p135, %fd177, 0d0000000000000000;
	@%p135 bra 	BB3_173;
	bra.uni 	BB3_171;

BB3_173:
	selp.b32	%r459, %r134, 0, %p131;
	mov.u32 	%r460, 0;
	or.b32  	%r461, %r459, 2146435072;
	setp.lt.s32	%p139, %r133, 0;
	selp.b32	%r462, %r461, %r459, %p139;
	mov.b64 	%fd1058, {%r460, %r462};
	bra.uni 	BB3_174;

BB3_149:
	mul.f64 	%fd614, %fd153, %fd154;
	ld.const.f64 	%fd615, [g_down1];
	ld.const.f64 	%fd616, [g_down2];
	fma.rn.f64 	%fd617, %fd616, %fd152, %fd615;
	div.rn.f64 	%fd618, %fd614, %fd617;
	mov.f64 	%fd619, 0d3FF0000000000000;
	sub.f64 	%fd620, %fd619, %fd153;
	mul.f64 	%fd621, %fd620, %fd154;
	neg.f64 	%fd622, %fd616;
	fma.rn.f64 	%fd623, %fd622, %fd152, %fd615;
	div.rn.f64 	%fd624, %fd621, %fd623;
	add.f64 	%fd625, %fd618, %fd624;
	sqrt.rn.f64 	%fd1070, %fd625;
	bra.uni 	BB3_231;

BB3_221:
	mov.f64 	%fd1017, 0d0000000000000000;
	mul.rn.f64 	%fd1067, %fd217, %fd1017;

BB3_222:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r596}, %fd218;
	}
	setp.gt.s32	%p192, %r596, -1;
	@%p192 bra 	BB3_224;

	mov.f64 	%fd773, 0d7FF0000000000000;
	mul.rn.f64 	%fd1067, %fd1067, %fd773;

BB3_224:
	mov.f64 	%fd1016, 0d3FEFFFFFFFFEA028;
	mov.f64 	%fd1015, 0dBFEFFFFFFFFEA028;
	min.f64 	%fd1014, %fd151, %fd1016;
	max.f64 	%fd1013, %fd1014, %fd1015;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r597}, %fd1013;
	}
	setp.gt.s32	%p193, %r597, -1;
	@%p193 bra 	BB3_230;

	mov.f64 	%fd774, 0dBCA1A62633145C07;
	add.rn.f64 	%fd775, %fd1067, %fd774;
	neg.f64 	%fd776, %fd775;
	mov.f64 	%fd777, 0d400921FB54442D18;
	add.rn.f64 	%fd1067, %fd777, %fd776;

BB3_230:
	ld.param.u64 	%rd187, [_Z11ff_multipleP7double2PKS_PKdPKbS4_S4_S4_S2_S4_S4_S4_S4_S4_S4__param_4];
	cvta.to.global.u64 	%rd186, %rd187;
	ld.const.u32 	%r537, [nAmpfunc];
	add.s32 	%r538, %r537, -1;
	cvt.rn.f64.u32	%fd809, %r538;
	mul.f64 	%fd810, %fd1067, %fd809;
	div.rn.f64 	%fd811, %fd810, 0d400921FB54442D18;
	cvt.rni.s32.f64	%r539, %fd811;
	mul.wide.s32 	%rd142, %r539, 8;
	add.s64 	%rd143, %rd186, %rd142;
	ld.global.f64 	%fd1070, [%rd143];
	bra.uni 	BB3_231;

BB3_154:
	mov.f64 	%fd1012, 0d0000000000000000;
	mul.rn.f64 	%fd1054, %fd157, %fd1012;

BB3_155:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r588}, %fd158;
	}
	setp.gt.s32	%p123, %r588, -1;
	@%p123 bra 	BB3_157;

	mov.f64 	%fd670, 0d7FF0000000000000;
	mul.rn.f64 	%fd1054, %fd1054, %fd670;

BB3_157:
	setp.gt.s32	%p124, %r131, -1;
	@%p124 bra 	BB3_163;

	mov.f64 	%fd671, 0dBCA1A62633145C07;
	add.rn.f64 	%fd672, %fd1054, %fd671;
	neg.f64 	%fd673, %fd672;
	mov.f64 	%fd674, 0d400921FB54442D18;
	add.rn.f64 	%fd1054, %fd674, %fd673;

BB3_163:
	ld.param.u64 	%rd185, [_Z11ff_multipleP7double2PKS_PKdPKbS4_S4_S4_S2_S4_S4_S4_S4_S4_S4__param_4];
	cvta.to.global.u64 	%rd184, %rd185;
	ld.const.u32 	%r451, [nAmpfunc];
	add.s32 	%r452, %r451, -1;
	cvt.rn.f64.u32	%fd706, %r452;
	mul.f64 	%fd707, %fd1054, %fd706;
	div.rn.f64 	%fd708, %fd707, 0d401921FB54442D18;
	cvt.rni.s32.f64	%r453, %fd708;
	mul.wide.s32 	%rd139, %r453, 8;
	add.s64 	%rd140, %rd184, %rd139;
	ld.global.f64 	%fd1070, [%rd140];
	bra.uni 	BB3_231;

BB3_57:
	@%p38 bra 	BB3_60;

	mov.f64 	%fd1003, 0d3FF8000000000000;
	cvt.rzi.f64.f64	%fd391, %fd1003;
	setp.neu.f64	%p43, %fd391, 0d3FF8000000000000;
	selp.f64	%fd1026, 0dFFF8000000000000, %fd1026, %p43;

BB3_60:
	add.f64 	%fd1027, %fd39, 0d3FF8000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r327}, %fd1027;
	}
	and.b32  	%r328, %r327, 2146435072;
	setp.ne.s32	%p46, %r328, 2146435072;
	@%p46 bra 	BB3_61;

	setp.gtu.f64	%p47, %fd40, 0d7FF0000000000000;
	@%p47 bra 	BB3_70;

	and.b32  	%r329, %r118, 2147483647;
	setp.ne.s32	%p48, %r329, 2146435072;
	@%p48 bra 	BB3_65;

	mov.f64 	%fd1002, 0d3FF8000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r330, %temp}, %fd1002;
	}
	setp.eq.s32	%p49, %r330, 0;
	@%p49 bra 	BB3_69;

BB3_65:
	and.b32  	%r331, %r119, 2147483647;
	setp.ne.s32	%p50, %r331, 2146435072;
	@%p50 bra 	BB3_66;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r332, %temp}, %fd39;
	}
	setp.ne.s32	%p51, %r332, 0;
	mov.f64 	%fd1027, %fd1026;
	@%p51 bra 	BB3_70;

	shr.s32 	%r333, %r118, 31;
	and.b32  	%r334, %r333, -2146435072;
	add.s32 	%r335, %r334, 2146435072;
	or.b32  	%r336, %r335, -2147483648;
	selp.b32	%r337, %r336, %r335, %p1;
	mov.u32 	%r338, 0;
	mov.b64 	%fd1027, {%r338, %r337};
	bra.uni 	BB3_70;

BB3_61:
	mov.f64 	%fd1027, %fd1026;
	bra.uni 	BB3_70;

BB3_204:
	@%p172 bra 	BB3_207;

	cvt.rzi.f64.f64	%fd729, %fd711;
	setp.neu.f64	%p177, %fd729, 0d3FF8000000000000;
	selp.f64	%fd1064, 0dFFF8000000000000, %fd1064, %p177;

BB3_207:
	add.f64 	%fd1065, %fd204, 0d3FF8000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r511}, %fd1065;
	}
	and.b32  	%r512, %r511, 2146435072;
	setp.ne.s32	%p180, %r512, 2146435072;
	@%p180 bra 	BB3_208;

	setp.gtu.f64	%p181, %fd205, 0d7FF0000000000000;
	@%p181 bra 	BB3_217;

	and.b32  	%r513, %r133, 2147483647;
	setp.ne.s32	%p182, %r513, 2146435072;
	@%p182 bra 	BB3_212;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r514, %temp}, %fd711;
	}
	setp.eq.s32	%p183, %r514, 0;
	@%p183 bra 	BB3_216;

BB3_212:
	and.b32  	%r515, %r136, 2147483647;
	setp.ne.s32	%p184, %r515, 2146435072;
	@%p184 bra 	BB3_213;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r516, %temp}, %fd204;
	}
	setp.ne.s32	%p185, %r516, 0;
	mov.f64 	%fd1065, %fd1064;
	@%p185 bra 	BB3_217;

	shr.s32 	%r517, %r133, 31;
	and.b32  	%r518, %r517, -2146435072;
	add.s32 	%r519, %r518, 2146435072;
	or.b32  	%r520, %r519, -2147483648;
	selp.b32	%r521, %r520, %r519, %p6;
	mov.u32 	%r522, 0;
	mov.b64 	%fd1065, {%r522, %r521};
	bra.uni 	BB3_217;

BB3_208:
	mov.f64 	%fd1065, %fd1064;
	bra.uni 	BB3_217;

BB3_171:
	@%p132 bra 	BB3_174;

	cvt.rzi.f64.f64	%fd713, %fd711;
	setp.neu.f64	%p137, %fd713, 0d3FF8000000000000;
	selp.f64	%fd1058, 0dFFF8000000000000, %fd1058, %p137;

BB3_174:
	add.f64 	%fd1059, %fd177, 0d3FF8000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r463}, %fd1059;
	}
	and.b32  	%r464, %r463, 2146435072;
	setp.ne.s32	%p140, %r464, 2146435072;
	@%p140 bra 	BB3_175;

	setp.gtu.f64	%p141, %fd178, 0d7FF0000000000000;
	@%p141 bra 	BB3_184;

	and.b32  	%r465, %r133, 2147483647;
	setp.ne.s32	%p142, %r465, 2146435072;
	@%p142 bra 	BB3_179;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r466, %temp}, %fd711;
	}
	setp.eq.s32	%p143, %r466, 0;
	@%p143 bra 	BB3_183;

BB3_179:
	and.b32  	%r467, %r134, 2147483647;
	setp.ne.s32	%p144, %r467, 2146435072;
	@%p144 bra 	BB3_180;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r468, %temp}, %fd177;
	}
	setp.ne.s32	%p145, %r468, 0;
	mov.f64 	%fd1059, %fd1058;
	@%p145 bra 	BB3_184;

	shr.s32 	%r469, %r133, 31;
	and.b32  	%r470, %r469, -2146435072;
	add.s32 	%r471, %r470, 2146435072;
	or.b32  	%r472, %r471, -2147483648;
	selp.b32	%r473, %r472, %r471, %p4;
	mov.u32 	%r474, 0;
	mov.b64 	%fd1059, {%r474, %r473};
	bra.uni 	BB3_184;

BB3_175:
	mov.f64 	%fd1059, %fd1058;
	bra.uni 	BB3_184;

BB3_99:
	mov.f64 	%fd1033, %fd1032;
	bra.uni 	BB3_103;

BB3_66:
	mov.f64 	%fd1027, %fd1026;
	bra.uni 	BB3_70;

BB3_213:
	mov.f64 	%fd1065, %fd1064;
	bra.uni 	BB3_217;

BB3_102:
	mov.f64 	%fd980, 0d3FF8000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r574}, %fd980;
	}
	setp.gt.f64	%p92, %fd67, 0d3FF0000000000000;
	selp.b32	%r388, 2146435072, 0, %p92;
	mov.u32 	%r389, 0;
	xor.b32  	%r390, %r388, 2146435072;
	setp.lt.s32	%p93, %r574, 0;
	selp.b32	%r391, %r390, %r388, %p93;
	setp.eq.f64	%p94, %fd66, 0dBFF0000000000000;
	selp.b32	%r392, 1072693248, %r391, %p94;
	mov.b64 	%fd1033, {%r389, %r392};

BB3_103:
	ld.const.f64 	%fd975, [g_up];
	setp.eq.f64	%p95, %fd66, 0d3FF0000000000000;
	selp.f64	%fd409, 0d3FF0000000000000, %fd1033, %p95;
	div.rn.f64 	%fd410, %fd975, %fd409;
	sqrt.rn.f64 	%fd1038, %fd410;
	mov.u32 	%r667, 3;
	bra.uni 	BB3_118;

BB3_180:
	mov.f64 	%fd1059, %fd1058;
	bra.uni 	BB3_184;

BB3_69:
	setp.gt.f64	%p52, %fd40, 0d3FF0000000000000;
	selp.b32	%r339, 2146435072, 0, %p52;
	mov.u32 	%r340, 0;
	xor.b32  	%r341, %r339, 2146435072;
	setp.lt.s32	%p53, %r118, 0;
	selp.b32	%r342, %r341, %r339, %p53;
	setp.eq.f64	%p54, %fd39, 0dBFF0000000000000;
	selp.b32	%r343, 1072693248, %r342, %p54;
	mov.b64 	%fd1027, {%r340, %r343};

BB3_70:
	mov.f64 	%fd999, 0d3FEFFFFFFFFEA028;
	mov.f64 	%fd998, 0dBFEFFFFFFFFEA028;
	min.f64 	%fd997, %fd13, %fd999;
	max.f64 	%fd996, %fd997, %fd998;
	mov.f64 	%fd995, 0d3FF8000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r587}, %fd995;
	}
	bfe.u32 	%r586, %r587, 20, 11;
	add.s32 	%r585, %r586, -1012;
	mov.u64 	%rd208, 4609434218613702656;
	shl.b64 	%rd207, %rd208, %r585;
	setp.ne.s64	%p209, %rd207, -9223372036854775808;
	ld.const.f64 	%fd970, [g_down1];
	ld.const.f64 	%fd969, [g_down2];
	ld.const.f64 	%fd968, [g_up];
	ld.const.f64 	%fd967, [fw];
	setp.eq.f64	%p55, %fd39, 0d3FF0000000000000;
	selp.f64	%fd393, 0d3FF0000000000000, %fd1027, %p55;
	mul.f64 	%fd394, %fd967, %fd968;
	div.rn.f64 	%fd51, %fd394, %fd393;
	mov.f64 	%fd395, 0d3FF0000000000000;
	sub.f64 	%fd396, %fd395, %fd967;
	mul.f64 	%fd52, %fd396, %fd968;
	neg.f64 	%fd397, %fd969;
	fma.rn.f64 	%fd53, %fd397, %fd996, %fd970;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r120}, %fd53;
	}
	abs.f64 	%fd54, %fd53;
	// Callseq Start 10
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd54;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64	%fd1029, [retval0+0];
	
	//{
	}// Callseq End 10
	setp.gt.s32	%p56, %r120, -1;
	setp.lt.s32	%p57, %r120, 0;
	and.pred  	%p2, %p57, %p37;
	or.pred  	%p60, %p56, %p209;
	@%p60 bra 	BB3_72;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r344}, %fd1029;
	}
	xor.b32  	%r345, %r344, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r346, %temp}, %fd1029;
	}
	mov.b64 	%fd1029, {%r346, %r345};

BB3_72:
	setp.eq.f64	%p61, %fd53, 0d0000000000000000;
	@%p61 bra 	BB3_75;
	bra.uni 	BB3_73;

BB3_75:
	selp.b32	%r347, %r120, 0, %p37;
	mov.u32 	%r348, 0;
	or.b32  	%r349, %r347, 2146435072;
	setp.lt.s32	%p65, %r118, 0;
	selp.b32	%r350, %r349, %r347, %p65;
	mov.b64 	%fd1029, {%r348, %r350};
	bra.uni 	BB3_76;

BB3_73:
	@%p56 bra 	BB3_76;

	mov.f64 	%fd1001, 0d3FF8000000000000;
	cvt.rzi.f64.f64	%fd399, %fd1001;
	setp.neu.f64	%p63, %fd399, 0d3FF8000000000000;
	selp.f64	%fd1029, 0dFFF8000000000000, %fd1029, %p63;

BB3_76:
	add.f64 	%fd1030, %fd53, 0d3FF8000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r351}, %fd1030;
	}
	and.b32  	%r352, %r351, 2146435072;
	setp.ne.s32	%p66, %r352, 2146435072;
	@%p66 bra 	BB3_77;

	setp.gtu.f64	%p67, %fd54, 0d7FF0000000000000;
	@%p67 bra 	BB3_86;

	and.b32  	%r353, %r118, 2147483647;
	setp.ne.s32	%p68, %r353, 2146435072;
	@%p68 bra 	BB3_81;

	mov.f64 	%fd1000, 0d3FF8000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r354, %temp}, %fd1000;
	}
	setp.eq.s32	%p69, %r354, 0;
	@%p69 bra 	BB3_85;

BB3_81:
	and.b32  	%r355, %r120, 2147483647;
	setp.ne.s32	%p70, %r355, 2146435072;
	@%p70 bra 	BB3_82;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r356, %temp}, %fd53;
	}
	setp.ne.s32	%p71, %r356, 0;
	mov.f64 	%fd1030, %fd1029;
	@%p71 bra 	BB3_86;

	shr.s32 	%r357, %r118, 31;
	and.b32  	%r358, %r357, -2146435072;
	add.s32 	%r359, %r358, 2146435072;
	or.b32  	%r360, %r359, -2147483648;
	selp.b32	%r361, %r360, %r359, %p2;
	mov.u32 	%r362, 0;
	mov.b64 	%fd1030, {%r362, %r361};
	bra.uni 	BB3_86;

BB3_77:
	mov.f64 	%fd1030, %fd1029;
	bra.uni 	BB3_86;

BB3_82:
	mov.f64 	%fd1030, %fd1029;
	bra.uni 	BB3_86;

BB3_85:
	setp.gt.f64	%p72, %fd54, 0d3FF0000000000000;
	selp.b32	%r363, 2146435072, 0, %p72;
	mov.u32 	%r364, 0;
	xor.b32  	%r365, %r363, 2146435072;
	setp.lt.s32	%p73, %r118, 0;
	selp.b32	%r366, %r365, %r363, %p73;
	setp.eq.f64	%p74, %fd53, 0dBFF0000000000000;
	selp.b32	%r367, 1072693248, %r366, %p74;
	mov.b64 	%fd1030, {%r364, %r367};

BB3_86:
	setp.eq.f64	%p75, %fd53, 0d3FF0000000000000;
	selp.f64	%fd401, 0d3FF0000000000000, %fd1030, %p75;
	div.rn.f64 	%fd402, %fd52, %fd401;
	add.f64 	%fd403, %fd51, %fd402;
	sqrt.rn.f64 	%fd1038, %fd403;
	mov.u32 	%r667, 3;
	bra.uni 	BB3_118;

BB3_216:
	setp.gt.f64	%p186, %fd205, 0d3FF0000000000000;
	selp.b32	%r523, 2146435072, 0, %p186;
	mov.u32 	%r524, 0;
	xor.b32  	%r525, %r523, 2146435072;
	setp.lt.s32	%p187, %r133, 0;
	selp.b32	%r526, %r525, %r523, %p187;
	setp.eq.f64	%p188, %fd204, 0dBFF0000000000000;
	selp.b32	%r527, 1072693248, %r526, %p188;
	mov.b64 	%fd1065, {%r524, %r527};

BB3_217:
	setp.eq.f64	%p189, %fd204, 0d3FF0000000000000;
	selp.f64	%fd731, 0d3FF0000000000000, %fd1065, %p189;
	div.rn.f64 	%fd732, %fd174, %fd731;
	sqrt.rn.f64 	%fd1070, %fd732;
	bra.uni 	BB3_231;

BB3_183:
	setp.gt.f64	%p146, %fd178, 0d3FF0000000000000;
	selp.b32	%r475, 2146435072, 0, %p146;
	mov.u32 	%r476, 0;
	xor.b32  	%r477, %r475, 2146435072;
	setp.lt.s32	%p147, %r133, 0;
	selp.b32	%r478, %r477, %r475, %p147;
	setp.eq.f64	%p148, %fd177, 0dBFF0000000000000;
	selp.b32	%r479, 1072693248, %r478, %p148;
	mov.b64 	%fd1059, {%r476, %r479};

BB3_184:
	setp.eq.f64	%p149, %fd177, 0d3FF0000000000000;
	selp.f64	%fd715, 0d3FF0000000000000, %fd1059, %p149;
	mul.f64 	%fd716, %fd173, %fd174;
	div.rn.f64 	%fd189, %fd716, %fd715;
	mov.f64 	%fd717, 0d3FF0000000000000;
	sub.f64 	%fd718, %fd717, %fd173;
	mul.f64 	%fd190, %fd718, %fd174;
	neg.f64 	%fd719, %fd176;
	fma.rn.f64 	%fd191, %fd719, %fd152, %fd175;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r135}, %fd191;
	}
	abs.f64 	%fd192, %fd191;
	// Callseq Start 14
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd192;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64	%fd1061, [retval0+0];
	
	//{
	}// Callseq End 14
	setp.gt.s32	%p150, %r135, -1;
	setp.lt.s32	%p151, %r135, 0;
	and.pred  	%p5, %p151, %p131;
	or.pred  	%p154, %p150, %p130;
	@%p154 bra 	BB3_186;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r480}, %fd1061;
	}
	xor.b32  	%r481, %r480, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r482, %temp}, %fd1061;
	}
	mov.b64 	%fd1061, {%r482, %r481};

BB3_186:
	setp.eq.f64	%p155, %fd191, 0d0000000000000000;
	@%p155 bra 	BB3_189;
	bra.uni 	BB3_187;

BB3_189:
	selp.b32	%r483, %r135, 0, %p131;
	mov.u32 	%r484, 0;
	or.b32  	%r485, %r483, 2146435072;
	setp.lt.s32	%p159, %r133, 0;
	selp.b32	%r486, %r485, %r483, %p159;
	mov.b64 	%fd1061, {%r484, %r486};
	bra.uni 	BB3_190;

BB3_187:
	@%p150 bra 	BB3_190;

	cvt.rzi.f64.f64	%fd721, %fd711;
	setp.neu.f64	%p157, %fd721, 0d3FF8000000000000;
	selp.f64	%fd1061, 0dFFF8000000000000, %fd1061, %p157;

BB3_190:
	add.f64 	%fd1062, %fd191, 0d3FF8000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r487}, %fd1062;
	}
	and.b32  	%r488, %r487, 2146435072;
	setp.ne.s32	%p160, %r488, 2146435072;
	@%p160 bra 	BB3_191;

	setp.gtu.f64	%p161, %fd192, 0d7FF0000000000000;
	@%p161 bra 	BB3_200;

	and.b32  	%r489, %r133, 2147483647;
	setp.ne.s32	%p162, %r489, 2146435072;
	@%p162 bra 	BB3_195;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r490, %temp}, %fd711;
	}
	setp.eq.s32	%p163, %r490, 0;
	@%p163 bra 	BB3_199;

BB3_195:
	and.b32  	%r491, %r135, 2147483647;
	setp.ne.s32	%p164, %r491, 2146435072;
	@%p164 bra 	BB3_196;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r492, %temp}, %fd191;
	}
	setp.ne.s32	%p165, %r492, 0;
	mov.f64 	%fd1062, %fd1061;
	@%p165 bra 	BB3_200;

	shr.s32 	%r493, %r133, 31;
	and.b32  	%r494, %r493, -2146435072;
	add.s32 	%r495, %r494, 2146435072;
	or.b32  	%r496, %r495, -2147483648;
	selp.b32	%r497, %r496, %r495, %p5;
	mov.u32 	%r498, 0;
	mov.b64 	%fd1062, {%r498, %r497};
	bra.uni 	BB3_200;

BB3_191:
	mov.f64 	%fd1062, %fd1061;
	bra.uni 	BB3_200;

BB3_196:
	mov.f64 	%fd1062, %fd1061;
	bra.uni 	BB3_200;

BB3_199:
	setp.gt.f64	%p166, %fd192, 0d3FF0000000000000;
	selp.b32	%r499, 2146435072, 0, %p166;
	mov.u32 	%r500, 0;
	xor.b32  	%r501, %r499, 2146435072;
	setp.lt.s32	%p167, %r133, 0;
	selp.b32	%r502, %r501, %r499, %p167;
	setp.eq.f64	%p168, %fd191, 0dBFF0000000000000;
	selp.b32	%r503, 1072693248, %r502, %p168;
	mov.b64 	%fd1062, {%r500, %r503};

BB3_200:
	setp.eq.f64	%p169, %fd191, 0d3FF0000000000000;
	selp.f64	%fd723, 0d3FF0000000000000, %fd1062, %p169;
	div.rn.f64 	%fd724, %fd190, %fd723;
	add.f64 	%fd725, %fd189, %fd724;
	sqrt.rn.f64 	%fd1070, %fd725;

BB3_231:
	ld.global.f64 	%fd234, [%rd19];
	abs.f64 	%fd235, %fd143;
	setp.gtu.f64	%p195, %fd143, 0d0000000000000000;
	@%p195 bra 	BB3_233;
	bra.uni 	BB3_232;

BB3_233:
	ld.const.f64 	%fd813, [box_max];
	ld.global.f64 	%fd1071, [%rd18];
	sub.f64 	%fd1072, %fd813, %fd1071;
	bra.uni 	BB3_234;

BB3_232:
	ld.global.f64 	%fd1071, [%rd18];
	ld.const.f64 	%fd812, [box_min];
	sub.f64 	%fd1072, %fd1071, %fd812;

BB3_234:
	div.rn.f64 	%fd242, %fd1072, %fd235;
	abs.f64 	%fd243, %fd144;
	setp.gtu.f64	%p196, %fd144, 0d0000000000000000;
	@%p196 bra 	BB3_236;
	bra.uni 	BB3_235;

BB3_236:
	ld.const.f64 	%fd815, [box_max+8];
	ld.global.f64 	%fd1073, [%rd18+8];
	sub.f64 	%fd1074, %fd815, %fd1073;
	bra.uni 	BB3_237;

BB3_235:
	ld.const.f64 	%fd814, [box_min+8];
	ld.global.f64 	%fd1073, [%rd18+8];
	sub.f64 	%fd1074, %fd1073, %fd814;

BB3_237:
	ld.const.u32 	%r589, [dims];
	setp.eq.s32	%p210, %r589, 3;
	div.rn.f64 	%fd250, %fd1074, %fd243;
	@%p210 bra 	BB3_239;
	bra.uni 	BB3_238;

BB3_239:
	setp.gtu.f64	%p198, %fd1050, 0d0000000000000000;
	abs.f64 	%fd252, %fd1050;
	@%p198 bra 	BB3_241;
	bra.uni 	BB3_240;

BB3_241:
	ld.const.f64 	%fd819, [box_max+16];
	ld.global.f64 	%fd1075, [%rd18+16];
	sub.f64 	%fd820, %fd819, %fd1075;
	div.rn.f64 	%fd1076, %fd820, %fd252;
	bra.uni 	BB3_242;

BB3_238:
	ld.global.f64 	%fd1075, [%rd18+16];
	bra.uni 	BB3_242;

BB3_240:
	ld.const.f64 	%fd817, [box_min+16];
	ld.global.f64 	%fd1075, [%rd18+16];
	sub.f64 	%fd818, %fd1075, %fd817;
	div.rn.f64 	%fd1076, %fd818, %fd252;

BB3_242:
	ld.const.f64 	%fd965, [sigt];
	mov.f64 	%fd947, 0d3FE000000000000B;
	mov.f64 	%fd946, 0d3FC5555555555511;
	mov.f64 	%fd945, 0d3FA55555555502A1;
	mov.f64 	%fd944, 0d3F81111111122322;
	mov.f64 	%fd943, 0d3F56C16C1852B7AF;
	mov.f64 	%fd942, 0d3F2A01A014761F65;
	mov.f64 	%fd941, 0d3EFA01997C89EB71;
	mov.f64 	%fd940, 0d3EC71DEE62401315;
	mov.f64 	%fd939, 0d3E928AF3FCA213EA;
	mov.f64 	%fd938, 0d3E5ADE1569CE2BDF;
	mov.f64 	%fd937, 0dBC7ABC9E3B39803F;
	mov.f64 	%fd936, 0dBFE62E42FEFA39EF;
	mov.f64 	%fd935, 0dC338000000000000;
	mov.f64 	%fd934, 0d4338000000000000;
	mov.f64 	%fd933, 0d3FF71547652B82FE;
	mov.f64 	%fd932, 0dC01921FB54442D18;
	min.f64 	%fd821, %fd242, %fd250;
	min.f64 	%fd822, %fd821, %fd1076;
	abs.f64 	%fd823, %fd822;
	mul.f64 	%fd259, %fd823, %fd965;
	neg.f64 	%fd824, %fd259;
	mul.f64 	%fd825, %fd142, %fd1073;
	fma.rn.f64 	%fd826, %fd141, %fd1071, %fd825;
	fma.rn.f64 	%fd827, %fd1019, %fd1075, %fd826;
	div.rn.f64 	%fd829, %fd932, %fd234;
	mul.f64 	%fd1078, %fd829, %fd827;
	fma.rn.f64 	%fd832, %fd824, %fd933, %fd934;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r139, %temp}, %fd832;
	}
	add.rn.f64 	%fd834, %fd832, %fd935;
	fma.rn.f64 	%fd836, %fd834, %fd936, %fd824;
	fma.rn.f64 	%fd838, %fd834, %fd937, %fd836;
	fma.rn.f64 	%fd841, %fd938, %fd838, %fd939;
	fma.rn.f64 	%fd843, %fd841, %fd838, %fd940;
	fma.rn.f64 	%fd845, %fd843, %fd838, %fd941;
	fma.rn.f64 	%fd847, %fd845, %fd838, %fd942;
	fma.rn.f64 	%fd849, %fd847, %fd838, %fd943;
	fma.rn.f64 	%fd851, %fd849, %fd838, %fd944;
	fma.rn.f64 	%fd853, %fd851, %fd838, %fd945;
	fma.rn.f64 	%fd855, %fd853, %fd838, %fd946;
	fma.rn.f64 	%fd857, %fd855, %fd838, %fd947;
	mov.f64 	%fd858, 0d3FF0000000000000;
	fma.rn.f64 	%fd859, %fd857, %fd838, %fd858;
	fma.rn.f64 	%fd860, %fd859, %fd838, %fd858;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r140, %temp}, %fd860;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r141}, %fd860;
	}
	shl.b32 	%r540, %r139, 20;
	add.s32 	%r541, %r141, %r540;
	mov.b64 	%fd1077, {%r140, %r541};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r542}, %fd824;
	}
	mov.b32 	 %f4, %r542;
	abs.f32 	%f2, %f4;
	setp.lt.f32	%p199, %f2, 0f4086232B;
	@%p199 bra 	BB3_245;

	setp.gt.f64	%p200, %fd259, 0d8000000000000000;
	mov.f64 	%fd861, 0d7FF0000000000000;
	sub.f64 	%fd862, %fd861, %fd259;
	selp.f64	%fd1077, 0d0000000000000000, %fd862, %p200;
	setp.geu.f32	%p201, %f2, 0f40874800;
	@%p201 bra 	BB3_245;

	shr.u32 	%r543, %r139, 31;
	add.s32 	%r544, %r139, %r543;
	shr.s32 	%r545, %r544, 1;
	shl.b32 	%r546, %r545, 20;
	add.s32 	%r547, %r546, %r141;
	mov.b64 	%fd863, {%r140, %r547};
	sub.s32 	%r548, %r139, %r545;
	shl.b32 	%r549, %r548, 20;
	add.s32 	%r550, %r549, 1072693248;
	mov.u32 	%r551, 0;
	mov.b64 	%fd864, {%r551, %r550};
	mul.f64 	%fd1077, %fd863, %fd864;

BB3_245:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r552}, %fd1078;
	}
	and.b32  	%r553, %r552, 2147483647;
	setp.ne.s32	%p202, %r553, 2146435072;
	@%p202 bra 	BB3_248;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r554, %temp}, %fd1078;
	}
	setp.ne.s32	%p203, %r554, 0;
	@%p203 bra 	BB3_248;

	mov.f64 	%fd1011, 0d0000000000000000;
	mul.rn.f64 	%fd1078, %fd1078, %fd1011;

BB3_248:
	mov.f64 	%fd1009, 0d3FF921FB54442D18;
	add.u64 	%rd172, %SPL, 0;
	mov.f64 	%fd949, 0d397B839A252049C0;
	mov.f64 	%fd948, 0d3C91A62633145C00;
	mul.f64 	%fd866, %fd1078, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r669, %fd866;
	st.local.u32 	[%rd172], %r669;
	cvt.rn.f64.s32	%fd867, %r669;
	neg.f64 	%fd868, %fd867;
	fma.rn.f64 	%fd870, %fd868, %fd1009, %fd1078;
	fma.rn.f64 	%fd872, %fd868, %fd948, %fd870;
	fma.rn.f64 	%fd1079, %fd868, %fd949, %fd872;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r555}, %fd1078;
	}
	and.b32  	%r556, %r555, 2145386496;
	setp.lt.u32	%p204, %r556, 1105199104;
	@%p204 bra 	BB3_250;

	add.u64 	%rd178, %SPL, 0;
	add.u64 	%rd150, %SP, 0;
	// Callseq Start 16
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1078;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd150;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1079, [retval0+0];
	
	//{
	}// Callseq End 16
	ld.local.u32 	%r669, [%rd178];

BB3_250:
	mov.f64 	%fd1010, 0d0000000000000000;
	mov.f64 	%fd962, 0dBFC5555555555554;
	mov.f64 	%fd961, 0d3F81111111110818;
	mov.f64 	%fd960, 0dBF2A01A019DB62A1;
	mov.f64 	%fd959, 0d3EC71DE369ACE392;
	mov.f64 	%fd958, 0dBE5AE5F12CB0D246;
	mov.f64 	%fd957, 0d3DE5DB65F9785EBA;
	mov.f64 	%fd956, 0dBFE0000000000000;
	mov.f64 	%fd955, 0d3FA5555555555551;
	mov.f64 	%fd954, 0dBF56C16C16C15D47;
	mov.f64 	%fd953, 0d3EFA01A019DDBCE9;
	mov.f64 	%fd952, 0dBE927E4F8E06E6D9;
	mov.f64 	%fd951, 0d3E21EEA7C1EF8528;
	mov.f64 	%fd950, 0dBDA8FF8320FD8164;
	mul.rn.f64 	%fd874, %fd1079, %fd1079;
	fma.rn.f64 	%fd877, %fd950, %fd874, %fd951;
	fma.rn.f64 	%fd879, %fd877, %fd874, %fd952;
	fma.rn.f64 	%fd881, %fd879, %fd874, %fd953;
	fma.rn.f64 	%fd883, %fd881, %fd874, %fd954;
	fma.rn.f64 	%fd885, %fd883, %fd874, %fd955;
	fma.rn.f64 	%fd887, %fd885, %fd874, %fd956;
	fma.rn.f64 	%fd889, %fd887, %fd874, %fd858;
	fma.rn.f64 	%fd892, %fd957, %fd874, %fd958;
	fma.rn.f64 	%fd894, %fd892, %fd874, %fd959;
	fma.rn.f64 	%fd896, %fd894, %fd874, %fd960;
	fma.rn.f64 	%fd898, %fd896, %fd874, %fd961;
	fma.rn.f64 	%fd900, %fd898, %fd874, %fd962;
	fma.rn.f64 	%fd902, %fd900, %fd874, %fd1010;
	fma.rn.f64 	%fd903, %fd902, %fd1079, %fd1079;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r557}, %fd903;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r558, %temp}, %fd903;
	}
	xor.b32  	%r559, %r557, -2147483648;
	mov.b64 	%fd904, {%r558, %r559};
	and.b32  	%r560, %r669, 1;
	setp.eq.b32	%p205, %r560, 1;
	not.pred 	%p206, %p205;
	selp.f64	%fd1080, %fd903, %fd889, %p206;
	selp.f64	%fd1081, %fd889, %fd904, %p206;
	and.b32  	%r561, %r669, 2;
	setp.eq.s32	%p207, %r561, 0;
	@%p207 bra 	BB3_252;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r562}, %fd1080;
	}
	xor.b32  	%r563, %r562, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r564, %temp}, %fd1080;
	}
	mov.b64 	%fd1080, {%r564, %r563};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r565}, %fd1081;
	}
	xor.b32  	%r566, %r565, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r567, %temp}, %fd1081;
	}
	mov.b64 	%fd1081, {%r567, %r566};

BB3_252:
	mov.u32 	%r595, %tid.x;
	mov.u32 	%r594, %ctaid.x;
	mov.u32 	%r593, %ntid.x;
	ld.const.u32 	%r592, [ff_scattering_dimProd];
	mad.lo.s32 	%r591, %r593, %r594, %r595;
	div.u32 	%r590, %r591, %r592;
	ld.param.u64 	%rd177, [_Z11ff_multipleP7double2PKS_PKdPKbS4_S4_S4_S2_S4_S4_S4_S4_S4_S4__param_0];
	cvta.to.global.u64 	%rd176, %rd177;
	ld.param.u64 	%rd175, [_Z11ff_multipleP7double2PKS_PKdPKbS4_S4_S4_S2_S4_S4_S4_S4_S4_S4__param_1];
	cvta.to.global.u64 	%rd174, %rd175;
	mul.f64 	%fd905, %fd1077, %fd1081;
	mul.f64 	%fd906, %fd1070, %fd905;
	mul.f64 	%fd907, %fd1077, %fd1080;
	mul.f64 	%fd908, %fd1070, %fd907;
	add.s32 	%r568, %r660, 1;
	mul.wide.u32 	%rd145, %r568, 16;
	add.s64 	%rd146, %rd174, %rd145;
	ld.global.v2.f64 	{%fd909, %fd910}, [%rd146];
	mul.f64 	%fd913, %fd908, %fd910;
	neg.f64 	%fd914, %fd913;
	fma.rn.f64 	%fd915, %fd906, %fd909, %fd914;
	mul.f64 	%fd916, %fd908, %fd909;
	fma.rn.f64 	%fd917, %fd906, %fd910, %fd916;
	mul.f64 	%fd918, %fd277, %fd917;
	neg.f64 	%fd919, %fd918;
	fma.rn.f64 	%fd920, %fd915, %fd276, %fd919;
	mul.f64 	%fd921, %fd276, %fd917;
	fma.rn.f64 	%fd922, %fd915, %fd277, %fd921;
	mul.f64 	%fd923, %fd140, %fd922;
	fma.rn.f64 	%fd924, %fd139, %fd920, %fd923;
	neg.f64 	%fd925, %fd922;
	mul.f64 	%fd926, %fd140, %fd920;
	fma.rn.f64 	%fd927, %fd139, %fd925, %fd926;
	mul.wide.u32 	%rd147, %r590, 16;
	add.s64 	%rd148, %rd176, %rd147;
	atom.global.add.f64 	%fd928, [%rd148], %fd924;
	add.s64 	%rd149, %rd148, 8;
	atom.global.add.f64 	%fd929, [%rd149], %fd927;

BB3_253:
	ret;
}

	// .globl	_Z19refocus_correlationP7double2PKS_S2_
.visible .entry _Z19refocus_correlationP7double2PKS_S2_(
	.param .u64 _Z19refocus_correlationP7double2PKS_S2__param_0,
	.param .u64 _Z19refocus_correlationP7double2PKS_S2__param_1,
	.param .u64 _Z19refocus_correlationP7double2PKS_S2__param_2
)
{
	.local .align 16 .b8 	__local_depot4[128];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<20>;
	.reg .b32 	%r<238>;
	.reg .f64 	%fd<278>;
	.reg .b64 	%rd<123>;


	mov.u64 	%SPL, __local_depot4;
	ld.param.u64 	%rd6, [_Z19refocus_correlationP7double2PKS_S2__param_0];
	ld.param.u64 	%rd7, [_Z19refocus_correlationP7double2PKS_S2__param_1];
	ld.param.u64 	%rd8, [_Z19refocus_correlationP7double2PKS_S2__param_2];
	cvta.to.global.u64 	%rd1, %rd7;
	cvta.to.global.u64 	%rd2, %rd8;
	add.u64 	%rd3, %SPL, 0;
	mov.u32 	%r100, %ntid.x;
	mov.u32 	%r101, %ctaid.x;
	mov.u32 	%r102, %tid.x;
	mad.lo.s32 	%r1, %r100, %r101, %r102;
	ld.const.u32 	%r2, [refocus_maxDim];
	add.s32 	%r103, %r2, -1;
	cvt.u64.u32	%rd4, %r103;
	mul.wide.u32 	%rd10, %r103, 4;
	mov.u64 	%rd11, refocus_dimProd;
	add.s64 	%rd12, %rd11, %rd10;
	ld.const.u32 	%r104, [%rd12];
	setp.ge.u32	%p1, %r1, %r104;
	@%p1 bra 	BB4_36;

	setp.eq.s32	%p2, %r2, 1;
	mov.u32 	%r201, %r1;
	@%p2 bra 	BB4_11;

	and.b32  	%r106, %r103, 3;
	mov.u32 	%r201, 0;
	setp.eq.s32	%p3, %r106, 0;
	mov.u32 	%r198, %r103;
	mov.u32 	%r196, %r2;
	mov.u32 	%r197, %r1;
	@%p3 bra 	BB4_8;

	setp.eq.s32	%p4, %r106, 1;
	mov.u32 	%r196, %r103;
	mov.u32 	%r192, %r2;
	mov.u32 	%r193, %r1;
	@%p4 bra 	BB4_7;

	setp.eq.s32	%p5, %r106, 2;
	mov.u32 	%r192, %r103;
	mov.u32 	%r189, %r2;
	mov.u32 	%r190, %r1;
	@%p5 bra 	BB4_6;

	add.s32 	%r192, %r2, -2;
	mul.wide.u32 	%rd13, %r192, 4;
	add.s64 	%rd15, %rd11, %rd13;
	ld.const.u32 	%r107, [%rd15];
	rem.u32 	%r190, %r1, %r107;
	div.u32 	%r108, %r1, %r107;
	shl.b64 	%rd16, %rd4, 2;
	add.s64 	%rd17, %rd3, %rd16;
	st.local.u32 	[%rd17], %r108;
	add.s32 	%r189, %r2, -1;

BB4_6:
	add.s32 	%r109, %r189, -2;
	mul.wide.u32 	%rd18, %r109, 4;
	add.s64 	%rd20, %rd11, %rd18;
	ld.const.u32 	%r110, [%rd20];
	rem.u32 	%r193, %r190, %r110;
	div.u32 	%r111, %r190, %r110;
	mul.wide.u32 	%rd21, %r192, 4;
	add.s64 	%rd22, %rd3, %rd21;
	st.local.u32 	[%rd22], %r111;
	add.s32 	%r196, %r192, -1;

BB4_7:
	add.s32 	%r112, %r192, -2;
	mul.wide.u32 	%rd23, %r112, 4;
	add.s64 	%rd25, %rd11, %rd23;
	ld.const.u32 	%r113, [%rd25];
	rem.u32 	%r201, %r193, %r113;
	div.u32 	%r114, %r193, %r113;
	mul.wide.u32 	%rd26, %r196, 4;
	add.s64 	%rd27, %rd3, %rd26;
	st.local.u32 	[%rd27], %r114;
	add.s32 	%r198, %r196, -1;
	mov.u32 	%r197, %r201;

BB4_8:
	setp.lt.u32	%p6, %r103, 4;
	@%p6 bra 	BB4_11;

	mov.u32 	%r201, %r197;

BB4_10:
	add.s32 	%r116, %r196, -2;
	mul.wide.u32 	%rd28, %r116, 4;
	add.s64 	%rd30, %rd11, %rd28;
	ld.const.u32 	%r117, [%rd30];
	rem.u32 	%r118, %r201, %r117;
	div.u32 	%r119, %r201, %r117;
	mul.wide.u32 	%rd31, %r198, 4;
	add.s64 	%rd32, %rd3, %rd31;
	st.local.u32 	[%rd32], %r119;
	add.s32 	%r120, %r198, -2;
	mul.wide.u32 	%rd33, %r120, 4;
	add.s64 	%rd34, %rd11, %rd33;
	ld.const.u32 	%r121, [%rd34];
	rem.u32 	%r122, %r118, %r121;
	div.u32 	%r123, %r118, %r121;
	add.s32 	%r124, %r198, -1;
	mul.wide.u32 	%rd35, %r124, 4;
	add.s64 	%rd36, %rd3, %rd35;
	st.local.u32 	[%rd36], %r123;
	add.s32 	%r196, %r198, -3;
	mul.wide.u32 	%rd37, %r196, 4;
	add.s64 	%rd38, %rd11, %rd37;
	ld.const.u32 	%r125, [%rd38];
	rem.u32 	%r126, %r122, %r125;
	div.u32 	%r127, %r122, %r125;
	add.s64 	%rd39, %rd3, %rd33;
	st.local.u32 	[%rd39], %r127;
	add.s32 	%r198, %r198, -4;
	mul.wide.u32 	%rd40, %r198, 4;
	add.s64 	%rd41, %rd11, %rd40;
	ld.const.u32 	%r128, [%rd41];
	rem.u32 	%r201, %r126, %r128;
	div.u32 	%r129, %r126, %r128;
	add.s64 	%rd42, %rd3, %rd37;
	st.local.u32 	[%rd42], %r129;
	setp.ne.s32	%p7, %r198, 0;
	@%p7 bra 	BB4_10;

BB4_11:
	ld.const.u32 	%r132, [refocus_dimProd];
	rem.u32 	%r28, %r201, %r132;
	st.local.u32 	[%rd3], %r28;
	setp.eq.s32	%p8, %r2, 0;
	mov.u32 	%r216, 0;
	mov.u32 	%r217, %r216;
	@%p8 bra 	BB4_23;

	and.b32  	%r142, %r2, 3;
	mov.u32 	%r216, 0;
	setp.eq.s32	%p9, %r142, 0;
	@%p9 bra 	BB4_13;

	setp.eq.s32	%p10, %r142, 1;
	@%p10 bra 	BB4_15;
	bra.uni 	BB4_16;

BB4_15:
	mov.u32 	%r208, %r216;
	mov.u32 	%r209, %r216;
	bra.uni 	BB4_20;

BB4_13:
	mov.u32 	%r217, %r216;
	mov.u32 	%r212, %r216;
	bra.uni 	BB4_21;

BB4_16:
	setp.eq.s32	%p11, %r142, 2;
	@%p11 bra 	BB4_17;
	bra.uni 	BB4_18;

BB4_17:
	mov.u32 	%r204, %r216;
	mov.u32 	%r205, %r216;
	bra.uni 	BB4_19;

BB4_18:
	ld.const.u32 	%r144, [refocus_inDimProd];
	mul.lo.s32 	%r204, %r28, %r144;
	ld.const.u32 	%r145, [refocus_inDimProd+128];
	mul.lo.s32 	%r216, %r28, %r145;
	ld.local.u32 	%r28, [%rd3+4];
	mov.u32 	%r205, 1;

BB4_19:
	mul.wide.u32 	%rd43, %r205, 4;
	mov.u64 	%rd44, refocus_inDimProd;
	add.s64 	%rd45, %rd44, %rd43;
	ld.const.u32 	%r146, [%rd45];
	mad.lo.s32 	%r208, %r28, %r146, %r204;
	ld.const.u32 	%r147, [%rd45+128];
	mad.lo.s32 	%r216, %r28, %r147, %r216;
	add.s32 	%r209, %r205, 1;
	mul.wide.u32 	%rd46, %r209, 4;
	add.s64 	%rd47, %rd3, %rd46;
	ld.local.u32 	%r28, [%rd47];

BB4_20:
	mul.wide.u32 	%rd48, %r209, 4;
	mov.u64 	%rd49, refocus_inDimProd;
	add.s64 	%rd50, %rd49, %rd48;
	ld.const.u32 	%r148, [%rd50];
	mad.lo.s32 	%r217, %r28, %r148, %r208;
	ld.const.u32 	%r149, [%rd50+128];
	mad.lo.s32 	%r216, %r28, %r149, %r216;
	add.s32 	%r212, %r209, 1;

BB4_21:
	setp.lt.u32	%p12, %r2, 4;
	@%p12 bra 	BB4_23;

BB4_22:
	mul.wide.u32 	%rd51, %r212, 4;
	add.s64 	%rd52, %rd3, %rd51;
	mov.u64 	%rd53, refocus_inDimProd;
	add.s64 	%rd54, %rd53, %rd51;
	ld.const.u32 	%r150, [%rd54];
	ld.local.u32 	%r151, [%rd52];
	mad.lo.s32 	%r152, %r151, %r150, %r217;
	ld.const.u32 	%r153, [%rd54+128];
	mad.lo.s32 	%r154, %r151, %r153, %r216;
	add.s32 	%r155, %r212, 1;
	mul.wide.u32 	%rd55, %r155, 4;
	add.s64 	%rd56, %rd3, %rd55;
	add.s64 	%rd57, %rd53, %rd55;
	ld.const.u32 	%r156, [%rd57];
	ld.local.u32 	%r157, [%rd56];
	mad.lo.s32 	%r158, %r157, %r156, %r152;
	ld.const.u32 	%r159, [%rd57+128];
	mad.lo.s32 	%r160, %r157, %r159, %r154;
	add.s32 	%r161, %r212, 2;
	mul.wide.u32 	%rd58, %r161, 4;
	add.s64 	%rd59, %rd3, %rd58;
	add.s64 	%rd60, %rd53, %rd58;
	ld.const.u32 	%r162, [%rd60];
	ld.local.u32 	%r163, [%rd59];
	mad.lo.s32 	%r164, %r163, %r162, %r158;
	ld.const.u32 	%r165, [%rd60+128];
	mad.lo.s32 	%r166, %r163, %r165, %r160;
	add.s32 	%r167, %r212, 3;
	mul.wide.u32 	%rd61, %r167, 4;
	add.s64 	%rd62, %rd3, %rd61;
	add.s64 	%rd63, %rd53, %rd61;
	ld.const.u32 	%r168, [%rd63];
	ld.local.u32 	%r169, [%rd62];
	mad.lo.s32 	%r217, %r169, %r168, %r164;
	ld.const.u32 	%r170, [%rd63+128];
	mad.lo.s32 	%r216, %r169, %r170, %r166;
	add.s32 	%r212, %r212, 4;
	setp.lt.u32	%p13, %r212, %r2;
	@%p13 bra 	BB4_22;

BB4_23:
	ld.const.u32 	%r58, [refocus_ffElements];
	add.s32 	%r229, %r58, %r217;
	add.s32 	%r228, %r58, %r216;
	setp.eq.s32	%p14, %r58, 0;
	mov.f64 	%fd274, 0d0000000000000000;
	mov.f64 	%fd275, %fd274;
	mov.f64 	%fd276, %fd274;
	mov.f64 	%fd277, %fd274;
	@%p14 bra 	BB4_35;

	mov.u32 	%r227, 1;
	max.u32 	%r61, %r58, %r227;
	and.b32  	%r174, %r61, 3;
	mov.f64 	%fd274, 0d0000000000000000;
	mov.u32 	%r232, 0;
	setp.eq.s32	%p15, %r174, 0;
	@%p15 bra 	BB4_25;

	setp.eq.s32	%p16, %r174, 1;
	@%p16 bra 	BB4_27;
	bra.uni 	BB4_28;

BB4_27:
	mov.u32 	%r227, %r232;
	mov.f64 	%fd263, %fd274;
	mov.f64 	%fd264, %fd274;
	mov.f64 	%fd265, %fd274;
	bra.uni 	BB4_32;

BB4_25:
	mov.f64 	%fd275, %fd274;
	mov.f64 	%fd276, %fd274;
	mov.f64 	%fd277, %fd274;
	bra.uni 	BB4_33;

BB4_28:
	setp.eq.s32	%p17, %r174, 2;
	@%p17 bra 	BB4_29;
	bra.uni 	BB4_30;

BB4_29:
	mov.f64 	%fd259, %fd274;
	mov.f64 	%fd260, %fd274;
	mov.f64 	%fd261, %fd274;
	bra.uni 	BB4_31;

BB4_30:
	mul.wide.u32 	%rd64, %r217, 16;
	add.s64 	%rd65, %rd2, %rd64;
	ld.global.v2.f64 	{%fd53, %fd54}, [%rd65];
	mul.wide.u32 	%rd66, %r216, 16;
	add.s64 	%rd67, %rd1, %rd66;
	ld.global.v2.f64 	{%fd57, %fd58}, [%rd67];
	mul.wide.u32 	%rd68, %r229, 16;
	add.s64 	%rd69, %rd2, %rd68;
	ld.global.v2.f64 	{%fd61, %fd62}, [%rd69];
	mul.wide.u32 	%rd70, %r228, 16;
	add.s64 	%rd71, %rd1, %rd70;
	ld.global.v2.f64 	{%fd65, %fd66}, [%rd71];
	mul.f64 	%fd69, %fd54, %fd58;
	neg.f64 	%fd70, %fd69;
	fma.rn.f64 	%fd71, %fd53, %fd57, %fd70;
	mul.f64 	%fd72, %fd54, %fd57;
	fma.rn.f64 	%fd73, %fd53, %fd58, %fd72;
	add.f64 	%fd261, %fd71, 0d0000000000000000;
	add.f64 	%fd260, %fd73, 0d0000000000000000;
	mul.f64 	%fd74, %fd62, %fd66;
	neg.f64 	%fd75, %fd74;
	fma.rn.f64 	%fd76, %fd61, %fd65, %fd75;
	mul.f64 	%fd77, %fd62, %fd65;
	fma.rn.f64 	%fd78, %fd61, %fd66, %fd77;
	add.f64 	%fd259, %fd76, 0d0000000000000000;
	add.f64 	%fd274, %fd78, 0d0000000000000000;
	add.s32 	%r217, %r217, 1;
	add.s32 	%r216, %r216, 1;
	add.s32 	%r229, %r229, 1;
	add.s32 	%r228, %r228, 1;
	mov.u32 	%r227, 2;

BB4_31:
	mul.wide.u32 	%rd72, %r217, 16;
	add.s64 	%rd73, %rd2, %rd72;
	ld.global.v2.f64 	{%fd79, %fd80}, [%rd73];
	mul.wide.u32 	%rd74, %r216, 16;
	add.s64 	%rd75, %rd1, %rd74;
	ld.global.v2.f64 	{%fd83, %fd84}, [%rd75];
	mul.wide.u32 	%rd76, %r229, 16;
	add.s64 	%rd77, %rd2, %rd76;
	ld.global.v2.f64 	{%fd87, %fd88}, [%rd77];
	mul.wide.u32 	%rd78, %r228, 16;
	add.s64 	%rd79, %rd1, %rd78;
	ld.global.v2.f64 	{%fd91, %fd92}, [%rd79];
	mul.f64 	%fd95, %fd80, %fd84;
	neg.f64 	%fd96, %fd95;
	fma.rn.f64 	%fd97, %fd79, %fd83, %fd96;
	mul.f64 	%fd98, %fd80, %fd83;
	fma.rn.f64 	%fd99, %fd79, %fd84, %fd98;
	add.f64 	%fd265, %fd261, %fd97;
	add.f64 	%fd264, %fd260, %fd99;
	mul.f64 	%fd100, %fd88, %fd92;
	neg.f64 	%fd101, %fd100;
	fma.rn.f64 	%fd102, %fd87, %fd91, %fd101;
	mul.f64 	%fd103, %fd88, %fd91;
	fma.rn.f64 	%fd104, %fd87, %fd92, %fd103;
	add.f64 	%fd263, %fd259, %fd102;
	add.f64 	%fd274, %fd274, %fd104;
	add.s32 	%r217, %r217, 1;
	add.s32 	%r216, %r216, 1;
	add.s32 	%r229, %r229, 1;
	add.s32 	%r228, %r228, 1;

BB4_32:
	mul.wide.u32 	%rd80, %r217, 16;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.v2.f64 	{%fd105, %fd106}, [%rd81];
	mul.wide.u32 	%rd82, %r216, 16;
	add.s64 	%rd83, %rd1, %rd82;
	ld.global.v2.f64 	{%fd109, %fd110}, [%rd83];
	mul.wide.u32 	%rd84, %r229, 16;
	add.s64 	%rd85, %rd2, %rd84;
	ld.global.v2.f64 	{%fd113, %fd114}, [%rd85];
	mul.wide.u32 	%rd86, %r228, 16;
	add.s64 	%rd87, %rd1, %rd86;
	ld.global.v2.f64 	{%fd117, %fd118}, [%rd87];
	mul.f64 	%fd121, %fd106, %fd110;
	neg.f64 	%fd122, %fd121;
	fma.rn.f64 	%fd123, %fd105, %fd109, %fd122;
	mul.f64 	%fd124, %fd106, %fd109;
	fma.rn.f64 	%fd125, %fd105, %fd110, %fd124;
	add.f64 	%fd277, %fd265, %fd123;
	add.f64 	%fd276, %fd264, %fd125;
	mul.f64 	%fd126, %fd114, %fd118;
	neg.f64 	%fd127, %fd126;
	fma.rn.f64 	%fd128, %fd113, %fd117, %fd127;
	mul.f64 	%fd129, %fd114, %fd117;
	fma.rn.f64 	%fd130, %fd113, %fd118, %fd129;
	add.f64 	%fd275, %fd263, %fd128;
	add.f64 	%fd274, %fd274, %fd130;
	add.s32 	%r217, %r217, 1;
	add.s32 	%r216, %r216, 1;
	add.s32 	%r229, %r229, 1;
	add.s32 	%r228, %r228, 1;
	add.s32 	%r232, %r227, 1;

BB4_33:
	setp.lt.u32	%p18, %r61, 4;
	@%p18 bra 	BB4_35;

BB4_34:
	mul.wide.u32 	%rd88, %r217, 16;
	add.s64 	%rd89, %rd2, %rd88;
	ld.global.v2.f64 	{%fd131, %fd132}, [%rd89];
	mul.wide.u32 	%rd90, %r216, 16;
	add.s64 	%rd91, %rd1, %rd90;
	ld.global.v2.f64 	{%fd135, %fd136}, [%rd91];
	mul.wide.u32 	%rd92, %r229, 16;
	add.s64 	%rd93, %rd2, %rd92;
	ld.global.v2.f64 	{%fd139, %fd140}, [%rd93];
	mul.wide.u32 	%rd94, %r228, 16;
	add.s64 	%rd95, %rd1, %rd94;
	ld.global.v2.f64 	{%fd143, %fd144}, [%rd95];
	mul.f64 	%fd147, %fd132, %fd136;
	neg.f64 	%fd148, %fd147;
	fma.rn.f64 	%fd149, %fd131, %fd135, %fd148;
	mul.f64 	%fd150, %fd132, %fd135;
	fma.rn.f64 	%fd151, %fd131, %fd136, %fd150;
	add.f64 	%fd152, %fd277, %fd149;
	add.f64 	%fd153, %fd276, %fd151;
	mul.f64 	%fd154, %fd140, %fd144;
	neg.f64 	%fd155, %fd154;
	fma.rn.f64 	%fd156, %fd139, %fd143, %fd155;
	mul.f64 	%fd157, %fd140, %fd143;
	fma.rn.f64 	%fd158, %fd139, %fd144, %fd157;
	add.f64 	%fd159, %fd275, %fd156;
	add.f64 	%fd160, %fd274, %fd158;
	add.s32 	%r176, %r217, 1;
	mul.wide.u32 	%rd96, %r176, 16;
	add.s64 	%rd97, %rd2, %rd96;
	ld.global.v2.f64 	{%fd161, %fd162}, [%rd97];
	add.s32 	%r177, %r216, 1;
	mul.wide.u32 	%rd98, %r177, 16;
	add.s64 	%rd99, %rd1, %rd98;
	ld.global.v2.f64 	{%fd165, %fd166}, [%rd99];
	add.s32 	%r178, %r229, 1;
	mul.wide.u32 	%rd100, %r178, 16;
	add.s64 	%rd101, %rd2, %rd100;
	ld.global.v2.f64 	{%fd169, %fd170}, [%rd101];
	add.s32 	%r179, %r228, 1;
	mul.wide.u32 	%rd102, %r179, 16;
	add.s64 	%rd103, %rd1, %rd102;
	ld.global.v2.f64 	{%fd173, %fd174}, [%rd103];
	mul.f64 	%fd177, %fd162, %fd166;
	neg.f64 	%fd178, %fd177;
	fma.rn.f64 	%fd179, %fd161, %fd165, %fd178;
	mul.f64 	%fd180, %fd162, %fd165;
	fma.rn.f64 	%fd181, %fd161, %fd166, %fd180;
	add.f64 	%fd182, %fd152, %fd179;
	add.f64 	%fd183, %fd153, %fd181;
	mul.f64 	%fd184, %fd170, %fd174;
	neg.f64 	%fd185, %fd184;
	fma.rn.f64 	%fd186, %fd169, %fd173, %fd185;
	mul.f64 	%fd187, %fd170, %fd173;
	fma.rn.f64 	%fd188, %fd169, %fd174, %fd187;
	add.f64 	%fd189, %fd159, %fd186;
	add.f64 	%fd190, %fd160, %fd188;
	add.s32 	%r180, %r217, 2;
	mul.wide.u32 	%rd104, %r180, 16;
	add.s64 	%rd105, %rd2, %rd104;
	ld.global.v2.f64 	{%fd191, %fd192}, [%rd105];
	add.s32 	%r181, %r216, 2;
	mul.wide.u32 	%rd106, %r181, 16;
	add.s64 	%rd107, %rd1, %rd106;
	ld.global.v2.f64 	{%fd195, %fd196}, [%rd107];
	add.s32 	%r182, %r229, 2;
	mul.wide.u32 	%rd108, %r182, 16;
	add.s64 	%rd109, %rd2, %rd108;
	ld.global.v2.f64 	{%fd199, %fd200}, [%rd109];
	add.s32 	%r183, %r228, 2;
	mul.wide.u32 	%rd110, %r183, 16;
	add.s64 	%rd111, %rd1, %rd110;
	ld.global.v2.f64 	{%fd203, %fd204}, [%rd111];
	mul.f64 	%fd207, %fd192, %fd196;
	neg.f64 	%fd208, %fd207;
	fma.rn.f64 	%fd209, %fd191, %fd195, %fd208;
	mul.f64 	%fd210, %fd192, %fd195;
	fma.rn.f64 	%fd211, %fd191, %fd196, %fd210;
	add.f64 	%fd212, %fd182, %fd209;
	add.f64 	%fd213, %fd183, %fd211;
	mul.f64 	%fd214, %fd200, %fd204;
	neg.f64 	%fd215, %fd214;
	fma.rn.f64 	%fd216, %fd199, %fd203, %fd215;
	mul.f64 	%fd217, %fd200, %fd203;
	fma.rn.f64 	%fd218, %fd199, %fd204, %fd217;
	add.f64 	%fd219, %fd189, %fd216;
	add.f64 	%fd220, %fd190, %fd218;
	add.s32 	%r184, %r217, 3;
	mul.wide.u32 	%rd112, %r184, 16;
	add.s64 	%rd113, %rd2, %rd112;
	ld.global.v2.f64 	{%fd221, %fd222}, [%rd113];
	add.s32 	%r185, %r216, 3;
	mul.wide.u32 	%rd114, %r185, 16;
	add.s64 	%rd115, %rd1, %rd114;
	ld.global.v2.f64 	{%fd225, %fd226}, [%rd115];
	add.s32 	%r186, %r229, 3;
	mul.wide.u32 	%rd116, %r186, 16;
	add.s64 	%rd117, %rd2, %rd116;
	ld.global.v2.f64 	{%fd229, %fd230}, [%rd117];
	add.s32 	%r187, %r228, 3;
	mul.wide.u32 	%rd118, %r187, 16;
	add.s64 	%rd119, %rd1, %rd118;
	ld.global.v2.f64 	{%fd233, %fd234}, [%rd119];
	mul.f64 	%fd237, %fd222, %fd226;
	neg.f64 	%fd238, %fd237;
	fma.rn.f64 	%fd239, %fd221, %fd225, %fd238;
	mul.f64 	%fd240, %fd222, %fd225;
	fma.rn.f64 	%fd241, %fd221, %fd226, %fd240;
	add.f64 	%fd277, %fd212, %fd239;
	add.f64 	%fd276, %fd213, %fd241;
	mul.f64 	%fd242, %fd230, %fd234;
	neg.f64 	%fd243, %fd242;
	fma.rn.f64 	%fd244, %fd229, %fd233, %fd243;
	mul.f64 	%fd245, %fd230, %fd233;
	fma.rn.f64 	%fd246, %fd229, %fd234, %fd245;
	add.f64 	%fd275, %fd219, %fd244;
	add.f64 	%fd274, %fd220, %fd246;
	add.s32 	%r217, %r217, 4;
	add.s32 	%r216, %r216, 4;
	add.s32 	%r229, %r229, 4;
	add.s32 	%r228, %r228, 4;
	add.s32 	%r232, %r232, 4;
	setp.lt.u32	%p19, %r232, %r58;
	@%p19 bra 	BB4_34;

BB4_35:
	cvta.to.global.u64 	%rd120, %rd6;
	mul.wide.u32 	%rd121, %r1, 16;
	add.s64 	%rd122, %rd120, %rd121;
	ld.global.v2.f64 	{%fd247, %fd248}, [%rd122];
	mul.f64 	%fd251, %fd276, %fd274;
	fma.rn.f64 	%fd252, %fd277, %fd275, %fd251;
	mul.f64 	%fd253, %fd276, %fd275;
	neg.f64 	%fd254, %fd274;
	fma.rn.f64 	%fd255, %fd277, %fd254, %fd253;
	add.f64 	%fd256, %fd248, %fd255;
	add.f64 	%fd257, %fd247, %fd252;
	st.global.v2.f64 	[%rd122], {%fd257, %fd256};

BB4_36:
	ret;
}

	// .globl	_Z13refocus_fieldP7double2PKS_S2_
.visible .entry _Z13refocus_fieldP7double2PKS_S2_(
	.param .u64 _Z13refocus_fieldP7double2PKS_S2__param_0,
	.param .u64 _Z13refocus_fieldP7double2PKS_S2__param_1,
	.param .u64 _Z13refocus_fieldP7double2PKS_S2__param_2
)
{
	.local .align 16 .b8 	__local_depot5[128];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<20>;
	.reg .b32 	%r<206>;
	.reg .f64 	%fd<140>;
	.reg .b64 	%rd<95>;


	mov.u64 	%SPL, __local_depot5;
	ld.param.u64 	%rd6, [_Z13refocus_fieldP7double2PKS_S2__param_0];
	ld.param.u64 	%rd7, [_Z13refocus_fieldP7double2PKS_S2__param_1];
	ld.param.u64 	%rd8, [_Z13refocus_fieldP7double2PKS_S2__param_2];
	cvta.to.global.u64 	%rd1, %rd7;
	cvta.to.global.u64 	%rd2, %rd8;
	add.u64 	%rd3, %SPL, 0;
	mov.u32 	%r82, %ntid.x;
	mov.u32 	%r83, %ctaid.x;
	mov.u32 	%r84, %tid.x;
	mad.lo.s32 	%r1, %r82, %r83, %r84;
	ld.const.u32 	%r2, [refocus_maxDim];
	add.s32 	%r85, %r2, -1;
	cvt.u64.u32	%rd4, %r85;
	mul.wide.u32 	%rd10, %r85, 4;
	mov.u64 	%rd11, refocus_dimProd;
	add.s64 	%rd12, %rd11, %rd10;
	ld.const.u32 	%r86, [%rd12];
	setp.ge.u32	%p1, %r1, %r86;
	@%p1 bra 	BB5_36;

	setp.eq.s32	%p2, %r2, 1;
	mov.u32 	%r177, %r1;
	@%p2 bra 	BB5_11;

	and.b32  	%r88, %r85, 3;
	mov.u32 	%r177, 0;
	setp.eq.s32	%p3, %r88, 0;
	mov.u32 	%r174, %r85;
	mov.u32 	%r172, %r2;
	mov.u32 	%r173, %r1;
	@%p3 bra 	BB5_8;

	setp.eq.s32	%p4, %r88, 1;
	mov.u32 	%r172, %r85;
	mov.u32 	%r168, %r2;
	mov.u32 	%r169, %r1;
	@%p4 bra 	BB5_7;

	setp.eq.s32	%p5, %r88, 2;
	mov.u32 	%r168, %r85;
	mov.u32 	%r165, %r2;
	mov.u32 	%r166, %r1;
	@%p5 bra 	BB5_6;

	add.s32 	%r168, %r2, -2;
	mul.wide.u32 	%rd13, %r168, 4;
	add.s64 	%rd15, %rd11, %rd13;
	ld.const.u32 	%r89, [%rd15];
	rem.u32 	%r166, %r1, %r89;
	div.u32 	%r90, %r1, %r89;
	shl.b64 	%rd16, %rd4, 2;
	add.s64 	%rd17, %rd3, %rd16;
	st.local.u32 	[%rd17], %r90;
	add.s32 	%r165, %r2, -1;

BB5_6:
	add.s32 	%r91, %r165, -2;
	mul.wide.u32 	%rd18, %r91, 4;
	add.s64 	%rd20, %rd11, %rd18;
	ld.const.u32 	%r92, [%rd20];
	rem.u32 	%r169, %r166, %r92;
	div.u32 	%r93, %r166, %r92;
	mul.wide.u32 	%rd21, %r168, 4;
	add.s64 	%rd22, %rd3, %rd21;
	st.local.u32 	[%rd22], %r93;
	add.s32 	%r172, %r168, -1;

BB5_7:
	add.s32 	%r94, %r168, -2;
	mul.wide.u32 	%rd23, %r94, 4;
	add.s64 	%rd25, %rd11, %rd23;
	ld.const.u32 	%r95, [%rd25];
	rem.u32 	%r177, %r169, %r95;
	div.u32 	%r96, %r169, %r95;
	mul.wide.u32 	%rd26, %r172, 4;
	add.s64 	%rd27, %rd3, %rd26;
	st.local.u32 	[%rd27], %r96;
	add.s32 	%r174, %r172, -1;
	mov.u32 	%r173, %r177;

BB5_8:
	setp.lt.u32	%p6, %r85, 4;
	@%p6 bra 	BB5_11;

	mov.u32 	%r177, %r173;

BB5_10:
	add.s32 	%r98, %r172, -2;
	mul.wide.u32 	%rd28, %r98, 4;
	add.s64 	%rd30, %rd11, %rd28;
	ld.const.u32 	%r99, [%rd30];
	rem.u32 	%r100, %r177, %r99;
	div.u32 	%r101, %r177, %r99;
	mul.wide.u32 	%rd31, %r174, 4;
	add.s64 	%rd32, %rd3, %rd31;
	st.local.u32 	[%rd32], %r101;
	add.s32 	%r102, %r174, -2;
	mul.wide.u32 	%rd33, %r102, 4;
	add.s64 	%rd34, %rd11, %rd33;
	ld.const.u32 	%r103, [%rd34];
	rem.u32 	%r104, %r100, %r103;
	div.u32 	%r105, %r100, %r103;
	add.s32 	%r106, %r174, -1;
	mul.wide.u32 	%rd35, %r106, 4;
	add.s64 	%rd36, %rd3, %rd35;
	st.local.u32 	[%rd36], %r105;
	add.s32 	%r172, %r174, -3;
	mul.wide.u32 	%rd37, %r172, 4;
	add.s64 	%rd38, %rd11, %rd37;
	ld.const.u32 	%r107, [%rd38];
	rem.u32 	%r108, %r104, %r107;
	div.u32 	%r109, %r104, %r107;
	add.s64 	%rd39, %rd3, %rd33;
	st.local.u32 	[%rd39], %r109;
	add.s32 	%r174, %r174, -4;
	mul.wide.u32 	%rd40, %r174, 4;
	add.s64 	%rd41, %rd11, %rd40;
	ld.const.u32 	%r110, [%rd41];
	rem.u32 	%r177, %r108, %r110;
	div.u32 	%r111, %r108, %r110;
	add.s64 	%rd42, %rd3, %rd37;
	st.local.u32 	[%rd42], %r111;
	setp.ne.s32	%p7, %r174, 0;
	@%p7 bra 	BB5_10;

BB5_11:
	ld.const.u32 	%r114, [refocus_dimProd];
	rem.u32 	%r28, %r177, %r114;
	st.local.u32 	[%rd3], %r28;
	setp.eq.s32	%p8, %r2, 0;
	mov.u32 	%r192, 0;
	mov.u32 	%r193, %r192;
	@%p8 bra 	BB5_23;

	and.b32  	%r124, %r2, 3;
	mov.u32 	%r192, 0;
	setp.eq.s32	%p9, %r124, 0;
	@%p9 bra 	BB5_13;

	setp.eq.s32	%p10, %r124, 1;
	@%p10 bra 	BB5_15;
	bra.uni 	BB5_16;

BB5_15:
	mov.u32 	%r184, %r192;
	mov.u32 	%r185, %r192;
	bra.uni 	BB5_20;

BB5_13:
	mov.u32 	%r193, %r192;
	mov.u32 	%r188, %r192;
	bra.uni 	BB5_21;

BB5_16:
	setp.eq.s32	%p11, %r124, 2;
	@%p11 bra 	BB5_17;
	bra.uni 	BB5_18;

BB5_17:
	mov.u32 	%r180, %r192;
	mov.u32 	%r181, %r192;
	bra.uni 	BB5_19;

BB5_18:
	ld.const.u32 	%r126, [refocus_inDimProd];
	mul.lo.s32 	%r180, %r28, %r126;
	ld.const.u32 	%r127, [refocus_inDimProd+128];
	mul.lo.s32 	%r192, %r28, %r127;
	ld.local.u32 	%r28, [%rd3+4];
	mov.u32 	%r181, 1;

BB5_19:
	mul.wide.u32 	%rd43, %r181, 4;
	mov.u64 	%rd44, refocus_inDimProd;
	add.s64 	%rd45, %rd44, %rd43;
	ld.const.u32 	%r128, [%rd45];
	mad.lo.s32 	%r184, %r28, %r128, %r180;
	ld.const.u32 	%r129, [%rd45+128];
	mad.lo.s32 	%r192, %r28, %r129, %r192;
	add.s32 	%r185, %r181, 1;
	mul.wide.u32 	%rd46, %r185, 4;
	add.s64 	%rd47, %rd3, %rd46;
	ld.local.u32 	%r28, [%rd47];

BB5_20:
	mul.wide.u32 	%rd48, %r185, 4;
	mov.u64 	%rd49, refocus_inDimProd;
	add.s64 	%rd50, %rd49, %rd48;
	ld.const.u32 	%r130, [%rd50];
	mad.lo.s32 	%r193, %r28, %r130, %r184;
	ld.const.u32 	%r131, [%rd50+128];
	mad.lo.s32 	%r192, %r28, %r131, %r192;
	add.s32 	%r188, %r185, 1;

BB5_21:
	setp.lt.u32	%p12, %r2, 4;
	@%p12 bra 	BB5_23;

BB5_22:
	mul.wide.u32 	%rd51, %r188, 4;
	add.s64 	%rd52, %rd3, %rd51;
	mov.u64 	%rd53, refocus_inDimProd;
	add.s64 	%rd54, %rd53, %rd51;
	ld.const.u32 	%r132, [%rd54];
	ld.local.u32 	%r133, [%rd52];
	mad.lo.s32 	%r134, %r133, %r132, %r193;
	ld.const.u32 	%r135, [%rd54+128];
	mad.lo.s32 	%r136, %r133, %r135, %r192;
	add.s32 	%r137, %r188, 1;
	mul.wide.u32 	%rd55, %r137, 4;
	add.s64 	%rd56, %rd3, %rd55;
	add.s64 	%rd57, %rd53, %rd55;
	ld.const.u32 	%r138, [%rd57];
	ld.local.u32 	%r139, [%rd56];
	mad.lo.s32 	%r140, %r139, %r138, %r134;
	ld.const.u32 	%r141, [%rd57+128];
	mad.lo.s32 	%r142, %r139, %r141, %r136;
	add.s32 	%r143, %r188, 2;
	mul.wide.u32 	%rd58, %r143, 4;
	add.s64 	%rd59, %rd3, %rd58;
	add.s64 	%rd60, %rd53, %rd58;
	ld.const.u32 	%r144, [%rd60];
	ld.local.u32 	%r145, [%rd59];
	mad.lo.s32 	%r146, %r145, %r144, %r140;
	ld.const.u32 	%r147, [%rd60+128];
	mad.lo.s32 	%r148, %r145, %r147, %r142;
	add.s32 	%r149, %r188, 3;
	mul.wide.u32 	%rd61, %r149, 4;
	add.s64 	%rd62, %rd3, %rd61;
	add.s64 	%rd63, %rd53, %rd61;
	ld.const.u32 	%r150, [%rd63];
	ld.local.u32 	%r151, [%rd62];
	mad.lo.s32 	%r193, %r151, %r150, %r146;
	ld.const.u32 	%r152, [%rd63+128];
	mad.lo.s32 	%r192, %r151, %r152, %r148;
	add.s32 	%r188, %r188, 4;
	setp.lt.u32	%p13, %r188, %r2;
	@%p13 bra 	BB5_22;

BB5_23:
	ld.const.u32 	%r58, [refocus_ffElements];
	setp.eq.s32	%p14, %r58, 0;
	mov.f64 	%fd138, 0d0000000000000000;
	mov.f64 	%fd139, %fd138;
	@%p14 bra 	BB5_35;

	mov.u32 	%r199, 1;
	max.u32 	%r59, %r58, %r199;
	and.b32  	%r156, %r59, 3;
	mov.f64 	%fd138, 0d0000000000000000;
	mov.u32 	%r202, 0;
	setp.eq.s32	%p15, %r156, 0;
	@%p15 bra 	BB5_25;

	setp.eq.s32	%p16, %r156, 1;
	@%p16 bra 	BB5_27;
	bra.uni 	BB5_28;

BB5_27:
	mov.u32 	%r199, %r202;
	mov.f64 	%fd133, %fd138;
	bra.uni 	BB5_32;

BB5_25:
	mov.f64 	%fd139, %fd138;
	bra.uni 	BB5_33;

BB5_28:
	setp.eq.s32	%p17, %r156, 2;
	@%p17 bra 	BB5_29;
	bra.uni 	BB5_30;

BB5_29:
	mov.f64 	%fd131, %fd138;
	bra.uni 	BB5_31;

BB5_30:
	mul.wide.u32 	%rd64, %r193, 16;
	add.s64 	%rd65, %rd2, %rd64;
	ld.global.v2.f64 	{%fd27, %fd28}, [%rd65];
	mul.wide.u32 	%rd66, %r192, 16;
	add.s64 	%rd67, %rd1, %rd66;
	ld.global.v2.f64 	{%fd31, %fd32}, [%rd67];
	mul.f64 	%fd35, %fd28, %fd32;
	neg.f64 	%fd36, %fd35;
	fma.rn.f64 	%fd37, %fd27, %fd31, %fd36;
	mul.f64 	%fd38, %fd28, %fd31;
	fma.rn.f64 	%fd39, %fd27, %fd32, %fd38;
	add.f64 	%fd131, %fd37, 0d0000000000000000;
	add.f64 	%fd138, %fd39, 0d0000000000000000;
	add.s32 	%r193, %r193, 1;
	add.s32 	%r192, %r192, 1;
	mov.u32 	%r199, 2;

BB5_31:
	mul.wide.u32 	%rd68, %r193, 16;
	add.s64 	%rd69, %rd2, %rd68;
	ld.global.v2.f64 	{%fd40, %fd41}, [%rd69];
	mul.wide.u32 	%rd70, %r192, 16;
	add.s64 	%rd71, %rd1, %rd70;
	ld.global.v2.f64 	{%fd44, %fd45}, [%rd71];
	mul.f64 	%fd48, %fd41, %fd45;
	neg.f64 	%fd49, %fd48;
	fma.rn.f64 	%fd50, %fd40, %fd44, %fd49;
	mul.f64 	%fd51, %fd41, %fd44;
	fma.rn.f64 	%fd52, %fd40, %fd45, %fd51;
	add.f64 	%fd133, %fd131, %fd50;
	add.f64 	%fd138, %fd138, %fd52;
	add.s32 	%r193, %r193, 1;
	add.s32 	%r192, %r192, 1;

BB5_32:
	mul.wide.u32 	%rd72, %r193, 16;
	add.s64 	%rd73, %rd2, %rd72;
	ld.global.v2.f64 	{%fd53, %fd54}, [%rd73];
	mul.wide.u32 	%rd74, %r192, 16;
	add.s64 	%rd75, %rd1, %rd74;
	ld.global.v2.f64 	{%fd57, %fd58}, [%rd75];
	mul.f64 	%fd61, %fd54, %fd58;
	neg.f64 	%fd62, %fd61;
	fma.rn.f64 	%fd63, %fd53, %fd57, %fd62;
	mul.f64 	%fd64, %fd54, %fd57;
	fma.rn.f64 	%fd65, %fd53, %fd58, %fd64;
	add.f64 	%fd139, %fd133, %fd63;
	add.f64 	%fd138, %fd138, %fd65;
	add.s32 	%r193, %r193, 1;
	add.s32 	%r192, %r192, 1;
	add.s32 	%r202, %r199, 1;

BB5_33:
	setp.lt.u32	%p18, %r59, 4;
	@%p18 bra 	BB5_35;

BB5_34:
	mul.wide.u32 	%rd76, %r193, 16;
	add.s64 	%rd77, %rd2, %rd76;
	ld.global.v2.f64 	{%fd66, %fd67}, [%rd77];
	mul.wide.u32 	%rd78, %r192, 16;
	add.s64 	%rd79, %rd1, %rd78;
	ld.global.v2.f64 	{%fd70, %fd71}, [%rd79];
	mul.f64 	%fd74, %fd67, %fd71;
	neg.f64 	%fd75, %fd74;
	fma.rn.f64 	%fd76, %fd66, %fd70, %fd75;
	mul.f64 	%fd77, %fd67, %fd70;
	fma.rn.f64 	%fd78, %fd66, %fd71, %fd77;
	add.f64 	%fd79, %fd139, %fd76;
	add.f64 	%fd80, %fd138, %fd78;
	add.s32 	%r158, %r193, 1;
	mul.wide.u32 	%rd80, %r158, 16;
	add.s64 	%rd81, %rd2, %rd80;
	ld.global.v2.f64 	{%fd81, %fd82}, [%rd81];
	add.s32 	%r159, %r192, 1;
	mul.wide.u32 	%rd82, %r159, 16;
	add.s64 	%rd83, %rd1, %rd82;
	ld.global.v2.f64 	{%fd85, %fd86}, [%rd83];
	mul.f64 	%fd89, %fd82, %fd86;
	neg.f64 	%fd90, %fd89;
	fma.rn.f64 	%fd91, %fd81, %fd85, %fd90;
	mul.f64 	%fd92, %fd82, %fd85;
	fma.rn.f64 	%fd93, %fd81, %fd86, %fd92;
	add.f64 	%fd94, %fd79, %fd91;
	add.f64 	%fd95, %fd80, %fd93;
	add.s32 	%r160, %r193, 2;
	mul.wide.u32 	%rd84, %r160, 16;
	add.s64 	%rd85, %rd2, %rd84;
	ld.global.v2.f64 	{%fd96, %fd97}, [%rd85];
	add.s32 	%r161, %r192, 2;
	mul.wide.u32 	%rd86, %r161, 16;
	add.s64 	%rd87, %rd1, %rd86;
	ld.global.v2.f64 	{%fd100, %fd101}, [%rd87];
	mul.f64 	%fd104, %fd97, %fd101;
	neg.f64 	%fd105, %fd104;
	fma.rn.f64 	%fd106, %fd96, %fd100, %fd105;
	mul.f64 	%fd107, %fd97, %fd100;
	fma.rn.f64 	%fd108, %fd96, %fd101, %fd107;
	add.f64 	%fd109, %fd94, %fd106;
	add.f64 	%fd110, %fd95, %fd108;
	add.s32 	%r162, %r193, 3;
	mul.wide.u32 	%rd88, %r162, 16;
	add.s64 	%rd89, %rd2, %rd88;
	ld.global.v2.f64 	{%fd111, %fd112}, [%rd89];
	add.s32 	%r163, %r192, 3;
	mul.wide.u32 	%rd90, %r163, 16;
	add.s64 	%rd91, %rd1, %rd90;
	ld.global.v2.f64 	{%fd115, %fd116}, [%rd91];
	mul.f64 	%fd119, %fd112, %fd116;
	neg.f64 	%fd120, %fd119;
	fma.rn.f64 	%fd121, %fd111, %fd115, %fd120;
	mul.f64 	%fd122, %fd112, %fd115;
	fma.rn.f64 	%fd123, %fd111, %fd116, %fd122;
	add.f64 	%fd139, %fd109, %fd121;
	add.f64 	%fd138, %fd110, %fd123;
	add.s32 	%r193, %r193, 4;
	add.s32 	%r192, %r192, 4;
	add.s32 	%r202, %r202, 4;
	setp.lt.u32	%p19, %r202, %r58;
	@%p19 bra 	BB5_34;

BB5_35:
	cvta.to.global.u64 	%rd92, %rd6;
	mul.wide.u32 	%rd93, %r1, 16;
	add.s64 	%rd94, %rd92, %rd93;
	ld.global.v2.f64 	{%fd124, %fd125}, [%rd94];
	add.f64 	%fd128, %fd138, %fd125;
	add.f64 	%fd129, %fd139, %fd124;
	st.global.v2.f64 	[%rd94], {%fd129, %fd128};

BB5_36:
	ret;
}

.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
{
	.local .align 8 .b8 	__local_depot6[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<9>;
	.reg .b32 	%r<42>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<101>;


	mov.u64 	%SPL, __local_depot6;
	ld.param.f64 	%fd4, [__internal_trig_reduction_slowpathd_param_0];
	ld.param.u64 	%rd37, [__internal_trig_reduction_slowpathd_param_1];
	add.u64 	%rd1, %SPL, 0;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd4;
	}
	and.b32  	%r40, %r1, -2147483648;
	shr.u32 	%r3, %r1, 20;
	bfe.u32 	%r4, %r1, 20, 11;
	setp.eq.s32	%p1, %r4, 2047;
	@%p1 bra 	BB6_13;

	add.s32 	%r15, %r4, -1024;
	shr.u32 	%r16, %r15, 6;
	mov.u32 	%r17, 15;
	sub.s32 	%r5, %r17, %r16;
	mov.u32 	%r18, 19;
	sub.s32 	%r19, %r18, %r16;
	mov.u32 	%r20, 18;
	min.s32 	%r6, %r20, %r19;
	mov.u64 	%rd94, 0;
	setp.ge.s32	%p2, %r5, %r6;
	mov.u64 	%rd93, %rd1;
	@%p2 bra 	BB6_4;

	bfe.u32 	%r21, %r1, 20, 11;
	add.s32 	%r22, %r21, -1024;
	shr.u32 	%r23, %r22, 6;
	sub.s32 	%r25, %r17, %r23;
	mul.wide.s32 	%rd41, %r25, 8;
	mov.u64 	%rd42, __cudart_i2opi_d;
	add.s64 	%rd89, %rd42, %rd41;
	mov.b64 	 %rd43, %fd4;
	shl.b64 	%rd44, %rd43, 11;
	or.b64  	%rd5, %rd44, -9223372036854775808;
	mov.u64 	%rd94, 0;
	mov.u64 	%rd93, %rd1;
	mov.u64 	%rd91, %rd1;
	mov.u32 	%r39, %r5;

BB6_3:
	.pragma "nounroll";
	ld.const.u64 	%rd47, [%rd89];
	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, alo, ahi, blo, bhi, clo, chi;
	mov.b64         {alo,ahi}, %rd47;    
	mov.b64         {blo,bhi}, %rd5;    
	mov.b64         {clo,chi}, %rd94;    
	mad.lo.cc.u32   r0, alo, blo, clo;
	madc.hi.cc.u32  r1, alo, blo, chi;
	madc.hi.u32     r2, alo, bhi,   0;
	mad.lo.cc.u32   r1, alo, bhi,  r1;
	madc.hi.cc.u32  r2, ahi, blo,  r2;
	madc.hi.u32     r3, ahi, bhi,   0;
	mad.lo.cc.u32   r1, ahi, blo,  r1;
	madc.lo.cc.u32  r2, ahi, bhi,  r2;
	addc.u32        r3,  r3,   0;     
	mov.b64         %rd45, {r0,r1};      
	mov.b64         %rd94, {r2,r3};      
	}
	// inline asm
	st.local.u64 	[%rd91], %rd45;
	add.s32 	%r39, %r39, 1;
	sub.s32 	%r26, %r39, %r5;
	mul.wide.s32 	%rd50, %r26, 8;
	add.s64 	%rd91, %rd1, %rd50;
	add.s64 	%rd93, %rd93, 8;
	add.s64 	%rd89, %rd89, 8;
	setp.lt.s32	%p3, %r39, %r6;
	@%p3 bra 	BB6_3;

BB6_4:
	st.local.u64 	[%rd93], %rd94;
	ld.local.u64 	%rd95, [%rd1+16];
	ld.local.u64 	%rd96, [%rd1+24];
	and.b32  	%r9, %r3, 63;
	setp.eq.s32	%p4, %r9, 0;
	@%p4 bra 	BB6_6;

	mov.u32 	%r27, 64;
	sub.s32 	%r28, %r27, %r9;
	shl.b64 	%rd51, %rd96, %r9;
	shr.u64 	%rd52, %rd95, %r28;
	or.b64  	%rd96, %rd51, %rd52;
	shl.b64 	%rd53, %rd95, %r9;
	ld.local.u64 	%rd54, [%rd1+8];
	shr.u64 	%rd55, %rd54, %r28;
	or.b64  	%rd95, %rd55, %rd53;

BB6_6:
	shr.u64 	%rd56, %rd96, 62;
	cvt.u32.u64	%r29, %rd56;
	shr.u64 	%rd57, %rd95, 62;
	shl.b64 	%rd58, %rd96, 2;
	or.b64  	%rd98, %rd58, %rd57;
	shl.b64 	%rd97, %rd95, 2;
	shr.u64 	%rd59, %rd96, 61;
	cvt.u32.u64	%r30, %rd59;
	and.b32  	%r31, %r30, 1;
	add.s32 	%r32, %r31, %r29;
	neg.s32 	%r33, %r32;
	setp.eq.s32	%p5, %r40, 0;
	selp.b32	%r34, %r32, %r33, %p5;
	cvta.to.local.u64 	%rd60, %rd37;
	st.local.u32 	[%rd60], %r34;
	setp.eq.s32	%p6, %r31, 0;
	@%p6 bra 	BB6_8;

	mov.u64 	%rd64, 0;
	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, a0, a1, a2, a3, b0, b1, b2, b3;
	mov.b64         {a0,a1}, %rd64;
	mov.b64         {a2,a3}, %rd64;
	mov.b64         {b0,b1}, %rd97;
	mov.b64         {b2,b3}, %rd98;
	sub.cc.u32      r0, a0, b0; 
	subc.cc.u32     r1, a1, b1; 
	subc.cc.u32     r2, a2, b2; 
	subc.u32        r3, a3, b3; 
	mov.b64         %rd97, {r0,r1};
	mov.b64         %rd98, {r2,r3};
	}
	// inline asm
	xor.b32  	%r40, %r40, -2147483648;

BB6_8:
	clz.b64 	%r41, %rd98;
	setp.eq.s32	%p7, %r41, 0;
	@%p7 bra 	BB6_10;

	shl.b64 	%rd67, %rd98, %r41;
	mov.u32 	%r35, 64;
	sub.s32 	%r36, %r35, %r41;
	shr.u64 	%rd68, %rd97, %r36;
	or.b64  	%rd98, %rd68, %rd67;

BB6_10:
	mov.u64 	%rd72, -3958705157555305931;
	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, alo, ahi, blo, bhi;
	mov.b64         {alo,ahi}, %rd98;   
	mov.b64         {blo,bhi}, %rd72;   
	mul.lo.u32      r0, alo, blo;    
	mul.hi.u32      r1, alo, blo;    
	mad.lo.cc.u32   r1, alo, bhi, r1;
	madc.hi.u32     r2, alo, bhi,  0;
	mad.lo.cc.u32   r1, ahi, blo, r1;
	madc.hi.cc.u32  r2, ahi, blo, r2;
	madc.hi.u32     r3, ahi, bhi,  0;
	mad.lo.cc.u32   r2, ahi, bhi, r2;
	addc.u32        r3, r3,  0;      
	mov.b64         %rd69, {r0,r1};     
	mov.b64         %rd100, {r2,r3};     
	}
	// inline asm
	setp.lt.s64	%p8, %rd100, 1;
	@%p8 bra 	BB6_12;

	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, a0, a1, a2, a3, b0, b1, b2, b3;
	mov.b64         {a0,a1}, %rd69;
	mov.b64         {a2,a3}, %rd100;
	mov.b64         {b0,b1}, %rd69;
	mov.b64         {b2,b3}, %rd100;
	add.cc.u32      r0, a0, b0; 
	addc.cc.u32     r1, a1, b1; 
	addc.cc.u32     r2, a2, b2; 
	addc.u32        r3, a3, b3; 
	mov.b64         %rd73, {r0,r1};
	mov.b64         %rd100, {r2,r3};
	}
	// inline asm
	add.s32 	%r41, %r41, 1;

BB6_12:
	cvt.u64.u32	%rd79, %r40;
	shl.b64 	%rd80, %rd79, 32;
	mov.u32 	%r37, 1022;
	sub.s32 	%r38, %r37, %r41;
	cvt.u64.u32	%rd81, %r38;
	shl.b64 	%rd82, %rd81, 52;
	add.s64 	%rd83, %rd100, 1;
	shr.u64 	%rd84, %rd83, 10;
	add.s64 	%rd85, %rd84, 1;
	shr.u64 	%rd86, %rd85, 1;
	add.s64 	%rd87, %rd86, %rd82;
	or.b64  	%rd88, %rd87, %rd80;
	mov.b64 	 %fd4, %rd88;

BB6_13:
	st.param.f64	[func_retval0+0], %fd4;
	ret;
}

.func  (.param .b64 func_retval0) __internal_accurate_pow(
	.param .b64 __internal_accurate_pow_param_0
)
{
	.reg .pred 	%p<9>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<53>;
	.reg .f64 	%fd<138>;


	ld.param.f64 	%fd12, [__internal_accurate_pow_param_0];
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd12;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r49, %temp}, %fd12;
	}
	shr.u32 	%r51, %r50, 20;
	setp.ne.s32	%p1, %r51, 0;
	@%p1 bra 	BB7_2;

	mul.f64 	%fd13, %fd12, 0d4350000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd13;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r49, %temp}, %fd13;
	}
	shr.u32 	%r16, %r50, 20;
	add.s32 	%r51, %r16, -54;

BB7_2:
	add.s32 	%r52, %r51, -1023;
	and.b32  	%r17, %r50, -2146435073;
	or.b32  	%r18, %r17, 1072693248;
	mov.b64 	%fd135, {%r49, %r18};
	setp.lt.u32	%p2, %r18, 1073127583;
	@%p2 bra 	BB7_4;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r19, %temp}, %fd135;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r20}, %fd135;
	}
	add.s32 	%r21, %r20, -1048576;
	mov.b64 	%fd135, {%r19, %r21};
	add.s32 	%r52, %r51, -1022;

BB7_4:
	add.f64 	%fd14, %fd135, 0d3FF0000000000000;
	rcp.approx.ftz.f64 	%fd15, %fd14;
	neg.f64 	%fd16, %fd14;
	mov.f64 	%fd17, 0d3FF0000000000000;
	fma.rn.f64 	%fd18, %fd16, %fd15, %fd17;
	fma.rn.f64 	%fd19, %fd18, %fd18, %fd18;
	fma.rn.f64 	%fd20, %fd19, %fd15, %fd15;
	add.f64 	%fd21, %fd135, 0dBFF0000000000000;
	mul.f64 	%fd22, %fd21, %fd20;
	fma.rn.f64 	%fd23, %fd21, %fd20, %fd22;
	mul.f64 	%fd24, %fd23, %fd23;
	mov.f64 	%fd25, 0d3ED0F5D241AD3B5A;
	mov.f64 	%fd26, 0d3EB0F5FF7D2CAFE2;
	fma.rn.f64 	%fd27, %fd26, %fd24, %fd25;
	mov.f64 	%fd28, 0d3EF3B20A75488A3F;
	fma.rn.f64 	%fd29, %fd27, %fd24, %fd28;
	mov.f64 	%fd30, 0d3F1745CDE4FAECD5;
	fma.rn.f64 	%fd31, %fd29, %fd24, %fd30;
	mov.f64 	%fd32, 0d3F3C71C7258A578B;
	fma.rn.f64 	%fd33, %fd31, %fd24, %fd32;
	mov.f64 	%fd34, 0d3F6249249242B910;
	fma.rn.f64 	%fd35, %fd33, %fd24, %fd34;
	mov.f64 	%fd36, 0d3F89999999999DFB;
	fma.rn.f64 	%fd37, %fd35, %fd24, %fd36;
	sub.f64 	%fd38, %fd21, %fd23;
	add.f64 	%fd39, %fd38, %fd38;
	neg.f64 	%fd40, %fd23;
	fma.rn.f64 	%fd41, %fd40, %fd21, %fd39;
	mul.f64 	%fd42, %fd20, %fd41;
	fma.rn.f64 	%fd43, %fd24, %fd37, 0d3FB5555555555555;
	mov.f64 	%fd44, 0d3FB5555555555555;
	sub.f64 	%fd45, %fd44, %fd43;
	fma.rn.f64 	%fd46, %fd24, %fd37, %fd45;
	add.f64 	%fd47, %fd46, 0d0000000000000000;
	add.f64 	%fd48, %fd47, 0dBC46A4CB00B9E7B0;
	add.f64 	%fd49, %fd43, %fd48;
	sub.f64 	%fd50, %fd43, %fd49;
	add.f64 	%fd51, %fd48, %fd50;
	mul.rn.f64 	%fd52, %fd23, %fd23;
	neg.f64 	%fd53, %fd52;
	fma.rn.f64 	%fd54, %fd23, %fd23, %fd53;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r22, %temp}, %fd42;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd42;
	}
	add.s32 	%r24, %r23, 1048576;
	mov.b64 	%fd55, {%r22, %r24};
	fma.rn.f64 	%fd56, %fd23, %fd55, %fd54;
	mul.rn.f64 	%fd57, %fd52, %fd23;
	neg.f64 	%fd58, %fd57;
	fma.rn.f64 	%fd59, %fd52, %fd23, %fd58;
	fma.rn.f64 	%fd60, %fd52, %fd42, %fd59;
	fma.rn.f64 	%fd61, %fd56, %fd23, %fd60;
	mul.rn.f64 	%fd62, %fd49, %fd57;
	neg.f64 	%fd63, %fd62;
	fma.rn.f64 	%fd64, %fd49, %fd57, %fd63;
	fma.rn.f64 	%fd65, %fd49, %fd61, %fd64;
	fma.rn.f64 	%fd66, %fd51, %fd57, %fd65;
	add.f64 	%fd67, %fd62, %fd66;
	sub.f64 	%fd68, %fd62, %fd67;
	add.f64 	%fd69, %fd66, %fd68;
	add.f64 	%fd70, %fd23, %fd67;
	sub.f64 	%fd71, %fd23, %fd70;
	add.f64 	%fd72, %fd67, %fd71;
	add.f64 	%fd73, %fd69, %fd72;
	add.f64 	%fd74, %fd42, %fd73;
	add.f64 	%fd75, %fd70, %fd74;
	sub.f64 	%fd76, %fd70, %fd75;
	add.f64 	%fd77, %fd74, %fd76;
	xor.b32  	%r25, %r52, -2147483648;
	mov.u32 	%r26, -2147483648;
	mov.u32 	%r27, 1127219200;
	mov.b64 	%fd78, {%r25, %r27};
	mov.b64 	%fd79, {%r26, %r27};
	sub.f64 	%fd80, %fd78, %fd79;
	mov.f64 	%fd81, 0d3FE62E42FEFA39EF;
	fma.rn.f64 	%fd82, %fd80, %fd81, %fd75;
	neg.f64 	%fd83, %fd80;
	fma.rn.f64 	%fd84, %fd83, %fd81, %fd82;
	sub.f64 	%fd85, %fd84, %fd75;
	sub.f64 	%fd86, %fd77, %fd85;
	mov.f64 	%fd87, 0d3C7ABC9E3B39803F;
	fma.rn.f64 	%fd88, %fd80, %fd87, %fd86;
	add.f64 	%fd89, %fd82, %fd88;
	sub.f64 	%fd90, %fd82, %fd89;
	add.f64 	%fd91, %fd88, %fd90;
	mov.f64 	%fd92, 0d3FF8000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r28}, %fd92;
	}
	add.s32 	%r29, %r28, %r28;
	setp.gt.u32	%p3, %r29, -33554433;
	and.b32  	%r30, %r28, -15728641;
	selp.b32	%r31, %r30, %r28, %p3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r32, %temp}, %fd92;
	}
	mov.b64 	%fd93, {%r32, %r31};
	mul.rn.f64 	%fd94, %fd89, %fd93;
	neg.f64 	%fd95, %fd94;
	fma.rn.f64 	%fd96, %fd89, %fd93, %fd95;
	fma.rn.f64 	%fd97, %fd91, %fd93, %fd96;
	add.f64 	%fd4, %fd94, %fd97;
	sub.f64 	%fd98, %fd94, %fd4;
	add.f64 	%fd5, %fd97, %fd98;
	mov.f64 	%fd99, 0d4338000000000000;
	mov.f64 	%fd100, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd101, %fd4, %fd100, %fd99;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r13, %temp}, %fd101;
	}
	mov.f64 	%fd102, 0dC338000000000000;
	add.rn.f64 	%fd103, %fd101, %fd102;
	mov.f64 	%fd104, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd105, %fd103, %fd104, %fd4;
	mov.f64 	%fd106, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd107, %fd103, %fd106, %fd105;
	mov.f64 	%fd108, 0d3E928AF3FCA213EA;
	mov.f64 	%fd109, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd110, %fd109, %fd107, %fd108;
	mov.f64 	%fd111, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd112, %fd110, %fd107, %fd111;
	mov.f64 	%fd113, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd114, %fd112, %fd107, %fd113;
	mov.f64 	%fd115, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd116, %fd114, %fd107, %fd115;
	mov.f64 	%fd117, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd118, %fd116, %fd107, %fd117;
	mov.f64 	%fd119, 0d3F81111111122322;
	fma.rn.f64 	%fd120, %fd118, %fd107, %fd119;
	mov.f64 	%fd121, 0d3FA55555555502A1;
	fma.rn.f64 	%fd122, %fd120, %fd107, %fd121;
	mov.f64 	%fd123, 0d3FC5555555555511;
	fma.rn.f64 	%fd124, %fd122, %fd107, %fd123;
	mov.f64 	%fd125, 0d3FE000000000000B;
	fma.rn.f64 	%fd126, %fd124, %fd107, %fd125;
	fma.rn.f64 	%fd127, %fd126, %fd107, %fd17;
	fma.rn.f64 	%fd128, %fd127, %fd107, %fd17;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r14, %temp}, %fd128;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r15}, %fd128;
	}
	shl.b32 	%r33, %r13, 20;
	add.s32 	%r34, %r15, %r33;
	mov.b64 	%fd136, {%r14, %r34};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r35}, %fd4;
	}
	mov.b32 	 %f2, %r35;
	abs.f32 	%f1, %f2;
	setp.lt.f32	%p4, %f1, 0f4086232B;
	@%p4 bra 	BB7_7;

	setp.lt.f64	%p5, %fd4, 0d0000000000000000;
	add.f64 	%fd129, %fd4, 0d7FF0000000000000;
	selp.f64	%fd136, 0d0000000000000000, %fd129, %p5;
	setp.geu.f32	%p6, %f1, 0f40874800;
	@%p6 bra 	BB7_7;

	mov.f64 	%fd134, 0d4338000000000000;
	mov.f64 	%fd133, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd132, %fd4, %fd133, %fd134;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r48, %temp}, %fd132;
	}
	shr.u32 	%r36, %r48, 31;
	add.s32 	%r37, %r48, %r36;
	shr.s32 	%r38, %r37, 1;
	shl.b32 	%r39, %r38, 20;
	add.s32 	%r40, %r39, %r15;
	mov.b64 	%fd130, {%r14, %r40};
	sub.s32 	%r41, %r48, %r38;
	shl.b32 	%r42, %r41, 20;
	add.s32 	%r43, %r42, 1072693248;
	mov.u32 	%r44, 0;
	mov.b64 	%fd131, {%r44, %r43};
	mul.f64 	%fd136, %fd130, %fd131;

BB7_7:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r45}, %fd136;
	}
	and.b32  	%r46, %r45, 2147483647;
	setp.ne.s32	%p7, %r46, 2146435072;
	@%p7 bra 	BB7_9;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r47, %temp}, %fd136;
	}
	setp.eq.s32	%p8, %r47, 0;
	@%p8 bra 	BB7_10;

BB7_9:
	fma.rn.f64 	%fd136, %fd136, %fd5, %fd136;

BB7_10:
	st.param.f64	[func_retval0+0], %fd136;
	ret;
}


