
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP4.2 <build 132111>)
| Date         : Mon Sep 25 09:14:35 2023
| Design       : mdio_rw_test
| Device       : PGL25G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                       
******************************************************************************************************
                                                                         Clock   Non-clock            
 Clock                    Period       Waveform            Type          Loads       Loads  Sources   
------------------------------------------------------------------------------------------------------
 sys_clk                  20.0000      {0.0000 10.0000}    Declared          2           0  {sys_clk} 
======================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                    50.0000 MHz   1180.6375 MHz        20.0000         0.8470         19.153
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     19.153       0.000              0              3
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.341       0.000              0              3
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.580       0.000              0              2
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     19.359       0.000              0              3
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.266       0.000              0              3
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.664       0.000              0              2
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/L3
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.341
  Launch Clock Delay      :  5.430
  Clock Pessimism Removal :  1.089

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    2.166       2.210 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.210         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       2.286 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       3.318         _N1              
 USCM_56_112/CLK_USCM              td                    0.000       3.318 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.112       5.430         ntclkbufg_0      
 CLMA_134_140/CLK                                                          r       u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/CLK

 CLMA_134_140/Q1                   tco                   0.291       5.721 r       u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/Q
                                   net (fanout=67)       0.129       5.850         dri_clk          
 CLMA_134_140/B3                                                           r       u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   5.850         Logic Levels: 0  
                                                                                   Logic: 0.291ns(69.286%), Route: 0.129ns(30.714%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.599      21.643 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.643         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.691 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      22.569         _N1              
 USCM_56_112/CLK_USCM              td                    0.000      22.569 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.772      24.341         ntclkbufg_0      
 CLMA_134_140/CLK                                                          r       u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.089      25.430                          
 clock uncertainty                                      -0.050      25.380                          

 Setup time                                             -0.377      25.003                          

 Data required time                                                 25.003                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.003                          
 Data arrival time                                                   5.850                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.153                          
====================================================================================================

====================================================================================================

Startpoint  : u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.341
  Launch Clock Delay      :  5.430
  Clock Pessimism Removal :  1.089

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    2.166       2.210 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.210         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       2.286 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       3.318         _N1              
 USCM_56_112/CLK_USCM              td                    0.000       3.318 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.112       5.430         ntclkbufg_0      
 CLMA_134_140/CLK                                                          r       u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_140/Q0                   tco                   0.289       5.719 r       u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.120       5.839         u_mdio_dri/clk_cnt [0]
 CLMA_134_140/A1                                                           r       u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   5.839         Logic Levels: 0  
                                                                                   Logic: 0.289ns(70.660%), Route: 0.120ns(29.340%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.599      21.643 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.643         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.691 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      22.569         _N1              
 USCM_56_112/CLK_USCM              td                    0.000      22.569 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.772      24.341         ntclkbufg_0      
 CLMA_134_140/CLK                                                          r       u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.089      25.430                          
 clock uncertainty                                      -0.050      25.380                          

 Setup time                                             -0.231      25.149                          

 Data required time                                                 25.149                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.149                          
 Data arrival time                                                   5.839                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.310                          
====================================================================================================

====================================================================================================

Startpoint  : u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.341
  Launch Clock Delay      :  5.430
  Clock Pessimism Removal :  1.088

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    2.166       2.210 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.210         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       2.286 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       3.318         _N1              
 USCM_56_112/CLK_USCM              td                    0.000       3.318 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.112       5.430         ntclkbufg_0      
 CLMA_134_140/CLK                                                          r       u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_140/Q0                   tco                   0.289       5.719 r       u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.120       5.839         u_mdio_dri/clk_cnt [0]
 CLMA_134_140/B4                                                           r       u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.839         Logic Levels: 0  
                                                                                   Logic: 0.289ns(70.660%), Route: 0.120ns(29.340%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.599      21.643 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.643         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.691 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      22.569         _N1              
 USCM_56_112/CLK_USCM              td                    0.000      22.569 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.772      24.341         ntclkbufg_0      
 CLMA_134_140/CLK                                                          r       u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.088      25.429                          
 clock uncertainty                                      -0.050      25.379                          

 Setup time                                             -0.120      25.259                          

 Data required time                                                 25.259                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.259                          
 Data arrival time                                                   5.839                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.420                          
====================================================================================================

====================================================================================================

Startpoint  : u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.430
  Launch Clock Delay      :  4.341
  Clock Pessimism Removal :  -1.088

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.599       1.643 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.643         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.691 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       2.569         _N1              
 USCM_56_112/CLK_USCM              td                    0.000       2.569 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.772       4.341         ntclkbufg_0      
 CLMA_134_140/CLK                                                          r       u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_140/Q0                   tco                   0.222       4.563 f       u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.085       4.648         u_mdio_dri/clk_cnt [0]
 CLMA_134_140/B4                                                           f       u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.648         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    2.166       2.210 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.210         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       2.286 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       3.318         _N1              
 USCM_56_112/CLK_USCM              td                    0.000       3.318 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.112       5.430         ntclkbufg_0      
 CLMA_134_140/CLK                                                          r       u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.088       4.342                          
 clock uncertainty                                       0.000       4.342                          

 Hold time                                              -0.035       4.307                          

 Data required time                                                  4.307                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.307                          
 Data arrival time                                                   4.648                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.430
  Launch Clock Delay      :  4.341
  Clock Pessimism Removal :  -1.089

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.599       1.643 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.643         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.691 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       2.569         _N1              
 USCM_56_112/CLK_USCM              td                    0.000       2.569 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.772       4.341         ntclkbufg_0      
 CLMA_134_140/CLK                                                          r       u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_140/Q0                   tco                   0.222       4.563 f       u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.085       4.648         u_mdio_dri/clk_cnt [0]
 CLMA_134_140/A1                                                           f       u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.648         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    2.166       2.210 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.210         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       2.286 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       3.318         _N1              
 USCM_56_112/CLK_USCM              td                    0.000       3.318 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.112       5.430         ntclkbufg_0      
 CLMA_134_140/CLK                                                          r       u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.089       4.341                          
 clock uncertainty                                       0.000       4.341                          

 Hold time                                              -0.121       4.220                          

 Data required time                                                  4.220                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.220                          
 Data arrival time                                                   4.648                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/L3
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.430
  Launch Clock Delay      :  4.341
  Clock Pessimism Removal :  -1.089

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.599       1.643 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.643         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.691 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       2.569         _N1              
 USCM_56_112/CLK_USCM              td                    0.000       2.569 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.772       4.341         ntclkbufg_0      
 CLMA_134_140/CLK                                                          r       u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/CLK

 CLMA_134_140/Q1                   tco                   0.224       4.565 f       u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/Q
                                   net (fanout=67)       0.093       4.658         dri_clk          
 CLMA_134_140/B3                                                           f       u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   4.658         Logic Levels: 0  
                                                                                   Logic: 0.224ns(70.662%), Route: 0.093ns(29.338%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    2.166       2.210 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.210         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       2.286 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       3.318         _N1              
 USCM_56_112/CLK_USCM              td                    0.000       3.318 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        2.112       5.430         ntclkbufg_0      
 CLMA_134_140/CLK                                                          r       u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.089       4.341                          
 clock uncertainty                                       0.000       4.341                          

 Hold time                                              -0.222       4.119                          

 Data required time                                                  4.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.119                          
 Data arrival time                                                   4.658                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.539                          
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : eth_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    2.166       2.218 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.218         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.126       2.344 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=30)       1.039       3.383         nt_sys_rst_n     
 IOL_67_250/DO                     td                    0.145       3.528 r       eth_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       3.528         eth_rst_n_obuf/ntO
 IOBD_64_252/PAD                   td                    2.941       6.469 r       eth_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.040       6.509         eth_rst_n        
 B6                                                                        r       eth_rst_n (port) 

 Data arrival time                                                   6.509         Logic Levels: 4  
                                                                                   Logic: 5.378ns(82.624%), Route: 1.131ns(17.376%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    2.166       2.218 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.218         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.126       2.344 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=30)       2.406       4.750         nt_sys_rst_n     
 CLMA_134_140/RS                                                           r       u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.750         Logic Levels: 2  
                                                                                   Logic: 2.292ns(48.253%), Route: 2.458ns(51.747%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    2.166       2.218 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.218         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.126       2.344 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=30)       2.406       4.750         nt_sys_rst_n     
 CLMA_134_140/RS                                                           r       u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.750         Logic Levels: 2  
                                                                                   Logic: 2.292ns(48.253%), Route: 2.458ns(51.747%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.115       1.167 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.167         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.082       1.249 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=30)       2.174       3.423         nt_sys_rst_n     
 CLMA_134_140/RS                                                           f       u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.423         Logic Levels: 2  
                                                                                   Logic: 1.197ns(34.969%), Route: 2.226ns(65.031%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.115       1.167 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.167         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.082       1.249 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=30)       2.174       3.423         nt_sys_rst_n     
 CLMA_134_140/RS                                                           f       u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.423         Logic Levels: 2  
                                                                                   Logic: 1.197ns(34.969%), Route: 2.226ns(65.031%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : eth_rst_n (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.115       1.167 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.167         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.082       1.249 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=30)       0.887       2.136         nt_sys_rst_n     
 IOL_67_250/DO                     td                    0.082       2.218 f       eth_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       2.218         eth_rst_n_obuf/ntO
 IOBD_64_252/PAD                   td                    2.479       4.697 f       eth_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.040       4.737         eth_rst_n        
 B6                                                                        f       eth_rst_n (port) 

 Data arrival time                                                   4.737         Logic Levels: 4  
                                                                                   Logic: 3.758ns(79.333%), Route: 0.979ns(20.667%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.580       10.000          0.420           High Pulse Width  CLMA_134_140/CLK        u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/CLK
 9.580       10.000          0.420           Low Pulse Width   CLMA_134_140/CLK        u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/CLK
 9.580       10.000          0.420           High Pulse Width  CLMA_134_140/CLK        u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/L3
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.850
  Launch Clock Delay      :  3.417
  Clock Pessimism Removal :  0.567

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.672       1.716 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.716         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.774 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       2.284         _N1              
 USCM_56_112/CLK_USCM              td                    0.000       2.284 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.133       3.417         ntclkbufg_0      
 CLMA_134_140/CLK                                                          r       u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/CLK

 CLMA_134_140/Q1                   tco                   0.224       3.641 r       u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/Q
                                   net (fanout=67)       0.077       3.718         dri_clk          
 CLMA_134_140/B3                                                           r       u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   3.718         Logic Levels: 0  
                                                                                   Logic: 0.224ns(74.419%), Route: 0.077ns(25.581%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.285      21.329 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.329         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      21.367 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.837         _N1              
 USCM_56_112/CLK_USCM              td                    0.000      21.837 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.013      22.850         ntclkbufg_0      
 CLMA_134_140/CLK                                                          r       u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.567      23.417                          
 clock uncertainty                                      -0.050      23.367                          

 Setup time                                             -0.290      23.077                          

 Data required time                                                 23.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.077                          
 Data arrival time                                                   3.718                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.359                          
====================================================================================================

====================================================================================================

Startpoint  : u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.850
  Launch Clock Delay      :  3.417
  Clock Pessimism Removal :  0.567

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.672       1.716 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.716         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.774 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       2.284         _N1              
 USCM_56_112/CLK_USCM              td                    0.000       2.284 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.133       3.417         ntclkbufg_0      
 CLMA_134_140/CLK                                                          r       u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_140/Q0                   tco                   0.221       3.638 f       u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.068       3.706         u_mdio_dri/clk_cnt [0]
 CLMA_134_140/A1                                                           f       u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.706         Logic Levels: 0  
                                                                                   Logic: 0.221ns(76.471%), Route: 0.068ns(23.529%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.285      21.329 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.329         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      21.367 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.837         _N1              
 USCM_56_112/CLK_USCM              td                    0.000      21.837 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.013      22.850         ntclkbufg_0      
 CLMA_134_140/CLK                                                          r       u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.567      23.417                          
 clock uncertainty                                      -0.050      23.367                          

 Setup time                                             -0.191      23.176                          

 Data required time                                                 23.176                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.176                          
 Data arrival time                                                   3.706                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.470                          
====================================================================================================

====================================================================================================

Startpoint  : u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.850
  Launch Clock Delay      :  3.417
  Clock Pessimism Removal :  0.566

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.672       1.716 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.716         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.774 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       2.284         _N1              
 USCM_56_112/CLK_USCM              td                    0.000       2.284 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.133       3.417         ntclkbufg_0      
 CLMA_134_140/CLK                                                          r       u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_140/Q0                   tco                   0.223       3.640 r       u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.071       3.711         u_mdio_dri/clk_cnt [0]
 CLMA_134_140/B4                                                           r       u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.711         Logic Levels: 0  
                                                                                   Logic: 0.223ns(75.850%), Route: 0.071ns(24.150%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.285      21.329 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.329         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      21.367 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.837         _N1              
 USCM_56_112/CLK_USCM              td                    0.000      21.837 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.013      22.850         ntclkbufg_0      
 CLMA_134_140/CLK                                                          r       u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.566      23.416                          
 clock uncertainty                                      -0.050      23.366                          

 Setup time                                             -0.092      23.274                          

 Data required time                                                 23.274                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.274                          
 Data arrival time                                                   3.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.563                          
====================================================================================================

====================================================================================================

Startpoint  : u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.417
  Launch Clock Delay      :  2.850
  Clock Pessimism Removal :  -0.566

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.285       1.329 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.329         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       1.367 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.837         _N1              
 USCM_56_112/CLK_USCM              td                    0.000       1.837 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.013       2.850         ntclkbufg_0      
 CLMA_134_140/CLK                                                          r       u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_140/Q0                   tco                   0.179       3.029 f       u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.059       3.088         u_mdio_dri/clk_cnt [0]
 CLMA_134_140/B4                                                           f       u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.088         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.672       1.716 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.716         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.774 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       2.284         _N1              
 USCM_56_112/CLK_USCM              td                    0.000       2.284 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.133       3.417         ntclkbufg_0      
 CLMA_134_140/CLK                                                          r       u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.566       2.851                          
 clock uncertainty                                       0.000       2.851                          

 Hold time                                              -0.029       2.822                          

 Data required time                                                  2.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.822                          
 Data arrival time                                                   3.088                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.417
  Launch Clock Delay      :  2.850
  Clock Pessimism Removal :  -0.567

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.285       1.329 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.329         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       1.367 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.837         _N1              
 USCM_56_112/CLK_USCM              td                    0.000       1.837 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.013       2.850         ntclkbufg_0      
 CLMA_134_140/CLK                                                          r       u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_140/Q0                   tco                   0.182       3.032 r       u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.060       3.092         u_mdio_dri/clk_cnt [0]
 CLMA_134_140/A1                                                           r       u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.092         Logic Levels: 0  
                                                                                   Logic: 0.182ns(75.207%), Route: 0.060ns(24.793%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.672       1.716 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.716         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.774 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       2.284         _N1              
 USCM_56_112/CLK_USCM              td                    0.000       2.284 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.133       3.417         ntclkbufg_0      
 CLMA_134_140/CLK                                                          r       u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.567       2.850                          
 clock uncertainty                                       0.000       2.850                          

 Hold time                                              -0.093       2.757                          

 Data required time                                                  2.757                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.757                          
 Data arrival time                                                   3.092                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/L3
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.417
  Launch Clock Delay      :  2.850
  Clock Pessimism Removal :  -0.567

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.285       1.329 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.329         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       1.367 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.837         _N1              
 USCM_56_112/CLK_USCM              td                    0.000       1.837 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.013       2.850         ntclkbufg_0      
 CLMA_134_140/CLK                                                          r       u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/CLK

 CLMA_134_140/Q1                   tco                   0.180       3.030 f       u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/Q
                                   net (fanout=67)       0.065       3.095         dri_clk          
 CLMA_134_140/B3                                                           f       u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   3.095         Logic Levels: 0  
                                                                                   Logic: 0.180ns(73.469%), Route: 0.065ns(26.531%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.672       1.716 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.716         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.774 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       2.284         _N1              
 USCM_56_112/CLK_USCM              td                    0.000       2.284 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.133       3.417         ntclkbufg_0      
 CLMA_134_140/CLK                                                          r       u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.567       2.850                          
 clock uncertainty                                       0.000       2.850                          

 Hold time                                              -0.184       2.666                          

 Data required time                                                  2.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.666                          
 Data arrival time                                                   3.095                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.429                          
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : eth_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.672       1.724 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.724         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.096       1.820 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=30)       0.616       2.436         nt_sys_rst_n     
 IOL_67_250/DO                     td                    0.112       2.548 r       eth_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       2.548         eth_rst_n_obuf/ntO
 IOBD_64_252/PAD                   td                    2.270       4.818 r       eth_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.040       4.858         eth_rst_n        
 B6                                                                        r       eth_rst_n (port) 

 Data arrival time                                                   4.858         Logic Levels: 4  
                                                                                   Logic: 4.150ns(85.426%), Route: 0.708ns(14.574%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.672       1.724 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.724         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.096       1.820 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=30)       1.496       3.316         nt_sys_rst_n     
 CLMA_134_140/RS                                                           r       u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.316         Logic Levels: 2  
                                                                                   Logic: 1.768ns(53.317%), Route: 1.548ns(46.683%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.672       1.724 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.724         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.096       1.820 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=30)       1.496       3.316         nt_sys_rst_n     
 CLMA_134_140/RS                                                           r       u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.316         Logic Levels: 2  
                                                                                   Logic: 1.768ns(53.317%), Route: 1.548ns(46.683%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    0.896       0.948 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.948         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.066       1.014 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=30)       1.566       2.580         nt_sys_rst_n     
 CLMA_134_140/RS                                                           f       u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.580         Logic Levels: 2  
                                                                                   Logic: 0.962ns(37.287%), Route: 1.618ns(62.713%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    0.896       0.948 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.948         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.066       1.014 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=30)       1.566       2.580         nt_sys_rst_n     
 CLMA_134_140/RS                                                           f       u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.580         Logic Levels: 2  
                                                                                   Logic: 0.962ns(37.287%), Route: 1.618ns(62.713%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : eth_rst_n (port)
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    0.896       0.948 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.948         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.066       1.014 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=30)       0.622       1.636         nt_sys_rst_n     
 IOL_67_250/DO                     td                    0.066       1.702 f       eth_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       1.702         eth_rst_n_obuf/ntO
 IOBD_64_252/PAD                   td                    1.992       3.694 f       eth_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.040       3.734         eth_rst_n        
 B6                                                                        f       eth_rst_n (port) 

 Data arrival time                                                   3.734         Logic Levels: 4  
                                                                                   Logic: 3.020ns(80.878%), Route: 0.714ns(19.122%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.664       10.000          0.336           High Pulse Width  CLMA_134_140/CLK        u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/CLK
 9.664       10.000          0.336           Low Pulse Width   CLMA_134_140/CLK        u_mdio_dri/clk_cnt[0]/opit_0_inv_L5Q_perm/CLK
 9.664       10.000          0.336           High Pulse Width  CLMA_134_140/CLK        u_mdio_dri/dri_clk/opit_0_inv_L5Q_perm/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                            
+----------------------------------------------------------------------------------------------------+
| Input      | C:/Users/Admin/Desktop/25G/1_mdio_rw_test/prj/place_route/mdio_rw_test_pnr.adf       
| Output     | C:/Users/Admin/Desktop/25G/1_mdio_rw_test/prj/report_timing/mdio_rw_test_rtp.adf     
|            | C:/Users/Admin/Desktop/25G/1_mdio_rw_test/prj/report_timing/mdio_rw_test.rtr         
|            | C:/Users/Admin/Desktop/25G/1_mdio_rw_test/prj/report_timing/rtr.db                   
+----------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 816 MB
Total CPU time to report_timing completion : 0h:0m:4s
Process Total CPU time to report_timing completion : 0h:0m:4s
Total real time to report_timing completion : 0h:0m:6s
