// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _StreamingFCLayer_Batch_5_Matrix_Vector_Activa_HH_
#define _StreamingFCLayer_Batch_5_Matrix_Vector_Activa_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "StreamingFCLayer_Batch_5_StreamingFCLayer_bkb.h"
#include "StreamingFCLayer_Batch_5_StreamingFCLayer_cud.h"

namespace ap_rtl {

struct StreamingFCLayer_Batch_5_Matrix_Vector_Activa : public sc_module {
    // Port declarations 15
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > in_V_V_TDATA;
    sc_in< sc_logic > in_V_V_TVALID;
    sc_out< sc_logic > in_V_V_TREADY;
    sc_out< sc_lv<16> > out_V_V_TDATA;
    sc_out< sc_logic > out_V_V_TVALID;
    sc_in< sc_logic > out_V_V_TREADY;
    sc_in< sc_lv<32> > weight_V_V_TDATA;
    sc_in< sc_logic > weight_V_V_TVALID;
    sc_out< sc_logic > weight_V_V_TREADY;


    // Module declarations
    StreamingFCLayer_Batch_5_Matrix_Vector_Activa(sc_module_name name);
    SC_HAS_PROCESS(StreamingFCLayer_Batch_5_Matrix_Vector_Activa);

    ~StreamingFCLayer_Batch_5_Matrix_Vector_Activa();

    sc_trace_file* mVcdFile;

    StreamingFCLayer_Batch_5_StreamingFCLayer_bkb<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,7,32>* StreamingFCLayer_bkb_U1;
    StreamingFCLayer_Batch_5_StreamingFCLayer_cud<1,1,4,4,8>* StreamingFCLayer_cud_U2;
    StreamingFCLayer_Batch_5_StreamingFCLayer_cud<1,1,4,4,8>* StreamingFCLayer_cud_U3;
    StreamingFCLayer_Batch_5_StreamingFCLayer_cud<1,1,4,4,8>* StreamingFCLayer_cud_U4;
    StreamingFCLayer_Batch_5_StreamingFCLayer_cud<1,1,4,4,8>* StreamingFCLayer_cud_U5;
    StreamingFCLayer_Batch_5_StreamingFCLayer_cud<1,1,4,4,8>* StreamingFCLayer_cud_U6;
    StreamingFCLayer_Batch_5_StreamingFCLayer_cud<1,1,4,4,8>* StreamingFCLayer_cud_U7;
    StreamingFCLayer_Batch_5_StreamingFCLayer_cud<1,1,4,4,8>* StreamingFCLayer_cud_U8;
    StreamingFCLayer_Batch_5_StreamingFCLayer_cud<1,1,4,4,8>* StreamingFCLayer_cud_U9;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > in_V_V_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln248_fu_719_p2;
    sc_signal< sc_lv<1> > icmp_ln252_fu_734_p2;
    sc_signal< sc_logic > out_V_V_TDATA_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<1> > icmp_ln289_reg_2488;
    sc_signal< sc_lv<1> > icmp_ln289_reg_2488_pp0_iter1_reg;
    sc_signal< sc_logic > weight_V_V_TDATA_blk_n;
    sc_signal< sc_lv<22> > i_0_reg_547;
    sc_signal< bool > ap_predicate_op173_read_state2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_io;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<22> > i_fu_725_p2;
    sc_signal< sc_lv<32> > inElem_V_1_fu_963_p74;
    sc_signal< sc_lv<7> > trunc_ln321_fu_1113_p1;
    sc_signal< sc_lv<1> > icmp_ln271_fu_1480_p2;
    sc_signal< sc_lv<1> > icmp_ln271_reg_2443;
    sc_signal< sc_lv<1> > icmp_ln271_reg_2443_pp0_iter1_reg;
    sc_signal< sc_lv<4> > trunc_ln647_fu_1486_p1;
    sc_signal< sc_lv<4> > trunc_ln647_reg_2448;
    sc_signal< sc_lv<4> > p_Result_s_reg_2453;
    sc_signal< sc_lv<4> > p_Result_2_reg_2458;
    sc_signal< sc_lv<4> > p_Result_3_reg_2463;
    sc_signal< sc_lv<4> > p_Result_4_reg_2468;
    sc_signal< sc_lv<4> > p_Result_5_reg_2473;
    sc_signal< sc_lv<4> > p_Result_6_reg_2478;
    sc_signal< sc_lv<4> > p_Result_7_reg_2483;
    sc_signal< sc_lv<1> > icmp_ln289_fu_1566_p2;
    sc_signal< sc_lv<8> > mul_ln1352_5_fu_1723_p2;
    sc_signal< sc_lv<8> > mul_ln1352_5_reg_2492;
    sc_signal< sc_lv<9> > add_ln700_1_fu_1783_p2;
    sc_signal< sc_lv<9> > add_ln700_1_reg_2497;
    sc_signal< sc_lv<9> > add_ln700_3_fu_1789_p2;
    sc_signal< sc_lv<9> > add_ln700_3_reg_2502;
    sc_signal< sc_lv<9> > add_ln700_5_fu_1801_p2;
    sc_signal< sc_lv<9> > add_ln700_5_reg_2507;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_act_m_val_V_reg_558;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_act_m_val_V_reg_558;
    sc_signal< sc_lv<16> > tmp_V_fu_228;
    sc_signal< sc_lv<16> > tmp_V_76_fu_1879_p2;
    sc_signal< sc_lv<32> > sf_1_fu_232;
    sc_signal< sc_lv<32> > sf_fu_1560_p2;
    sc_signal< sc_lv<32> > tmp_V_1_fu_236;
    sc_signal< sc_lv<32> > tmp_V_2_fu_240;
    sc_signal< sc_lv<32> > tmp_V_4_fu_244;
    sc_signal< sc_lv<32> > tmp_V_5_fu_248;
    sc_signal< sc_lv<32> > tmp_V_6_fu_252;
    sc_signal< sc_lv<32> > tmp_V_7_fu_256;
    sc_signal< sc_lv<32> > tmp_V_8_fu_260;
    sc_signal< sc_lv<32> > tmp_V_9_fu_264;
    sc_signal< sc_lv<32> > tmp_V_10_fu_268;
    sc_signal< sc_lv<32> > tmp_V_11_fu_272;
    sc_signal< sc_lv<32> > tmp_V_12_fu_276;
    sc_signal< sc_lv<32> > tmp_V_13_fu_280;
    sc_signal< sc_lv<32> > tmp_V_14_fu_284;
    sc_signal< sc_lv<32> > tmp_V_15_fu_288;
    sc_signal< sc_lv<32> > tmp_V_16_fu_292;
    sc_signal< sc_lv<32> > tmp_V_17_fu_296;
    sc_signal< sc_lv<32> > tmp_V_18_fu_300;
    sc_signal< sc_lv<32> > tmp_V_19_fu_304;
    sc_signal< sc_lv<32> > tmp_V_20_fu_308;
    sc_signal< sc_lv<32> > tmp_V_21_fu_312;
    sc_signal< sc_lv<32> > tmp_V_22_fu_316;
    sc_signal< sc_lv<32> > tmp_V_23_fu_320;
    sc_signal< sc_lv<32> > tmp_V_24_fu_324;
    sc_signal< sc_lv<32> > tmp_V_25_fu_328;
    sc_signal< sc_lv<32> > tmp_V_26_fu_332;
    sc_signal< sc_lv<32> > tmp_V_27_fu_336;
    sc_signal< sc_lv<32> > tmp_V_28_fu_340;
    sc_signal< sc_lv<32> > tmp_V_29_fu_344;
    sc_signal< sc_lv<32> > tmp_V_30_fu_348;
    sc_signal< sc_lv<32> > tmp_V_31_fu_352;
    sc_signal< sc_lv<32> > tmp_V_32_fu_356;
    sc_signal< sc_lv<32> > tmp_V_33_fu_360;
    sc_signal< sc_lv<32> > tmp_V_34_fu_364;
    sc_signal< sc_lv<32> > tmp_V_35_fu_368;
    sc_signal< sc_lv<32> > tmp_V_36_fu_372;
    sc_signal< sc_lv<32> > tmp_V_37_fu_376;
    sc_signal< sc_lv<32> > tmp_V_38_fu_380;
    sc_signal< sc_lv<32> > tmp_V_39_fu_384;
    sc_signal< sc_lv<32> > tmp_V_40_fu_388;
    sc_signal< sc_lv<32> > tmp_V_41_fu_392;
    sc_signal< sc_lv<32> > tmp_V_42_fu_396;
    sc_signal< sc_lv<32> > tmp_V_43_fu_400;
    sc_signal< sc_lv<32> > tmp_V_44_fu_404;
    sc_signal< sc_lv<32> > tmp_V_45_fu_408;
    sc_signal< sc_lv<32> > tmp_V_46_fu_412;
    sc_signal< sc_lv<32> > tmp_V_47_fu_416;
    sc_signal< sc_lv<32> > tmp_V_48_fu_420;
    sc_signal< sc_lv<32> > tmp_V_49_fu_424;
    sc_signal< sc_lv<32> > tmp_V_50_fu_428;
    sc_signal< sc_lv<32> > tmp_V_51_fu_432;
    sc_signal< sc_lv<32> > tmp_V_52_fu_436;
    sc_signal< sc_lv<32> > tmp_V_53_fu_440;
    sc_signal< sc_lv<32> > tmp_V_54_fu_444;
    sc_signal< sc_lv<32> > tmp_V_55_fu_448;
    sc_signal< sc_lv<32> > tmp_V_56_fu_452;
    sc_signal< sc_lv<32> > tmp_V_57_fu_456;
    sc_signal< sc_lv<32> > tmp_V_58_fu_460;
    sc_signal< sc_lv<32> > tmp_V_59_fu_464;
    sc_signal< sc_lv<32> > tmp_V_60_fu_468;
    sc_signal< sc_lv<32> > tmp_V_61_fu_472;
    sc_signal< sc_lv<32> > tmp_V_62_fu_476;
    sc_signal< sc_lv<32> > tmp_V_63_fu_480;
    sc_signal< sc_lv<32> > tmp_V_64_fu_484;
    sc_signal< sc_lv<32> > tmp_V_65_fu_488;
    sc_signal< sc_lv<32> > tmp_V_66_fu_492;
    sc_signal< sc_lv<32> > tmp_V_67_fu_496;
    sc_signal< sc_lv<32> > tmp_V_68_fu_500;
    sc_signal< sc_lv<32> > tmp_V_69_fu_504;
    sc_signal< sc_lv<32> > tmp_V_70_fu_508;
    sc_signal< sc_lv<32> > tmp_V_71_fu_512;
    sc_signal< sc_lv<32> > tmp_V_72_fu_516;
    sc_signal< sc_lv<32> > tmp_V_73_fu_520;
    sc_signal< sc_lv<32> > nf_2_fu_524;
    sc_signal< sc_lv<32> > nf_3_fu_1822_p3;
    sc_signal< sc_lv<32> > ap_sig_allocacmp_nf_2_load;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<7> > inElem_V_1_fu_963_p73;
    sc_signal< sc_lv<4> > trunc_ln647_1_fu_1577_p1;
    sc_signal< sc_lv<8> > mul_ln1352_fu_1588_p2;
    sc_signal< sc_lv<4> > arg_V_read_assign_1_fu_1598_p4;
    sc_signal< sc_lv<8> > mul_ln1352_1_fu_1615_p2;
    sc_signal< sc_lv<4> > arg_V_read_assign_2_fu_1625_p4;
    sc_signal< sc_lv<8> > mul_ln1352_2_fu_1642_p2;
    sc_signal< sc_lv<4> > arg_V_read_assign_3_fu_1652_p4;
    sc_signal< sc_lv<8> > mul_ln1352_3_fu_1669_p2;
    sc_signal< sc_lv<4> > arg_V_read_assign_4_fu_1679_p4;
    sc_signal< sc_lv<8> > mul_ln1352_4_fu_1696_p2;
    sc_signal< sc_lv<4> > arg_V_read_assign_5_fu_1706_p4;
    sc_signal< sc_lv<4> > arg_V_read_assign_6_fu_1729_p4;
    sc_signal< sc_lv<8> > mul_ln1352_6_fu_1746_p2;
    sc_signal< sc_lv<4> > arg_V_read_assign_7_fu_1756_p4;
    sc_signal< sc_lv<8> > mul_ln1352_7_fu_1773_p2;
    sc_signal< sc_lv<9> > sext_ln170_4_fu_1702_p1;
    sc_signal< sc_lv<9> > sext_ln170_5_fu_1752_p1;
    sc_signal< sc_lv<9> > sext_ln170_fu_1594_p1;
    sc_signal< sc_lv<9> > sext_ln170_3_fu_1675_p1;
    sc_signal< sc_lv<9> > sext_ln700_1_fu_1779_p1;
    sc_signal< sc_lv<9> > sext_ln170_1_fu_1621_p1;
    sc_signal< sc_lv<9> > sext_ln170_2_fu_1648_p1;
    sc_signal< sc_lv<9> > add_ln700_4_fu_1795_p2;
    sc_signal< sc_lv<32> > nf_fu_1810_p2;
    sc_signal< sc_lv<1> > icmp_ln301_fu_1816_p2;
    sc_signal< sc_lv<16> > sext_ln700_fu_1845_p1;
    sc_signal< sc_lv<16> > res_V_fu_1838_p3;
    sc_signal< sc_lv<16> > add_ln700_fu_1848_p2;
    sc_signal< sc_lv<16> > sext_ln700_2_fu_1854_p1;
    sc_signal< sc_lv<10> > sext_ln700_3_fu_1863_p1;
    sc_signal< sc_lv<10> > sext_ln700_4_fu_1866_p1;
    sc_signal< sc_lv<10> > add_ln700_6_fu_1869_p2;
    sc_signal< sc_lv<16> > add_ln700_2_fu_1857_p2;
    sc_signal< sc_lv<16> > sext_ln700_5_fu_1875_p1;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state5;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<22> ap_const_lv22_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<7> ap_const_lv7_2;
    static const sc_lv<7> ap_const_lv7_3;
    static const sc_lv<7> ap_const_lv7_4;
    static const sc_lv<7> ap_const_lv7_5;
    static const sc_lv<7> ap_const_lv7_6;
    static const sc_lv<7> ap_const_lv7_7;
    static const sc_lv<7> ap_const_lv7_8;
    static const sc_lv<7> ap_const_lv7_9;
    static const sc_lv<7> ap_const_lv7_A;
    static const sc_lv<7> ap_const_lv7_B;
    static const sc_lv<7> ap_const_lv7_C;
    static const sc_lv<7> ap_const_lv7_D;
    static const sc_lv<7> ap_const_lv7_E;
    static const sc_lv<7> ap_const_lv7_F;
    static const sc_lv<7> ap_const_lv7_10;
    static const sc_lv<7> ap_const_lv7_11;
    static const sc_lv<7> ap_const_lv7_12;
    static const sc_lv<7> ap_const_lv7_13;
    static const sc_lv<7> ap_const_lv7_14;
    static const sc_lv<7> ap_const_lv7_15;
    static const sc_lv<7> ap_const_lv7_16;
    static const sc_lv<7> ap_const_lv7_17;
    static const sc_lv<7> ap_const_lv7_18;
    static const sc_lv<7> ap_const_lv7_19;
    static const sc_lv<7> ap_const_lv7_1A;
    static const sc_lv<7> ap_const_lv7_1B;
    static const sc_lv<7> ap_const_lv7_1C;
    static const sc_lv<7> ap_const_lv7_1D;
    static const sc_lv<7> ap_const_lv7_1E;
    static const sc_lv<7> ap_const_lv7_1F;
    static const sc_lv<7> ap_const_lv7_20;
    static const sc_lv<7> ap_const_lv7_21;
    static const sc_lv<7> ap_const_lv7_22;
    static const sc_lv<7> ap_const_lv7_23;
    static const sc_lv<7> ap_const_lv7_24;
    static const sc_lv<7> ap_const_lv7_25;
    static const sc_lv<7> ap_const_lv7_26;
    static const sc_lv<7> ap_const_lv7_27;
    static const sc_lv<7> ap_const_lv7_28;
    static const sc_lv<7> ap_const_lv7_29;
    static const sc_lv<7> ap_const_lv7_2A;
    static const sc_lv<7> ap_const_lv7_2B;
    static const sc_lv<7> ap_const_lv7_2C;
    static const sc_lv<7> ap_const_lv7_2D;
    static const sc_lv<7> ap_const_lv7_2E;
    static const sc_lv<7> ap_const_lv7_2F;
    static const sc_lv<7> ap_const_lv7_30;
    static const sc_lv<7> ap_const_lv7_31;
    static const sc_lv<7> ap_const_lv7_32;
    static const sc_lv<7> ap_const_lv7_33;
    static const sc_lv<7> ap_const_lv7_34;
    static const sc_lv<7> ap_const_lv7_35;
    static const sc_lv<7> ap_const_lv7_36;
    static const sc_lv<7> ap_const_lv7_37;
    static const sc_lv<7> ap_const_lv7_38;
    static const sc_lv<7> ap_const_lv7_39;
    static const sc_lv<7> ap_const_lv7_3A;
    static const sc_lv<7> ap_const_lv7_3B;
    static const sc_lv<7> ap_const_lv7_3C;
    static const sc_lv<7> ap_const_lv7_3D;
    static const sc_lv<7> ap_const_lv7_3E;
    static const sc_lv<7> ap_const_lv7_3F;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<7> ap_const_lv7_41;
    static const sc_lv<7> ap_const_lv7_42;
    static const sc_lv<7> ap_const_lv7_43;
    static const sc_lv<7> ap_const_lv7_44;
    static const sc_lv<7> ap_const_lv7_45;
    static const sc_lv<7> ap_const_lv7_46;
    static const sc_lv<22> ap_const_lv22_372000;
    static const sc_lv<22> ap_const_lv22_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_48;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln700_1_fu_1783_p2();
    void thread_add_ln700_2_fu_1857_p2();
    void thread_add_ln700_3_fu_1789_p2();
    void thread_add_ln700_4_fu_1795_p2();
    void thread_add_ln700_5_fu_1801_p2();
    void thread_add_ln700_6_fu_1869_p2();
    void thread_add_ln700_fu_1848_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state5();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_io();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_reg_pp0_iter0_act_m_val_V_reg_558();
    void thread_ap_predicate_op173_read_state2();
    void thread_ap_ready();
    void thread_ap_sig_allocacmp_nf_2_load();
    void thread_arg_V_read_assign_1_fu_1598_p4();
    void thread_arg_V_read_assign_2_fu_1625_p4();
    void thread_arg_V_read_assign_3_fu_1652_p4();
    void thread_arg_V_read_assign_4_fu_1679_p4();
    void thread_arg_V_read_assign_5_fu_1706_p4();
    void thread_arg_V_read_assign_6_fu_1729_p4();
    void thread_arg_V_read_assign_7_fu_1756_p4();
    void thread_i_fu_725_p2();
    void thread_icmp_ln248_fu_719_p2();
    void thread_icmp_ln252_fu_734_p2();
    void thread_icmp_ln271_fu_1480_p2();
    void thread_icmp_ln289_fu_1566_p2();
    void thread_icmp_ln301_fu_1816_p2();
    void thread_inElem_V_1_fu_963_p73();
    void thread_in_V_V_TDATA_blk_n();
    void thread_in_V_V_TREADY();
    void thread_nf_3_fu_1822_p3();
    void thread_nf_fu_1810_p2();
    void thread_out_V_V_TDATA();
    void thread_out_V_V_TDATA_blk_n();
    void thread_out_V_V_TVALID();
    void thread_res_V_fu_1838_p3();
    void thread_sext_ln170_1_fu_1621_p1();
    void thread_sext_ln170_2_fu_1648_p1();
    void thread_sext_ln170_3_fu_1675_p1();
    void thread_sext_ln170_4_fu_1702_p1();
    void thread_sext_ln170_5_fu_1752_p1();
    void thread_sext_ln170_fu_1594_p1();
    void thread_sext_ln700_1_fu_1779_p1();
    void thread_sext_ln700_2_fu_1854_p1();
    void thread_sext_ln700_3_fu_1863_p1();
    void thread_sext_ln700_4_fu_1866_p1();
    void thread_sext_ln700_5_fu_1875_p1();
    void thread_sext_ln700_fu_1845_p1();
    void thread_sf_fu_1560_p2();
    void thread_tmp_V_76_fu_1879_p2();
    void thread_trunc_ln321_fu_1113_p1();
    void thread_trunc_ln647_1_fu_1577_p1();
    void thread_trunc_ln647_fu_1486_p1();
    void thread_weight_V_V_TDATA_blk_n();
    void thread_weight_V_V_TREADY();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
