Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan 28 11:36:49 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file circuit_tr_signal_timing_summary_routed.rpt -pb circuit_tr_signal_timing_summary_routed.pb -rpx circuit_tr_signal_timing_summary_routed.rpx -warn_on_violation
| Design       : circuit_tr_signal
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (196)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (437)
5. checking no_input_delay (6)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (196)
--------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/MEF_decodeur_i2s/U0/Sreg_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/MEF_decodeur_i2s/U0/Sreg_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/MEF_decodeur_i2s/U0/Sreg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/compteur_7bits/U0/d_val_cpt_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/compteur_7bits/U0/d_val_cpt_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/compteur_7bits/U0/d_val_cpt_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/compteur_7bits/U0/d_val_cpt_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/compteur_7bits/U0/d_val_cpt_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/compteur_7bits/U0/d_val_cpt_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/compteur_7bits/U0/d_val_cpt_reg[6]/Q (HIGH)

 There are 178 register/latch pins with no clock driven by root clock pin: inst_synchro/inst_gen_clk_codec/d_bclk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: inst_synchro/inst_gen_clk_codec/q_reclrc_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (437)
--------------------------------------------------
 There are 437 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.086        0.000                      0                  247        0.133        0.000                      0                  247        2.000        0.000                       0                   142  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         
  CLKFBIN    {0.000 20.000}       40.000          25.000          
  CLKOUT0    {0.000 10.000}       20.000          50.000          
  CLKOUT1    {0.000 40.357}       80.714          12.389          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     2.000        0.000                       0                     1  
  CLKFBIN                                                                                                                                                      12.633        0.000                       0                     2  
  CLKOUT0          15.086        0.000                      0                  226        0.133        0.000                      0                  226        9.500        0.000                       0                   126  
  CLKOUT1          76.947        0.000                      0                   19        0.178        0.000                      0                   19       39.857        0.000                       0                    13  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLKOUT0            CLKOUT0                 18.199        0.000                      0                    2        0.435        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0
  To Clock:  CLKOUT0

Setup :            0  Failing Endpoints,  Worst Slack       15.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.086ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.857ns (20.434%)  route 3.337ns (79.566%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 25.944 - 20.000 ) 
    Source Clock Delay      (SCD):    6.491ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.750     6.491    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X41Y15         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     6.947 f  inst_synchro/inst_synchro/ValueCounter3_reg[10]/Q
                         net (fo=2, routed)           1.235     8.182    inst_synchro/inst_synchro/ValueCounter3_reg[10]
    SLICE_X40Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.306 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_5/O
                         net (fo=1, routed)           0.669     8.975    inst_synchro/inst_synchro/ValueCounter3[0]_i_5_n_0
    SLICE_X40Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.099 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_3/O
                         net (fo=2, routed)           0.780     9.879    inst_synchro/inst_synchro/eqOp__10
    SLICE_X39Y14         LUT5 (Prop_lut5_I4_O)        0.153    10.032 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.653    10.685    inst_synchro/inst_synchro/ValueCounter3
    SLICE_X41Y15         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.573    25.944    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X41Y15         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[10]/C
                         clock pessimism              0.547    26.491    
                         clock uncertainty           -0.088    26.403    
    SLICE_X41Y15         FDRE (Setup_fdre_C_R)       -0.632    25.771    inst_synchro/inst_synchro/ValueCounter3_reg[10]
  -------------------------------------------------------------------
                         required time                         25.771    
                         arrival time                         -10.685    
  -------------------------------------------------------------------
                         slack                                 15.086    

Slack (MET) :             15.086ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.857ns (20.434%)  route 3.337ns (79.566%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 25.944 - 20.000 ) 
    Source Clock Delay      (SCD):    6.491ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.750     6.491    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X41Y15         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     6.947 f  inst_synchro/inst_synchro/ValueCounter3_reg[10]/Q
                         net (fo=2, routed)           1.235     8.182    inst_synchro/inst_synchro/ValueCounter3_reg[10]
    SLICE_X40Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.306 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_5/O
                         net (fo=1, routed)           0.669     8.975    inst_synchro/inst_synchro/ValueCounter3[0]_i_5_n_0
    SLICE_X40Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.099 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_3/O
                         net (fo=2, routed)           0.780     9.879    inst_synchro/inst_synchro/eqOp__10
    SLICE_X39Y14         LUT5 (Prop_lut5_I4_O)        0.153    10.032 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.653    10.685    inst_synchro/inst_synchro/ValueCounter3
    SLICE_X41Y15         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.573    25.944    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X41Y15         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[11]/C
                         clock pessimism              0.547    26.491    
                         clock uncertainty           -0.088    26.403    
    SLICE_X41Y15         FDRE (Setup_fdre_C_R)       -0.632    25.771    inst_synchro/inst_synchro/ValueCounter3_reg[11]
  -------------------------------------------------------------------
                         required time                         25.771    
                         arrival time                         -10.685    
  -------------------------------------------------------------------
                         slack                                 15.086    

Slack (MET) :             15.086ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.857ns (20.434%)  route 3.337ns (79.566%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 25.944 - 20.000 ) 
    Source Clock Delay      (SCD):    6.491ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.750     6.491    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X41Y15         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     6.947 f  inst_synchro/inst_synchro/ValueCounter3_reg[10]/Q
                         net (fo=2, routed)           1.235     8.182    inst_synchro/inst_synchro/ValueCounter3_reg[10]
    SLICE_X40Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.306 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_5/O
                         net (fo=1, routed)           0.669     8.975    inst_synchro/inst_synchro/ValueCounter3[0]_i_5_n_0
    SLICE_X40Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.099 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_3/O
                         net (fo=2, routed)           0.780     9.879    inst_synchro/inst_synchro/eqOp__10
    SLICE_X39Y14         LUT5 (Prop_lut5_I4_O)        0.153    10.032 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.653    10.685    inst_synchro/inst_synchro/ValueCounter3
    SLICE_X41Y15         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.573    25.944    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X41Y15         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[8]/C
                         clock pessimism              0.547    26.491    
                         clock uncertainty           -0.088    26.403    
    SLICE_X41Y15         FDRE (Setup_fdre_C_R)       -0.632    25.771    inst_synchro/inst_synchro/ValueCounter3_reg[8]
  -------------------------------------------------------------------
                         required time                         25.771    
                         arrival time                         -10.685    
  -------------------------------------------------------------------
                         slack                                 15.086    

Slack (MET) :             15.086ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.857ns (20.434%)  route 3.337ns (79.566%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 25.944 - 20.000 ) 
    Source Clock Delay      (SCD):    6.491ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.750     6.491    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X41Y15         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     6.947 f  inst_synchro/inst_synchro/ValueCounter3_reg[10]/Q
                         net (fo=2, routed)           1.235     8.182    inst_synchro/inst_synchro/ValueCounter3_reg[10]
    SLICE_X40Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.306 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_5/O
                         net (fo=1, routed)           0.669     8.975    inst_synchro/inst_synchro/ValueCounter3[0]_i_5_n_0
    SLICE_X40Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.099 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_3/O
                         net (fo=2, routed)           0.780     9.879    inst_synchro/inst_synchro/eqOp__10
    SLICE_X39Y14         LUT5 (Prop_lut5_I4_O)        0.153    10.032 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.653    10.685    inst_synchro/inst_synchro/ValueCounter3
    SLICE_X41Y15         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.573    25.944    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X41Y15         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[9]/C
                         clock pessimism              0.547    26.491    
                         clock uncertainty           -0.088    26.403    
    SLICE_X41Y15         FDRE (Setup_fdre_C_R)       -0.632    25.771    inst_synchro/inst_synchro/ValueCounter3_reg[9]
  -------------------------------------------------------------------
                         required time                         25.771    
                         arrival time                         -10.685    
  -------------------------------------------------------------------
                         slack                                 15.086    

Slack (MET) :             15.150ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.857ns (20.867%)  route 3.250ns (79.133%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 25.944 - 20.000 ) 
    Source Clock Delay      (SCD):    6.491ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.750     6.491    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X41Y15         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     6.947 f  inst_synchro/inst_synchro/ValueCounter3_reg[10]/Q
                         net (fo=2, routed)           1.235     8.182    inst_synchro/inst_synchro/ValueCounter3_reg[10]
    SLICE_X40Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.306 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_5/O
                         net (fo=1, routed)           0.669     8.975    inst_synchro/inst_synchro/ValueCounter3[0]_i_5_n_0
    SLICE_X40Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.099 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_3/O
                         net (fo=2, routed)           0.780     9.879    inst_synchro/inst_synchro/eqOp__10
    SLICE_X39Y14         LUT5 (Prop_lut5_I4_O)        0.153    10.032 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.566    10.598    inst_synchro/inst_synchro/ValueCounter3
    SLICE_X41Y14         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.574    25.945    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X41Y14         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[4]/C
                         clock pessimism              0.523    26.468    
                         clock uncertainty           -0.088    26.380    
    SLICE_X41Y14         FDRE (Setup_fdre_C_R)       -0.632    25.748    inst_synchro/inst_synchro/ValueCounter3_reg[4]
  -------------------------------------------------------------------
                         required time                         25.748    
                         arrival time                         -10.598    
  -------------------------------------------------------------------
                         slack                                 15.150    

Slack (MET) :             15.150ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.857ns (20.867%)  route 3.250ns (79.133%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 25.944 - 20.000 ) 
    Source Clock Delay      (SCD):    6.491ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.750     6.491    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X41Y15         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     6.947 f  inst_synchro/inst_synchro/ValueCounter3_reg[10]/Q
                         net (fo=2, routed)           1.235     8.182    inst_synchro/inst_synchro/ValueCounter3_reg[10]
    SLICE_X40Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.306 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_5/O
                         net (fo=1, routed)           0.669     8.975    inst_synchro/inst_synchro/ValueCounter3[0]_i_5_n_0
    SLICE_X40Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.099 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_3/O
                         net (fo=2, routed)           0.780     9.879    inst_synchro/inst_synchro/eqOp__10
    SLICE_X39Y14         LUT5 (Prop_lut5_I4_O)        0.153    10.032 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.566    10.598    inst_synchro/inst_synchro/ValueCounter3
    SLICE_X41Y14         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.574    25.945    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X41Y14         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[5]/C
                         clock pessimism              0.523    26.468    
                         clock uncertainty           -0.088    26.380    
    SLICE_X41Y14         FDRE (Setup_fdre_C_R)       -0.632    25.748    inst_synchro/inst_synchro/ValueCounter3_reg[5]
  -------------------------------------------------------------------
                         required time                         25.748    
                         arrival time                         -10.598    
  -------------------------------------------------------------------
                         slack                                 15.150    

Slack (MET) :             15.150ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.857ns (20.867%)  route 3.250ns (79.133%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 25.944 - 20.000 ) 
    Source Clock Delay      (SCD):    6.491ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.750     6.491    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X41Y15         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     6.947 f  inst_synchro/inst_synchro/ValueCounter3_reg[10]/Q
                         net (fo=2, routed)           1.235     8.182    inst_synchro/inst_synchro/ValueCounter3_reg[10]
    SLICE_X40Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.306 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_5/O
                         net (fo=1, routed)           0.669     8.975    inst_synchro/inst_synchro/ValueCounter3[0]_i_5_n_0
    SLICE_X40Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.099 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_3/O
                         net (fo=2, routed)           0.780     9.879    inst_synchro/inst_synchro/eqOp__10
    SLICE_X39Y14         LUT5 (Prop_lut5_I4_O)        0.153    10.032 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.566    10.598    inst_synchro/inst_synchro/ValueCounter3
    SLICE_X41Y14         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.574    25.945    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X41Y14         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[6]/C
                         clock pessimism              0.523    26.468    
                         clock uncertainty           -0.088    26.380    
    SLICE_X41Y14         FDRE (Setup_fdre_C_R)       -0.632    25.748    inst_synchro/inst_synchro/ValueCounter3_reg[6]
  -------------------------------------------------------------------
                         required time                         25.748    
                         arrival time                         -10.598    
  -------------------------------------------------------------------
                         slack                                 15.150    

Slack (MET) :             15.150ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.857ns (20.867%)  route 3.250ns (79.133%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 25.944 - 20.000 ) 
    Source Clock Delay      (SCD):    6.491ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.750     6.491    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X41Y15         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     6.947 f  inst_synchro/inst_synchro/ValueCounter3_reg[10]/Q
                         net (fo=2, routed)           1.235     8.182    inst_synchro/inst_synchro/ValueCounter3_reg[10]
    SLICE_X40Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.306 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_5/O
                         net (fo=1, routed)           0.669     8.975    inst_synchro/inst_synchro/ValueCounter3[0]_i_5_n_0
    SLICE_X40Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.099 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_3/O
                         net (fo=2, routed)           0.780     9.879    inst_synchro/inst_synchro/eqOp__10
    SLICE_X39Y14         LUT5 (Prop_lut5_I4_O)        0.153    10.032 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.566    10.598    inst_synchro/inst_synchro/ValueCounter3
    SLICE_X41Y14         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.574    25.945    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X41Y14         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[7]/C
                         clock pessimism              0.523    26.468    
                         clock uncertainty           -0.088    26.380    
    SLICE_X41Y14         FDRE (Setup_fdre_C_R)       -0.632    25.748    inst_synchro/inst_synchro/ValueCounter3_reg[7]
  -------------------------------------------------------------------
                         required time                         25.748    
                         arrival time                         -10.598    
  -------------------------------------------------------------------
                         slack                                 15.150    

Slack (MET) :             15.210ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.857ns (21.177%)  route 3.190ns (78.823%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 25.944 - 20.000 ) 
    Source Clock Delay      (SCD):    6.491ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.750     6.491    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X41Y15         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     6.947 f  inst_synchro/inst_synchro/ValueCounter3_reg[10]/Q
                         net (fo=2, routed)           1.235     8.182    inst_synchro/inst_synchro/ValueCounter3_reg[10]
    SLICE_X40Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.306 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_5/O
                         net (fo=1, routed)           0.669     8.975    inst_synchro/inst_synchro/ValueCounter3[0]_i_5_n_0
    SLICE_X40Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.099 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_3/O
                         net (fo=2, routed)           0.780     9.879    inst_synchro/inst_synchro/eqOp__10
    SLICE_X39Y14         LUT5 (Prop_lut5_I4_O)        0.153    10.032 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.506    10.538    inst_synchro/inst_synchro/ValueCounter3
    SLICE_X41Y13         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.574    25.945    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X41Y13         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[0]/C
                         clock pessimism              0.523    26.468    
                         clock uncertainty           -0.088    26.380    
    SLICE_X41Y13         FDRE (Setup_fdre_C_R)       -0.632    25.748    inst_synchro/inst_synchro/ValueCounter3_reg[0]
  -------------------------------------------------------------------
                         required time                         25.748    
                         arrival time                         -10.538    
  -------------------------------------------------------------------
                         slack                                 15.210    

Slack (MET) :             15.210ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.857ns (21.177%)  route 3.190ns (78.823%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 25.944 - 20.000 ) 
    Source Clock Delay      (SCD):    6.491ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.750     6.491    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X41Y15         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     6.947 f  inst_synchro/inst_synchro/ValueCounter3_reg[10]/Q
                         net (fo=2, routed)           1.235     8.182    inst_synchro/inst_synchro/ValueCounter3_reg[10]
    SLICE_X40Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.306 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_5/O
                         net (fo=1, routed)           0.669     8.975    inst_synchro/inst_synchro/ValueCounter3[0]_i_5_n_0
    SLICE_X40Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.099 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_3/O
                         net (fo=2, routed)           0.780     9.879    inst_synchro/inst_synchro/eqOp__10
    SLICE_X39Y14         LUT5 (Prop_lut5_I4_O)        0.153    10.032 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.506    10.538    inst_synchro/inst_synchro/ValueCounter3
    SLICE_X41Y13         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.574    25.945    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X41Y13         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[1]/C
                         clock pessimism              0.523    26.468    
                         clock uncertainty           -0.088    26.380    
    SLICE_X41Y13         FDRE (Setup_fdre_C_R)       -0.632    25.748    inst_synchro/inst_synchro/ValueCounter3_reg[1]
  -------------------------------------------------------------------
                         required time                         25.748    
                         arrival time                         -10.538    
  -------------------------------------------------------------------
                         slack                                 15.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 inst_init_codec/inst_ctrl_i2c/inst_i2c_master/busy_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/inst_ctrl_i2c/q_busy_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.586     1.858    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/clk_p
    SLICE_X41Y19         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDRE (Prop_fdre_C_Q)         0.141     1.999 r  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/busy_reg/Q
                         net (fo=2, routed)           0.067     2.066    inst_init_codec/inst_ctrl_i2c/busy
    SLICE_X41Y19         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/q_busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.853     2.407    inst_init_codec/inst_ctrl_i2c/clk_p
    SLICE_X41Y19         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/q_busy_reg/C
                         clock pessimism             -0.549     1.858    
    SLICE_X41Y19         FDRE (Hold_fdre_C_D)         0.075     1.933    inst_init_codec/inst_ctrl_i2c/q_busy_reg
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 inst_init_codec/d_sel_cfg_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/q_sel_cfg_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.141ns (60.975%)  route 0.090ns (39.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.588     1.860    inst_init_codec/clk_p
    SLICE_X41Y17         FDRE                                         r  inst_init_codec/d_sel_cfg_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  inst_init_codec/d_sel_cfg_reg_reg[1]/Q
                         net (fo=7, routed)           0.090     2.091    inst_init_codec/d_sel_cfg_reg_reg[1]
    SLICE_X41Y17         FDRE                                         r  inst_init_codec/q_sel_cfg_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.855     2.409    inst_init_codec/clk_p
    SLICE_X41Y17         FDRE                                         r  inst_init_codec/q_sel_cfg_reg_reg[1]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X41Y17         FDRE (Hold_fdre_C_D)         0.071     1.931    inst_init_codec/q_sel_cfg_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 inst_init_codec/inst_ctrl_i2c/d_delai_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/inst_ctrl_i2c/d_delai_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.028%)  route 0.109ns (36.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.584     1.856    inst_init_codec/inst_ctrl_i2c/clk_p
    SLICE_X43Y21         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/d_delai_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE (Prop_fdre_C_Q)         0.141     1.997 r  inst_init_codec/inst_ctrl_i2c/d_delai_reg[0]/Q
                         net (fo=8, routed)           0.109     2.106    inst_init_codec/inst_ctrl_i2c/d_delai_reg[0]
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.045     2.151 r  inst_init_codec/inst_ctrl_i2c/d_delai[4]_i_1/O
                         net (fo=1, routed)           0.000     2.151    inst_init_codec/inst_ctrl_i2c/d_delai[4]_i_1_n_0
    SLICE_X42Y21         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/d_delai_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.851     2.405    inst_init_codec/inst_ctrl_i2c/clk_p
    SLICE_X42Y21         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/d_delai_reg[4]/C
                         clock pessimism             -0.536     1.869    
    SLICE_X42Y21         FDRE (Hold_fdre_C_D)         0.120     1.989    inst_init_codec/inst_ctrl_i2c/d_delai_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 inst_init_codec/inst_ctrl_i2c/inst_i2c_master/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/inst_ctrl_i2c/inst_i2c_master/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.266%)  route 0.113ns (37.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.584     1.856    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/clk_p
    SLICE_X39Y19         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.141     1.997 r  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/FSM_onehot_state_reg[3]/Q
                         net (fo=6, routed)           0.113     2.110    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/FSM_onehot_state_reg_n_0_[3]
    SLICE_X38Y19         LUT6 (Prop_lut6_I3_O)        0.045     2.155 r  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/FSM_onehot_state[6]_i_1/O
                         net (fo=1, routed)           0.000     2.155    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/FSM_onehot_state[6]_i_1_n_0
    SLICE_X38Y19         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.851     2.405    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/clk_p
    SLICE_X38Y19         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.536     1.869    
    SLICE_X38Y19         FDRE (Hold_fdre_C_D)         0.121     1.990    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 inst_init_codec/inst_ctrl_i2c/q_busy_prec_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.349%)  route 0.119ns (38.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.585     1.857    inst_init_codec/inst_ctrl_i2c/clk_p
    SLICE_X41Y20         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/q_busy_prec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.141     1.998 f  inst_init_codec/inst_ctrl_i2c/q_busy_prec_reg/Q
                         net (fo=4, routed)           0.119     2.117    inst_init_codec/inst_ctrl_i2c/q_busy_prec
    SLICE_X40Y20         LUT3 (Prop_lut3_I1_O)        0.048     2.165 r  inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant[7]_i_1/O
                         net (fo=1, routed)           0.000     2.165    inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant[7]_i_1_n_0
    SLICE_X40Y20         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.852     2.406    inst_init_codec/inst_ctrl_i2c/clk_p
    SLICE_X40Y20         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[7]/C
                         clock pessimism             -0.536     1.870    
    SLICE_X40Y20         FDRE (Hold_fdre_C_D)         0.107     1.977    inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 inst_init_codec/inst_ctrl_i2c/inst_i2c_master/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/inst_ctrl_i2c/inst_i2c_master/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.649%)  route 0.116ns (38.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.583     1.855    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/clk_p
    SLICE_X37Y20         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.141     1.996 r  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/count_reg[6]/Q
                         net (fo=8, routed)           0.116     2.112    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/count[6]
    SLICE_X36Y20         LUT6 (Prop_lut6_I0_O)        0.045     2.157 r  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/count[7]_i_1/O
                         net (fo=1, routed)           0.000     2.157    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/count_0[7]
    SLICE_X36Y20         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.850     2.404    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/clk_p
    SLICE_X36Y20         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/count_reg[7]/C
                         clock pessimism             -0.536     1.868    
    SLICE_X36Y20         FDRE (Hold_fdre_C_D)         0.092     1.960    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 inst_init_codec/inst_ctrl_i2c/q_busy_prec_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.969%)  route 0.119ns (39.031%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.585     1.857    inst_init_codec/inst_ctrl_i2c/clk_p
    SLICE_X41Y20         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/q_busy_prec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.141     1.998 r  inst_init_codec/inst_ctrl_i2c/q_busy_prec_reg/Q
                         net (fo=4, routed)           0.119     2.117    inst_init_codec/inst_ctrl_i2c/q_busy_prec
    SLICE_X40Y20         LUT4 (Prop_lut4_I2_O)        0.045     2.162 r  inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant[6]_i_1/O
                         net (fo=1, routed)           0.000     2.162    inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant[6]_i_1_n_0
    SLICE_X40Y20         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.852     2.406    inst_init_codec/inst_ctrl_i2c/clk_p
    SLICE_X40Y20         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[6]/C
                         clock pessimism             -0.536     1.870    
    SLICE_X40Y20         FDRE (Hold_fdre_C_D)         0.091     1.961    inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 inst_init_codec/d_delai_trame_I2C_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/d_delai_trame_I2C_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.695%)  route 0.131ns (41.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.589     1.861    inst_init_codec/clk_p
    SLICE_X40Y16         FDRE                                         r  inst_init_codec/d_delai_trame_I2C_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y16         FDRE (Prop_fdre_C_Q)         0.141     2.002 r  inst_init_codec/d_delai_trame_I2C_reg[1]/Q
                         net (fo=8, routed)           0.131     2.133    inst_init_codec/d_delai_trame_I2C[1]
    SLICE_X41Y16         LUT6 (Prop_lut6_I2_O)        0.045     2.178 r  inst_init_codec/d_delai_trame_I2C[5]_i_1/O
                         net (fo=1, routed)           0.000     2.178    inst_init_codec/d_delai_trame_I2C_0[5]
    SLICE_X41Y16         FDRE                                         r  inst_init_codec/d_delai_trame_I2C_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.856     2.410    inst_init_codec/clk_p
    SLICE_X41Y16         FDRE                                         r  inst_init_codec/d_delai_trame_I2C_reg[5]/C
                         clock pessimism             -0.536     1.874    
    SLICE_X41Y16         FDRE (Hold_fdre_C_D)         0.092     1.966    inst_init_codec/d_delai_trame_I2C_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 inst_synchro/inst_synchro/d_s1000HzInt_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/d_s1000HzInt_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.311%)  route 0.117ns (38.689%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.588     1.860    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X39Y14         FDRE                                         r  inst_synchro/inst_synchro/d_s1000HzInt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  inst_synchro/inst_synchro/d_s1000HzInt_reg/Q
                         net (fo=6, routed)           0.117     2.119    inst_synchro/inst_synchro/d_s1000HzInt_reg_0
    SLICE_X39Y14         LUT5 (Prop_lut5_I4_O)        0.045     2.164 r  inst_synchro/inst_synchro/d_s1000HzInt_i_1/O
                         net (fo=1, routed)           0.000     2.164    inst_synchro/inst_synchro/d_s1000HzInt_i_1_n_0
    SLICE_X39Y14         FDRE                                         r  inst_synchro/inst_synchro/d_s1000HzInt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.856     2.410    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X39Y14         FDRE                                         r  inst_synchro/inst_synchro/d_s1000HzInt_reg/C
                         clock pessimism             -0.550     1.860    
    SLICE_X39Y14         FDRE (Hold_fdre_C_D)         0.091     1.951    inst_synchro/inst_synchro/d_s1000HzInt_reg
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 inst_init_codec/inst_ctrl_i2c/inst_i2c_master/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/inst_ctrl_i2c/inst_i2c_master/scl_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.267%)  route 0.133ns (41.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.586     1.858    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/clk_p
    SLICE_X36Y17         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.141     1.999 f  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/count_reg[0]/Q
                         net (fo=12, routed)          0.133     2.132    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/count[0]
    SLICE_X37Y17         LUT3 (Prop_lut3_I1_O)        0.045     2.177 r  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/scl_clk_i_1/O
                         net (fo=1, routed)           0.000     2.177    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/scl_clk
    SLICE_X37Y17         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/scl_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.853     2.407    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/clk_p
    SLICE_X37Y17         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/scl_clk_reg/C
                         clock pessimism             -0.536     1.871    
    SLICE_X37Y17         FDRE (Hold_fdre_C_D)         0.092     1.963    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/scl_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  inst_synchro/inst_synchro/ClockBuf0/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X43Y17    inst_init_codec/d_cfg_busy_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X40Y17    inst_init_codec/d_cfg_done_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X40Y16    inst_init_codec/d_delai_trame_I2C_atteint_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X40Y16    inst_init_codec/d_delai_trame_I2C_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X40Y16    inst_init_codec/d_delai_trame_I2C_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X36Y18    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X40Y19    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X39Y19    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/FSM_onehot_state_reg[2]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X43Y17    inst_init_codec/d_cfg_busy_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X43Y17    inst_init_codec/d_cfg_busy_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X40Y17    inst_init_codec/d_cfg_done_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X40Y17    inst_init_codec/d_cfg_done_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X40Y16    inst_init_codec/d_delai_trame_I2C_atteint_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X40Y16    inst_init_codec/d_delai_trame_I2C_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X40Y16    inst_init_codec/d_delai_trame_I2C_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X36Y18    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X40Y19    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X39Y19    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X37Y15    inst_synchro/inst_synchro/ValueCounter1_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y13    inst_synchro/inst_synchro/ValueCounter2_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y15    inst_synchro/inst_synchro/ValueCounter2_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y15    inst_synchro/inst_synchro/ValueCounter2_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y13    inst_synchro/inst_synchro/ValueCounter2_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y13    inst_synchro/inst_synchro/ValueCounter2_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y13    inst_synchro/inst_synchro/ValueCounter2_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y14    inst_synchro/inst_synchro/ValueCounter2_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y14    inst_synchro/inst_synchro/ValueCounter2_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X41Y14    inst_synchro/inst_synchro/ValueCounter3_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack       76.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.857ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.947ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 1.069ns (33.279%)  route 2.143ns (66.721%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.853ns = ( 86.567 - 80.714 ) 
    Source Clock Delay      (SCD):    6.397ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.656     6.397    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_fdre_C_Q)         0.419     6.816 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/Q
                         net (fo=2, routed)           1.000     7.816    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]
    SLICE_X23Y51         LUT4 (Prop_lut4_I1_O)        0.324     8.140 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3/O
                         net (fo=2, routed)           0.800     8.940    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3_n_0
    SLICE_X24Y51         LUT5 (Prop_lut5_I4_O)        0.326     9.266 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_1/O
                         net (fo=8, routed)           0.343     9.609    inst_synchro/inst_gen_clk_codec/eqOp
    SLICE_X22Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.483    86.567    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
                         clock pessimism              0.522    87.089    
                         clock uncertainty           -0.104    86.985    
    SLICE_X22Y51         FDRE (Setup_fdre_C_R)       -0.429    86.556    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]
  -------------------------------------------------------------------
                         required time                         86.556    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                 76.947    

Slack (MET) :             76.947ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 1.069ns (33.279%)  route 2.143ns (66.721%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.853ns = ( 86.567 - 80.714 ) 
    Source Clock Delay      (SCD):    6.397ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.656     6.397    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_fdre_C_Q)         0.419     6.816 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/Q
                         net (fo=2, routed)           1.000     7.816    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]
    SLICE_X23Y51         LUT4 (Prop_lut4_I1_O)        0.324     8.140 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3/O
                         net (fo=2, routed)           0.800     8.940    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3_n_0
    SLICE_X24Y51         LUT5 (Prop_lut5_I4_O)        0.326     9.266 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_1/O
                         net (fo=8, routed)           0.343     9.609    inst_synchro/inst_gen_clk_codec/eqOp
    SLICE_X22Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.483    86.567    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
                         clock pessimism              0.522    87.089    
                         clock uncertainty           -0.104    86.985    
    SLICE_X22Y51         FDRE (Setup_fdre_C_R)       -0.429    86.556    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]
  -------------------------------------------------------------------
                         required time                         86.556    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                 76.947    

Slack (MET) :             76.947ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 1.069ns (33.279%)  route 2.143ns (66.721%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.853ns = ( 86.567 - 80.714 ) 
    Source Clock Delay      (SCD):    6.397ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.656     6.397    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_fdre_C_Q)         0.419     6.816 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/Q
                         net (fo=2, routed)           1.000     7.816    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]
    SLICE_X23Y51         LUT4 (Prop_lut4_I1_O)        0.324     8.140 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3/O
                         net (fo=2, routed)           0.800     8.940    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3_n_0
    SLICE_X24Y51         LUT5 (Prop_lut5_I4_O)        0.326     9.266 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_1/O
                         net (fo=8, routed)           0.343     9.609    inst_synchro/inst_gen_clk_codec/eqOp
    SLICE_X22Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.483    86.567    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/C
                         clock pessimism              0.522    87.089    
                         clock uncertainty           -0.104    86.985    
    SLICE_X22Y51         FDRE (Setup_fdre_C_R)       -0.429    86.556    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]
  -------------------------------------------------------------------
                         required time                         86.556    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                 76.947    

Slack (MET) :             76.947ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 1.069ns (33.279%)  route 2.143ns (66.721%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.853ns = ( 86.567 - 80.714 ) 
    Source Clock Delay      (SCD):    6.397ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.656     6.397    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_fdre_C_Q)         0.419     6.816 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/Q
                         net (fo=2, routed)           1.000     7.816    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]
    SLICE_X23Y51         LUT4 (Prop_lut4_I1_O)        0.324     8.140 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3/O
                         net (fo=2, routed)           0.800     8.940    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3_n_0
    SLICE_X24Y51         LUT5 (Prop_lut5_I4_O)        0.326     9.266 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_1/O
                         net (fo=8, routed)           0.343     9.609    inst_synchro/inst_gen_clk_codec/eqOp
    SLICE_X22Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.483    86.567    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/C
                         clock pessimism              0.522    87.089    
                         clock uncertainty           -0.104    86.985    
    SLICE_X22Y51         FDRE (Setup_fdre_C_R)       -0.429    86.556    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]
  -------------------------------------------------------------------
                         required time                         86.556    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                 76.947    

Slack (MET) :             76.974ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 1.069ns (33.324%)  route 2.139ns (66.676%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.853ns = ( 86.567 - 80.714 ) 
    Source Clock Delay      (SCD):    6.397ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.656     6.397    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_fdre_C_Q)         0.419     6.816 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/Q
                         net (fo=2, routed)           1.000     7.816    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]
    SLICE_X23Y51         LUT4 (Prop_lut4_I1_O)        0.324     8.140 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3/O
                         net (fo=2, routed)           0.800     8.940    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3_n_0
    SLICE_X24Y51         LUT5 (Prop_lut5_I4_O)        0.326     9.266 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_1/O
                         net (fo=8, routed)           0.339     9.605    inst_synchro/inst_gen_clk_codec/eqOp
    SLICE_X23Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.483    86.567    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/C
                         clock pessimism              0.544    87.111    
                         clock uncertainty           -0.104    87.007    
    SLICE_X23Y51         FDRE (Setup_fdre_C_R)       -0.429    86.578    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]
  -------------------------------------------------------------------
                         required time                         86.578    
                         arrival time                          -9.605    
  -------------------------------------------------------------------
                         slack                                 76.974    

Slack (MET) :             76.974ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 1.069ns (33.324%)  route 2.139ns (66.676%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.853ns = ( 86.567 - 80.714 ) 
    Source Clock Delay      (SCD):    6.397ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.656     6.397    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_fdre_C_Q)         0.419     6.816 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/Q
                         net (fo=2, routed)           1.000     7.816    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]
    SLICE_X23Y51         LUT4 (Prop_lut4_I1_O)        0.324     8.140 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3/O
                         net (fo=2, routed)           0.800     8.940    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3_n_0
    SLICE_X24Y51         LUT5 (Prop_lut5_I4_O)        0.326     9.266 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_1/O
                         net (fo=8, routed)           0.339     9.605    inst_synchro/inst_gen_clk_codec/eqOp
    SLICE_X23Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.483    86.567    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]/C
                         clock pessimism              0.544    87.111    
                         clock uncertainty           -0.104    87.007    
    SLICE_X23Y51         FDRE (Setup_fdre_C_R)       -0.429    86.578    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]
  -------------------------------------------------------------------
                         required time                         86.578    
                         arrival time                          -9.605    
  -------------------------------------------------------------------
                         slack                                 76.974    

Slack (MET) :             76.974ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 1.069ns (33.324%)  route 2.139ns (66.676%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.853ns = ( 86.567 - 80.714 ) 
    Source Clock Delay      (SCD):    6.397ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.656     6.397    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_fdre_C_Q)         0.419     6.816 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/Q
                         net (fo=2, routed)           1.000     7.816    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]
    SLICE_X23Y51         LUT4 (Prop_lut4_I1_O)        0.324     8.140 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3/O
                         net (fo=2, routed)           0.800     8.940    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3_n_0
    SLICE_X24Y51         LUT5 (Prop_lut5_I4_O)        0.326     9.266 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_1/O
                         net (fo=8, routed)           0.339     9.605    inst_synchro/inst_gen_clk_codec/eqOp
    SLICE_X23Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.483    86.567    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/C
                         clock pessimism              0.544    87.111    
                         clock uncertainty           -0.104    87.007    
    SLICE_X23Y51         FDRE (Setup_fdre_C_R)       -0.429    86.578    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]
  -------------------------------------------------------------------
                         required time                         86.578    
                         arrival time                          -9.605    
  -------------------------------------------------------------------
                         slack                                 76.974    

Slack (MET) :             76.974ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 1.069ns (33.324%)  route 2.139ns (66.676%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.853ns = ( 86.567 - 80.714 ) 
    Source Clock Delay      (SCD):    6.397ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.656     6.397    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_fdre_C_Q)         0.419     6.816 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/Q
                         net (fo=2, routed)           1.000     7.816    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]
    SLICE_X23Y51         LUT4 (Prop_lut4_I1_O)        0.324     8.140 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3/O
                         net (fo=2, routed)           0.800     8.940    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3_n_0
    SLICE_X24Y51         LUT5 (Prop_lut5_I4_O)        0.326     9.266 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_1/O
                         net (fo=8, routed)           0.339     9.605    inst_synchro/inst_gen_clk_codec/eqOp
    SLICE_X23Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.483    86.567    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
                         clock pessimism              0.544    87.111    
                         clock uncertainty           -0.104    87.007    
    SLICE_X23Y51         FDRE (Setup_fdre_C_R)       -0.429    86.578    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]
  -------------------------------------------------------------------
                         required time                         86.578    
                         arrival time                          -9.605    
  -------------------------------------------------------------------
                         slack                                 76.974    

Slack (MET) :             77.785ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_reclrc_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 1.069ns (37.156%)  route 1.808ns (62.845%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.853ns = ( 86.567 - 80.714 ) 
    Source Clock Delay      (SCD):    6.397ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.656     6.397    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_fdre_C_Q)         0.419     6.816 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/Q
                         net (fo=2, routed)           1.000     7.816    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]
    SLICE_X23Y51         LUT4 (Prop_lut4_I1_O)        0.324     8.140 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3/O
                         net (fo=2, routed)           0.808     8.948    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3_n_0
    SLICE_X24Y51         LUT6 (Prop_lut6_I4_O)        0.326     9.274 r  inst_synchro/inst_gen_clk_codec/d_reclrc_i_1/O
                         net (fo=1, routed)           0.000     9.274    inst_synchro/inst_gen_clk_codec/d_reclrc_i_1_n_0
    SLICE_X24Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_reclrc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.483    86.567    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X24Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_reclrc_reg/C
                         clock pessimism              0.519    87.086    
                         clock uncertainty           -0.104    86.982    
    SLICE_X24Y51         FDRE (Setup_fdre_C_D)        0.077    87.059    inst_synchro/inst_gen_clk_codec/d_reclrc_reg
  -------------------------------------------------------------------
                         required time                         87.059    
                         arrival time                          -9.274    
  -------------------------------------------------------------------
                         slack                                 77.785    

Slack (MET) :             78.529ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.704ns (33.683%)  route 1.386ns (66.316%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.853ns = ( 86.567 - 80.714 ) 
    Source Clock Delay      (SCD):    6.397ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.656     6.397    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y51         FDRE (Prop_fdre_C_Q)         0.456     6.853 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/Q
                         net (fo=8, routed)           0.719     7.572    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]
    SLICE_X23Y51         LUT6 (Prop_lut6_I3_O)        0.124     7.696 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_4/O
                         net (fo=2, routed)           0.667     8.363    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_4_n_0
    SLICE_X23Y51         LUT2 (Prop_lut2_I0_O)        0.124     8.487 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[6]_i_1/O
                         net (fo=1, routed)           0.000     8.487    inst_synchro/inst_gen_clk_codec/plusOp__0[6]
    SLICE_X23Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.483    86.567    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/C
                         clock pessimism              0.522    87.089    
                         clock uncertainty           -0.104    86.985    
    SLICE_X23Y51         FDRE (Setup_fdre_C_D)        0.031    87.016    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]
  -------------------------------------------------------------------
                         required time                         87.016    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                 78.529    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.615%)  route 0.097ns (34.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.557     1.829    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y51         FDRE (Prop_fdre_C_Q)         0.141     1.970 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/Q
                         net (fo=6, routed)           0.097     2.068    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]
    SLICE_X23Y51         LUT6 (Prop_lut6_I0_O)        0.045     2.113 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[5]_i_1/O
                         net (fo=1, routed)           0.000     2.113    inst_synchro/inst_gen_clk_codec/plusOp__0[5]
    SLICE_X23Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.826     2.380    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]/C
                         clock pessimism             -0.538     1.842    
    SLICE_X23Y51         FDRE (Hold_fdre_C_D)         0.092     1.934    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.190ns (63.333%)  route 0.110ns (36.667%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.557     1.829    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_fdre_C_Q)         0.141     1.970 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/Q
                         net (fo=6, routed)           0.110     2.080    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]
    SLICE_X22Y51         LUT5 (Prop_lut5_I0_O)        0.049     2.129 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[4]_i_1/O
                         net (fo=1, routed)           0.000     2.129    inst_synchro/inst_gen_clk_codec/plusOp__0[4]
    SLICE_X22Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.826     2.380    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/C
                         clock pessimism             -0.538     1.842    
    SLICE_X22Y51         FDRE (Hold_fdre_C_D)         0.107     1.949    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.557     1.829    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_fdre_C_Q)         0.141     1.970 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/Q
                         net (fo=6, routed)           0.110     2.080    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]
    SLICE_X22Y51         LUT4 (Prop_lut4_I2_O)        0.045     2.125 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[3]_i_1/O
                         net (fo=1, routed)           0.000     2.125    inst_synchro/inst_gen_clk_codec/plusOp__0[3]
    SLICE_X22Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.826     2.380    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/C
                         clock pessimism             -0.538     1.842    
    SLICE_X22Y51         FDRE (Hold_fdre_C_D)         0.092     1.934    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.843%)  route 0.130ns (41.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.557     1.829    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y51         FDRE (Prop_fdre_C_Q)         0.141     1.970 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/Q
                         net (fo=8, routed)           0.130     2.100    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]
    SLICE_X23Y51         LUT3 (Prop_lut3_I0_O)        0.045     2.145 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[2]_i_1/O
                         net (fo=1, routed)           0.000     2.145    inst_synchro/inst_gen_clk_codec/plusOp__0[2]
    SLICE_X23Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.826     2.380    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/C
                         clock pessimism             -0.538     1.842    
    SLICE_X23Y51         FDRE (Hold_fdre_C_D)         0.091     1.933    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_reclrc_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_reclrc_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.557     1.829    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X24Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_reclrc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y51         FDRE (Prop_fdre_C_Q)         0.164     1.993 r  inst_synchro/inst_gen_clk_codec/d_reclrc_reg/Q
                         net (fo=2, routed)           0.177     2.171    inst_synchro/inst_gen_clk_codec/d_reclrc
    SLICE_X24Y51         LUT6 (Prop_lut6_I5_O)        0.045     2.216 r  inst_synchro/inst_gen_clk_codec/d_reclrc_i_1/O
                         net (fo=1, routed)           0.000     2.216    inst_synchro/inst_gen_clk_codec/d_reclrc_i_1_n_0
    SLICE_X24Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_reclrc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.826     2.380    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X24Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_reclrc_reg/C
                         clock pessimism             -0.551     1.829    
    SLICE_X24Y51         FDRE (Hold_fdre_C_D)         0.120     1.949    inst_synchro/inst_gen_clk_codec/d_reclrc_reg
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_bclk_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_bclk_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.562     1.834    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y44         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_bclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  inst_synchro/inst_gen_clk_codec/d_bclk_reg/Q
                         net (fo=3, routed)           0.197     2.172    inst_synchro/inst_gen_clk_codec/I
    SLICE_X22Y44         LUT2 (Prop_lut2_I1_O)        0.045     2.217 r  inst_synchro/inst_gen_clk_codec/d_bclk_i_1/O
                         net (fo=1, routed)           0.000     2.217    inst_synchro/inst_gen_clk_codec/d_bclk_i_1_n_0
    SLICE_X22Y44         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_bclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.830     2.384    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y44         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_bclk_reg/C
                         clock pessimism             -0.550     1.834    
    SLICE_X22Y44         FDRE (Hold_fdre_C_D)         0.091     1.925    inst_synchro/inst_gen_clk_codec/d_bclk_reg
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.183ns (45.748%)  route 0.217ns (54.252%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.557     1.829    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y51         FDRE (Prop_fdre_C_Q)         0.141     1.970 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/Q
                         net (fo=8, routed)           0.217     2.187    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]
    SLICE_X22Y51         LUT2 (Prop_lut2_I0_O)        0.042     2.229 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[1]_i_1/O
                         net (fo=1, routed)           0.000     2.229    inst_synchro/inst_gen_clk_codec/plusOp__0[1]
    SLICE_X22Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.826     2.380    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
                         clock pessimism             -0.551     1.829    
    SLICE_X22Y51         FDRE (Hold_fdre_C_D)         0.107     1.936    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.184ns (44.305%)  route 0.231ns (55.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.557     1.829    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_fdre_C_Q)         0.141     1.970 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/Q
                         net (fo=4, routed)           0.231     2.202    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]
    SLICE_X23Y51         LUT3 (Prop_lut3_I1_O)        0.043     2.245 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_2/O
                         net (fo=1, routed)           0.000     2.245    inst_synchro/inst_gen_clk_codec/plusOp__0[7]
    SLICE_X23Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.826     2.380    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
                         clock pessimism             -0.551     1.829    
    SLICE_X23Y51         FDRE (Hold_fdre_C_D)         0.107     1.936    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.152%)  route 0.217ns (53.848%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.557     1.829    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y51         FDRE (Prop_fdre_C_Q)         0.141     1.970 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/Q
                         net (fo=8, routed)           0.217     2.187    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]
    SLICE_X22Y51         LUT1 (Prop_lut1_I0_O)        0.045     2.232 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[0]_i_1/O
                         net (fo=1, routed)           0.000     2.232    inst_synchro/inst_gen_clk_codec/plusOp__0[0]
    SLICE_X22Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.826     2.380    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
                         clock pessimism             -0.551     1.829    
    SLICE_X22Y51         FDRE (Hold_fdre_C_D)         0.091     1.920    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.572%)  route 0.231ns (55.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.557     1.829    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_fdre_C_Q)         0.141     1.970 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/Q
                         net (fo=4, routed)           0.231     2.202    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]
    SLICE_X23Y51         LUT2 (Prop_lut2_I1_O)        0.045     2.247 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[6]_i_1/O
                         net (fo=1, routed)           0.000     2.247    inst_synchro/inst_gen_clk_codec/plusOp__0[6]
    SLICE_X23Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.826     2.380    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y51         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/C
                         clock pessimism             -0.551     1.829    
    SLICE_X23Y51         FDRE (Hold_fdre_C_D)         0.092     1.921    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.325    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT1
Waveform(ns):       { 0.000 40.357 }
Period(ns):         80.714
Sources:            { inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         80.714      78.559     BUFGCTRL_X0Y16  inst_synchro/inst_synchro/ClockBufer1/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         80.714      79.465     PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         80.714      79.714     SLICE_X22Y51    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.714      79.714     SLICE_X23Y51    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.714      79.714     SLICE_X22Y51    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.714      79.714     SLICE_X22Y51    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.714      79.714     SLICE_X23Y51    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.714      79.714     SLICE_X23Y51    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.714      79.714     SLICE_X23Y51    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.714      79.714     SLICE_X24Y51    inst_synchro/inst_gen_clk_codec/d_reclrc_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       80.714      79.286     PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y51    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X23Y51    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y51    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y51    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X23Y51    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X23Y51    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X23Y51    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X24Y51    inst_synchro/inst_gen_clk_codec/d_reclrc_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y51    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y51    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y51    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X23Y51    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y51    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y51    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X23Y51    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X23Y51    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X23Y51    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X24Y51    inst_synchro/inst_gen_clk_codec/d_reclrc_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y44    inst_synchro/inst_gen_clk_codec/d_bclk_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y44    inst_synchro/inst_gen_clk_codec/d_cpt_bclk_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0
  To Clock:  CLKOUT0

Setup :            0  Failing Endpoints,  Worst Slack       18.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.435ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.199ns  (required time - arrival time)
  Source:                 inst_init_codec/d_cfg_done_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/d_cfg_busy_reg/CLR
                            (recovery check against rising-edge clock CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.456ns (35.494%)  route 0.829ns (64.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.941ns = ( 25.941 - 20.000 ) 
    Source Clock Delay      (SCD):    6.489ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.748     6.489    inst_init_codec/clk_p
    SLICE_X40Y17         FDRE                                         r  inst_init_codec/d_cfg_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE (Prop_fdre_C_Q)         0.456     6.945 f  inst_init_codec/d_cfg_done_reg/Q
                         net (fo=3, routed)           0.829     7.774    inst_init_codec/d_cfg_done
    SLICE_X43Y17         FDCE                                         f  inst_init_codec/d_cfg_busy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.571    25.942    inst_init_codec/clk_p
    SLICE_X43Y17         FDCE                                         r  inst_init_codec/d_cfg_busy_reg/C
                         clock pessimism              0.523    26.465    
                         clock uncertainty           -0.088    26.377    
    SLICE_X43Y17         FDCE (Recov_fdce_C_CLR)     -0.405    25.972    inst_init_codec/d_cfg_busy_reg
  -------------------------------------------------------------------
                         required time                         25.972    
                         arrival time                          -7.774    
  -------------------------------------------------------------------
                         slack                                 18.199    

Slack (MET) :             18.493ns  (required time - arrival time)
  Source:                 inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/inst_ctrl_i2c/d_write_req_reg/CLR
                            (recovery check against rising-edge clock CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.456ns (45.960%)  route 0.536ns (54.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.939ns = ( 25.939 - 20.000 ) 
    Source Clock Delay      (SCD):    6.485ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.744     6.485    inst_init_codec/inst_ctrl_i2c/clk_p
    SLICE_X40Y20         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.456     6.941 f  inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[6]/Q
                         net (fo=21, routed)          0.536     7.477    inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg_n_0_[6]
    SLICE_X41Y18         FDCE                                         f  inst_init_codec/inst_ctrl_i2c/d_write_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.569    25.940    inst_init_codec/inst_ctrl_i2c/clk_p
    SLICE_X41Y18         FDCE                                         r  inst_init_codec/inst_ctrl_i2c/d_write_req_reg/C
                         clock pessimism              0.523    26.463    
                         clock uncertainty           -0.088    26.375    
    SLICE_X41Y18         FDCE (Recov_fdce_C_CLR)     -0.405    25.970    inst_init_codec/inst_ctrl_i2c/d_write_req_reg
  -------------------------------------------------------------------
                         required time                         25.970    
                         arrival time                          -7.477    
  -------------------------------------------------------------------
                         slack                                 18.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/inst_ctrl_i2c/d_write_req_reg/CLR
                            (removal check against rising-edge clock CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.257%)  route 0.218ns (60.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.585     1.857    inst_init_codec/inst_ctrl_i2c/clk_p
    SLICE_X40Y20         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.141     1.998 f  inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[6]/Q
                         net (fo=21, routed)          0.218     2.216    inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg_n_0_[6]
    SLICE_X41Y18         FDCE                                         f  inst_init_codec/inst_ctrl_i2c/d_write_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.854     2.408    inst_init_codec/inst_ctrl_i2c/clk_p
    SLICE_X41Y18         FDCE                                         r  inst_init_codec/inst_ctrl_i2c/d_write_req_reg/C
                         clock pessimism             -0.535     1.873    
    SLICE_X41Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.781    inst_init_codec/inst_ctrl_i2c/d_write_req_reg
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 inst_init_codec/d_cfg_done_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/d_cfg_busy_reg/CLR
                            (removal check against rising-edge clock CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.141ns (25.837%)  route 0.405ns (74.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.588     1.860    inst_init_codec/clk_p
    SLICE_X40Y17         FDRE                                         r  inst_init_codec/d_cfg_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE (Prop_fdre_C_Q)         0.141     2.001 f  inst_init_codec/d_cfg_done_reg/Q
                         net (fo=3, routed)           0.405     2.406    inst_init_codec/d_cfg_done
    SLICE_X43Y17         FDCE                                         f  inst_init_codec/d_cfg_busy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.855     2.409    inst_init_codec/clk_p
    SLICE_X43Y17         FDCE                                         r  inst_init_codec/d_cfg_busy_reg/C
                         clock pessimism             -0.535     1.874    
    SLICE_X43Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.782    inst_init_codec/d_cfg_busy_reg
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.624    





