$comment
	File created using the following command:
		vcd file nsubburaj_lab5verilog.msim.vcd -direction
$end
$date
	Wed Oct 13 14:49:09 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module nsubburaj_lab5verilog_vlg_vec_tst $end
$var reg 8 ! sw [7:0] $end
$var wire 1 " EQ $end
$var wire 1 # GT $end
$var wire 1 $ LT $end

$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 , sw[6]~input_o $end
$var wire 1 - sw[7]~input_o $end
$var wire 1 . sw[3]~input_o $end
$var wire 1 / sw[2]~input_o $end
$var wire 1 0 LessThan1~1_combout $end
$var wire 1 1 EQ~0_combout $end
$var wire 1 2 LessThan0~1_combout $end
$var wire 1 3 sw[4]~input_o $end
$var wire 1 4 sw[0]~input_o $end
$var wire 1 5 sw[1]~input_o $end
$var wire 1 6 sw[5]~input_o $end
$var wire 1 7 LessThan1~0_combout $end
$var wire 1 8 LessThan0~0_combout $end
$var wire 1 9 GT~0_combout $end
$var wire 1 : LessThan0~2_combout $end
$var wire 1 ; EQ~1_combout $end
$var wire 1 < EQ~2_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
1"
0#
0$
0%
1&
x'
1(
1)
1*
0+
0,
0-
0.
0/
00
11
02
03
04
05
06
07
08
09
0:
1;
1<
$end
#500
b1 !
b10000001 !
14
1-
12
01
0;
17
0<
1:
1$
0"
#1000
b10000011 !
b11000011 !
b11000010 !
b1000010 !
04
15
1,
0-
#1500
b1000011 !
b11000011 !
14
1-
#2000
b11000111 !
b11100111 !
b11100101 !
b10100101 !
b10100100 !
b100100 !
04
05
1/
16
0,
0-
02
10
18
07
19
0:
0$
1#
#2500
b100101 !
b10100101 !
14
1-
12
00
09
1:
1$
0#
#3000
b10100111 !
b11100111 !
b11100110 !
b1100110 !
04
15
1,
0-
02
11
1;
08
1<
0:
0$
1"
#3500
b1100111 !
b11100111 !
14
1-
12
01
0;
17
0<
1:
1$
0"
#4000
b11101111 !
b11111111 !
b11111011 !
b11011011 !
b11011001 !
b10011001 !
b10011000 !
b11000 !
04
05
0/
1.
13
06
0,
0-
02
10
18
07
19
0:
0$
1#
#4500
b11001 !
b10011001 !
14
1-
11
00
1;
08
1<
09
0#
1"
#5000
b10011011 !
b11011011 !
b11011010 !
b1011010 !
04
15
1,
0-
01
10
0;
17
0<
19
1#
0"
#5500
b1011011 !
b11011011 !
14
1-
12
00
09
1:
1$
0#
#6000
b11011111 !
b11111111 !
b11111101 !
b10111101 !
b10111100 !
b111100 !
04
05
1/
16
0,
0-
02
10
18
07
19
0:
0$
1#
#6500
b111101 !
b10111101 !
14
1-
#7000
b10111111 !
b11111111 !
b11111110 !
b1111110 !
04
15
1,
0-
#7500
b1111111 !
b11111111 !
14
1-
11
00
1;
08
1<
09
0#
1"
#8000
b11110111 !
b11100111 !
b11100011 !
b11000011 !
b11000001 !
b10000001 !
b10000000 !
b0 !
04
05
0/
0.
03
06
0,
0-
#8500
b1 !
b10000001 !
14
1-
12
01
0;
17
0<
1:
1$
0"
#9000
b10000011 !
b11000011 !
b11000010 !
b1000010 !
04
15
1,
0-
#9500
b1000011 !
b11000011 !
14
1-
#10000
