INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorkSpace/ZYNQ/FPGA/RAM/RAM.srcs/sources_1/ip/ram_ip/sim/ram_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorkSpace/ZYNQ/FPGA/RAM/RAM.srcs/sources_1/new/ram_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorkSpace/ZYNQ/FPGA/RAM/RAM.srcs/sim_1/new/ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ram_test
