$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module  $end
  $var wire 1 # clk $end
  $scope module my_design $end
   $var wire 1 $ clk $end
   $var wire 1 % my_signal_1 $end
   $var wire 1 & my_signal_2 $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
#1000
1#
1$
#2000
0#
0$
#3000
1#
1$
#4000
0#
0$
#5000
1#
1$
#6000
0#
0$
#6001
