============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Mon Oct 31 22:20:28 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../al_ip/Divder_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(401)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(408)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(415)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(422)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(429)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(436)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(443)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(450)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(457)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(464)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(471)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(478)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(485)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(492)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(499)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(506)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(513)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(520)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(527)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(534)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(541)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(548)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(555)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(562)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(569)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(576)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(583)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(590)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(597)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(604)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(611)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(618)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(625)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(632)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(639)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(646)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(653)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(660)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(667)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(674)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(681)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(688)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(695)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(702)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(709)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(716)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(723)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(730)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(737)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2384)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2433)
HDL-1007 : analyze verilog file ../../al_ip/Divider_32_gate.v
HDL-1007 : undeclared symbol 'open_n0', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(159)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(164)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(522)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(529)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(536)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(543)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(550)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(557)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(564)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(571)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(578)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(585)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(592)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(599)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(606)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(613)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(620)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(627)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(634)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(641)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(648)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(655)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(662)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(669)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(676)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(683)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(690)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(697)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(704)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(711)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(718)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(725)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(732)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(739)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(746)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(753)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(760)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(767)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(774)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(781)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(788)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(795)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(802)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(809)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(816)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(823)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(830)
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(837)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(844)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(851)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(858)
HDL-1007 : undeclared symbol 'open_n55', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(865)
HDL-1007 : undeclared symbol 'open_n56', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(872)
HDL-1007 : undeclared symbol 'open_n57', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(879)
HDL-1007 : undeclared symbol 'open_n58', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(886)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(893)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(900)
HDL-1007 : undeclared symbol 'open_n61', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(907)
HDL-1007 : undeclared symbol 'open_n62', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(914)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(921)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(928)
HDL-1007 : undeclared symbol 'open_n65', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(935)
HDL-1007 : undeclared symbol 'open_n66', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(942)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(949)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(956)
HDL-1007 : undeclared symbol 'open_n69', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(963)
HDL-1007 : undeclared symbol 'open_n70', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(970)
HDL-1007 : undeclared symbol 'open_n73', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(3138)
HDL-1007 : undeclared symbol 'open_n74', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(3250)
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in ../../RTL/image_process.v(209)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in ../../RTL/image_process.v(211)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in ../../RTL/image_process.v(212)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in ../../RTL/image_process.v(213)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 209 in ../../RTL/image_process.v(243)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 211 in ../../RTL/image_process.v(244)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 212 in ../../RTL/image_process.v(245)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 213 in ../../RTL/image_process.v(246)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(56)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(60)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(67)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(70)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(71)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(78)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(81)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(82)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/image_select.v(54)
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/vga_display.v
HDL-1007 : analyze verilog file ../../RTL/Hu_Invariant_moment.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Hu_Invariant_moment.v(40)
HDL-5007 WARNING: redeclaration of ANSI port 'X_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(141)
HDL-5007 WARNING: redeclaration of ANSI port 'Y_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(142)
HDL-5007 WARNING: identifier 'ok_flag_n02' is used before its declaration in ../../RTL/Hu_Invariant_moment.v(217)
HDL-1007 : analyze verilog file ../../RTL/Perimeter_aera.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Perimeter_aera.v(39)
HDL-5007 WARNING: identifier 'ok_flag_Perimeter_Aera' is used before its declaration in ../../RTL/Perimeter_aera.v(100)
HDL-5007 WARNING: identifier 'quotient' is used before its declaration in ../../RTL/Perimeter_aera.v(102)
HDL-1007 : analyze verilog file ../../RTL/Gesture_recognition.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 34 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/ov2640_sdram_gate.db" in  1.057182s wall, 1.015625s user + 0.046875s system = 1.062500s CPU (100.5%)

RUN-1004 : used memory is 217 MB, reserved memory is 195 MB, peak memory is 219 MB
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net figuredata[19] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net figuredata[18] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net figuredata[17] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net figuredata[16] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net figuredata[15] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net figuredata[14] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net figuredata[13] will be merged to another kept net figuredata[12]
SYN-5055 WARNING: The kept net figuredata[12] will be merged to another kept net figuredata[11]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 7439 instances
RUN-0007 : 2720 luts, 3005 seqs, 1031 mslices, 486 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 9568 nets
RUN-6004 WARNING: There are 38 nets with only 1 pin.
RUN-1001 : 6543 nets have 2 pins
RUN-1001 : 2089 nets have [3 - 5] pins
RUN-1001 : 733 nets have [6 - 10] pins
RUN-1001 : 92 nets have [11 - 20] pins
RUN-1001 : 63 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     330     
RUN-1001 :   No   |  No   |  Yes  |    1677     
RUN-1001 :   No   |  Yes  |  No   |     248     
RUN-1001 :   Yes  |  No   |  No   |     32      
RUN-1001 :   Yes  |  No   |  Yes  |     694     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    60   |  40   |    105     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 204
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7436 instances, 2720 luts, 3005 seqs, 1517 slices, 254 macros(1517 instances: 1031 mslices 486 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 2170 pins
PHY-0007 : Cell area utilization is 29%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 36358, tnet num: 9565, tinst num: 7436, tnode num: 45805, tedge num: 69437.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.349015s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (99.6%)

RUN-1004 : used memory is 315 MB, reserved memory is 295 MB, peak memory is 315 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 9565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.543742s wall, 1.546875s user + 0.000000s system = 1.546875s CPU (100.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.53804e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7436.
PHY-3001 : End clustering;  0.000033s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 29%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.75248e+06, overlap = 99
PHY-3002 : Step(2): len = 1.45827e+06, overlap = 103.938
PHY-3002 : Step(3): len = 988816, overlap = 102.75
PHY-3002 : Step(4): len = 800554, overlap = 130.406
PHY-3002 : Step(5): len = 682647, overlap = 145.406
PHY-3002 : Step(6): len = 594767, overlap = 158.031
PHY-3002 : Step(7): len = 527687, overlap = 168.406
PHY-3002 : Step(8): len = 474279, overlap = 200.094
PHY-3002 : Step(9): len = 421914, overlap = 207.938
PHY-3002 : Step(10): len = 380154, overlap = 230.688
PHY-3002 : Step(11): len = 348661, overlap = 221.781
PHY-3002 : Step(12): len = 322709, overlap = 249.281
PHY-3002 : Step(13): len = 292851, overlap = 261.625
PHY-3002 : Step(14): len = 275796, overlap = 256.219
PHY-3002 : Step(15): len = 263579, overlap = 264.312
PHY-3002 : Step(16): len = 244878, overlap = 280.594
PHY-3002 : Step(17): len = 235773, overlap = 285.031
PHY-3002 : Step(18): len = 219238, overlap = 298.562
PHY-3002 : Step(19): len = 211835, overlap = 318.906
PHY-3002 : Step(20): len = 198216, overlap = 339.594
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.20158e-06
PHY-3002 : Step(21): len = 209105, overlap = 318.156
PHY-3002 : Step(22): len = 214357, overlap = 316.219
PHY-3002 : Step(23): len = 219091, overlap = 296.812
PHY-3002 : Step(24): len = 224746, overlap = 253.75
PHY-3002 : Step(25): len = 226189, overlap = 238.469
PHY-3002 : Step(26): len = 217021, overlap = 226.219
PHY-3002 : Step(27): len = 219682, overlap = 217.25
PHY-3002 : Step(28): len = 222381, overlap = 209.625
PHY-3002 : Step(29): len = 219364, overlap = 206.25
PHY-3002 : Step(30): len = 217973, overlap = 191.062
PHY-3002 : Step(31): len = 212243, overlap = 168.094
PHY-3002 : Step(32): len = 209428, overlap = 169.875
PHY-3002 : Step(33): len = 205351, overlap = 173.438
PHY-3002 : Step(34): len = 200200, overlap = 155.5
PHY-3002 : Step(35): len = 197397, overlap = 153.531
PHY-3002 : Step(36): len = 194445, overlap = 147.688
PHY-3002 : Step(37): len = 188201, overlap = 138.312
PHY-3002 : Step(38): len = 186954, overlap = 147.75
PHY-3002 : Step(39): len = 181503, overlap = 154.625
PHY-3002 : Step(40): len = 178698, overlap = 155.594
PHY-3002 : Step(41): len = 175392, overlap = 158.031
PHY-3002 : Step(42): len = 174497, overlap = 160.812
PHY-3002 : Step(43): len = 170515, overlap = 157.969
PHY-3002 : Step(44): len = 169325, overlap = 161.594
PHY-3002 : Step(45): len = 167133, overlap = 163.281
PHY-3002 : Step(46): len = 164928, overlap = 176.406
PHY-3002 : Step(47): len = 164771, overlap = 173.656
PHY-3002 : Step(48): len = 161856, overlap = 169.812
PHY-3002 : Step(49): len = 161358, overlap = 165
PHY-3002 : Step(50): len = 159216, overlap = 166.125
PHY-3002 : Step(51): len = 158260, overlap = 165.344
PHY-3002 : Step(52): len = 157601, overlap = 168.438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.04032e-05
PHY-3002 : Step(53): len = 157464, overlap = 164.5
PHY-3002 : Step(54): len = 157719, overlap = 164.312
PHY-3002 : Step(55): len = 158175, overlap = 163.938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.08063e-05
PHY-3002 : Step(56): len = 162414, overlap = 164.188
PHY-3002 : Step(57): len = 163456, overlap = 162.75
PHY-3002 : Step(58): len = 169983, overlap = 151.156
PHY-3002 : Step(59): len = 173740, overlap = 147.094
PHY-3002 : Step(60): len = 178234, overlap = 131.562
PHY-3002 : Step(61): len = 182459, overlap = 124.281
PHY-3002 : Step(62): len = 180825, overlap = 123.094
PHY-3002 : Step(63): len = 180555, overlap = 120.219
PHY-3002 : Step(64): len = 181554, overlap = 121.156
PHY-3002 : Step(65): len = 180518, overlap = 118.938
PHY-3002 : Step(66): len = 180334, overlap = 120.844
PHY-3002 : Step(67): len = 177941, overlap = 114.562
PHY-3002 : Step(68): len = 176982, overlap = 116.938
PHY-3002 : Step(69): len = 176415, overlap = 114.781
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.08909e-05
PHY-3002 : Step(70): len = 179172, overlap = 113.406
PHY-3002 : Step(71): len = 180711, overlap = 113.281
PHY-3002 : Step(72): len = 184743, overlap = 108.375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019400s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (241.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/9568.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 329736, over cnt = 1018(2%), over = 5115, worst = 47
PHY-1001 : End global iterations;  0.468827s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (123.3%)

PHY-1001 : Congestion index: top1 = 71.29, top5 = 50.85, top10 = 40.47, top15 = 34.30.
PHY-3001 : End congestion estimation;  0.607318s wall, 0.687500s user + 0.031250s system = 0.718750s CPU (118.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.223149s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (98.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.30522e-06
PHY-3002 : Step(73): len = 297313, overlap = 96.25
PHY-3002 : Step(74): len = 297993, overlap = 98.8438
PHY-3002 : Step(75): len = 284793, overlap = 103.5
PHY-3002 : Step(76): len = 285363, overlap = 105.5
PHY-3002 : Step(77): len = 275317, overlap = 113.875
PHY-3002 : Step(78): len = 275489, overlap = 114.938
PHY-3002 : Step(79): len = 264592, overlap = 115.812
PHY-3002 : Step(80): len = 264220, overlap = 115.219
PHY-3002 : Step(81): len = 263579, overlap = 113.375
PHY-3002 : Step(82): len = 255712, overlap = 105.188
PHY-3002 : Step(83): len = 255914, overlap = 105.188
PHY-3002 : Step(84): len = 254135, overlap = 107.281
PHY-3002 : Step(85): len = 253957, overlap = 107.125
PHY-3002 : Step(86): len = 253425, overlap = 106
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.61044e-06
PHY-3002 : Step(87): len = 252275, overlap = 105.531
PHY-3002 : Step(88): len = 252295, overlap = 106.062
PHY-3002 : Step(89): len = 252486, overlap = 106.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.32209e-05
PHY-3002 : Step(90): len = 254595, overlap = 97.4688
PHY-3002 : Step(91): len = 255114, overlap = 95.9688
PHY-3002 : Step(92): len = 263378, overlap = 92.7812
PHY-3002 : Step(93): len = 273796, overlap = 83.125
PHY-3002 : Step(94): len = 266879, overlap = 86.5625
PHY-3002 : Step(95): len = 266473, overlap = 86.4688
PHY-3002 : Step(96): len = 264033, overlap = 86.0312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.64418e-05
PHY-3002 : Step(97): len = 265702, overlap = 82.625
PHY-3002 : Step(98): len = 266571, overlap = 82.8438
PHY-3002 : Step(99): len = 271549, overlap = 78.9375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.28835e-05
PHY-3002 : Step(100): len = 278502, overlap = 72.0312
PHY-3002 : Step(101): len = 281732, overlap = 66.5938
PHY-3002 : Step(102): len = 315608, overlap = 44.3438
PHY-3002 : Step(103): len = 309243, overlap = 50.375
PHY-3002 : Step(104): len = 307657, overlap = 48.6875
PHY-3002 : Step(105): len = 300402, overlap = 43.4375
PHY-3002 : Step(106): len = 296345, overlap = 42.9688
PHY-3002 : Step(107): len = 296304, overlap = 40.125
PHY-3002 : Step(108): len = 296725, overlap = 34.7812
PHY-3002 : Step(109): len = 297998, overlap = 32.9688
PHY-3002 : Step(110): len = 300592, overlap = 28.375
PHY-3002 : Step(111): len = 295645, overlap = 28.8125
PHY-3002 : Step(112): len = 293793, overlap = 27.4688
PHY-3002 : Step(113): len = 291890, overlap = 25.6875
PHY-3002 : Step(114): len = 290154, overlap = 24.75
PHY-3002 : Step(115): len = 289987, overlap = 26.0938
PHY-3002 : Step(116): len = 289707, overlap = 26.5938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000105767
PHY-3002 : Step(117): len = 291607, overlap = 24
PHY-3002 : Step(118): len = 292231, overlap = 24.3125
PHY-3002 : Step(119): len = 294562, overlap = 24.8125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000211534
PHY-3002 : Step(120): len = 307323, overlap = 17.8125
PHY-3002 : Step(121): len = 310877, overlap = 16.0312
PHY-3002 : Step(122): len = 321128, overlap = 6.625
PHY-3002 : Step(123): len = 328867, overlap = 8.96875
PHY-3002 : Step(124): len = 335594, overlap = 11.625
PHY-3002 : Step(125): len = 330900, overlap = 15.3438
PHY-3002 : Step(126): len = 329425, overlap = 16.1875
PHY-3002 : Step(127): len = 323647, overlap = 16.2188
PHY-3002 : Step(128): len = 319400, overlap = 15.75
PHY-3002 : Step(129): len = 316782, overlap = 16.75
PHY-3002 : Step(130): len = 315908, overlap = 19.875
PHY-3002 : Step(131): len = 315576, overlap = 21.1875
PHY-3002 : Step(132): len = 316775, overlap = 21.2812
PHY-3002 : Step(133): len = 316304, overlap = 21.1562
PHY-3002 : Step(134): len = 315137, overlap = 20.25
PHY-3002 : Step(135): len = 314407, overlap = 20.25
PHY-3002 : Step(136): len = 312621, overlap = 20.375
PHY-3002 : Step(137): len = 312151, overlap = 20.0625
PHY-3002 : Step(138): len = 310673, overlap = 20.7812
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000423068
PHY-3002 : Step(139): len = 312312, overlap = 19.5312
PHY-3002 : Step(140): len = 314493, overlap = 19.9688
PHY-3002 : Step(141): len = 316201, overlap = 19.9062
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000846137
PHY-3002 : Step(142): len = 318718, overlap = 19.9375
PHY-3002 : Step(143): len = 322644, overlap = 17.3125
PHY-3002 : Step(144): len = 327774, overlap = 15.6875
PHY-3002 : Step(145): len = 331657, overlap = 15.125
PHY-3002 : Step(146): len = 333239, overlap = 14.9375
PHY-3002 : Step(147): len = 334655, overlap = 12.7188
PHY-3002 : Step(148): len = 335252, overlap = 11.8438
PHY-3002 : Step(149): len = 334889, overlap = 10
PHY-3002 : Step(150): len = 333901, overlap = 5.75
PHY-3002 : Step(151): len = 332916, overlap = 5.75
PHY-3002 : Step(152): len = 332403, overlap = 5.5
PHY-3002 : Step(153): len = 331479, overlap = 6.5
PHY-3002 : Step(154): len = 330714, overlap = 5.4375
PHY-3002 : Step(155): len = 330350, overlap = 5.71875
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00169227
PHY-3002 : Step(156): len = 330724, overlap = 5.84375
PHY-3002 : Step(157): len = 331683, overlap = 6.09375
PHY-3002 : Step(158): len = 333175, overlap = 5.53125
PHY-3002 : Step(159): len = 335757, overlap = 5.28125
PHY-3002 : Step(160): len = 338265, overlap = 4.8125
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00315377
PHY-3002 : Step(161): len = 338654, overlap = 4.5625
PHY-3002 : Step(162): len = 339696, overlap = 5
PHY-3002 : Step(163): len = 343023, overlap = 5.28125
PHY-3002 : Step(164): len = 346777, overlap = 5.34375
PHY-3002 : Step(165): len = 349637, overlap = 5.46875
PHY-3002 : Step(166): len = 351710, overlap = 5.59375
PHY-3002 : Step(167): len = 353371, overlap = 5.15625
PHY-3002 : Step(168): len = 354018, overlap = 4.84375
PHY-3002 : Step(169): len = 354083, overlap = 4.84375
PHY-3002 : Step(170): len = 354012, overlap = 4.15625
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00552972
PHY-3002 : Step(171): len = 354214, overlap = 4.15625
PHY-3002 : Step(172): len = 354576, overlap = 4.15625
PHY-3002 : Step(173): len = 355164, overlap = 4.15625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9/9568.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 396848, over cnt = 1287(3%), over = 5449, worst = 22
PHY-1001 : End global iterations;  0.516189s wall, 0.953125s user + 0.187500s system = 1.140625s CPU (221.0%)

PHY-1001 : Congestion index: top1 = 58.28, top5 = 45.40, top10 = 38.77, top15 = 34.47.
PHY-3001 : End congestion estimation;  0.664531s wall, 1.093750s user + 0.187500s system = 1.281250s CPU (192.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.236365s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (99.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000114273
PHY-3002 : Step(174): len = 348677, overlap = 70.1562
PHY-3002 : Step(175): len = 345559, overlap = 52.0625
PHY-3002 : Step(176): len = 344407, overlap = 48.125
PHY-3002 : Step(177): len = 339749, overlap = 50.2812
PHY-3002 : Step(178): len = 334171, overlap = 49.2812
PHY-3002 : Step(179): len = 329266, overlap = 45.9688
PHY-3002 : Step(180): len = 325860, overlap = 46.3438
PHY-3002 : Step(181): len = 322462, overlap = 34.7812
PHY-3002 : Step(182): len = 321030, overlap = 34.9688
PHY-3002 : Step(183): len = 318438, overlap = 33.1562
PHY-3002 : Step(184): len = 317363, overlap = 32.8125
PHY-3002 : Step(185): len = 315755, overlap = 32.125
PHY-3002 : Step(186): len = 314807, overlap = 29.3438
PHY-3002 : Step(187): len = 313067, overlap = 31.875
PHY-3002 : Step(188): len = 311349, overlap = 33.5625
PHY-3002 : Step(189): len = 309153, overlap = 34.5625
PHY-3002 : Step(190): len = 308135, overlap = 32.4688
PHY-3002 : Step(191): len = 306916, overlap = 39.6562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000228546
PHY-3002 : Step(192): len = 310978, overlap = 34.625
PHY-3002 : Step(193): len = 312834, overlap = 33.2812
PHY-3002 : Step(194): len = 315916, overlap = 33.1562
PHY-3002 : Step(195): len = 317431, overlap = 33.5312
PHY-3002 : Step(196): len = 319119, overlap = 31.9062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000457093
PHY-3002 : Step(197): len = 321626, overlap = 31.7188
PHY-3002 : Step(198): len = 323114, overlap = 30.1562
PHY-3002 : Step(199): len = 327538, overlap = 29.6562
PHY-3002 : Step(200): len = 329456, overlap = 26.4688
PHY-3002 : Step(201): len = 330599, overlap = 25.8125
PHY-3002 : Step(202): len = 331603, overlap = 24.9062
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 36358, tnet num: 9565, tinst num: 7436, tnode num: 45805, tedge num: 69437.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.333732s wall, 1.296875s user + 0.031250s system = 1.328125s CPU (99.6%)

RUN-1004 : used memory is 358 MB, reserved memory is 341 MB, peak memory is 375 MB
OPT-1001 : Total overflow 248.38 peak overflow 2.72
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 162/9568.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 379720, over cnt = 1326(3%), over = 4493, worst = 18
PHY-1001 : End global iterations;  0.561834s wall, 1.000000s user + 0.109375s system = 1.109375s CPU (197.5%)

PHY-1001 : Congestion index: top1 = 53.90, top5 = 41.27, top10 = 35.19, top15 = 31.74.
PHY-1001 : End incremental global routing;  0.703441s wall, 1.140625s user + 0.109375s system = 1.250000s CPU (177.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.253069s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (105.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.106385s wall, 1.531250s user + 0.125000s system = 1.656250s CPU (149.7%)

OPT-1001 : Current memory(MB): used = 367, reserve = 350, peak = 375.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7747/9568.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 379720, over cnt = 1326(3%), over = 4493, worst = 18
PHY-1002 : len = 396184, over cnt = 895(2%), over = 2376, worst = 15
PHY-1002 : len = 409792, over cnt = 378(1%), over = 987, worst = 15
PHY-1002 : len = 416840, over cnt = 137(0%), over = 331, worst = 12
PHY-1002 : len = 419840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.582038s wall, 0.812500s user + 0.015625s system = 0.828125s CPU (142.3%)

PHY-1001 : Congestion index: top1 = 47.76, top5 = 38.49, top10 = 33.33, top15 = 30.37.
OPT-1001 : End congestion update;  0.708422s wall, 0.953125s user + 0.015625s system = 0.968750s CPU (136.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.190194s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (98.6%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.898754s wall, 1.140625s user + 0.015625s system = 1.156250s CPU (128.7%)

OPT-1001 : Current memory(MB): used = 370, reserve = 353, peak = 375.
OPT-1001 : End physical optimization;  3.422258s wall, 4.046875s user + 0.171875s system = 4.218750s CPU (123.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2720 LUT to BLE ...
SYN-4008 : Packed 2720 LUT and 1618 SEQ to BLE.
SYN-4003 : Packing 1387 remaining SEQ's ...
SYN-4005 : Packed 591 SEQ with LUT/SLICE
SYN-4006 : 712 single LUT's are left
SYN-4006 : 796 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 3516/7300 primitive instances ...
PHY-3001 : End packing;  0.396919s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (98.4%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3710 instances
RUN-1001 : 1757 mslices, 1756 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 8040 nets
RUN-6004 WARNING: There are 38 nets with only 1 pin.
RUN-1001 : 4967 nets have 2 pins
RUN-1001 : 2123 nets have [3 - 5] pins
RUN-1001 : 753 nets have [6 - 10] pins
RUN-1001 : 90 nets have [11 - 20] pins
RUN-1001 : 59 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : design contains 3707 instances, 3513 slices, 254 macros(1517 instances: 1031 mslices 486 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1237 pins
PHY-3001 : Cell area utilization is 42%
PHY-3001 : After packing: Len = 328862, Over = 65.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4199/8040.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 396096, over cnt = 452(1%), over = 694, worst = 6
PHY-1002 : len = 397272, over cnt = 325(0%), over = 455, worst = 6
PHY-1002 : len = 400328, over cnt = 102(0%), over = 144, worst = 5
PHY-1002 : len = 401504, over cnt = 12(0%), over = 14, worst = 3
PHY-1002 : len = 401760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.589730s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (129.8%)

PHY-1001 : Congestion index: top1 = 44.29, top5 = 35.04, top10 = 30.75, top15 = 28.09.
PHY-3001 : End congestion estimation;  0.750696s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (124.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 31201, tnet num: 8037, tinst num: 3707, tnode num: 38030, tedge num: 63610.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.461198s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (99.4%)

RUN-1004 : used memory is 373 MB, reserved memory is 357 MB, peak memory is 375 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8037 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.686467s wall, 1.687500s user + 0.000000s system = 1.687500s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.77649e-05
PHY-3002 : Step(203): len = 318247, overlap = 66.75
PHY-3002 : Step(204): len = 315684, overlap = 67.5
PHY-3002 : Step(205): len = 304942, overlap = 75.75
PHY-3002 : Step(206): len = 301304, overlap = 80.25
PHY-3002 : Step(207): len = 297399, overlap = 90.5
PHY-3002 : Step(208): len = 295196, overlap = 96.75
PHY-3002 : Step(209): len = 293815, overlap = 103.25
PHY-3002 : Step(210): len = 292304, overlap = 102
PHY-3002 : Step(211): len = 291837, overlap = 103.25
PHY-3002 : Step(212): len = 291625, overlap = 103.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.55298e-05
PHY-3002 : Step(213): len = 295781, overlap = 90.5
PHY-3002 : Step(214): len = 298593, overlap = 83.5
PHY-3002 : Step(215): len = 306413, overlap = 67.5
PHY-3002 : Step(216): len = 304806, overlap = 69.25
PHY-3002 : Step(217): len = 304806, overlap = 69.25
PHY-3002 : Step(218): len = 304262, overlap = 67.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00011106
PHY-3002 : Step(219): len = 317050, overlap = 58
PHY-3002 : Step(220): len = 322287, overlap = 54.25
PHY-3002 : Step(221): len = 324021, overlap = 47
PHY-3002 : Step(222): len = 324486, overlap = 43.25
PHY-3002 : Step(223): len = 323106, overlap = 46.5
PHY-3002 : Step(224): len = 322852, overlap = 45.25
PHY-3002 : Step(225): len = 323053, overlap = 44.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000204998
PHY-3002 : Step(226): len = 329397, overlap = 41.75
PHY-3002 : Step(227): len = 334108, overlap = 41.5
PHY-3002 : Step(228): len = 336143, overlap = 39.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000409996
PHY-3002 : Step(229): len = 339926, overlap = 38.25
PHY-3002 : Step(230): len = 345048, overlap = 34
PHY-3002 : Step(231): len = 349144, overlap = 30
PHY-3002 : Step(232): len = 349573, overlap = 28
PHY-3002 : Step(233): len = 349148, overlap = 25.75
PHY-3002 : Step(234): len = 348628, overlap = 26.5
PHY-3002 : Step(235): len = 348232, overlap = 26.75
PHY-3002 : Step(236): len = 348748, overlap = 25.75
PHY-3002 : Step(237): len = 349998, overlap = 25.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000793699
PHY-3002 : Step(238): len = 353188, overlap = 25
PHY-3002 : Step(239): len = 356021, overlap = 24.5
PHY-3002 : Step(240): len = 359264, overlap = 26.75
PHY-3002 : Step(241): len = 361179, overlap = 26
PHY-3002 : Step(242): len = 361763, overlap = 24.75
PHY-3002 : Step(243): len = 361906, overlap = 25
PHY-3002 : Step(244): len = 361536, overlap = 24.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00145568
PHY-3002 : Step(245): len = 363579, overlap = 25
PHY-3002 : Step(246): len = 364815, overlap = 25.5
PHY-3002 : Step(247): len = 366727, overlap = 26
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.009093s wall, 0.796875s user + 1.812500s system = 2.609375s CPU (258.6%)

PHY-3001 : Trial Legalized: Len = 385532
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 188/8040.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 445680, over cnt = 622(1%), over = 1036, worst = 8
PHY-1002 : len = 448664, over cnt = 404(1%), over = 599, worst = 8
PHY-1002 : len = 450672, over cnt = 242(0%), over = 357, worst = 5
PHY-1002 : len = 452872, over cnt = 78(0%), over = 120, worst = 5
PHY-1002 : len = 454312, over cnt = 2(0%), over = 3, worst = 2
PHY-1001 : End global iterations;  1.140629s wall, 1.562500s user + 0.046875s system = 1.609375s CPU (141.1%)

PHY-1001 : Congestion index: top1 = 44.76, top5 = 35.59, top10 = 31.39, top15 = 28.91.
PHY-3001 : End congestion estimation;  1.320784s wall, 1.734375s user + 0.046875s system = 1.781250s CPU (134.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8037 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.243424s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (102.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000107153
PHY-3002 : Step(248): len = 364088, overlap = 2.75
PHY-3002 : Step(249): len = 354113, overlap = 12
PHY-3002 : Step(250): len = 351820, overlap = 10.25
PHY-3002 : Step(251): len = 351705, overlap = 10.25
PHY-3002 : Step(252): len = 351222, overlap = 10.25
PHY-3002 : Step(253): len = 350682, overlap = 11.75
PHY-3002 : Step(254): len = 350093, overlap = 11.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009389s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 357303, Over = 0
PHY-3001 : Spreading special nets. 32 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.033470s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (93.4%)

PHY-3001 : 39 instances has been re-located, deltaX = 6, deltaY = 23, maxDist = 1.
PHY-3001 : Final: Len = 357835, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 31201, tnet num: 8037, tinst num: 3707, tnode num: 38030, tedge num: 63610.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.488182s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (99.7%)

RUN-1004 : used memory is 375 MB, reserved memory is 362 MB, peak memory is 386 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2511/8040.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 419864, over cnt = 572(1%), over = 894, worst = 7
PHY-1002 : len = 422288, over cnt = 346(0%), over = 492, worst = 6
PHY-1002 : len = 425208, over cnt = 149(0%), over = 213, worst = 5
PHY-1002 : len = 425928, over cnt = 100(0%), over = 144, worst = 5
PHY-1002 : len = 427432, over cnt = 6(0%), over = 10, worst = 3
PHY-1001 : End global iterations;  0.857337s wall, 1.218750s user + 0.062500s system = 1.281250s CPU (149.4%)

PHY-1001 : Congestion index: top1 = 44.50, top5 = 34.70, top10 = 30.50, top15 = 27.93.
PHY-1001 : End incremental global routing;  1.028615s wall, 1.406250s user + 0.062500s system = 1.468750s CPU (142.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8037 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.238058s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (98.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.421158s wall, 1.796875s user + 0.062500s system = 1.859375s CPU (130.8%)

OPT-1001 : Current memory(MB): used = 382, reserve = 367, peak = 386.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6918/8040.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 427432, over cnt = 6(0%), over = 10, worst = 3
PHY-1002 : len = 427432, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 427456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.161690s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (106.3%)

PHY-1001 : Congestion index: top1 = 44.40, top5 = 34.70, top10 = 30.50, top15 = 27.93.
OPT-1001 : End congestion update;  0.304866s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (102.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8037 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.162087s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (96.4%)

OPT-0007 : Start: WNS 4345 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.467082s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (100.4%)

OPT-1001 : Current memory(MB): used = 383, reserve = 367, peak = 386.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8037 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.160997s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6918/8040.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 427456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.051236s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (91.5%)

PHY-1001 : Congestion index: top1 = 44.40, top5 = 34.70, top10 = 30.50, top15 = 27.93.
PHY-1001 : End incremental global routing;  0.194115s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (104.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8037 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.214071s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (102.2%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6918/8040.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 427456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.050199s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (93.4%)

PHY-1001 : Congestion index: top1 = 44.40, top5 = 34.70, top10 = 30.50, top15 = 27.93.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8037 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.160814s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.2%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4345 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 44.034483
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  4.361500s wall, 4.734375s user + 0.062500s system = 4.796875s CPU (110.0%)

RUN-1003 : finish command "place" in  26.700197s wall, 53.671875s user + 13.687500s system = 67.359375s CPU (252.3%)

RUN-1004 : used memory is 351 MB, reserved memory is 334 MB, peak memory is 386 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3710 instances
RUN-1001 : 1757 mslices, 1756 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 8040 nets
RUN-6004 WARNING: There are 38 nets with only 1 pin.
RUN-1001 : 4967 nets have 2 pins
RUN-1001 : 2123 nets have [3 - 5] pins
RUN-1001 : 753 nets have [6 - 10] pins
RUN-1001 : 90 nets have [11 - 20] pins
RUN-1001 : 59 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 31201, tnet num: 8037, tinst num: 3707, tnode num: 38030, tedge num: 63610.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.719845s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (99.0%)

RUN-1004 : used memory is 370 MB, reserved memory is 355 MB, peak memory is 403 MB
PHY-1001 : 1757 mslices, 1756 lslices, 144 pads, 14 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8037 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 410224, over cnt = 705(2%), over = 1232, worst = 8
PHY-1002 : len = 414112, over cnt = 424(1%), over = 682, worst = 8
PHY-1002 : len = 418144, over cnt = 152(0%), over = 266, worst = 7
PHY-1002 : len = 420712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.213993s wall, 1.656250s user + 0.140625s system = 1.796875s CPU (148.0%)

PHY-1001 : Congestion index: top1 = 43.64, top5 = 34.24, top10 = 30.10, top15 = 27.59.
PHY-1001 : End global routing;  1.385562s wall, 1.828125s user + 0.140625s system = 1.968750s CPU (142.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 404, reserve = 389, peak = 404.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/Hu_1[31] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[30] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[29] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[28] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[27] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[26] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[25] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[24] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[23] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[22] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 653, reserve = 640, peak = 653.
PHY-1001 : End build detailed router design. 685.425290s wall, 8.531250s user + 0.093750s system = 8.625000s CPU (1.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 107904, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 6.277447s wall, 6.250000s user + 0.000000s system = 6.250000s CPU (99.6%)

PHY-1001 : Current memory(MB): used = 687, reserve = 675, peak = 687.
PHY-1001 : End phase 1; 6.284708s wall, 6.250000s user + 0.000000s system = 6.250000s CPU (99.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Patch 3337 net; 5.465608s wall, 5.468750s user + 0.000000s system = 5.468750s CPU (100.1%)

PHY-1022 : len = 1.0489e+06, over cnt = 227(0%), over = 228, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 692, reserve = 680, peak = 692.
PHY-1001 : End initial routed; 16.545121s wall, 27.500000s user + 0.125000s system = 27.625000s CPU (167.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/6669(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.941084s wall, 1.921875s user + 0.000000s system = 1.921875s CPU (99.0%)

PHY-1001 : Current memory(MB): used = 702, reserve = 690, peak = 702.
PHY-1001 : End phase 2; 18.486269s wall, 29.421875s user + 0.125000s system = 29.546875s CPU (159.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.0489e+06, over cnt = 227(0%), over = 228, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.030687s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (101.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.04408e+06, over cnt = 37(0%), over = 37, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.396541s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (153.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.04397e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.101808s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (138.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.04396e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.085913s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (109.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/6669(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.966916s wall, 2.968750s user + 0.000000s system = 2.968750s CPU (100.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 47 feed throughs used by 37 nets
PHY-1001 : End commit to database; 1.195329s wall, 1.187500s user + 0.015625s system = 1.203125s CPU (100.7%)

PHY-1001 : Current memory(MB): used = 745, reserve = 735, peak = 745.
PHY-1001 : End phase 3; 4.970957s wall, 5.203125s user + 0.015625s system = 5.218750s CPU (105.0%)

PHY-1003 : Routed, final wirelength = 1.04396e+06
PHY-1001 : Current memory(MB): used = 747, reserve = 737, peak = 747.
PHY-1001 : End export database. 0.027662s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (113.0%)

PHY-1001 : End detail routing;  715.520762s wall, 49.765625s user + 0.234375s system = 50.000000s CPU (7.0%)

RUN-1003 : finish command "route" in  718.973929s wall, 53.640625s user + 0.375000s system = 54.015625s CPU (7.5%)

RUN-1004 : used memory is 747 MB, reserved memory is 737 MB, peak memory is 747 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5908   out of  19600   30.14%
#reg                     3014   out of  19600   15.38%
#le                      6704
  #lut only              3690   out of   6704   55.04%
  #reg only               796   out of   6704   11.87%
  #lut&reg               2218   out of   6704   33.08%
#dsp                       29   out of     29  100.00%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                           Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                                1450
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                             183
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                             45
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                             23
#5        u_camera_init/divider2[8]                                  GCLK               lslice             u_image_process/u_Hu_Invariant_moment/end_flag_n_syn_12.q0       22
#6        u_camera_init/divider2[7]                                  GCLK               mslice             u_camera_init/reg3_syn_34.q0                                     17
#7        u_image_process/wrreq                                      GCLK               mslice             Sdram_Control_4Port/data_path1/DATAIN[4]_syn_5.f0                11
#8        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/u_Median_Gray_3/u_three_martix/reg7_syn_48.f0    11
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                                 6
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                             0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                             0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |6704   |4391    |1517    |3014    |14      |29      |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |691    |460     |123     |405     |2       |0       |
|    command1                          |command                                    |53     |53      |0       |43      |0       |0       |
|    control1                          |control_interface                          |104    |76      |24      |53      |0       |0       |
|    data_path1                        |sdr_data_path                              |18     |18      |0       |5       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |132    |72      |18      |105     |1       |0       |
|      dcfifo_component                |softfifo                                   |132    |72      |18      |105     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |37     |26      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |37     |27      |0       |37      |0       |0       |
|    sdram1                            |sdram                                      |2      |2       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |124    |60      |18      |98      |1       |0       |
|      dcfifo_component                |softfifo                                   |124    |60      |18      |98      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |38     |20      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |30     |20      |0       |30      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |11     |11      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |155    |88      |64      |25      |0       |0       |
|  u_camera_init                       |camera_init                                |576    |553     |9       |86      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |180    |178     |0       |38      |0       |0       |
|  u_camera_reader                     |camera_reader                              |87     |48      |17      |51      |0       |0       |
|  u_image_process                     |image_process                              |4868   |2996    |1226    |2329    |12      |29      |
|    u_Dilation_Detector               |Dilation_Detector                          |166    |113     |45      |70      |2       |0       |
|      u_three_martix_4                |three_martix                               |158    |107     |45      |62      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |177    |118     |45      |82      |2       |0       |
|      u_three_martix_3                |three_martix                               |163    |107     |45      |69      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Hu_Invariant_moment             |Hu_Invariant_moment                        |1797   |1111    |410     |957     |0       |27      |
|      u_Divider_1                     |Divider                                    |167    |99      |32      |93      |0       |0       |
|      u_Divider_2                     |Divider                                    |109    |70      |32      |41      |0       |0       |
|      u_Divider_3                     |Divider_32                                 |270    |130     |46      |172     |0       |0       |
|      u_Divider_4                     |Divider_32                                 |193    |98      |46      |92      |0       |0       |
|      u_Divider_5                     |Divider_32                                 |197    |95      |46      |95      |0       |0       |
|    u_Median_Gray                     |Median_Gray                                |161    |113     |45      |59      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |3      |2       |0       |3       |0       |0       |
|      u_three_martix                  |three_martix                               |158    |111     |45      |56      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |734    |433     |235     |271     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |500    |310     |190     |134     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |30      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |90     |60      |30      |31      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |88     |58      |30      |33      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |71     |41      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |12      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |69     |39      |30      |12      |0       |0       |
|      u_three_martix                  |three_martix                               |234    |123     |45      |137     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |731    |446     |235     |268     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |498    |308     |190     |126     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |86     |56      |30      |28      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |86     |56      |30      |31      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |88     |58      |30      |31      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |49     |29      |20      |7       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |14      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |69     |39      |30      |7       |0       |0       |
|      u_three_martix                  |three_martix                               |233    |138     |45      |142     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Perimeter_aera                  |Perimeter_aera                             |428    |282     |85      |223     |0       |1       |
|      u_Divider_1                     |Divider                                    |196    |103     |32      |120     |0       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |126    |24      |14      |104     |0       |1       |
|    u_Sobel_Process                   |Sobel_Process                              |364    |202     |92      |174     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |143    |96      |47      |45      |0       |0       |
|      u_three_martix_2                |three_martix                               |221    |106     |45      |129     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |161    |122     |36      |64      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_vga_display                       |vga_display                                |104    |80      |24      |33      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       4898  
    #2          2       1120  
    #3          3       587   
    #4          4       368   
    #5        5-10      768   
    #6        11-50     112   
    #7       51-100      13   
    #8       101-500     5    
    #9        >500       1    
  Average     2.68            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db ov2640_sdram_pr.db" in  1.644523s wall, 2.765625s user + 0.015625s system = 2.781250s CPU (169.1%)

RUN-1004 : used memory is 743 MB, reserved memory is 733 MB, peak memory is 798 MB
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3707
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 8040, pip num: 74225
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 47
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3141 valid insts, and 216725 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  9.295394s wall, 87.406250s user + 0.671875s system = 88.078125s CPU (947.5%)

RUN-1004 : used memory is 716 MB, reserved memory is 716 MB, peak memory is 925 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221031_222028.log"
