# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do TFT_LCD_Driver_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/21.1/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/prins/Desktop/GENISAMA/TFT/src {C:/Users/prins/Desktop/GENISAMA/TFT/src/TFT_LCD_Driver.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:35:55 on May 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/prins/Desktop/GENISAMA/TFT/src" C:/Users/prins/Desktop/GENISAMA/TFT/src/TFT_LCD_Driver.v 
# -- Compiling module TFT_LCD_Driver
# 
# Top level modules:
# 	TFT_LCD_Driver
# End time: 05:35:55 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/prins/Desktop/GENISAMA/TFT/src/sim {C:/Users/prins/Desktop/GENISAMA/TFT/src/sim/TFT_LCD_Driver_tb.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:35:55 on May 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/prins/Desktop/GENISAMA/TFT/src/sim" C:/Users/prins/Desktop/GENISAMA/TFT/src/sim/TFT_LCD_Driver_tb.v 
# -- Compiling module TFT_LCD_Driver_tb
# 
# Top level modules:
# 	TFT_LCD_Driver_tb
# End time: 05:35:55 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/prins/Desktop/GENISAMA/TFT/src/sim {C:/Users/prins/Desktop/GENISAMA/TFT/src/sim/TFT_LCD_Driver_tb.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:35:55 on May 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/prins/Desktop/GENISAMA/TFT/src/sim" C:/Users/prins/Desktop/GENISAMA/TFT/src/sim/TFT_LCD_Driver_tb.v 
# -- Compiling module TFT_LCD_Driver_tb
# 
# Top level modules:
# 	TFT_LCD_Driver_tb
# End time: 05:35:55 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TFT_LCD_Driver_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TFT_LCD_Driver_tb 
# Start time: 05:35:55 on May 23,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 3 FSMs in module "TFT_LCD_Driver(fast)".
# Loading work.TFT_LCD_Driver_tb(fast)
# Loading work.TFT_LCD_Driver(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2 ns
# End time: 07:39:46 on May 23,2023, Elapsed time: 2:03:51
# Errors: 0, Warnings: 0
