// Seed: 3148881854
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout uwire id_2;
  assign module_1.id_8 = 0;
  output wire id_1;
  assign id_2 = -1'b0;
endmodule
module module_1 #(
    parameter id_12 = 32'd28
) (
    input wor id_0,
    input tri0 id_1,
    input wand id_2,
    input uwire id_3,
    input supply1 id_4,
    input supply0 id_5,
    input wand id_6,
    input wand id_7,
    input wire id_8,
    input uwire id_9,
    input uwire id_10,
    input supply0 id_11,
    input wire _id_12,
    output tri0 id_13,
    output wand id_14,
    input wand id_15,
    input tri0 id_16[-1 : -1 'b0],
    input wire id_17,
    input supply0 id_18,
    input tri1 id_19,
    output uwire id_20,
    output tri0 id_21
);
  logic id_23 = id_17;
  assign id_20 = -1;
  module_0 modCall_1 (
      id_23,
      id_23,
      id_23,
      id_23
  );
  wire [id_12 : -1] id_24;
  wire id_25;
endmodule
