
<directives>

<!-- Platform setup -->
<!--
<clock_period>6.7ns</clock_period>
<platform_name>alphadata_pcie7v3</platform_name><part_name>xc7vx690tffg1761-2</part_name><arch_name>virtex7</arch_name>
<platform_name>baidu_leopard</platform_name><part_name>xc7k480tiffg1156-2L</part_name><arch_name>kintex7</arch_name>
-->
<clock_period>5.0ns</clock_period>
<platform_name>baidu_leopard</platform_name><part_name>xc7k480tffg1156-1</part_name><arch_name>kintex7</arch_name>

<!-- optimization schemes -->
<pipeline_parallel> on </pipeline_parallel>
<memory_burst     > on </memory_burst>
<pcie_transfer_opt> on </pcie_transfer_opt>
<coarse_grained_pipeline> on </coarse_grained_pipeline>
 
<!-- design flow -->
<high_level_synthesis> off </high_level_synthesis>
<simulation>           off </simulation>
<implementation>       off </implementation>

<!-- auto testing -->
<testing        > off </testing>
<testing_run_ref> on </testing_run_ref>
<testing_run_opt> on </testing_run_opt>
<testing_run_sim> on </testing_run_sim>
<testing_run_bit> off </testing_run_bit>

<!-- misc -->
<!-- 
<implementation_tool > sdaccel </implementation_tool>
-->
<implementation_tool > built-in </implementation_tool>
</directives>

