(edif top
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2017 10 31 20 24 48)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure top.ngc top.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library top_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell top
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port SRAM_CE
              (direction OUTPUT)
            )
            (port DRIVER_CAL
              (direction OUTPUT)
            )
            (port CPLD_PIN_41
              (direction OUTPUT)
            )
            (port CPLD_PIN_42
              (direction OUTPUT)
            )
            (port CPLD_PIN_43
              (direction OUTPUT)
            )
            (port CPLD_PIN_44
              (direction OUTPUT)
            )
            (port INPUT_CONN_PIN_2
              (direction OUTPUT)
            )
            (port INPUT_CONN_PIN_3
              (direction OUTPUT)
            )
            (port INPUT_CONN_PIN_4
              (direction OUTPUT)
            )
            (port INPUT_CONN_PIN_5
              (direction OUTPUT)
            )
            (port INPUT_CONN_PIN_7
              (direction OUTPUT)
            )
            (port INPUT_CONN_PIN_8
              (direction OUTPUT)
            )
            (port UNKNOWN_12
              (direction OUTPUT)
            )
            (port OSC_40
              (direction OUTPUT)
            )
            (port FAN_TACHOMETER
              (direction INPUT)
            )
            (port LT1933_ENABLE
              (direction OUTPUT)
            )
            (port UNKNOWN_18
              (direction OUTPUT)
            )
            (port UNKNOWN_101
              (direction OUTPUT)
            )
            (port UNKNOWN_29
              (direction OUTPUT)
            )
            (port UNKNOWN_40
              (direction OUTPUT)
            )
            (port UNKNOWN_36
              (direction OUTPUT)
            )
            (port UNKNOWN_41
              (direction OUTPUT)
            )
            (port UNKNOWN_106
              (direction OUTPUT)
            )
            (port DRIVER_SCLK
              (direction OUTPUT)
            )
            (port UNKNOWN_38
              (direction OUTPUT)
            )
            (port UNKNOWN_114
              (direction OUTPUT)
            )
            (port UNKNOWN_47
              (direction OUTPUT)
            )
            (port UNKNOWN_122
              (direction OUTPUT)
            )
            (port UNKNOWN_48
              (direction OUTPUT)
            )
            (port UNKNOWN_57
              (direction OUTPUT)
            )
            (port SRAM_OE
              (direction OUTPUT)
            )
            (port UNKNOWN_136
              (direction OUTPUT)
            )
            (port UNKNOWN_141
              (direction OUTPUT)
            )
            (port UNKNOWN_69
              (direction OUTPUT)
            )
            (port UNKNOWN_78
              (direction OUTPUT)
            )
            (port UNKNOWN_84
              (direction OUTPUT)
            )
            (port UNKNOWN_89
              (direction OUTPUT)
            )
            (port UNKNOWN_95
              (direction OUTPUT)
            )
            (port DRIVER_XLAT
              (direction OUTPUT)
            )
            (port SRAM_BHE
              (direction OUTPUT)
            )
            (port LED_RED
              (direction OUTPUT)
            )
            (port OUTPUT_CONN_PIN_3
              (direction OUTPUT)
            )
            (port OUTPUT_CONN_PIN_4
              (direction OUTPUT)
            )
            (port OUTPUT_CONN_PIN_5
              (direction OUTPUT)
            )
            (port OUTPUT_CONN_PIN_6
              (direction OUTPUT)
            )
            (port OUTPUT_CONN_PIN_7
              (direction OUTPUT)
            )
            (port OUTPUT_CONN_PIN_8
              (direction OUTPUT)
            )
            (port FLASH_CE
              (direction OUTPUT)
            )
            (port UNKNOWN_6
              (direction OUTPUT)
            )
            (port SRAM_BLE
              (direction OUTPUT)
            )
            (port FLASH_RESET
              (direction OUTPUT)
            )
            (port DRIVER_GSCLK
              (direction OUTPUT)
            )
            (port DRIVER_MODE
              (direction OUTPUT)
            )
            (port DRIVER_BLANK
              (direction OUTPUT)
            )
            (port LED_YELLOW
              (direction OUTPUT)
            )
            (port CPLD_PIN_2
              (direction OUTPUT)
            )
            (port CPLD_PIN_3
              (direction OUTPUT)
            )
            (port LED_ORANGE
              (direction OUTPUT)
            )
            (port CPLD_PIN_5
              (direction OUTPUT)
            )
            (port CPLD_PIN_6
              (direction OUTPUT)
            )
            (port CPLD_PIN_8
              (direction OUTPUT)
            )
            (port FLASH_RYBY
              (direction OUTPUT)
            )
            (port I2C_SDA
              (direction OUTPUT)
            )
            (port FLASH_OE
              (direction OUTPUT)
            )
            (port I2C_SCL
              (direction OUTPUT)
            )
            (port DRIVER_XERR
              (direction INPUT)
            )
            (port FSM_WE
              (direction OUTPUT)
            )
            (port (array (rename FSM_D "FSM_D<7:0>") 8)
              (direction INOUT))
            (port (array (rename FSM_A "FSM_A<20:0>") 21)
              (direction INOUT))
            (port (array (rename DRIVER_L "DRIVER_L<5:0>") 6)
              (direction OUTPUT))
            (port (array (rename DRIVER_R "DRIVER_R<5:0>") 6)
              (direction OUTPUT))
            (designator "xc3s250e-5-tq144")
            (property TYPE (string "top") (owner "Xilinx"))
            (property BUS_INFO (string "8:INOUT:FSM_D<7:0>") (owner "Xilinx"))
            (property BUS_INFO (string "21:INOUT:FSM_A<20:0>") (owner "Xilinx"))
            (property BUS_INFO (string "6:OUTPUT:DRIVER_L<5:0>") (owner "Xilinx"))
            (property BUS_INFO (string "6:OUTPUT:DRIVER_R<5:0>") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "top_top") (owner "Xilinx"))
          )
          (contents
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename LED_ORANGE_OBUF_renamed_0 "LED_ORANGE_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net LED_ORANGE
              (joined
                (portRef LED_ORANGE)
                (portRef O (instanceRef LED_ORANGE_OBUF_renamed_0))
              )
            )
            (net LED_ORANGE_OBUF
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef I (instanceRef LED_ORANGE_OBUF_renamed_0))
              )
            )
          )
      )
    )
  )

  (design top
    (cellRef top
      (libraryRef top_lib)
    )
    (property PART (string "xc3s250e-5-tq144") (owner "Xilinx"))
  )
)

