
TaskRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009504  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e58  08009618  08009618  00019618  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a470  0800a470  000201e8  2**0
                  CONTENTS
  4 .ARM          00000000  0800a470  0800a470  000201e8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a470  0800a470  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a470  0800a470  0001a470  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a474  0800a474  0001a474  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  0800a478  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002a7c  200001e8  0800a660  000201e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20002c64  0800a660  00022c64  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020211  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011b6a  00000000  00000000  00020254  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003479  00000000  00000000  00031dbe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001180  00000000  00000000  00035238  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d3d  00000000  00000000  000363b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001aa27  00000000  00000000  000370f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013a4c  00000000  00000000  00051b1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00093aff  00000000  00000000  00065568  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000598c  00000000  00000000  000f9068  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000045  00000000  00000000  000fe9f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e8 	.word	0x200001e8
 800012c:	00000000 	.word	0x00000000
 8000130:	080095fc 	.word	0x080095fc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001ec 	.word	0x200001ec
 800014c:	080095fc 	.word	0x080095fc

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <look2_binlxpw>:
/* Forward declaration for local functions */
static void EngTrModel_gear_state(const int32_T *sfEvent);
real_T look2_binlxpw(real_T u0, real_T u1, const real_T bp0[], const real_T bp1[],
                     const real_T table[], const uint32_T maxIndex[], uint32_T
                     stride)
{
 8000d84:	b5b0      	push	{r4, r5, r7, lr}
 8000d86:	b092      	sub	sp, #72	; 0x48
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8000d8e:	e9c7 2300 	strd	r2, r3, [r7]
     Extrapolation method: 'Linear'
     Use previous index: 'off'
     Use last breakpoint for index at or above upper limit: 'off'
     Remove protection against out-of-range input in generated code: 'off'
   */
  if (u0 <= bp0[0U]) {
 8000d92:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000d94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d98:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000d9c:	f7ff fe18 	bl	80009d0 <__aeabi_dcmple>
 8000da0:	4603      	mov	r3, r0
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d020      	beq.n	8000de8 <look2_binlxpw+0x64>
    iLeft = 0U;
 8000da6:	2300      	movs	r3, #0
 8000da8:	637b      	str	r3, [r7, #52]	; 0x34
    frac = (u0 - bp0[0U]) / (bp0[1U] - bp0[0U]);
 8000daa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000dac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000db0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000db4:	f7ff f9d8 	bl	8000168 <__aeabi_dsub>
 8000db8:	4602      	mov	r2, r0
 8000dba:	460b      	mov	r3, r1
 8000dbc:	4614      	mov	r4, r2
 8000dbe:	461d      	mov	r5, r3
 8000dc0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000dc2:	3308      	adds	r3, #8
 8000dc4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000dc8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000dca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000dce:	f7ff f9cb 	bl	8000168 <__aeabi_dsub>
 8000dd2:	4602      	mov	r2, r0
 8000dd4:	460b      	mov	r3, r1
 8000dd6:	4620      	mov	r0, r4
 8000dd8:	4629      	mov	r1, r5
 8000dda:	f7ff fca7 	bl	800072c <__aeabi_ddiv>
 8000dde:	4602      	mov	r2, r0
 8000de0:	460b      	mov	r3, r1
 8000de2:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
 8000de6:	e08e      	b.n	8000f06 <look2_binlxpw+0x182>
  } else if (u0 < bp0[maxIndex[0U]]) {
 8000de8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	00db      	lsls	r3, r3, #3
 8000dee:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8000df0:	4413      	add	r3, r2
 8000df2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000df6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000dfa:	f7ff fddf 	bl	80009bc <__aeabi_dcmplt>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d04d      	beq.n	8000ea0 <look2_binlxpw+0x11c>
    /* Binary Search */
    bpIdx = maxIndex[0U] >> 1U;
 8000e04:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	085b      	lsrs	r3, r3, #1
 8000e0a:	63bb      	str	r3, [r7, #56]	; 0x38
    iLeft = 0U;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	637b      	str	r3, [r7, #52]	; 0x34
    iRght = maxIndex[0U];
 8000e10:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	63fb      	str	r3, [r7, #60]	; 0x3c
    while (iRght - iLeft > 1U) {
 8000e16:	e016      	b.n	8000e46 <look2_binlxpw+0xc2>
      if (u0 < bp0[bpIdx]) {
 8000e18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000e1a:	00db      	lsls	r3, r3, #3
 8000e1c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8000e1e:	4413      	add	r3, r2
 8000e20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e24:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000e28:	f7ff fdc8 	bl	80009bc <__aeabi_dcmplt>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d002      	beq.n	8000e38 <look2_binlxpw+0xb4>
        iRght = bpIdx;
 8000e32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000e34:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000e36:	e001      	b.n	8000e3c <look2_binlxpw+0xb8>
      } else {
        iLeft = bpIdx;
 8000e38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000e3a:	637b      	str	r3, [r7, #52]	; 0x34
      }

      bpIdx = (iRght + iLeft) >> 1U;
 8000e3c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000e3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e40:	4413      	add	r3, r2
 8000e42:	085b      	lsrs	r3, r3, #1
 8000e44:	63bb      	str	r3, [r7, #56]	; 0x38
    while (iRght - iLeft > 1U) {
 8000e46:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000e48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e4a:	1ad3      	subs	r3, r2, r3
 8000e4c:	2b01      	cmp	r3, #1
 8000e4e:	d8e3      	bhi.n	8000e18 <look2_binlxpw+0x94>
    }

    frac = (u0 - bp0[iLeft]) / (bp0[iLeft + 1U] - bp0[iLeft]);
 8000e50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e52:	00db      	lsls	r3, r3, #3
 8000e54:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8000e56:	4413      	add	r3, r2
 8000e58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e5c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000e60:	f7ff f982 	bl	8000168 <__aeabi_dsub>
 8000e64:	4602      	mov	r2, r0
 8000e66:	460b      	mov	r3, r1
 8000e68:	4614      	mov	r4, r2
 8000e6a:	461d      	mov	r5, r3
 8000e6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e6e:	3301      	adds	r3, #1
 8000e70:	00db      	lsls	r3, r3, #3
 8000e72:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8000e74:	4413      	add	r3, r2
 8000e76:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000e7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e7c:	00db      	lsls	r3, r3, #3
 8000e7e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8000e80:	4413      	add	r3, r2
 8000e82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e86:	f7ff f96f 	bl	8000168 <__aeabi_dsub>
 8000e8a:	4602      	mov	r2, r0
 8000e8c:	460b      	mov	r3, r1
 8000e8e:	4620      	mov	r0, r4
 8000e90:	4629      	mov	r1, r5
 8000e92:	f7ff fc4b 	bl	800072c <__aeabi_ddiv>
 8000e96:	4602      	mov	r2, r0
 8000e98:	460b      	mov	r3, r1
 8000e9a:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
 8000e9e:	e032      	b.n	8000f06 <look2_binlxpw+0x182>
  } else {
    iLeft = maxIndex[0U] - 1U;
 8000ea0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	3b01      	subs	r3, #1
 8000ea6:	637b      	str	r3, [r7, #52]	; 0x34
    frac = (u0 - bp0[maxIndex[0U] - 1U]) / (bp0[maxIndex[0U]] - bp0[maxIndex[0U]
 8000ea8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8000eb0:	3b01      	subs	r3, #1
 8000eb2:	00db      	lsls	r3, r3, #3
 8000eb4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8000eb6:	4413      	add	r3, r2
 8000eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ebc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000ec0:	f7ff f952 	bl	8000168 <__aeabi_dsub>
 8000ec4:	4602      	mov	r2, r0
 8000ec6:	460b      	mov	r3, r1
 8000ec8:	4614      	mov	r4, r2
 8000eca:	461d      	mov	r5, r3
 8000ecc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	00db      	lsls	r3, r3, #3
 8000ed2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8000ed4:	4413      	add	r3, r2
 8000ed6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000eda:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8000ee2:	3b01      	subs	r3, #1
 8000ee4:	00db      	lsls	r3, r3, #3
 8000ee6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8000ee8:	4413      	add	r3, r2
 8000eea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000eee:	f7ff f93b 	bl	8000168 <__aeabi_dsub>
 8000ef2:	4602      	mov	r2, r0
 8000ef4:	460b      	mov	r3, r1
 8000ef6:	4620      	mov	r0, r4
 8000ef8:	4629      	mov	r1, r5
 8000efa:	f7ff fc17 	bl	800072c <__aeabi_ddiv>
 8000efe:	4602      	mov	r2, r0
 8000f00:	460b      	mov	r3, r1
 8000f02:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
      - 1U]);
  }

  fractions[0U] = frac;
 8000f06:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8000f0a:	e9c7 2304 	strd	r2, r3, [r7, #16]
  bpIndices[0U] = iLeft;
 8000f0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f10:	623b      	str	r3, [r7, #32]
     Extrapolation method: 'Linear'
     Use previous index: 'off'
     Use last breakpoint for index at or above upper limit: 'off'
     Remove protection against out-of-range input in generated code: 'off'
   */
  if (u1 <= bp1[0U]) {
 8000f12:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000f14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f18:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000f1c:	f7ff fd58 	bl	80009d0 <__aeabi_dcmple>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d020      	beq.n	8000f68 <look2_binlxpw+0x1e4>
    iLeft = 0U;
 8000f26:	2300      	movs	r3, #0
 8000f28:	637b      	str	r3, [r7, #52]	; 0x34
    frac = (u1 - bp1[0U]) / (bp1[1U] - bp1[0U]);
 8000f2a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f30:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000f34:	f7ff f918 	bl	8000168 <__aeabi_dsub>
 8000f38:	4602      	mov	r2, r0
 8000f3a:	460b      	mov	r3, r1
 8000f3c:	4614      	mov	r4, r2
 8000f3e:	461d      	mov	r5, r3
 8000f40:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000f42:	3308      	adds	r3, #8
 8000f44:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000f48:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f4e:	f7ff f90b 	bl	8000168 <__aeabi_dsub>
 8000f52:	4602      	mov	r2, r0
 8000f54:	460b      	mov	r3, r1
 8000f56:	4620      	mov	r0, r4
 8000f58:	4629      	mov	r1, r5
 8000f5a:	f7ff fbe7 	bl	800072c <__aeabi_ddiv>
 8000f5e:	4602      	mov	r2, r0
 8000f60:	460b      	mov	r3, r1
 8000f62:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
 8000f66:	e095      	b.n	8001094 <look2_binlxpw+0x310>
  } else if (u1 < bp1[maxIndex[1U]]) {
 8000f68:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000f6a:	3304      	adds	r3, #4
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	00db      	lsls	r3, r3, #3
 8000f70:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8000f72:	4413      	add	r3, r2
 8000f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f78:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000f7c:	f7ff fd1e 	bl	80009bc <__aeabi_dcmplt>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d04f      	beq.n	8001026 <look2_binlxpw+0x2a2>
    /* Binary Search */
    bpIdx = maxIndex[1U] >> 1U;
 8000f86:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000f88:	3304      	adds	r3, #4
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	085b      	lsrs	r3, r3, #1
 8000f8e:	63bb      	str	r3, [r7, #56]	; 0x38
    iLeft = 0U;
 8000f90:	2300      	movs	r3, #0
 8000f92:	637b      	str	r3, [r7, #52]	; 0x34
    iRght = maxIndex[1U];
 8000f94:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000f96:	3304      	adds	r3, #4
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	63fb      	str	r3, [r7, #60]	; 0x3c
    while (iRght - iLeft > 1U) {
 8000f9c:	e016      	b.n	8000fcc <look2_binlxpw+0x248>
      if (u1 < bp1[bpIdx]) {
 8000f9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000fa0:	00db      	lsls	r3, r3, #3
 8000fa2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8000fa4:	4413      	add	r3, r2
 8000fa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000faa:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000fae:	f7ff fd05 	bl	80009bc <__aeabi_dcmplt>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d002      	beq.n	8000fbe <look2_binlxpw+0x23a>
        iRght = bpIdx;
 8000fb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000fba:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000fbc:	e001      	b.n	8000fc2 <look2_binlxpw+0x23e>
      } else {
        iLeft = bpIdx;
 8000fbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000fc0:	637b      	str	r3, [r7, #52]	; 0x34
      }

      bpIdx = (iRght + iLeft) >> 1U;
 8000fc2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000fc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000fc6:	4413      	add	r3, r2
 8000fc8:	085b      	lsrs	r3, r3, #1
 8000fca:	63bb      	str	r3, [r7, #56]	; 0x38
    while (iRght - iLeft > 1U) {
 8000fcc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000fce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000fd0:	1ad3      	subs	r3, r2, r3
 8000fd2:	2b01      	cmp	r3, #1
 8000fd4:	d8e3      	bhi.n	8000f9e <look2_binlxpw+0x21a>
    }

    frac = (u1 - bp1[iLeft]) / (bp1[iLeft + 1U] - bp1[iLeft]);
 8000fd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000fd8:	00db      	lsls	r3, r3, #3
 8000fda:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8000fdc:	4413      	add	r3, r2
 8000fde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fe2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000fe6:	f7ff f8bf 	bl	8000168 <__aeabi_dsub>
 8000fea:	4602      	mov	r2, r0
 8000fec:	460b      	mov	r3, r1
 8000fee:	4614      	mov	r4, r2
 8000ff0:	461d      	mov	r5, r3
 8000ff2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000ff4:	3301      	adds	r3, #1
 8000ff6:	00db      	lsls	r3, r3, #3
 8000ff8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8000ffa:	4413      	add	r3, r2
 8000ffc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001000:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001002:	00db      	lsls	r3, r3, #3
 8001004:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001006:	4413      	add	r3, r2
 8001008:	e9d3 2300 	ldrd	r2, r3, [r3]
 800100c:	f7ff f8ac 	bl	8000168 <__aeabi_dsub>
 8001010:	4602      	mov	r2, r0
 8001012:	460b      	mov	r3, r1
 8001014:	4620      	mov	r0, r4
 8001016:	4629      	mov	r1, r5
 8001018:	f7ff fb88 	bl	800072c <__aeabi_ddiv>
 800101c:	4602      	mov	r2, r0
 800101e:	460b      	mov	r3, r1
 8001020:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
 8001024:	e036      	b.n	8001094 <look2_binlxpw+0x310>
  } else {
    iLeft = maxIndex[1U] - 1U;
 8001026:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001028:	3304      	adds	r3, #4
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	3b01      	subs	r3, #1
 800102e:	637b      	str	r3, [r7, #52]	; 0x34
    frac = (u1 - bp1[maxIndex[1U] - 1U]) / (bp1[maxIndex[1U]] - bp1[maxIndex[1U]
 8001030:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001032:	3304      	adds	r3, #4
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800103a:	3b01      	subs	r3, #1
 800103c:	00db      	lsls	r3, r3, #3
 800103e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001040:	4413      	add	r3, r2
 8001042:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001046:	e9d7 0100 	ldrd	r0, r1, [r7]
 800104a:	f7ff f88d 	bl	8000168 <__aeabi_dsub>
 800104e:	4602      	mov	r2, r0
 8001050:	460b      	mov	r3, r1
 8001052:	4614      	mov	r4, r2
 8001054:	461d      	mov	r5, r3
 8001056:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001058:	3304      	adds	r3, #4
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	00db      	lsls	r3, r3, #3
 800105e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001060:	4413      	add	r3, r2
 8001062:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001066:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001068:	3304      	adds	r3, #4
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8001070:	3b01      	subs	r3, #1
 8001072:	00db      	lsls	r3, r3, #3
 8001074:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001076:	4413      	add	r3, r2
 8001078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800107c:	f7ff f874 	bl	8000168 <__aeabi_dsub>
 8001080:	4602      	mov	r2, r0
 8001082:	460b      	mov	r3, r1
 8001084:	4620      	mov	r0, r4
 8001086:	4629      	mov	r1, r5
 8001088:	f7ff fb50 	bl	800072c <__aeabi_ddiv>
 800108c:	4602      	mov	r2, r0
 800108e:	460b      	mov	r3, r1
 8001090:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
  /* Column-major Interpolation 2-D
     Interpolation method: 'Linear point-slope'
     Use last breakpoint for index at or above upper limit: 'off'
     Overflow mode: 'portable wrapping'
   */
  bpIdx = iLeft * stride + bpIndices[0U];
 8001094:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001096:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8001098:	fb03 f202 	mul.w	r2, r3, r2
 800109c:	6a3b      	ldr	r3, [r7, #32]
 800109e:	4413      	add	r3, r2
 80010a0:	63bb      	str	r3, [r7, #56]	; 0x38
  yL_1d = (table[bpIdx + 1U] - table[bpIdx]) * fractions[0U] + table[bpIdx];
 80010a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80010a4:	3301      	adds	r3, #1
 80010a6:	00db      	lsls	r3, r3, #3
 80010a8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80010aa:	4413      	add	r3, r2
 80010ac:	e9d3 0100 	ldrd	r0, r1, [r3]
 80010b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80010b2:	00db      	lsls	r3, r3, #3
 80010b4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80010b6:	4413      	add	r3, r2
 80010b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010bc:	f7ff f854 	bl	8000168 <__aeabi_dsub>
 80010c0:	4602      	mov	r2, r0
 80010c2:	460b      	mov	r3, r1
 80010c4:	4610      	mov	r0, r2
 80010c6:	4619      	mov	r1, r3
 80010c8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80010cc:	f7ff fa04 	bl	80004d8 <__aeabi_dmul>
 80010d0:	4602      	mov	r2, r0
 80010d2:	460b      	mov	r3, r1
 80010d4:	4610      	mov	r0, r2
 80010d6:	4619      	mov	r1, r3
 80010d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80010da:	00db      	lsls	r3, r3, #3
 80010dc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80010de:	4413      	add	r3, r2
 80010e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010e4:	f7ff f842 	bl	800016c <__adddf3>
 80010e8:	4602      	mov	r2, r0
 80010ea:	460b      	mov	r3, r1
 80010ec:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  bpIdx += stride;
 80010f0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80010f2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80010f4:	4413      	add	r3, r2
 80010f6:	63bb      	str	r3, [r7, #56]	; 0x38
  return (((table[bpIdx + 1U] - table[bpIdx]) * fractions[0U] + table[bpIdx]) -
 80010f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80010fa:	3301      	adds	r3, #1
 80010fc:	00db      	lsls	r3, r3, #3
 80010fe:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001100:	4413      	add	r3, r2
 8001102:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001106:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001108:	00db      	lsls	r3, r3, #3
 800110a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800110c:	4413      	add	r3, r2
 800110e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001112:	f7ff f829 	bl	8000168 <__aeabi_dsub>
 8001116:	4602      	mov	r2, r0
 8001118:	460b      	mov	r3, r1
 800111a:	4610      	mov	r0, r2
 800111c:	4619      	mov	r1, r3
 800111e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001122:	f7ff f9d9 	bl	80004d8 <__aeabi_dmul>
 8001126:	4602      	mov	r2, r0
 8001128:	460b      	mov	r3, r1
 800112a:	4610      	mov	r0, r2
 800112c:	4619      	mov	r1, r3
 800112e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001130:	00db      	lsls	r3, r3, #3
 8001132:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001134:	4413      	add	r3, r2
 8001136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800113a:	f7ff f817 	bl	800016c <__adddf3>
 800113e:	4602      	mov	r2, r0
 8001140:	460b      	mov	r3, r1
 8001142:	4610      	mov	r0, r2
 8001144:	4619      	mov	r1, r3
 8001146:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800114a:	f7ff f80d 	bl	8000168 <__aeabi_dsub>
 800114e:	4602      	mov	r2, r0
 8001150:	460b      	mov	r3, r1
 8001152:	4610      	mov	r0, r2
 8001154:	4619      	mov	r1, r3
          yL_1d) * frac + yL_1d;
 8001156:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800115a:	f7ff f9bd 	bl	80004d8 <__aeabi_dmul>
 800115e:	4602      	mov	r2, r0
 8001160:	460b      	mov	r3, r1
 8001162:	4610      	mov	r0, r2
 8001164:	4619      	mov	r1, r3
 8001166:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800116a:	f7fe ffff 	bl	800016c <__adddf3>
 800116e:	4602      	mov	r2, r0
 8001170:	460b      	mov	r3, r1
}
 8001172:	4610      	mov	r0, r2
 8001174:	4619      	mov	r1, r3
 8001176:	3748      	adds	r7, #72	; 0x48
 8001178:	46bd      	mov	sp, r7
 800117a:	bdb0      	pop	{r4, r5, r7, pc}

0800117c <look1_binlxpw>:

real_T look1_binlxpw(real_T u0, const real_T bp0[], const real_T table[],
                     uint32_T maxIndex)
{
 800117c:	b5b0      	push	{r4, r5, r7, lr}
 800117e:	b08a      	sub	sp, #40	; 0x28
 8001180:	af00      	add	r7, sp, #0
 8001182:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001186:	607a      	str	r2, [r7, #4]
 8001188:	603b      	str	r3, [r7, #0]
     Extrapolation method: 'Linear'
     Use previous index: 'off'
     Use last breakpoint for index at or above upper limit: 'off'
     Remove protection against out-of-range input in generated code: 'off'
   */
  if (u0 <= bp0[0U]) {
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001190:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001194:	f7ff fc1c 	bl	80009d0 <__aeabi_dcmple>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	d020      	beq.n	80011e0 <look1_binlxpw+0x64>
    iLeft = 0U;
 800119e:	2300      	movs	r3, #0
 80011a0:	61bb      	str	r3, [r7, #24]
    frac = (u0 - bp0[0U]) / (bp0[1U] - bp0[0U]);
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011a8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80011ac:	f7fe ffdc 	bl	8000168 <__aeabi_dsub>
 80011b0:	4602      	mov	r2, r0
 80011b2:	460b      	mov	r3, r1
 80011b4:	4614      	mov	r4, r2
 80011b6:	461d      	mov	r5, r3
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	3308      	adds	r3, #8
 80011bc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011c6:	f7fe ffcf 	bl	8000168 <__aeabi_dsub>
 80011ca:	4602      	mov	r2, r0
 80011cc:	460b      	mov	r3, r1
 80011ce:	4620      	mov	r0, r4
 80011d0:	4629      	mov	r1, r5
 80011d2:	f7ff faab 	bl	800072c <__aeabi_ddiv>
 80011d6:	4602      	mov	r2, r0
 80011d8:	460b      	mov	r3, r1
 80011da:	e9c7 2308 	strd	r2, r3, [r7, #32]
 80011de:	e087      	b.n	80012f0 <look1_binlxpw+0x174>
  } else if (u0 < bp0[maxIndex]) {
 80011e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80011e2:	00db      	lsls	r3, r3, #3
 80011e4:	687a      	ldr	r2, [r7, #4]
 80011e6:	4413      	add	r3, r2
 80011e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011ec:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80011f0:	f7ff fbe4 	bl	80009bc <__aeabi_dcmplt>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d04b      	beq.n	8001292 <look1_binlxpw+0x116>
    /* Binary Search */
    bpIdx = maxIndex >> 1U;
 80011fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80011fc:	085b      	lsrs	r3, r3, #1
 80011fe:	617b      	str	r3, [r7, #20]
    iLeft = 0U;
 8001200:	2300      	movs	r3, #0
 8001202:	61bb      	str	r3, [r7, #24]
    iRght = maxIndex;
 8001204:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001206:	61fb      	str	r3, [r7, #28]
    while (iRght - iLeft > 1U) {
 8001208:	e016      	b.n	8001238 <look1_binlxpw+0xbc>
      if (u0 < bp0[bpIdx]) {
 800120a:	697b      	ldr	r3, [r7, #20]
 800120c:	00db      	lsls	r3, r3, #3
 800120e:	687a      	ldr	r2, [r7, #4]
 8001210:	4413      	add	r3, r2
 8001212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001216:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800121a:	f7ff fbcf 	bl	80009bc <__aeabi_dcmplt>
 800121e:	4603      	mov	r3, r0
 8001220:	2b00      	cmp	r3, #0
 8001222:	d002      	beq.n	800122a <look1_binlxpw+0xae>
        iRght = bpIdx;
 8001224:	697b      	ldr	r3, [r7, #20]
 8001226:	61fb      	str	r3, [r7, #28]
 8001228:	e001      	b.n	800122e <look1_binlxpw+0xb2>
      } else {
        iLeft = bpIdx;
 800122a:	697b      	ldr	r3, [r7, #20]
 800122c:	61bb      	str	r3, [r7, #24]
      }

      bpIdx = (iRght + iLeft) >> 1U;
 800122e:	69fa      	ldr	r2, [r7, #28]
 8001230:	69bb      	ldr	r3, [r7, #24]
 8001232:	4413      	add	r3, r2
 8001234:	085b      	lsrs	r3, r3, #1
 8001236:	617b      	str	r3, [r7, #20]
    while (iRght - iLeft > 1U) {
 8001238:	69fa      	ldr	r2, [r7, #28]
 800123a:	69bb      	ldr	r3, [r7, #24]
 800123c:	1ad3      	subs	r3, r2, r3
 800123e:	2b01      	cmp	r3, #1
 8001240:	d8e3      	bhi.n	800120a <look1_binlxpw+0x8e>
    }

    frac = (u0 - bp0[iLeft]) / (bp0[iLeft + 1U] - bp0[iLeft]);
 8001242:	69bb      	ldr	r3, [r7, #24]
 8001244:	00db      	lsls	r3, r3, #3
 8001246:	687a      	ldr	r2, [r7, #4]
 8001248:	4413      	add	r3, r2
 800124a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800124e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001252:	f7fe ff89 	bl	8000168 <__aeabi_dsub>
 8001256:	4602      	mov	r2, r0
 8001258:	460b      	mov	r3, r1
 800125a:	4614      	mov	r4, r2
 800125c:	461d      	mov	r5, r3
 800125e:	69bb      	ldr	r3, [r7, #24]
 8001260:	3301      	adds	r3, #1
 8001262:	00db      	lsls	r3, r3, #3
 8001264:	687a      	ldr	r2, [r7, #4]
 8001266:	4413      	add	r3, r2
 8001268:	e9d3 0100 	ldrd	r0, r1, [r3]
 800126c:	69bb      	ldr	r3, [r7, #24]
 800126e:	00db      	lsls	r3, r3, #3
 8001270:	687a      	ldr	r2, [r7, #4]
 8001272:	4413      	add	r3, r2
 8001274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001278:	f7fe ff76 	bl	8000168 <__aeabi_dsub>
 800127c:	4602      	mov	r2, r0
 800127e:	460b      	mov	r3, r1
 8001280:	4620      	mov	r0, r4
 8001282:	4629      	mov	r1, r5
 8001284:	f7ff fa52 	bl	800072c <__aeabi_ddiv>
 8001288:	4602      	mov	r2, r0
 800128a:	460b      	mov	r3, r1
 800128c:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8001290:	e02e      	b.n	80012f0 <look1_binlxpw+0x174>
  } else {
    iLeft = maxIndex - 1U;
 8001292:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001294:	3b01      	subs	r3, #1
 8001296:	61bb      	str	r3, [r7, #24]
    frac = (u0 - bp0[maxIndex - 1U]) / (bp0[maxIndex] - bp0[maxIndex - 1U]);
 8001298:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800129a:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800129e:	3b01      	subs	r3, #1
 80012a0:	00db      	lsls	r3, r3, #3
 80012a2:	687a      	ldr	r2, [r7, #4]
 80012a4:	4413      	add	r3, r2
 80012a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012aa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80012ae:	f7fe ff5b 	bl	8000168 <__aeabi_dsub>
 80012b2:	4602      	mov	r2, r0
 80012b4:	460b      	mov	r3, r1
 80012b6:	4614      	mov	r4, r2
 80012b8:	461d      	mov	r5, r3
 80012ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80012bc:	00db      	lsls	r3, r3, #3
 80012be:	687a      	ldr	r2, [r7, #4]
 80012c0:	4413      	add	r3, r2
 80012c2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80012c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80012c8:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 80012cc:	3b01      	subs	r3, #1
 80012ce:	00db      	lsls	r3, r3, #3
 80012d0:	687a      	ldr	r2, [r7, #4]
 80012d2:	4413      	add	r3, r2
 80012d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012d8:	f7fe ff46 	bl	8000168 <__aeabi_dsub>
 80012dc:	4602      	mov	r2, r0
 80012de:	460b      	mov	r3, r1
 80012e0:	4620      	mov	r0, r4
 80012e2:	4629      	mov	r1, r5
 80012e4:	f7ff fa22 	bl	800072c <__aeabi_ddiv>
 80012e8:	4602      	mov	r2, r0
 80012ea:	460b      	mov	r3, r1
 80012ec:	e9c7 2308 	strd	r2, r3, [r7, #32]
  /* Column-major Interpolation 1-D
     Interpolation method: 'Linear point-slope'
     Use last breakpoint for index at or above upper limit: 'off'
     Overflow mode: 'portable wrapping'
   */
  return (table[iLeft + 1U] - table[iLeft]) * frac + table[iLeft];
 80012f0:	69bb      	ldr	r3, [r7, #24]
 80012f2:	3301      	adds	r3, #1
 80012f4:	00db      	lsls	r3, r3, #3
 80012f6:	683a      	ldr	r2, [r7, #0]
 80012f8:	4413      	add	r3, r2
 80012fa:	e9d3 0100 	ldrd	r0, r1, [r3]
 80012fe:	69bb      	ldr	r3, [r7, #24]
 8001300:	00db      	lsls	r3, r3, #3
 8001302:	683a      	ldr	r2, [r7, #0]
 8001304:	4413      	add	r3, r2
 8001306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800130a:	f7fe ff2d 	bl	8000168 <__aeabi_dsub>
 800130e:	4602      	mov	r2, r0
 8001310:	460b      	mov	r3, r1
 8001312:	4610      	mov	r0, r2
 8001314:	4619      	mov	r1, r3
 8001316:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800131a:	f7ff f8dd 	bl	80004d8 <__aeabi_dmul>
 800131e:	4602      	mov	r2, r0
 8001320:	460b      	mov	r3, r1
 8001322:	4610      	mov	r0, r2
 8001324:	4619      	mov	r1, r3
 8001326:	69bb      	ldr	r3, [r7, #24]
 8001328:	00db      	lsls	r3, r3, #3
 800132a:	683a      	ldr	r2, [r7, #0]
 800132c:	4413      	add	r3, r2
 800132e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001332:	f7fe ff1b 	bl	800016c <__adddf3>
 8001336:	4602      	mov	r2, r0
 8001338:	460b      	mov	r3, r1
}
 800133a:	4610      	mov	r0, r2
 800133c:	4619      	mov	r1, r3
 800133e:	3728      	adds	r7, #40	; 0x28
 8001340:	46bd      	mov	sp, r7
 8001342:	bdb0      	pop	{r4, r5, r7, pc}

08001344 <EngTrModel_gear_state>:

/* Function for Chart: '<Root>/ShiftLogic' */
static void EngTrModel_gear_state(const int32_T *sfEvent)
{
 8001344:	b480      	push	{r7}
 8001346:	b083      	sub	sp, #12
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  switch (EngTrModel_DW.is_gear_state) {
 800134c:	4b3b      	ldr	r3, [pc, #236]	; (800143c <EngTrModel_gear_state+0xf8>)
 800134e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001352:	3b01      	subs	r3, #1
 8001354:	2b03      	cmp	r3, #3
 8001356:	d86c      	bhi.n	8001432 <EngTrModel_gear_state+0xee>
 8001358:	a201      	add	r2, pc, #4	; (adr r2, 8001360 <EngTrModel_gear_state+0x1c>)
 800135a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800135e:	bf00      	nop
 8001360:	08001371 	.word	0x08001371
 8001364:	08001391 	.word	0x08001391
 8001368:	080013af 	.word	0x080013af
 800136c:	080013e9 	.word	0x080013e9
   case EngTrModel_IN_first:
    if (*sfEvent == EngTrModel_event_UP) {
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	2b01      	cmp	r3, #1
 8001376:	d155      	bne.n	8001424 <EngTrModel_gear_state+0xe0>
      EngTrModel_DW.is_gear_state = EngTrModel_IN_second;
 8001378:	4b30      	ldr	r3, [pc, #192]	; (800143c <EngTrModel_gear_state+0xf8>)
 800137a:	2203      	movs	r2, #3
 800137c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      EngTrModel_B.Gear = 2.0;
 8001380:	492f      	ldr	r1, [pc, #188]	; (8001440 <EngTrModel_gear_state+0xfc>)
 8001382:	f04f 0200 	mov.w	r2, #0
 8001386:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800138a:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    }
    break;
 800138e:	e049      	b.n	8001424 <EngTrModel_gear_state+0xe0>

   case EngTrModel_IN_fourth:
    if (*sfEvent == EngTrModel_event_DOWN) {
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d147      	bne.n	8001428 <EngTrModel_gear_state+0xe4>
      EngTrModel_DW.is_gear_state = EngTrModel_IN_third;
 8001398:	4b28      	ldr	r3, [pc, #160]	; (800143c <EngTrModel_gear_state+0xf8>)
 800139a:	2204      	movs	r2, #4
 800139c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      EngTrModel_B.Gear = 3.0;
 80013a0:	4927      	ldr	r1, [pc, #156]	; (8001440 <EngTrModel_gear_state+0xfc>)
 80013a2:	f04f 0200 	mov.w	r2, #0
 80013a6:	4b27      	ldr	r3, [pc, #156]	; (8001444 <EngTrModel_gear_state+0x100>)
 80013a8:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    }
    break;
 80013ac:	e03c      	b.n	8001428 <EngTrModel_gear_state+0xe4>

   case EngTrModel_IN_second:
    switch (*sfEvent) {
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d00c      	beq.n	80013d0 <EngTrModel_gear_state+0x8c>
 80013b6:	2b01      	cmp	r3, #1
 80013b8:	d138      	bne.n	800142c <EngTrModel_gear_state+0xe8>
     case EngTrModel_event_UP:
      EngTrModel_DW.is_gear_state = EngTrModel_IN_third;
 80013ba:	4b20      	ldr	r3, [pc, #128]	; (800143c <EngTrModel_gear_state+0xf8>)
 80013bc:	2204      	movs	r2, #4
 80013be:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      EngTrModel_B.Gear = 3.0;
 80013c2:	491f      	ldr	r1, [pc, #124]	; (8001440 <EngTrModel_gear_state+0xfc>)
 80013c4:	f04f 0200 	mov.w	r2, #0
 80013c8:	4b1e      	ldr	r3, [pc, #120]	; (8001444 <EngTrModel_gear_state+0x100>)
 80013ca:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
      break;
 80013ce:	e00a      	b.n	80013e6 <EngTrModel_gear_state+0xa2>

     case EngTrModel_event_DOWN:
      EngTrModel_DW.is_gear_state = EngTrModel_IN_first;
 80013d0:	4b1a      	ldr	r3, [pc, #104]	; (800143c <EngTrModel_gear_state+0xf8>)
 80013d2:	2201      	movs	r2, #1
 80013d4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      EngTrModel_B.Gear = 1.0;
 80013d8:	4919      	ldr	r1, [pc, #100]	; (8001440 <EngTrModel_gear_state+0xfc>)
 80013da:	f04f 0200 	mov.w	r2, #0
 80013de:	4b1a      	ldr	r3, [pc, #104]	; (8001448 <EngTrModel_gear_state+0x104>)
 80013e0:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
      break;
 80013e4:	bf00      	nop
    }
    break;
 80013e6:	e021      	b.n	800142c <EngTrModel_gear_state+0xe8>

   case EngTrModel_IN_third:
    switch (*sfEvent) {
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d00c      	beq.n	800140a <EngTrModel_gear_state+0xc6>
 80013f0:	2b01      	cmp	r3, #1
 80013f2:	d11d      	bne.n	8001430 <EngTrModel_gear_state+0xec>
     case EngTrModel_event_UP:
      EngTrModel_DW.is_gear_state = EngTrModel_IN_fourth;
 80013f4:	4b11      	ldr	r3, [pc, #68]	; (800143c <EngTrModel_gear_state+0xf8>)
 80013f6:	2202      	movs	r2, #2
 80013f8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      EngTrModel_B.Gear = 4.0;
 80013fc:	4910      	ldr	r1, [pc, #64]	; (8001440 <EngTrModel_gear_state+0xfc>)
 80013fe:	f04f 0200 	mov.w	r2, #0
 8001402:	4b12      	ldr	r3, [pc, #72]	; (800144c <EngTrModel_gear_state+0x108>)
 8001404:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
      break;
 8001408:	e00b      	b.n	8001422 <EngTrModel_gear_state+0xde>

     case EngTrModel_event_DOWN:
      EngTrModel_DW.is_gear_state = EngTrModel_IN_second;
 800140a:	4b0c      	ldr	r3, [pc, #48]	; (800143c <EngTrModel_gear_state+0xf8>)
 800140c:	2203      	movs	r2, #3
 800140e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      EngTrModel_B.Gear = 2.0;
 8001412:	490b      	ldr	r1, [pc, #44]	; (8001440 <EngTrModel_gear_state+0xfc>)
 8001414:	f04f 0200 	mov.w	r2, #0
 8001418:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800141c:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
      break;
 8001420:	bf00      	nop
    }
    break;
 8001422:	e005      	b.n	8001430 <EngTrModel_gear_state+0xec>
    break;
 8001424:	bf00      	nop
 8001426:	e004      	b.n	8001432 <EngTrModel_gear_state+0xee>
    break;
 8001428:	bf00      	nop
 800142a:	e002      	b.n	8001432 <EngTrModel_gear_state+0xee>
    break;
 800142c:	bf00      	nop
 800142e:	e000      	b.n	8001432 <EngTrModel_gear_state+0xee>
    break;
 8001430:	bf00      	nop
  }
}
 8001432:	bf00      	nop
 8001434:	370c      	adds	r7, #12
 8001436:	46bd      	mov	sp, r7
 8001438:	bc80      	pop	{r7}
 800143a:	4770      	bx	lr
 800143c:	20000238 	.word	0x20000238
 8001440:	20000208 	.word	0x20000208
 8001444:	40080000 	.word	0x40080000
 8001448:	3ff00000 	.word	0x3ff00000
 800144c:	40100000 	.word	0x40100000

08001450 <rt_powd_snf>:

real_T rt_powd_snf(real_T u0, real_T u1)
{
 8001450:	b5b0      	push	{r4, r5, r7, lr}
 8001452:	b08c      	sub	sp, #48	; 0x30
 8001454:	af00      	add	r7, sp, #0
 8001456:	e9c7 0104 	strd	r0, r1, [r7, #16]
 800145a:	e9c7 2302 	strd	r2, r3, [r7, #8]
  real_T y;
  real_T tmp;
  real_T tmp_0;
  if (rtIsNaN(u0) || rtIsNaN(u1)) {
 800145e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001462:	f001 fe19 	bl	8003098 <rtIsNaN>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d106      	bne.n	800147a <rt_powd_snf+0x2a>
 800146c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001470:	f001 fe12 	bl	8003098 <rtIsNaN>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d005      	beq.n	8001486 <rt_powd_snf+0x36>
    y = (rtNaN);
 800147a:	4b7e      	ldr	r3, [pc, #504]	; (8001674 <rt_powd_snf+0x224>)
 800147c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001480:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001484:	e0ef      	b.n	8001666 <rt_powd_snf+0x216>
  } else {
    tmp = fabs(u0);
 8001486:	693b      	ldr	r3, [r7, #16]
 8001488:	603b      	str	r3, [r7, #0]
 800148a:	697b      	ldr	r3, [r7, #20]
 800148c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001490:	607b      	str	r3, [r7, #4]
 8001492:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001496:	e9c7 2308 	strd	r2, r3, [r7, #32]
    tmp_0 = fabs(u1);
 800149a:	68bc      	ldr	r4, [r7, #8]
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 80014a2:	e9c7 4506 	strd	r4, r5, [r7, #24]
    if (rtIsInf(u1)) {
 80014a6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80014aa:	f001 fdd1 	bl	8003050 <rtIsInf>
 80014ae:	4603      	mov	r3, r0
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d049      	beq.n	8001548 <rt_powd_snf+0xf8>
      if (tmp == 1.0) {
 80014b4:	f04f 0200 	mov.w	r2, #0
 80014b8:	4b6f      	ldr	r3, [pc, #444]	; (8001678 <rt_powd_snf+0x228>)
 80014ba:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80014be:	f7ff fa73 	bl	80009a8 <__aeabi_dcmpeq>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d005      	beq.n	80014d4 <rt_powd_snf+0x84>
        y = 1.0;
 80014c8:	f04f 0200 	mov.w	r2, #0
 80014cc:	4b6a      	ldr	r3, [pc, #424]	; (8001678 <rt_powd_snf+0x228>)
 80014ce:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80014d2:	e0c8      	b.n	8001666 <rt_powd_snf+0x216>
      } else if (tmp > 1.0) {
 80014d4:	f04f 0200 	mov.w	r2, #0
 80014d8:	4b67      	ldr	r3, [pc, #412]	; (8001678 <rt_powd_snf+0x228>)
 80014da:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80014de:	f7ff fa8b 	bl	80009f8 <__aeabi_dcmpgt>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d017      	beq.n	8001518 <rt_powd_snf+0xc8>
        if (u1 > 0.0) {
 80014e8:	f04f 0200 	mov.w	r2, #0
 80014ec:	f04f 0300 	mov.w	r3, #0
 80014f0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80014f4:	f7ff fa80 	bl	80009f8 <__aeabi_dcmpgt>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d005      	beq.n	800150a <rt_powd_snf+0xba>
          y = (rtInf);
 80014fe:	4b5f      	ldr	r3, [pc, #380]	; (800167c <rt_powd_snf+0x22c>)
 8001500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001504:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001508:	e0ad      	b.n	8001666 <rt_powd_snf+0x216>
        } else {
          y = 0.0;
 800150a:	f04f 0200 	mov.w	r2, #0
 800150e:	f04f 0300 	mov.w	r3, #0
 8001512:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001516:	e0a6      	b.n	8001666 <rt_powd_snf+0x216>
        }
      } else if (u1 > 0.0) {
 8001518:	f04f 0200 	mov.w	r2, #0
 800151c:	f04f 0300 	mov.w	r3, #0
 8001520:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001524:	f7ff fa68 	bl	80009f8 <__aeabi_dcmpgt>
 8001528:	4603      	mov	r3, r0
 800152a:	2b00      	cmp	r3, #0
 800152c:	d006      	beq.n	800153c <rt_powd_snf+0xec>
        y = 0.0;
 800152e:	f04f 0200 	mov.w	r2, #0
 8001532:	f04f 0300 	mov.w	r3, #0
 8001536:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 800153a:	e094      	b.n	8001666 <rt_powd_snf+0x216>
      } else {
        y = (rtInf);
 800153c:	4b4f      	ldr	r3, [pc, #316]	; (800167c <rt_powd_snf+0x22c>)
 800153e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001542:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001546:	e08e      	b.n	8001666 <rt_powd_snf+0x216>
      }
    } else if (tmp_0 == 0.0) {
 8001548:	f04f 0200 	mov.w	r2, #0
 800154c:	f04f 0300 	mov.w	r3, #0
 8001550:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001554:	f7ff fa28 	bl	80009a8 <__aeabi_dcmpeq>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d005      	beq.n	800156a <rt_powd_snf+0x11a>
      y = 1.0;
 800155e:	f04f 0200 	mov.w	r2, #0
 8001562:	4b45      	ldr	r3, [pc, #276]	; (8001678 <rt_powd_snf+0x228>)
 8001564:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001568:	e07d      	b.n	8001666 <rt_powd_snf+0x216>
    } else if (tmp_0 == 1.0) {
 800156a:	f04f 0200 	mov.w	r2, #0
 800156e:	4b42      	ldr	r3, [pc, #264]	; (8001678 <rt_powd_snf+0x228>)
 8001570:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001574:	f7ff fa18 	bl	80009a8 <__aeabi_dcmpeq>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d01b      	beq.n	80015b6 <rt_powd_snf+0x166>
      if (u1 > 0.0) {
 800157e:	f04f 0200 	mov.w	r2, #0
 8001582:	f04f 0300 	mov.w	r3, #0
 8001586:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800158a:	f7ff fa35 	bl	80009f8 <__aeabi_dcmpgt>
 800158e:	4603      	mov	r3, r0
 8001590:	2b00      	cmp	r3, #0
 8001592:	d004      	beq.n	800159e <rt_powd_snf+0x14e>
        y = u0;
 8001594:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001598:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 800159c:	e063      	b.n	8001666 <rt_powd_snf+0x216>
      } else {
        y = 1.0 / u0;
 800159e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80015a2:	f04f 0000 	mov.w	r0, #0
 80015a6:	4934      	ldr	r1, [pc, #208]	; (8001678 <rt_powd_snf+0x228>)
 80015a8:	f7ff f8c0 	bl	800072c <__aeabi_ddiv>
 80015ac:	4602      	mov	r2, r0
 80015ae:	460b      	mov	r3, r1
 80015b0:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80015b4:	e057      	b.n	8001666 <rt_powd_snf+0x216>
      }
    } else if (u1 == 2.0) {
 80015b6:	f04f 0200 	mov.w	r2, #0
 80015ba:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80015be:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80015c2:	f7ff f9f1 	bl	80009a8 <__aeabi_dcmpeq>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d00a      	beq.n	80015e2 <rt_powd_snf+0x192>
      y = u0 * u0;
 80015cc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80015d0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80015d4:	f7fe ff80 	bl	80004d8 <__aeabi_dmul>
 80015d8:	4602      	mov	r2, r0
 80015da:	460b      	mov	r3, r1
 80015dc:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80015e0:	e041      	b.n	8001666 <rt_powd_snf+0x216>
    } else if ((u1 == 0.5) && (u0 >= 0.0)) {
 80015e2:	f04f 0200 	mov.w	r2, #0
 80015e6:	4b26      	ldr	r3, [pc, #152]	; (8001680 <rt_powd_snf+0x230>)
 80015e8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80015ec:	f7ff f9dc 	bl	80009a8 <__aeabi_dcmpeq>
 80015f0:	4603      	mov	r3, r0
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d011      	beq.n	800161a <rt_powd_snf+0x1ca>
 80015f6:	f04f 0200 	mov.w	r2, #0
 80015fa:	f04f 0300 	mov.w	r3, #0
 80015fe:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001602:	f7ff f9ef 	bl	80009e4 <__aeabi_dcmpge>
 8001606:	4603      	mov	r3, r0
 8001608:	2b00      	cmp	r3, #0
 800160a:	d006      	beq.n	800161a <rt_powd_snf+0x1ca>
      y = sqrt(u0);
 800160c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001610:	f007 f8ae 	bl	8008770 <sqrt>
 8001614:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
 8001618:	e025      	b.n	8001666 <rt_powd_snf+0x216>
    } else if ((u0 < 0.0) && (u1 > floor(u1))) {
 800161a:	f04f 0200 	mov.w	r2, #0
 800161e:	f04f 0300 	mov.w	r3, #0
 8001622:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001626:	f7ff f9c9 	bl	80009bc <__aeabi_dcmplt>
 800162a:	4603      	mov	r3, r0
 800162c:	2b00      	cmp	r3, #0
 800162e:	d012      	beq.n	8001656 <rt_powd_snf+0x206>
 8001630:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001634:	f007 f9a0 	bl	8008978 <floor>
 8001638:	4602      	mov	r2, r0
 800163a:	460b      	mov	r3, r1
 800163c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001640:	f7ff f9da 	bl	80009f8 <__aeabi_dcmpgt>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	d005      	beq.n	8001656 <rt_powd_snf+0x206>
      y = (rtNaN);
 800164a:	4b0a      	ldr	r3, [pc, #40]	; (8001674 <rt_powd_snf+0x224>)
 800164c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001650:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001654:	e007      	b.n	8001666 <rt_powd_snf+0x216>
    } else {
      y = pow(u0, u1);
 8001656:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800165a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800165e:	f007 f81f 	bl	80086a0 <pow>
 8001662:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
    }
  }

  return y;
 8001666:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
}
 800166a:	4610      	mov	r0, r2
 800166c:	4619      	mov	r1, r3
 800166e:	3730      	adds	r7, #48	; 0x30
 8001670:	46bd      	mov	sp, r7
 8001672:	bdb0      	pop	{r4, r5, r7, pc}
 8001674:	20000568 	.word	0x20000568
 8001678:	3ff00000 	.word	0x3ff00000
 800167c:	20000558 	.word	0x20000558
 8001680:	3fe00000 	.word	0x3fe00000
 8001684:	00000000 	.word	0x00000000

08001688 <EngTrModel_step>:

/* Model step function */
void EngTrModel_step(void)
{
 8001688:	b5b0      	push	{r4, r5, r7, lr}
 800168a:	b08c      	sub	sp, #48	; 0x30
 800168c:	af06      	add	r7, sp, #24
  int32_T sfEvent;
  real_T InterpDown;
  real_T InterpUp;

  /* DiscreteIntegrator: '<S1>/Discrete-Time Integrator' */
  EngTrModel_B.EngineRPM = EngTrModel_DW.DiscreteTimeIntegrator_DSTATE;
 800168e:	4b8c      	ldr	r3, [pc, #560]	; (80018c0 <EngTrModel_step+0x238>)
 8001690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001694:	498b      	ldr	r1, [pc, #556]	; (80018c4 <EngTrModel_step+0x23c>)
 8001696:	e9c1 2300 	strd	r2, r3, [r1]

  /* Outport: '<Root>/EngineSpeed' */
  EngTrModel_Y.EngineSpeed = EngTrModel_B.EngineRPM;
 800169a:	4b8a      	ldr	r3, [pc, #552]	; (80018c4 <EngTrModel_step+0x23c>)
 800169c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016a0:	4989      	ldr	r1, [pc, #548]	; (80018c8 <EngTrModel_step+0x240>)
 80016a2:	e9c1 2300 	strd	r2, r3, [r1]
   *  Gain: '<S8>/ToLinearSpeed'
   */
  /* Unit Conversion - from: ft/min to: mph
     Expression: output = (0.0113636*input) + (0) */
  EngTrModel_B.VehicleSpeed = 6.2831853071795862 *
    EngTrModel_DW.WheelSpeed_DSTATE * 0.011363636363636364;
 80016a6:	4b86      	ldr	r3, [pc, #536]	; (80018c0 <EngTrModel_step+0x238>)
 80016a8:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
  EngTrModel_B.VehicleSpeed = 6.2831853071795862 *
 80016ac:	a380      	add	r3, pc, #512	; (adr r3, 80018b0 <EngTrModel_step+0x228>)
 80016ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016b2:	f7fe ff11 	bl	80004d8 <__aeabi_dmul>
 80016b6:	4602      	mov	r2, r0
 80016b8:	460b      	mov	r3, r1
 80016ba:	4610      	mov	r0, r2
 80016bc:	4619      	mov	r1, r3
    EngTrModel_DW.WheelSpeed_DSTATE * 0.011363636363636364;
 80016be:	a37e      	add	r3, pc, #504	; (adr r3, 80018b8 <EngTrModel_step+0x230>)
 80016c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016c4:	f7fe ff08 	bl	80004d8 <__aeabi_dmul>
 80016c8:	4602      	mov	r2, r0
 80016ca:	460b      	mov	r3, r1
  EngTrModel_B.VehicleSpeed = 6.2831853071795862 *
 80016cc:	497d      	ldr	r1, [pc, #500]	; (80018c4 <EngTrModel_step+0x23c>)
 80016ce:	e9c1 2302 	strd	r2, r3, [r1, #8]

  /* Chart: '<Root>/ShiftLogic' */
  sfEvent = EngTrModel_CALL_EVENT;
 80016d2:	f04f 33ff 	mov.w	r3, #4294967295
 80016d6:	607b      	str	r3, [r7, #4]
  if (EngTrModel_DW.temporalCounter_i1 < MAX_uint32_T) {
 80016d8:	4b79      	ldr	r3, [pc, #484]	; (80018c0 <EngTrModel_step+0x238>)
 80016da:	69db      	ldr	r3, [r3, #28]
 80016dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016e0:	d004      	beq.n	80016ec <EngTrModel_step+0x64>
    EngTrModel_DW.temporalCounter_i1++;
 80016e2:	4b77      	ldr	r3, [pc, #476]	; (80018c0 <EngTrModel_step+0x238>)
 80016e4:	69db      	ldr	r3, [r3, #28]
 80016e6:	3301      	adds	r3, #1
 80016e8:	4a75      	ldr	r2, [pc, #468]	; (80018c0 <EngTrModel_step+0x238>)
 80016ea:	61d3      	str	r3, [r2, #28]
  }

  if (EngTrModel_DW.is_active_c1_EngTrModel == 0U) {
 80016ec:	4b74      	ldr	r3, [pc, #464]	; (80018c0 <EngTrModel_step+0x238>)
 80016ee:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d11a      	bne.n	800172c <EngTrModel_step+0xa4>
    EngTrModel_DW.is_active_c1_EngTrModel = 1U;
 80016f6:	4b72      	ldr	r3, [pc, #456]	; (80018c0 <EngTrModel_step+0x238>)
 80016f8:	2201      	movs	r2, #1
 80016fa:	f883 2020 	strb.w	r2, [r3, #32]
    EngTrModel_DW.is_active_gear_state = 1U;
 80016fe:	4b70      	ldr	r3, [pc, #448]	; (80018c0 <EngTrModel_step+0x238>)
 8001700:	2201      	movs	r2, #1
 8001702:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
    EngTrModel_DW.is_gear_state = EngTrModel_IN_first;
 8001706:	4b6e      	ldr	r3, [pc, #440]	; (80018c0 <EngTrModel_step+0x238>)
 8001708:	2201      	movs	r2, #1
 800170a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    EngTrModel_B.Gear = 1.0;
 800170e:	496d      	ldr	r1, [pc, #436]	; (80018c4 <EngTrModel_step+0x23c>)
 8001710:	f04f 0200 	mov.w	r2, #0
 8001714:	4b6d      	ldr	r3, [pc, #436]	; (80018cc <EngTrModel_step+0x244>)
 8001716:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    EngTrModel_DW.is_active_selection_state = 1U;
 800171a:	4b69      	ldr	r3, [pc, #420]	; (80018c0 <EngTrModel_step+0x238>)
 800171c:	2201      	movs	r2, #1
 800171e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    EngTrModel_DW.is_selection_state = EngTrModel_IN_steady_state;
 8001722:	4b67      	ldr	r3, [pc, #412]	; (80018c0 <EngTrModel_step+0x238>)
 8001724:	2202      	movs	r2, #2
 8001726:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
 800172a:	e0e4      	b.n	80018f6 <EngTrModel_step+0x26e>
  } else {
    if (EngTrModel_DW.is_active_gear_state != 0U) {
 800172c:	4b64      	ldr	r3, [pc, #400]	; (80018c0 <EngTrModel_step+0x238>)
 800172e:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001732:	2b00      	cmp	r3, #0
 8001734:	d003      	beq.n	800173e <EngTrModel_step+0xb6>
      EngTrModel_gear_state(&sfEvent);
 8001736:	1d3b      	adds	r3, r7, #4
 8001738:	4618      	mov	r0, r3
 800173a:	f7ff fe03 	bl	8001344 <EngTrModel_gear_state>
    }

    if (EngTrModel_DW.is_active_selection_state != 0U) {
 800173e:	4b60      	ldr	r3, [pc, #384]	; (80018c0 <EngTrModel_step+0x238>)
 8001740:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001744:	2b00      	cmp	r3, #0
 8001746:	f000 80d6 	beq.w	80018f6 <EngTrModel_step+0x26e>
      /* Outputs for Function Call SubSystem: '<S2>/ComputeThreshold' */
      /* Lookup_n-D: '<S5>/InterpDown' incorporates:
       *  Inport: '<Root>/Throttle'
       */
      InterpDown = look2_binlxpw(EngTrModel_U.Throttle, EngTrModel_B.Gear,
 800174a:	4b61      	ldr	r3, [pc, #388]	; (80018d0 <EngTrModel_step+0x248>)
 800174c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001750:	4b5c      	ldr	r3, [pc, #368]	; (80018c4 <EngTrModel_step+0x23c>)
 8001752:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8001756:	2406      	movs	r4, #6
 8001758:	9404      	str	r4, [sp, #16]
 800175a:	4c5e      	ldr	r4, [pc, #376]	; (80018d4 <EngTrModel_step+0x24c>)
 800175c:	9403      	str	r4, [sp, #12]
 800175e:	4c5e      	ldr	r4, [pc, #376]	; (80018d8 <EngTrModel_step+0x250>)
 8001760:	9402      	str	r4, [sp, #8]
 8001762:	4c5e      	ldr	r4, [pc, #376]	; (80018dc <EngTrModel_step+0x254>)
 8001764:	9401      	str	r4, [sp, #4]
 8001766:	4c5e      	ldr	r4, [pc, #376]	; (80018e0 <EngTrModel_step+0x258>)
 8001768:	9400      	str	r4, [sp, #0]
 800176a:	f7ff fb0b 	bl	8000d84 <look2_binlxpw>
 800176e:	e9c7 0104 	strd	r0, r1, [r7, #16]
        EngTrModel_ConstP.InterpDown_tableData, EngTrModel_ConstP.pooled6, 6U);

      /* Lookup_n-D: '<S5>/InterpUp' incorporates:
       *  Inport: '<Root>/Throttle'
       */
      InterpUp = look2_binlxpw(EngTrModel_U.Throttle, EngTrModel_B.Gear,
 8001772:	4b57      	ldr	r3, [pc, #348]	; (80018d0 <EngTrModel_step+0x248>)
 8001774:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001778:	4b52      	ldr	r3, [pc, #328]	; (80018c4 <EngTrModel_step+0x23c>)
 800177a:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 800177e:	2406      	movs	r4, #6
 8001780:	9404      	str	r4, [sp, #16]
 8001782:	4c54      	ldr	r4, [pc, #336]	; (80018d4 <EngTrModel_step+0x24c>)
 8001784:	9403      	str	r4, [sp, #12]
 8001786:	4c57      	ldr	r4, [pc, #348]	; (80018e4 <EngTrModel_step+0x25c>)
 8001788:	9402      	str	r4, [sp, #8]
 800178a:	4c54      	ldr	r4, [pc, #336]	; (80018dc <EngTrModel_step+0x254>)
 800178c:	9401      	str	r4, [sp, #4]
 800178e:	4c56      	ldr	r4, [pc, #344]	; (80018e8 <EngTrModel_step+0x260>)
 8001790:	9400      	str	r4, [sp, #0]
 8001792:	f7ff faf7 	bl	8000d84 <look2_binlxpw>
 8001796:	e9c7 0102 	strd	r0, r1, [r7, #8]
        EngTrModel_ConstP.InterpUp_bp01Data, EngTrModel_ConstP.pooled2,
        EngTrModel_ConstP.InterpUp_tableData, EngTrModel_ConstP.pooled6, 6U);

      /* End of Outputs for SubSystem: '<S2>/ComputeThreshold' */
      switch (EngTrModel_DW.is_selection_state) {
 800179a:	4b49      	ldr	r3, [pc, #292]	; (80018c0 <EngTrModel_step+0x238>)
 800179c:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 80017a0:	2b03      	cmp	r3, #3
 80017a2:	d05a      	beq.n	800185a <EngTrModel_step+0x1d2>
 80017a4:	2b03      	cmp	r3, #3
 80017a6:	f300 80a6 	bgt.w	80018f6 <EngTrModel_step+0x26e>
 80017aa:	2b01      	cmp	r3, #1
 80017ac:	d002      	beq.n	80017b4 <EngTrModel_step+0x12c>
 80017ae:	2b02      	cmp	r3, #2
 80017b0:	d02e      	beq.n	8001810 <EngTrModel_step+0x188>
 80017b2:	e0a0      	b.n	80018f6 <EngTrModel_step+0x26e>
       case EngTrModel_IN_downshifting:
        if ((EngTrModel_DW.temporalCounter_i1 >= (uint32_T)2.0) &&
 80017b4:	4b42      	ldr	r3, [pc, #264]	; (80018c0 <EngTrModel_step+0x238>)
 80017b6:	69db      	ldr	r3, [r3, #28]
 80017b8:	2b01      	cmp	r3, #1
 80017ba:	d919      	bls.n	80017f0 <EngTrModel_step+0x168>
            (EngTrModel_B.VehicleSpeed <= InterpDown)) {
 80017bc:	4b41      	ldr	r3, [pc, #260]	; (80018c4 <EngTrModel_step+0x23c>)
 80017be:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
        if ((EngTrModel_DW.temporalCounter_i1 >= (uint32_T)2.0) &&
 80017c2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80017c6:	f7ff f90d 	bl	80009e4 <__aeabi_dcmpge>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d00f      	beq.n	80017f0 <EngTrModel_step+0x168>
          sfEvent = EngTrModel_event_DOWN;
 80017d0:	2300      	movs	r3, #0
 80017d2:	607b      	str	r3, [r7, #4]
          if (EngTrModel_DW.is_active_gear_state != 0U) {
 80017d4:	4b3a      	ldr	r3, [pc, #232]	; (80018c0 <EngTrModel_step+0x238>)
 80017d6:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d003      	beq.n	80017e6 <EngTrModel_step+0x15e>
            EngTrModel_gear_state(&sfEvent);
 80017de:	1d3b      	adds	r3, r7, #4
 80017e0:	4618      	mov	r0, r3
 80017e2:	f7ff fdaf 	bl	8001344 <EngTrModel_gear_state>
          }

          EngTrModel_DW.is_selection_state = EngTrModel_IN_steady_state;
 80017e6:	4b36      	ldr	r3, [pc, #216]	; (80018c0 <EngTrModel_step+0x238>)
 80017e8:	2202      	movs	r2, #2
 80017ea:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
        } else {
          if (EngTrModel_B.VehicleSpeed > InterpDown) {
            EngTrModel_DW.is_selection_state = EngTrModel_IN_steady_state;
          }
        }
        break;
 80017ee:	e082      	b.n	80018f6 <EngTrModel_step+0x26e>
          if (EngTrModel_B.VehicleSpeed > InterpDown) {
 80017f0:	4b34      	ldr	r3, [pc, #208]	; (80018c4 <EngTrModel_step+0x23c>)
 80017f2:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80017f6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80017fa:	f7ff f8df 	bl	80009bc <__aeabi_dcmplt>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	d100      	bne.n	8001806 <EngTrModel_step+0x17e>
        break;
 8001804:	e077      	b.n	80018f6 <EngTrModel_step+0x26e>
            EngTrModel_DW.is_selection_state = EngTrModel_IN_steady_state;
 8001806:	4b2e      	ldr	r3, [pc, #184]	; (80018c0 <EngTrModel_step+0x238>)
 8001808:	2202      	movs	r2, #2
 800180a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
        break;
 800180e:	e072      	b.n	80018f6 <EngTrModel_step+0x26e>

       case EngTrModel_IN_steady_state:
        if (EngTrModel_B.VehicleSpeed > InterpUp) {
 8001810:	4b2c      	ldr	r3, [pc, #176]	; (80018c4 <EngTrModel_step+0x23c>)
 8001812:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001816:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800181a:	f7ff f8cf 	bl	80009bc <__aeabi_dcmplt>
 800181e:	4603      	mov	r3, r0
 8001820:	2b00      	cmp	r3, #0
 8001822:	d007      	beq.n	8001834 <EngTrModel_step+0x1ac>
          EngTrModel_DW.is_selection_state = EngTrModel_IN_upshifting;
 8001824:	4b26      	ldr	r3, [pc, #152]	; (80018c0 <EngTrModel_step+0x238>)
 8001826:	2203      	movs	r2, #3
 8001828:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
          EngTrModel_DW.temporalCounter_i1 = 0U;
 800182c:	4b24      	ldr	r3, [pc, #144]	; (80018c0 <EngTrModel_step+0x238>)
 800182e:	2200      	movs	r2, #0
 8001830:	61da      	str	r2, [r3, #28]
          if (EngTrModel_B.VehicleSpeed < InterpDown) {
            EngTrModel_DW.is_selection_state = EngTrModel_IN_downshifting;
            EngTrModel_DW.temporalCounter_i1 = 0U;
          }
        }
        break;
 8001832:	e060      	b.n	80018f6 <EngTrModel_step+0x26e>
          if (EngTrModel_B.VehicleSpeed < InterpDown) {
 8001834:	4b23      	ldr	r3, [pc, #140]	; (80018c4 <EngTrModel_step+0x23c>)
 8001836:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800183a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800183e:	f7ff f8db 	bl	80009f8 <__aeabi_dcmpgt>
 8001842:	4603      	mov	r3, r0
 8001844:	2b00      	cmp	r3, #0
 8001846:	d100      	bne.n	800184a <EngTrModel_step+0x1c2>
        break;
 8001848:	e055      	b.n	80018f6 <EngTrModel_step+0x26e>
            EngTrModel_DW.is_selection_state = EngTrModel_IN_downshifting;
 800184a:	4b1d      	ldr	r3, [pc, #116]	; (80018c0 <EngTrModel_step+0x238>)
 800184c:	2201      	movs	r2, #1
 800184e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
            EngTrModel_DW.temporalCounter_i1 = 0U;
 8001852:	4b1b      	ldr	r3, [pc, #108]	; (80018c0 <EngTrModel_step+0x238>)
 8001854:	2200      	movs	r2, #0
 8001856:	61da      	str	r2, [r3, #28]
        break;
 8001858:	e04d      	b.n	80018f6 <EngTrModel_step+0x26e>

       case EngTrModel_IN_upshifting:
        if ((EngTrModel_DW.temporalCounter_i1 >= (uint32_T)2.0) &&
 800185a:	4b19      	ldr	r3, [pc, #100]	; (80018c0 <EngTrModel_step+0x238>)
 800185c:	69db      	ldr	r3, [r3, #28]
 800185e:	2b01      	cmp	r3, #1
 8001860:	d919      	bls.n	8001896 <EngTrModel_step+0x20e>
            (EngTrModel_B.VehicleSpeed >= InterpUp)) {
 8001862:	4b18      	ldr	r3, [pc, #96]	; (80018c4 <EngTrModel_step+0x23c>)
 8001864:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
        if ((EngTrModel_DW.temporalCounter_i1 >= (uint32_T)2.0) &&
 8001868:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800186c:	f7ff f8b0 	bl	80009d0 <__aeabi_dcmple>
 8001870:	4603      	mov	r3, r0
 8001872:	2b00      	cmp	r3, #0
 8001874:	d00f      	beq.n	8001896 <EngTrModel_step+0x20e>
          sfEvent = EngTrModel_event_UP;
 8001876:	2301      	movs	r3, #1
 8001878:	607b      	str	r3, [r7, #4]
          if (EngTrModel_DW.is_active_gear_state != 0U) {
 800187a:	4b11      	ldr	r3, [pc, #68]	; (80018c0 <EngTrModel_step+0x238>)
 800187c:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001880:	2b00      	cmp	r3, #0
 8001882:	d003      	beq.n	800188c <EngTrModel_step+0x204>
            EngTrModel_gear_state(&sfEvent);
 8001884:	1d3b      	adds	r3, r7, #4
 8001886:	4618      	mov	r0, r3
 8001888:	f7ff fd5c 	bl	8001344 <EngTrModel_gear_state>
          }

          EngTrModel_DW.is_selection_state = EngTrModel_IN_steady_state;
 800188c:	4b0c      	ldr	r3, [pc, #48]	; (80018c0 <EngTrModel_step+0x238>)
 800188e:	2202      	movs	r2, #2
 8001890:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
        } else {
          if (EngTrModel_B.VehicleSpeed < InterpUp) {
            EngTrModel_DW.is_selection_state = EngTrModel_IN_steady_state;
          }
        }
        break;
 8001894:	e02e      	b.n	80018f4 <EngTrModel_step+0x26c>
          if (EngTrModel_B.VehicleSpeed < InterpUp) {
 8001896:	4b0b      	ldr	r3, [pc, #44]	; (80018c4 <EngTrModel_step+0x23c>)
 8001898:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800189c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80018a0:	f7ff f8aa 	bl	80009f8 <__aeabi_dcmpgt>
 80018a4:	4603      	mov	r3, r0
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d120      	bne.n	80018ec <EngTrModel_step+0x264>
        break;
 80018aa:	e023      	b.n	80018f4 <EngTrModel_step+0x26c>
 80018ac:	f3af 8000 	nop.w
 80018b0:	54442d18 	.word	0x54442d18
 80018b4:	401921fb 	.word	0x401921fb
 80018b8:	745d1746 	.word	0x745d1746
 80018bc:	3f8745d1 	.word	0x3f8745d1
 80018c0:	20000238 	.word	0x20000238
 80018c4:	20000208 	.word	0x20000208
 80018c8:	20000270 	.word	0x20000270
 80018cc:	3ff00000 	.word	0x3ff00000
 80018d0:	20000260 	.word	0x20000260
 80018d4:	0800a050 	.word	0x0800a050
 80018d8:	08009820 	.word	0x08009820
 80018dc:	08009910 	.word	0x08009910
 80018e0:	080098e0 	.word	0x080098e0
 80018e4:	08009930 	.word	0x08009930
 80018e8:	080099f0 	.word	0x080099f0
            EngTrModel_DW.is_selection_state = EngTrModel_IN_steady_state;
 80018ec:	4b84      	ldr	r3, [pc, #528]	; (8001b00 <EngTrModel_step+0x478>)
 80018ee:	2202      	movs	r2, #2
 80018f0:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
        break;
 80018f4:	bf00      	nop
  }

  /* End of Chart: '<Root>/ShiftLogic' */

  /* Lookup_n-D: '<S7>/Table' */
  InterpDown = look1_binlxpw(EngTrModel_B.Gear, EngTrModel_ConstP.pooled2,
 80018f6:	4b83      	ldr	r3, [pc, #524]	; (8001b04 <EngTrModel_step+0x47c>)
 80018f8:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 80018fc:	2303      	movs	r3, #3
 80018fe:	9300      	str	r3, [sp, #0]
 8001900:	4b81      	ldr	r3, [pc, #516]	; (8001b08 <EngTrModel_step+0x480>)
 8001902:	4a82      	ldr	r2, [pc, #520]	; (8001b0c <EngTrModel_step+0x484>)
 8001904:	f7ff fc3a 	bl	800117c <look1_binlxpw>
 8001908:	e9c7 0104 	strd	r0, r1, [r7, #16]
    EngTrModel_ConstP.Table_tableData, 3U);

  /* Gain: '<S4>/FinalDriveRatio2' incorporates:
   *  DiscreteIntegrator: '<S4>/WheelSpeed'
   */
  EngTrModel_B.TransmissionRPM = 3.23 * EngTrModel_DW.WheelSpeed_DSTATE;
 800190c:	4b7c      	ldr	r3, [pc, #496]	; (8001b00 <EngTrModel_step+0x478>)
 800190e:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001912:	a375      	add	r3, pc, #468	; (adr r3, 8001ae8 <EngTrModel_step+0x460>)
 8001914:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001918:	f7fe fdde 	bl	80004d8 <__aeabi_dmul>
 800191c:	4602      	mov	r2, r0
 800191e:	460b      	mov	r3, r1
 8001920:	4978      	ldr	r1, [pc, #480]	; (8001b04 <EngTrModel_step+0x47c>)
 8001922:	e9c1 2304 	strd	r2, r3, [r1, #16]

  /* Product: '<S6>/SpeedRatio' incorporates:
   *  Product: '<S7>/Product1'
   */
  if( EngTrModel_B.EngineRPM > 0)
 8001926:	4b77      	ldr	r3, [pc, #476]	; (8001b04 <EngTrModel_step+0x47c>)
 8001928:	e9d3 0100 	ldrd	r0, r1, [r3]
 800192c:	f04f 0200 	mov.w	r2, #0
 8001930:	f04f 0300 	mov.w	r3, #0
 8001934:	f7ff f860 	bl	80009f8 <__aeabi_dcmpgt>
 8001938:	4603      	mov	r3, r0
 800193a:	2b00      	cmp	r3, #0
 800193c:	d014      	beq.n	8001968 <EngTrModel_step+0x2e0>
	  InterpUp = InterpDown * EngTrModel_B.TransmissionRPM / EngTrModel_B.EngineRPM;
 800193e:	4b71      	ldr	r3, [pc, #452]	; (8001b04 <EngTrModel_step+0x47c>)
 8001940:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8001944:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001948:	f7fe fdc6 	bl	80004d8 <__aeabi_dmul>
 800194c:	4602      	mov	r2, r0
 800194e:	460b      	mov	r3, r1
 8001950:	4610      	mov	r0, r2
 8001952:	4619      	mov	r1, r3
 8001954:	4b6b      	ldr	r3, [pc, #428]	; (8001b04 <EngTrModel_step+0x47c>)
 8001956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800195a:	f7fe fee7 	bl	800072c <__aeabi_ddiv>
 800195e:	4602      	mov	r2, r0
 8001960:	460b      	mov	r3, r1
 8001962:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8001966:	e005      	b.n	8001974 <EngTrModel_step+0x2ec>
  else
	  InterpUp = 0.0;
 8001968:	f04f 0200 	mov.w	r2, #0
 800196c:	f04f 0300 	mov.w	r3, #0
 8001970:	e9c7 2302 	strd	r2, r3, [r7, #8]

  /* Fcn: '<S6>/Impeller' incorporates:
   *  Lookup_n-D: '<S6>/FactorK'
   *  Product: '<S6>/Quotient'
   */
  EngTrModel_B.ImpellerTorque = rt_powd_snf(EngTrModel_B.EngineRPM /
 8001974:	4b63      	ldr	r3, [pc, #396]	; (8001b04 <EngTrModel_step+0x47c>)
 8001976:	e9d3 4500 	ldrd	r4, r5, [r3]
    look1_binlxpw(InterpUp, EngTrModel_ConstP.pooled5,
 800197a:	2314      	movs	r3, #20
 800197c:	9300      	str	r3, [sp, #0]
 800197e:	4b64      	ldr	r3, [pc, #400]	; (8001b10 <EngTrModel_step+0x488>)
 8001980:	4a64      	ldr	r2, [pc, #400]	; (8001b14 <EngTrModel_step+0x48c>)
 8001982:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001986:	f7ff fbf9 	bl	800117c <look1_binlxpw>
 800198a:	4602      	mov	r2, r0
 800198c:	460b      	mov	r3, r1
  EngTrModel_B.ImpellerTorque = rt_powd_snf(EngTrModel_B.EngineRPM /
 800198e:	4620      	mov	r0, r4
 8001990:	4629      	mov	r1, r5
 8001992:	f7fe fecb 	bl	800072c <__aeabi_ddiv>
 8001996:	4602      	mov	r2, r0
 8001998:	460b      	mov	r3, r1
 800199a:	4610      	mov	r0, r2
 800199c:	4619      	mov	r1, r3
 800199e:	f04f 0200 	mov.w	r2, #0
 80019a2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80019a6:	f7ff fd53 	bl	8001450 <rt_powd_snf>
 80019aa:	4602      	mov	r2, r0
 80019ac:	460b      	mov	r3, r1
 80019ae:	4955      	ldr	r1, [pc, #340]	; (8001b04 <EngTrModel_step+0x47c>)
 80019b0:	e9c1 2306 	strd	r2, r3, [r1, #24]
                  EngTrModel_ConstP.FactorK_tableData, 20U), 2.0);

  /* Lookup_n-D: '<S6>/TorqueRatio' */
  InterpUp = look1_binlxpw(InterpUp, EngTrModel_ConstP.pooled5,
 80019b4:	2314      	movs	r3, #20
 80019b6:	9300      	str	r3, [sp, #0]
 80019b8:	4b57      	ldr	r3, [pc, #348]	; (8001b18 <EngTrModel_step+0x490>)
 80019ba:	4a56      	ldr	r2, [pc, #344]	; (8001b14 <EngTrModel_step+0x48c>)
 80019bc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80019c0:	f7ff fbdc 	bl	800117c <look1_binlxpw>
 80019c4:	e9c7 0102 	strd	r0, r1, [r7, #8]
    EngTrModel_ConstP.TorqueRatio_tableData, 20U);

  /* Product: '<S7>/Product' incorporates:
   *  Product: '<S6>/Turbine'
   */
  EngTrModel_B.OutputTorque = EngTrModel_B.ImpellerTorque * InterpUp *
 80019c8:	4b4e      	ldr	r3, [pc, #312]	; (8001b04 <EngTrModel_step+0x47c>)
 80019ca:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 80019ce:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80019d2:	f7fe fd81 	bl	80004d8 <__aeabi_dmul>
 80019d6:	4602      	mov	r2, r0
 80019d8:	460b      	mov	r3, r1
 80019da:	4610      	mov	r0, r2
 80019dc:	4619      	mov	r1, r3
 80019de:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80019e2:	f7fe fd79 	bl	80004d8 <__aeabi_dmul>
 80019e6:	4602      	mov	r2, r0
 80019e8:	460b      	mov	r3, r1
 80019ea:	4946      	ldr	r1, [pc, #280]	; (8001b04 <EngTrModel_step+0x47c>)
 80019ec:	e9c1 2308 	strd	r2, r3, [r1, #32]
    InterpDown;

  /* Outport: '<Root>/Gear' */
  EngTrModel_Y.Gear = EngTrModel_B.Gear;
 80019f0:	4b44      	ldr	r3, [pc, #272]	; (8001b04 <EngTrModel_step+0x47c>)
 80019f2:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80019f6:	4949      	ldr	r1, [pc, #292]	; (8001b1c <EngTrModel_step+0x494>)
 80019f8:	e9c1 2304 	strd	r2, r3, [r1, #16]

  /* Outport: '<Root>/VehicleSpeed' */
  EngTrModel_Y.VehicleSpeed = EngTrModel_B.VehicleSpeed;
 80019fc:	4b41      	ldr	r3, [pc, #260]	; (8001b04 <EngTrModel_step+0x47c>)
 80019fe:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001a02:	4946      	ldr	r1, [pc, #280]	; (8001b1c <EngTrModel_step+0x494>)
 8001a04:	e9c1 2302 	strd	r2, r3, [r1, #8]
   *  Gain: '<S1>/EnginePlusImpellerInertia'
   *  Inport: '<Root>/Throttle'
   *  Lookup_n-D: '<S1>/EngineTorque'
   *  Sum: '<S1>/Sum'
   */
  EngTrModel_DW.DiscreteTimeIntegrator_DSTATE += (look2_binlxpw
 8001a08:	4b45      	ldr	r3, [pc, #276]	; (8001b20 <EngTrModel_step+0x498>)
 8001a0a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001a0e:	4b3d      	ldr	r3, [pc, #244]	; (8001b04 <EngTrModel_step+0x47c>)
 8001a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a14:	240a      	movs	r4, #10
 8001a16:	9404      	str	r4, [sp, #16]
 8001a18:	4c42      	ldr	r4, [pc, #264]	; (8001b24 <EngTrModel_step+0x49c>)
 8001a1a:	9403      	str	r4, [sp, #12]
 8001a1c:	4c42      	ldr	r4, [pc, #264]	; (8001b28 <EngTrModel_step+0x4a0>)
 8001a1e:	9402      	str	r4, [sp, #8]
 8001a20:	4c42      	ldr	r4, [pc, #264]	; (8001b2c <EngTrModel_step+0x4a4>)
 8001a22:	9401      	str	r4, [sp, #4]
 8001a24:	4c42      	ldr	r4, [pc, #264]	; (8001b30 <EngTrModel_step+0x4a8>)
 8001a26:	9400      	str	r4, [sp, #0]
 8001a28:	f7ff f9ac 	bl	8000d84 <look2_binlxpw>
    (EngTrModel_U.Throttle, EngTrModel_B.EngineRPM,
     EngTrModel_ConstP.EngineTorque_bp01Data,
     EngTrModel_ConstP.EngineTorque_bp02Data,
     EngTrModel_ConstP.EngineTorque_tableData,
     EngTrModel_ConstP.EngineTorque_maxIndex, 10U) - EngTrModel_B.ImpellerTorque)
 8001a2c:	4b35      	ldr	r3, [pc, #212]	; (8001b04 <EngTrModel_step+0x47c>)
 8001a2e:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001a32:	f7fe fb99 	bl	8000168 <__aeabi_dsub>
 8001a36:	4602      	mov	r2, r0
 8001a38:	460b      	mov	r3, r1
 8001a3a:	4610      	mov	r0, r2
 8001a3c:	4619      	mov	r1, r3
    * 45.472138452209627 * 0.04;
 8001a3e:	a32c      	add	r3, pc, #176	; (adr r3, 8001af0 <EngTrModel_step+0x468>)
 8001a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a44:	f7fe fd48 	bl	80004d8 <__aeabi_dmul>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	460b      	mov	r3, r1
 8001a4c:	4610      	mov	r0, r2
 8001a4e:	4619      	mov	r1, r3
 8001a50:	a329      	add	r3, pc, #164	; (adr r3, 8001af8 <EngTrModel_step+0x470>)
 8001a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a56:	f7fe fd3f 	bl	80004d8 <__aeabi_dmul>
 8001a5a:	4602      	mov	r2, r0
 8001a5c:	460b      	mov	r3, r1
 8001a5e:	4610      	mov	r0, r2
 8001a60:	4619      	mov	r1, r3
  EngTrModel_DW.DiscreteTimeIntegrator_DSTATE += (look2_binlxpw
 8001a62:	4b27      	ldr	r3, [pc, #156]	; (8001b00 <EngTrModel_step+0x478>)
 8001a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a68:	f7fe fb80 	bl	800016c <__adddf3>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	460b      	mov	r3, r1
 8001a70:	4923      	ldr	r1, [pc, #140]	; (8001b00 <EngTrModel_step+0x478>)
 8001a72:	e9c1 2300 	strd	r2, r3, [r1]

  /* Signum: '<S4>/Sign' */
  if (EngTrModel_B.VehicleSpeed < 0.0) {
 8001a76:	4b23      	ldr	r3, [pc, #140]	; (8001b04 <EngTrModel_step+0x47c>)
 8001a78:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001a7c:	f04f 0200 	mov.w	r2, #0
 8001a80:	f04f 0300 	mov.w	r3, #0
 8001a84:	f7fe ff9a 	bl	80009bc <__aeabi_dcmplt>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d005      	beq.n	8001a9a <EngTrModel_step+0x412>
    InterpDown = -1.0;
 8001a8e:	f04f 0200 	mov.w	r2, #0
 8001a92:	4b28      	ldr	r3, [pc, #160]	; (8001b34 <EngTrModel_step+0x4ac>)
 8001a94:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8001a98:	e055      	b.n	8001b46 <EngTrModel_step+0x4be>
  } else if (EngTrModel_B.VehicleSpeed > 0.0) {
 8001a9a:	4b1a      	ldr	r3, [pc, #104]	; (8001b04 <EngTrModel_step+0x47c>)
 8001a9c:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001aa0:	f04f 0200 	mov.w	r2, #0
 8001aa4:	f04f 0300 	mov.w	r3, #0
 8001aa8:	f7fe ffa6 	bl	80009f8 <__aeabi_dcmpgt>
 8001aac:	4603      	mov	r3, r0
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d005      	beq.n	8001abe <EngTrModel_step+0x436>
    InterpDown = 1.0;
 8001ab2:	f04f 0200 	mov.w	r2, #0
 8001ab6:	4b20      	ldr	r3, [pc, #128]	; (8001b38 <EngTrModel_step+0x4b0>)
 8001ab8:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8001abc:	e043      	b.n	8001b46 <EngTrModel_step+0x4be>
  } else if (EngTrModel_B.VehicleSpeed == 0.0) {
 8001abe:	4b11      	ldr	r3, [pc, #68]	; (8001b04 <EngTrModel_step+0x47c>)
 8001ac0:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001ac4:	f04f 0200 	mov.w	r2, #0
 8001ac8:	f04f 0300 	mov.w	r3, #0
 8001acc:	f7fe ff6c 	bl	80009a8 <__aeabi_dcmpeq>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d032      	beq.n	8001b3c <EngTrModel_step+0x4b4>
    InterpDown = 0.0;
 8001ad6:	f04f 0200 	mov.w	r2, #0
 8001ada:	f04f 0300 	mov.w	r3, #0
 8001ade:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8001ae2:	e030      	b.n	8001b46 <EngTrModel_step+0x4be>
 8001ae4:	f3af 8000 	nop.w
 8001ae8:	3d70a3d7 	.word	0x3d70a3d7
 8001aec:	4009d70a 	.word	0x4009d70a
 8001af0:	0865b653 	.word	0x0865b653
 8001af4:	4046bc6f 	.word	0x4046bc6f
 8001af8:	47ae147b 	.word	0x47ae147b
 8001afc:	3fa47ae1 	.word	0x3fa47ae1
 8001b00:	20000238 	.word	0x20000238
 8001b04:	20000208 	.word	0x20000208
 8001b08:	08009e38 	.word	0x08009e38
 8001b0c:	08009910 	.word	0x08009910
 8001b10:	08009e58 	.word	0x08009e58
 8001b14:	08009f00 	.word	0x08009f00
 8001b18:	08009fa8 	.word	0x08009fa8
 8001b1c:	20000270 	.word	0x20000270
 8001b20:	20000260 	.word	0x20000260
 8001b24:	0800a058 	.word	0x0800a058
 8001b28:	08009a20 	.word	0x08009a20
 8001b2c:	08009de0 	.word	0x08009de0
 8001b30:	08009d90 	.word	0x08009d90
 8001b34:	bff00000 	.word	0xbff00000
 8001b38:	3ff00000 	.word	0x3ff00000
  } else {
    InterpDown = (rtNaN);
 8001b3c:	4b3a      	ldr	r3, [pc, #232]	; (8001c28 <EngTrModel_step+0x5a0>)
 8001b3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b42:	e9c7 2304 	strd	r2, r3, [r7, #16]
   *  Inport: '<Root>/Brake'
   *  Product: '<S4>/SignedLoad'
   *  Sum: '<S4>/Sum'
   *  Sum: '<S4>/Sum1'
   */
  EngTrModel_DW.WheelSpeed_DSTATE += (3.23 * EngTrModel_B.OutputTorque - ((0.02 *
 8001b46:	4b39      	ldr	r3, [pc, #228]	; (8001c2c <EngTrModel_step+0x5a4>)
 8001b48:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8001b4c:	a32e      	add	r3, pc, #184	; (adr r3, 8001c08 <EngTrModel_step+0x580>)
 8001b4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b52:	f7fe fcc1 	bl	80004d8 <__aeabi_dmul>
 8001b56:	4602      	mov	r2, r0
 8001b58:	460b      	mov	r3, r1
 8001b5a:	4614      	mov	r4, r2
 8001b5c:	461d      	mov	r5, r3
    rt_powd_snf(EngTrModel_B.VehicleSpeed, 2.0) + 40.0) +
 8001b5e:	4b33      	ldr	r3, [pc, #204]	; (8001c2c <EngTrModel_step+0x5a4>)
 8001b60:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001b64:	f04f 0200 	mov.w	r2, #0
 8001b68:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b6c:	f7ff fc70 	bl	8001450 <rt_powd_snf>
  EngTrModel_DW.WheelSpeed_DSTATE += (3.23 * EngTrModel_B.OutputTorque - ((0.02 *
 8001b70:	a327      	add	r3, pc, #156	; (adr r3, 8001c10 <EngTrModel_step+0x588>)
 8001b72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b76:	f7fe fcaf 	bl	80004d8 <__aeabi_dmul>
 8001b7a:	4602      	mov	r2, r0
 8001b7c:	460b      	mov	r3, r1
 8001b7e:	4610      	mov	r0, r2
 8001b80:	4619      	mov	r1, r3
    rt_powd_snf(EngTrModel_B.VehicleSpeed, 2.0) + 40.0) +
 8001b82:	f04f 0200 	mov.w	r2, #0
 8001b86:	4b2a      	ldr	r3, [pc, #168]	; (8001c30 <EngTrModel_step+0x5a8>)
 8001b88:	f7fe faf0 	bl	800016c <__adddf3>
 8001b8c:	4602      	mov	r2, r0
 8001b8e:	460b      	mov	r3, r1
 8001b90:	4610      	mov	r0, r2
 8001b92:	4619      	mov	r1, r3
    EngTrModel_U.BrakeTorque) * InterpDown) * 0.082684618362373577 * 0.04;
 8001b94:	4b27      	ldr	r3, [pc, #156]	; (8001c34 <EngTrModel_step+0x5ac>)
 8001b96:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    rt_powd_snf(EngTrModel_B.VehicleSpeed, 2.0) + 40.0) +
 8001b9a:	f7fe fae7 	bl	800016c <__adddf3>
 8001b9e:	4602      	mov	r2, r0
 8001ba0:	460b      	mov	r3, r1
 8001ba2:	4610      	mov	r0, r2
 8001ba4:	4619      	mov	r1, r3
    EngTrModel_U.BrakeTorque) * InterpDown) * 0.082684618362373577 * 0.04;
 8001ba6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001baa:	f7fe fc95 	bl	80004d8 <__aeabi_dmul>
 8001bae:	4602      	mov	r2, r0
 8001bb0:	460b      	mov	r3, r1
  EngTrModel_DW.WheelSpeed_DSTATE += (3.23 * EngTrModel_B.OutputTorque - ((0.02 *
 8001bb2:	4620      	mov	r0, r4
 8001bb4:	4629      	mov	r1, r5
 8001bb6:	f7fe fad7 	bl	8000168 <__aeabi_dsub>
 8001bba:	4602      	mov	r2, r0
 8001bbc:	460b      	mov	r3, r1
 8001bbe:	4610      	mov	r0, r2
 8001bc0:	4619      	mov	r1, r3
    EngTrModel_U.BrakeTorque) * InterpDown) * 0.082684618362373577 * 0.04;
 8001bc2:	a315      	add	r3, pc, #84	; (adr r3, 8001c18 <EngTrModel_step+0x590>)
 8001bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bc8:	f7fe fc86 	bl	80004d8 <__aeabi_dmul>
 8001bcc:	4602      	mov	r2, r0
 8001bce:	460b      	mov	r3, r1
 8001bd0:	4610      	mov	r0, r2
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	a312      	add	r3, pc, #72	; (adr r3, 8001c20 <EngTrModel_step+0x598>)
 8001bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bda:	f7fe fc7d 	bl	80004d8 <__aeabi_dmul>
 8001bde:	4602      	mov	r2, r0
 8001be0:	460b      	mov	r3, r1
 8001be2:	4610      	mov	r0, r2
 8001be4:	4619      	mov	r1, r3
  EngTrModel_DW.WheelSpeed_DSTATE += (3.23 * EngTrModel_B.OutputTorque - ((0.02 *
 8001be6:	4b14      	ldr	r3, [pc, #80]	; (8001c38 <EngTrModel_step+0x5b0>)
 8001be8:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001bec:	f7fe fabe 	bl	800016c <__adddf3>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	460b      	mov	r3, r1
 8001bf4:	4910      	ldr	r1, [pc, #64]	; (8001c38 <EngTrModel_step+0x5b0>)
 8001bf6:	e9c1 2302 	strd	r2, r3, [r1, #8]
}
 8001bfa:	bf00      	nop
 8001bfc:	3718      	adds	r7, #24
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bdb0      	pop	{r4, r5, r7, pc}
 8001c02:	bf00      	nop
 8001c04:	f3af 8000 	nop.w
 8001c08:	3d70a3d7 	.word	0x3d70a3d7
 8001c0c:	4009d70a 	.word	0x4009d70a
 8001c10:	47ae147b 	.word	0x47ae147b
 8001c14:	3f947ae1 	.word	0x3f947ae1
 8001c18:	b3bfa695 	.word	0xb3bfa695
 8001c1c:	3fb52ad1 	.word	0x3fb52ad1
 8001c20:	47ae147b 	.word	0x47ae147b
 8001c24:	3fa47ae1 	.word	0x3fa47ae1
 8001c28:	20000568 	.word	0x20000568
 8001c2c:	20000208 	.word	0x20000208
 8001c30:	40440000 	.word	0x40440000
 8001c34:	20000260 	.word	0x20000260
 8001c38:	20000238 	.word	0x20000238

08001c3c <EngTrModel_initialize>:

/* Model initialize function */
void EngTrModel_initialize(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	af00      	add	r7, sp, #0
  /* Registration code */

  /* initialize non-finites */
  rt_InitInfAndNaN(sizeof(real_T));
 8001c40:	2008      	movs	r0, #8
 8001c42:	f001 f9cd 	bl	8002fe0 <rt_InitInfAndNaN>
}
 8001c46:	bf00      	nop
 8001c48:	bd80      	pop	{r7, pc}
	...

08001c4c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b085      	sub	sp, #20
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	60f8      	str	r0, [r7, #12]
 8001c54:	60b9      	str	r1, [r7, #8]
 8001c56:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	4a06      	ldr	r2, [pc, #24]	; (8001c74 <vApplicationGetIdleTaskMemory+0x28>)
 8001c5c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001c5e:	68bb      	ldr	r3, [r7, #8]
 8001c60:	4a05      	ldr	r2, [pc, #20]	; (8001c78 <vApplicationGetIdleTaskMemory+0x2c>)
 8001c62:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2280      	movs	r2, #128	; 0x80
 8001c68:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001c6a:	bf00      	nop
 8001c6c:	3714      	adds	r7, #20
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bc80      	pop	{r7}
 8001c72:	4770      	bx	lr
 8001c74:	20000288 	.word	0x20000288
 8001c78:	20000328 	.word	0x20000328

08001c7c <LCD_Init>:
		{ 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 },
		{ 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 }
};

//Funcion que inicializa el LCD a 4 bits
void LCD_Init(void){
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b082      	sub	sp, #8
 8001c80:	af00      	add	r7, sp, #0
	char const *p;
	RCC->APB2ENR |= RCC_APB2ENR_IOPCEN;//		I/O port C clock enable
 8001c82:	4b56      	ldr	r3, [pc, #344]	; (8001ddc <LCD_Init+0x160>)
 8001c84:	699b      	ldr	r3, [r3, #24]
 8001c86:	4a55      	ldr	r2, [pc, #340]	; (8001ddc <LCD_Init+0x160>)
 8001c88:	f043 0310 	orr.w	r3, r3, #16
 8001c8c:	6193      	str	r3, [r2, #24]
   * RW, RS, EN, D4-D7 del LCD
   * como general purpose output push-pull and 50 MHz speed */

	 // Conexin recomendada de los pines:                                           *
	 // RS->PC6, RW->PC7, EN->PC8, D4->PC9, D5->PC10, D6->PC11, D7->PC12
	GPIOC->CRL &= ~GPIO_CRL_CNF6;
 8001c8e:	4b54      	ldr	r3, [pc, #336]	; (8001de0 <LCD_Init+0x164>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4a53      	ldr	r2, [pc, #332]	; (8001de0 <LCD_Init+0x164>)
 8001c94:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8001c98:	6013      	str	r3, [r2, #0]
	GPIOC->CRL |= GPIO_CRL_MODE6;
 8001c9a:	4b51      	ldr	r3, [pc, #324]	; (8001de0 <LCD_Init+0x164>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4a50      	ldr	r2, [pc, #320]	; (8001de0 <LCD_Init+0x164>)
 8001ca0:	f043 7340 	orr.w	r3, r3, #50331648	; 0x3000000
 8001ca4:	6013      	str	r3, [r2, #0]
	GPIOC->CRL &= ~GPIO_CRL_CNF7;
 8001ca6:	4b4e      	ldr	r3, [pc, #312]	; (8001de0 <LCD_Init+0x164>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4a4d      	ldr	r2, [pc, #308]	; (8001de0 <LCD_Init+0x164>)
 8001cac:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8001cb0:	6013      	str	r3, [r2, #0]
	GPIOC->CRL |= GPIO_CRL_MODE7;
 8001cb2:	4b4b      	ldr	r3, [pc, #300]	; (8001de0 <LCD_Init+0x164>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	4a4a      	ldr	r2, [pc, #296]	; (8001de0 <LCD_Init+0x164>)
 8001cb8:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
 8001cbc:	6013      	str	r3, [r2, #0]
	GPIOC->CRH &= ~GPIO_CRH_CNF8;
 8001cbe:	4b48      	ldr	r3, [pc, #288]	; (8001de0 <LCD_Init+0x164>)
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	4a47      	ldr	r2, [pc, #284]	; (8001de0 <LCD_Init+0x164>)
 8001cc4:	f023 030c 	bic.w	r3, r3, #12
 8001cc8:	6053      	str	r3, [r2, #4]
	GPIOC->CRH |= GPIO_CRH_MODE8;
 8001cca:	4b45      	ldr	r3, [pc, #276]	; (8001de0 <LCD_Init+0x164>)
 8001ccc:	685b      	ldr	r3, [r3, #4]
 8001cce:	4a44      	ldr	r2, [pc, #272]	; (8001de0 <LCD_Init+0x164>)
 8001cd0:	f043 0303 	orr.w	r3, r3, #3
 8001cd4:	6053      	str	r3, [r2, #4]
	GPIOC->CRH &= ~GPIO_CRH_CNF9;
 8001cd6:	4b42      	ldr	r3, [pc, #264]	; (8001de0 <LCD_Init+0x164>)
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	4a41      	ldr	r2, [pc, #260]	; (8001de0 <LCD_Init+0x164>)
 8001cdc:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001ce0:	6053      	str	r3, [r2, #4]
	GPIOC->CRH |= GPIO_CRH_MODE9;
 8001ce2:	4b3f      	ldr	r3, [pc, #252]	; (8001de0 <LCD_Init+0x164>)
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	4a3e      	ldr	r2, [pc, #248]	; (8001de0 <LCD_Init+0x164>)
 8001ce8:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8001cec:	6053      	str	r3, [r2, #4]
	GPIOC->CRH &= ~GPIO_CRH_CNF10;
 8001cee:	4b3c      	ldr	r3, [pc, #240]	; (8001de0 <LCD_Init+0x164>)
 8001cf0:	685b      	ldr	r3, [r3, #4]
 8001cf2:	4a3b      	ldr	r2, [pc, #236]	; (8001de0 <LCD_Init+0x164>)
 8001cf4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001cf8:	6053      	str	r3, [r2, #4]
	GPIOC->CRH |= GPIO_CRH_MODE10;
 8001cfa:	4b39      	ldr	r3, [pc, #228]	; (8001de0 <LCD_Init+0x164>)
 8001cfc:	685b      	ldr	r3, [r3, #4]
 8001cfe:	4a38      	ldr	r2, [pc, #224]	; (8001de0 <LCD_Init+0x164>)
 8001d00:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8001d04:	6053      	str	r3, [r2, #4]
	GPIOC->CRH &= ~GPIO_CRH_CNF11;
 8001d06:	4b36      	ldr	r3, [pc, #216]	; (8001de0 <LCD_Init+0x164>)
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	4a35      	ldr	r2, [pc, #212]	; (8001de0 <LCD_Init+0x164>)
 8001d0c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001d10:	6053      	str	r3, [r2, #4]
	GPIOC->CRH |= GPIO_CRH_MODE11;
 8001d12:	4b33      	ldr	r3, [pc, #204]	; (8001de0 <LCD_Init+0x164>)
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	4a32      	ldr	r2, [pc, #200]	; (8001de0 <LCD_Init+0x164>)
 8001d18:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8001d1c:	6053      	str	r3, [r2, #4]
	GPIOC->CRH &= ~GPIO_CRH_CNF12;
 8001d1e:	4b30      	ldr	r3, [pc, #192]	; (8001de0 <LCD_Init+0x164>)
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	4a2f      	ldr	r2, [pc, #188]	; (8001de0 <LCD_Init+0x164>)
 8001d24:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8001d28:	6053      	str	r3, [r2, #4]
	GPIOC->CRH |= GPIO_CRH_MODE12;
 8001d2a:	4b2d      	ldr	r3, [pc, #180]	; (8001de0 <LCD_Init+0x164>)
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	4a2c      	ldr	r2, [pc, #176]	; (8001de0 <LCD_Init+0x164>)
 8001d30:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 8001d34:	6053      	str	r3, [r2, #4]
  /* ****************************************************** */

	GPIOC->BSRR	 =	1U << LCD_D4_PIN_HIGH
 8001d36:	4b2a      	ldr	r3, [pc, #168]	; (8001de0 <LCD_Init+0x164>)
 8001d38:	4a2a      	ldr	r2, [pc, #168]	; (8001de4 <LCD_Init+0x168>)
 8001d3a:	611a      	str	r2, [r3, #16]
			|	1U << LCD_D5_PIN_HIGH
			|	1U << LCD_D6_PIN_LOW
			|	1U << LCD_D7_PIN_LOW;
	HAL_Delay(15);
 8001d3c:	200f      	movs	r0, #15
 8001d3e:	f001 fbff 	bl	8003540 <HAL_Delay>

	GPIOC->BSRR	 =	1U << LCD_D4_PIN_HIGH
 8001d42:	4b27      	ldr	r3, [pc, #156]	; (8001de0 <LCD_Init+0x164>)
 8001d44:	4a27      	ldr	r2, [pc, #156]	; (8001de4 <LCD_Init+0x168>)
 8001d46:	611a      	str	r2, [r3, #16]
			|	1U << LCD_D5_PIN_HIGH
			|	1U << LCD_D6_PIN_LOW
			|	1U << LCD_D7_PIN_LOW;
	LCD_Pulse_EN( );
 8001d48:	f000 f9d0 	bl	80020ec <LCD_Pulse_EN>
	HAL_Delay(5);//					deberia ser un delay de 4.1ms
 8001d4c:	2005      	movs	r0, #5
 8001d4e:	f001 fbf7 	bl	8003540 <HAL_Delay>

	GPIOC->BSRR	 =	1U << LCD_D4_PIN_HIGH
 8001d52:	4b23      	ldr	r3, [pc, #140]	; (8001de0 <LCD_Init+0x164>)
 8001d54:	4a23      	ldr	r2, [pc, #140]	; (8001de4 <LCD_Init+0x168>)
 8001d56:	611a      	str	r2, [r3, #16]
			|	1U << LCD_D5_PIN_HIGH
			|	1U << LCD_D6_PIN_LOW
			|	1U << LCD_D7_PIN_LOW;
	LCD_Pulse_EN( );
 8001d58:	f000 f9c8 	bl	80020ec <LCD_Pulse_EN>
	HAL_Delay(1);//					deberia ser un delay de 100us
 8001d5c:	2001      	movs	r0, #1
 8001d5e:	f001 fbef 	bl	8003540 <HAL_Delay>

	GPIOC->BSRR	 =	1U << LCD_D4_PIN_HIGH
 8001d62:	4b1f      	ldr	r3, [pc, #124]	; (8001de0 <LCD_Init+0x164>)
 8001d64:	4a1f      	ldr	r2, [pc, #124]	; (8001de4 <LCD_Init+0x168>)
 8001d66:	611a      	str	r2, [r3, #16]
			|	1U << LCD_D5_PIN_HIGH
			|	1U << LCD_D6_PIN_LOW
			|	1U << LCD_D7_PIN_LOW;
	LCD_Pulse_EN( );
 8001d68:	f000 f9c0 	bl	80020ec <LCD_Pulse_EN>

	while( LCD_Busy( ) );//				espera a que el LCD este operativo
 8001d6c:	bf00      	nop
 8001d6e:	f000 f973 	bl	8002058 <LCD_Busy>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d1fa      	bne.n	8001d6e <LCD_Init+0xf2>
	GPIOC->BSRR	 =	1U << LCD_D4_PIN_LOW
 8001d78:	4b19      	ldr	r3, [pc, #100]	; (8001de0 <LCD_Init+0x164>)
 8001d7a:	4a1b      	ldr	r2, [pc, #108]	; (8001de8 <LCD_Init+0x16c>)
 8001d7c:	611a      	str	r2, [r3, #16]
			|	1U << LCD_D5_PIN_HIGH
			|	1U << LCD_D6_PIN_LOW
			|	1U << LCD_D7_PIN_LOW;
	LCD_Pulse_EN( );
 8001d7e:	f000 f9b5 	bl	80020ec <LCD_Pulse_EN>

	while( LCD_Busy( ) );//				espera a que se complete
 8001d82:	bf00      	nop
 8001d84:	f000 f968 	bl	8002058 <LCD_Busy>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d1fa      	bne.n	8001d84 <LCD_Init+0x108>
	LCD_Write_Cmd( 0x28U );//			establecemos LCD como: datos 4-bit, #lineas=2, font=5x7 dots
 8001d8e:	2028      	movs	r0, #40	; 0x28
 8001d90:	f000 f894 	bl	8001ebc <LCD_Write_Cmd>
	LCD_Write_Cmd( 0x0CU );//			enciende el LCD sin cursor
 8001d94:	200c      	movs	r0, #12
 8001d96:	f000 f891 	bl	8001ebc <LCD_Write_Cmd>
	LCD_Write_Cmd( 0x06U );//			inicializa cursor
 8001d9a:	2006      	movs	r0, #6
 8001d9c:	f000 f88e 	bl	8001ebc <LCD_Write_Cmd>

	//Cargamos el caracter definido por el usuario en la CGRAM
	LCD_Write_Cmd( 0x40 );//			establece la direccion CGRAM desde 0
 8001da0:	2040      	movs	r0, #64	; 0x40
 8001da2:	f000 f88b 	bl	8001ebc <LCD_Write_Cmd>
	p = &UserFont[0][0];
 8001da6:	4b11      	ldr	r3, [pc, #68]	; (8001dec <LCD_Init+0x170>)
 8001da8:	607b      	str	r3, [r7, #4]

	for( int i = 0; i < sizeof( UserFont ); i++, p++ )
 8001daa:	2300      	movs	r3, #0
 8001dac:	603b      	str	r3, [r7, #0]
 8001dae:	e00a      	b.n	8001dc6 <LCD_Init+0x14a>
		LCD_Put_Char( *p );
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	781b      	ldrb	r3, [r3, #0]
 8001db4:	4618      	mov	r0, r3
 8001db6:	f000 f895 	bl	8001ee4 <LCD_Put_Char>
	for( int i = 0; i < sizeof( UserFont ); i++, p++ )
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	3301      	adds	r3, #1
 8001dbe:	603b      	str	r3, [r7, #0]
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	3301      	adds	r3, #1
 8001dc4:	607b      	str	r3, [r7, #4]
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	2b3f      	cmp	r3, #63	; 0x3f
 8001dca:	d9f1      	bls.n	8001db0 <LCD_Init+0x134>

	LCD_Write_Cmd( 0x80 );
 8001dcc:	2080      	movs	r0, #128	; 0x80
 8001dce:	f000 f875 	bl	8001ebc <LCD_Write_Cmd>
}
 8001dd2:	bf00      	nop
 8001dd4:	3708      	adds	r7, #8
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	40021000 	.word	0x40021000
 8001de0:	40011000 	.word	0x40011000
 8001de4:	18000600 	.word	0x18000600
 8001de8:	1a000400 	.word	0x1a000400
 8001dec:	0800a060 	.word	0x0800a060

08001df0 <LCD_Out_Data4>:

//Funcion que genera un strobe en el LCD
void LCD_Out_Data4(unsigned char val){
 8001df0:	b480      	push	{r7}
 8001df2:	b083      	sub	sp, #12
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	4603      	mov	r3, r0
 8001df8:	71fb      	strb	r3, [r7, #7]
	if( ( val & 0x01U ) == 0x01U )//			Bit[0]
 8001dfa:	79fb      	ldrb	r3, [r7, #7]
 8001dfc:	f003 0301 	and.w	r3, r3, #1
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d004      	beq.n	8001e0e <LCD_Out_Data4+0x1e>
		GPIOC->BSRR	=	1U << LCD_D4_PIN_HIGH;
 8001e04:	4b1b      	ldr	r3, [pc, #108]	; (8001e74 <LCD_Out_Data4+0x84>)
 8001e06:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e0a:	611a      	str	r2, [r3, #16]
 8001e0c:	e003      	b.n	8001e16 <LCD_Out_Data4+0x26>
	else
		GPIOC->BSRR	=	1U << LCD_D4_PIN_LOW;
 8001e0e:	4b19      	ldr	r3, [pc, #100]	; (8001e74 <LCD_Out_Data4+0x84>)
 8001e10:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001e14:	611a      	str	r2, [r3, #16]

	if( ( val & 0x02U ) == 0x02U )//			Bit[1]
 8001e16:	79fb      	ldrb	r3, [r7, #7]
 8001e18:	f003 0302 	and.w	r3, r3, #2
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d004      	beq.n	8001e2a <LCD_Out_Data4+0x3a>
		GPIOC->BSRR	=	1U << LCD_D5_PIN_HIGH;
 8001e20:	4b14      	ldr	r3, [pc, #80]	; (8001e74 <LCD_Out_Data4+0x84>)
 8001e22:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e26:	611a      	str	r2, [r3, #16]
 8001e28:	e003      	b.n	8001e32 <LCD_Out_Data4+0x42>
	else
		GPIOC->BSRR	=	1U << LCD_D5_PIN_LOW;
 8001e2a:	4b12      	ldr	r3, [pc, #72]	; (8001e74 <LCD_Out_Data4+0x84>)
 8001e2c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001e30:	611a      	str	r2, [r3, #16]

	if( ( val & 0x04U ) == 0x04U )//			Bit[2]
 8001e32:	79fb      	ldrb	r3, [r7, #7]
 8001e34:	f003 0304 	and.w	r3, r3, #4
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d004      	beq.n	8001e46 <LCD_Out_Data4+0x56>
		GPIOC->BSRR	=	1U << LCD_D6_PIN_HIGH;
 8001e3c:	4b0d      	ldr	r3, [pc, #52]	; (8001e74 <LCD_Out_Data4+0x84>)
 8001e3e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001e42:	611a      	str	r2, [r3, #16]
 8001e44:	e003      	b.n	8001e4e <LCD_Out_Data4+0x5e>
	else
		GPIOC->BSRR	=	1U << LCD_D6_PIN_LOW;
 8001e46:	4b0b      	ldr	r3, [pc, #44]	; (8001e74 <LCD_Out_Data4+0x84>)
 8001e48:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e4c:	611a      	str	r2, [r3, #16]

	if( ( val & 0x08U ) == 0x08U )//			Bit[3]
 8001e4e:	79fb      	ldrb	r3, [r7, #7]
 8001e50:	f003 0308 	and.w	r3, r3, #8
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d004      	beq.n	8001e62 <LCD_Out_Data4+0x72>
		GPIOC->BSRR	=	1U << LCD_D7_PIN_HIGH;
 8001e58:	4b06      	ldr	r3, [pc, #24]	; (8001e74 <LCD_Out_Data4+0x84>)
 8001e5a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001e5e:	611a      	str	r2, [r3, #16]
	else
		GPIOC->BSRR	=	1U << LCD_D7_PIN_LOW;
}
 8001e60:	e003      	b.n	8001e6a <LCD_Out_Data4+0x7a>
		GPIOC->BSRR	=	1U << LCD_D7_PIN_LOW;
 8001e62:	4b04      	ldr	r3, [pc, #16]	; (8001e74 <LCD_Out_Data4+0x84>)
 8001e64:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001e68:	611a      	str	r2, [r3, #16]
}
 8001e6a:	bf00      	nop
 8001e6c:	370c      	adds	r7, #12
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bc80      	pop	{r7}
 8001e72:	4770      	bx	lr
 8001e74:	40011000 	.word	0x40011000

08001e78 <LCD_Write_Byte>:

//Funcion que escribe 1 byte de datos en el LCD
void LCD_Write_Byte(unsigned char val){
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b082      	sub	sp, #8
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	4603      	mov	r3, r0
 8001e80:	71fb      	strb	r3, [r7, #7]
	LCD_Out_Data4( ( val >> 4 ) & 0x0FU );
 8001e82:	79fb      	ldrb	r3, [r7, #7]
 8001e84:	091b      	lsrs	r3, r3, #4
 8001e86:	b2db      	uxtb	r3, r3
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f7ff ffb1 	bl	8001df0 <LCD_Out_Data4>
	LCD_Pulse_EN( );
 8001e8e:	f000 f92d 	bl	80020ec <LCD_Pulse_EN>

	LCD_Out_Data4( val & 0x0FU );
 8001e92:	79fb      	ldrb	r3, [r7, #7]
 8001e94:	f003 030f 	and.w	r3, r3, #15
 8001e98:	b2db      	uxtb	r3, r3
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	f7ff ffa8 	bl	8001df0 <LCD_Out_Data4>
	LCD_Pulse_EN( );
 8001ea0:	f000 f924 	bl	80020ec <LCD_Pulse_EN>

	while( LCD_Busy( ) );
 8001ea4:	bf00      	nop
 8001ea6:	f000 f8d7 	bl	8002058 <LCD_Busy>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d1fa      	bne.n	8001ea6 <LCD_Write_Byte+0x2e>
}
 8001eb0:	bf00      	nop
 8001eb2:	bf00      	nop
 8001eb4:	3708      	adds	r7, #8
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
	...

08001ebc <LCD_Write_Cmd>:

//Funcion que escribe un comando en el LCD
void LCD_Write_Cmd(unsigned char val){
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b082      	sub	sp, #8
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	71fb      	strb	r3, [r7, #7]
	GPIOC->BSRR	=	1U << LCD_RS_PIN_LOW;//		RS=0 (seleccion de comando)
 8001ec6:	4b06      	ldr	r3, [pc, #24]	; (8001ee0 <LCD_Write_Cmd+0x24>)
 8001ec8:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001ecc:	611a      	str	r2, [r3, #16]
	LCD_Write_Byte( val );
 8001ece:	79fb      	ldrb	r3, [r7, #7]
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f7ff ffd1 	bl	8001e78 <LCD_Write_Byte>
}
 8001ed6:	bf00      	nop
 8001ed8:	3708      	adds	r7, #8
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	40011000 	.word	0x40011000

08001ee4 <LCD_Put_Char>:

//Escribe un caracter ASCII en el LCD
void LCD_Put_Char(unsigned char c){
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b082      	sub	sp, #8
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	4603      	mov	r3, r0
 8001eec:	71fb      	strb	r3, [r7, #7]
	GPIOC->BSRR	=	1U << LCD_RS_PIN_HIGH;//	RS=1 (seleccion de caracteres)
 8001eee:	4b05      	ldr	r3, [pc, #20]	; (8001f04 <LCD_Put_Char+0x20>)
 8001ef0:	2240      	movs	r2, #64	; 0x40
 8001ef2:	611a      	str	r2, [r3, #16]
	LCD_Write_Byte( c );
 8001ef4:	79fb      	ldrb	r3, [r7, #7]
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	f7ff ffbe 	bl	8001e78 <LCD_Write_Byte>
}
 8001efc:	bf00      	nop
 8001efe:	3708      	adds	r7, #8
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}
 8001f04:	40011000 	.word	0x40011000

08001f08 <LCD_Set_Cursor>:

//Funcion que establece el cursor en una posicion de la pantalla del LCD
void LCD_Set_Cursor(unsigned char line, unsigned char column){
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b084      	sub	sp, #16
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	4603      	mov	r3, r0
 8001f10:	460a      	mov	r2, r1
 8001f12:	71fb      	strb	r3, [r7, #7]
 8001f14:	4613      	mov	r3, r2
 8001f16:	71bb      	strb	r3, [r7, #6]
	unsigned char address;
	if( column != 0 )
 8001f18:	79bb      	ldrb	r3, [r7, #6]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d002      	beq.n	8001f24 <LCD_Set_Cursor+0x1c>
		column--;
 8001f1e:	79bb      	ldrb	r3, [r7, #6]
 8001f20:	3b01      	subs	r3, #1
 8001f22:	71bb      	strb	r3, [r7, #6]
	if( line != 0 )
 8001f24:	79fb      	ldrb	r3, [r7, #7]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d002      	beq.n	8001f30 <LCD_Set_Cursor+0x28>
		line--;
 8001f2a:	79fb      	ldrb	r3, [r7, #7]
 8001f2c:	3b01      	subs	r3, #1
 8001f2e:	71fb      	strb	r3, [r7, #7]
	address = ( line * 40 ) + column;
 8001f30:	79fb      	ldrb	r3, [r7, #7]
 8001f32:	461a      	mov	r2, r3
 8001f34:	0092      	lsls	r2, r2, #2
 8001f36:	4413      	add	r3, r2
 8001f38:	00db      	lsls	r3, r3, #3
 8001f3a:	b2da      	uxtb	r2, r3
 8001f3c:	79bb      	ldrb	r3, [r7, #6]
 8001f3e:	4413      	add	r3, r2
 8001f40:	73fb      	strb	r3, [r7, #15]
	address = 0x80U + ( address & 0x7FU );
 8001f42:	7bfb      	ldrb	r3, [r7, #15]
 8001f44:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001f48:	b2db      	uxtb	r3, r3
 8001f4a:	3b80      	subs	r3, #128	; 0x80
 8001f4c:	73fb      	strb	r3, [r7, #15]
	LCD_Write_Cmd( address );
 8001f4e:	7bfb      	ldrb	r3, [r7, #15]
 8001f50:	4618      	mov	r0, r3
 8001f52:	f7ff ffb3 	bl	8001ebc <LCD_Write_Cmd>
}
 8001f56:	bf00      	nop
 8001f58:	3710      	adds	r7, #16
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}

08001f5e <LCD_Put_Str>:

//Funcion que envia una cadena de caracteres ASCII al LCD
void LCD_Put_Str(char* str){
 8001f5e:	b580      	push	{r7, lr}
 8001f60:	b084      	sub	sp, #16
 8001f62:	af00      	add	r7, sp, #0
 8001f64:	6078      	str	r0, [r7, #4]
	for( int i = 0; i < 16 && str[ i ] != 0; i++ )
 8001f66:	2300      	movs	r3, #0
 8001f68:	60fb      	str	r3, [r7, #12]
 8001f6a:	e009      	b.n	8001f80 <LCD_Put_Str+0x22>
		LCD_Put_Char( str[ i ] );//			envia 1 byte al LCD
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	687a      	ldr	r2, [r7, #4]
 8001f70:	4413      	add	r3, r2
 8001f72:	781b      	ldrb	r3, [r3, #0]
 8001f74:	4618      	mov	r0, r3
 8001f76:	f7ff ffb5 	bl	8001ee4 <LCD_Put_Char>
	for( int i = 0; i < 16 && str[ i ] != 0; i++ )
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	3301      	adds	r3, #1
 8001f7e:	60fb      	str	r3, [r7, #12]
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	2b0f      	cmp	r3, #15
 8001f84:	dc05      	bgt.n	8001f92 <LCD_Put_Str+0x34>
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	687a      	ldr	r2, [r7, #4]
 8001f8a:	4413      	add	r3, r2
 8001f8c:	781b      	ldrb	r3, [r3, #0]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d1ec      	bne.n	8001f6c <LCD_Put_Str+0xe>
}
 8001f92:	bf00      	nop
 8001f94:	3710      	adds	r7, #16
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}

08001f9a <LCD_Put_Num>:

//Funcion que envia un caracter numerico al LCD
void LCD_Put_Num(int num){
 8001f9a:	b580      	push	{r7, lr}
 8001f9c:	b088      	sub	sp, #32
 8001f9e:	af00      	add	r7, sp, #0
 8001fa0:	6078      	str	r0, [r7, #4]
	int p;
	int f = 0;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	61bb      	str	r3, [r7, #24]
	char ch[ 5 ];

	for( int i = 0; i < 5; i++ ){
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	617b      	str	r3, [r7, #20]
 8001faa:	e04d      	b.n	8002048 <LCD_Put_Num+0xae>
		p = 1;
 8001fac:	2301      	movs	r3, #1
 8001fae:	61fb      	str	r3, [r7, #28]
		for( int j = 4 - i; j > 0; j-- )
 8001fb0:	697b      	ldr	r3, [r7, #20]
 8001fb2:	f1c3 0304 	rsb	r3, r3, #4
 8001fb6:	613b      	str	r3, [r7, #16]
 8001fb8:	e008      	b.n	8001fcc <LCD_Put_Num+0x32>
			p = p * 10;
 8001fba:	69fa      	ldr	r2, [r7, #28]
 8001fbc:	4613      	mov	r3, r2
 8001fbe:	009b      	lsls	r3, r3, #2
 8001fc0:	4413      	add	r3, r2
 8001fc2:	005b      	lsls	r3, r3, #1
 8001fc4:	61fb      	str	r3, [r7, #28]
		for( int j = 4 - i; j > 0; j-- )
 8001fc6:	693b      	ldr	r3, [r7, #16]
 8001fc8:	3b01      	subs	r3, #1
 8001fca:	613b      	str	r3, [r7, #16]
 8001fcc:	693b      	ldr	r3, [r7, #16]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	dcf3      	bgt.n	8001fba <LCD_Put_Num+0x20>
		ch[ i ] = ( num / p );
 8001fd2:	687a      	ldr	r2, [r7, #4]
 8001fd4:	69fb      	ldr	r3, [r7, #28]
 8001fd6:	fb92 f3f3 	sdiv	r3, r2, r3
 8001fda:	b2d9      	uxtb	r1, r3
 8001fdc:	f107 0208 	add.w	r2, r7, #8
 8001fe0:	697b      	ldr	r3, [r7, #20]
 8001fe2:	4413      	add	r3, r2
 8001fe4:	460a      	mov	r2, r1
 8001fe6:	701a      	strb	r2, [r3, #0]
		if( num >= p && !f )
 8001fe8:	687a      	ldr	r2, [r7, #4]
 8001fea:	69fb      	ldr	r3, [r7, #28]
 8001fec:	429a      	cmp	r2, r3
 8001fee:	db04      	blt.n	8001ffa <LCD_Put_Num+0x60>
 8001ff0:	69bb      	ldr	r3, [r7, #24]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d101      	bne.n	8001ffa <LCD_Put_Num+0x60>
			f = 1;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	61bb      	str	r3, [r7, #24]
		num = num - ch[ i ] * p;
 8001ffa:	f107 0208 	add.w	r2, r7, #8
 8001ffe:	697b      	ldr	r3, [r7, #20]
 8002000:	4413      	add	r3, r2
 8002002:	781b      	ldrb	r3, [r3, #0]
 8002004:	461a      	mov	r2, r3
 8002006:	69fb      	ldr	r3, [r7, #28]
 8002008:	fb02 f303 	mul.w	r3, r2, r3
 800200c:	687a      	ldr	r2, [r7, #4]
 800200e:	1ad3      	subs	r3, r2, r3
 8002010:	607b      	str	r3, [r7, #4]
		ch[ i ] = ch[ i ] + 48;
 8002012:	f107 0208 	add.w	r2, r7, #8
 8002016:	697b      	ldr	r3, [r7, #20]
 8002018:	4413      	add	r3, r2
 800201a:	781b      	ldrb	r3, [r3, #0]
 800201c:	3330      	adds	r3, #48	; 0x30
 800201e:	b2d9      	uxtb	r1, r3
 8002020:	f107 0208 	add.w	r2, r7, #8
 8002024:	697b      	ldr	r3, [r7, #20]
 8002026:	4413      	add	r3, r2
 8002028:	460a      	mov	r2, r1
 800202a:	701a      	strb	r2, [r3, #0]
		if( f )
 800202c:	69bb      	ldr	r3, [r7, #24]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d007      	beq.n	8002042 <LCD_Put_Num+0xa8>
			LCD_Put_Char( ch[ i ] );
 8002032:	f107 0208 	add.w	r2, r7, #8
 8002036:	697b      	ldr	r3, [r7, #20]
 8002038:	4413      	add	r3, r2
 800203a:	781b      	ldrb	r3, [r3, #0]
 800203c:	4618      	mov	r0, r3
 800203e:	f7ff ff51 	bl	8001ee4 <LCD_Put_Char>
	for( int i = 0; i < 5; i++ ){
 8002042:	697b      	ldr	r3, [r7, #20]
 8002044:	3301      	adds	r3, #1
 8002046:	617b      	str	r3, [r7, #20]
 8002048:	697b      	ldr	r3, [r7, #20]
 800204a:	2b04      	cmp	r3, #4
 800204c:	ddae      	ble.n	8001fac <LCD_Put_Num+0x12>
	}
}
 800204e:	bf00      	nop
 8002050:	bf00      	nop
 8002052:	3720      	adds	r7, #32
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}

08002058 <LCD_Busy>:

//Funcion que provoca tiempos de espera en el LCD
char LCD_Busy(void){
 8002058:	b580      	push	{r7, lr}
 800205a:	af00      	add	r7, sp, #0
  /* ***************************************************** */
  /* Configurar la linea D7 del LCD como:
   * input floating                                        */
	GPIOC->CRH &= ~GPIO_CRH_CNF12_1;
 800205c:	4b21      	ldr	r3, [pc, #132]	; (80020e4 <LCD_Busy+0x8c>)
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	4a20      	ldr	r2, [pc, #128]	; (80020e4 <LCD_Busy+0x8c>)
 8002062:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8002066:	6053      	str	r3, [r2, #4]
	GPIOC->CRH &= ~GPIO_CRH_MODE12;
 8002068:	4b1e      	ldr	r3, [pc, #120]	; (80020e4 <LCD_Busy+0x8c>)
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	4a1d      	ldr	r2, [pc, #116]	; (80020e4 <LCD_Busy+0x8c>)
 800206e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002072:	6053      	str	r3, [r2, #4]
	GPIOC->CRH |= GPIO_CRH_CNF12_0;
 8002074:	4b1b      	ldr	r3, [pc, #108]	; (80020e4 <LCD_Busy+0x8c>)
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	4a1a      	ldr	r2, [pc, #104]	; (80020e4 <LCD_Busy+0x8c>)
 800207a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800207e:	6053      	str	r3, [r2, #4]
  /* ***************************************************** */

	GPIOC->BSRR	 =	1U << LCD_RS_PIN_LOW
 8002080:	4b18      	ldr	r3, [pc, #96]	; (80020e4 <LCD_Busy+0x8c>)
 8002082:	4a19      	ldr	r2, [pc, #100]	; (80020e8 <LCD_Busy+0x90>)
 8002084:	611a      	str	r2, [r3, #16]
			|	1U << LCD_RW_PIN_HIGH
			|	1U << LCD_EN_PIN_HIGH;
	HAL_Delay(1);//					          deberia de ser un delay of 100us
 8002086:	2001      	movs	r0, #1
 8002088:	f001 fa5a 	bl	8003540 <HAL_Delay>

  /* ***************************************************** */
  if((GPIOC->IDR & (1U << 12)) != 0 ){//		       if D7 is set, then
 800208c:	4b15      	ldr	r3, [pc, #84]	; (80020e4 <LCD_Busy+0x8c>)
 800208e:	689b      	ldr	r3, [r3, #8]
 8002090:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002094:	2b00      	cmp	r3, #0
 8002096:	d011      	beq.n	80020bc <LCD_Busy+0x64>
  /* ***************************************************** */
		GPIOC->BSRR	 =	1U << LCD_RW_PIN_LOW
 8002098:	4b12      	ldr	r3, [pc, #72]	; (80020e4 <LCD_Busy+0x8c>)
 800209a:	f04f 72c0 	mov.w	r2, #25165824	; 0x1800000
 800209e:	611a      	str	r2, [r3, #16]

    /* ***************************************************** */
    /* Configurar la linea D7 del LCD como:
     * general purpose output push pull and 50 MHz speed     */

		GPIOC->CRH &= ~GPIO_CRH_CNF12;
 80020a0:	4b10      	ldr	r3, [pc, #64]	; (80020e4 <LCD_Busy+0x8c>)
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	4a0f      	ldr	r2, [pc, #60]	; (80020e4 <LCD_Busy+0x8c>)
 80020a6:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 80020aa:	6053      	str	r3, [r2, #4]
		GPIOC->CRH |= GPIO_CRH_MODE12;
 80020ac:	4b0d      	ldr	r3, [pc, #52]	; (80020e4 <LCD_Busy+0x8c>)
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	4a0c      	ldr	r2, [pc, #48]	; (80020e4 <LCD_Busy+0x8c>)
 80020b2:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 80020b6:	6053      	str	r3, [r2, #4]

    /* ***************************************************** */
		return 1;
 80020b8:	2301      	movs	r3, #1
 80020ba:	e010      	b.n	80020de <LCD_Busy+0x86>
	} else {
		GPIOC->BSRR	 =	1U << LCD_RW_PIN_LOW
 80020bc:	4b09      	ldr	r3, [pc, #36]	; (80020e4 <LCD_Busy+0x8c>)
 80020be:	f04f 72c0 	mov.w	r2, #25165824	; 0x1800000
 80020c2:	611a      	str	r2, [r3, #16]

    /* ***************************************************** */
    /* Configurar la linea D7 del LCD como:
     * general purpose output push pull and 50 MHz speed     */

		GPIOC->CRH &= ~GPIO_CRH_CNF12;
 80020c4:	4b07      	ldr	r3, [pc, #28]	; (80020e4 <LCD_Busy+0x8c>)
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	4a06      	ldr	r2, [pc, #24]	; (80020e4 <LCD_Busy+0x8c>)
 80020ca:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 80020ce:	6053      	str	r3, [r2, #4]
		GPIOC->CRH |= GPIO_CRH_MODE12;
 80020d0:	4b04      	ldr	r3, [pc, #16]	; (80020e4 <LCD_Busy+0x8c>)
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	4a03      	ldr	r2, [pc, #12]	; (80020e4 <LCD_Busy+0x8c>)
 80020d6:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 80020da:	6053      	str	r3, [r2, #4]

    /* ***************************************************** */
		return 0;
 80020dc:	2300      	movs	r3, #0
	}
}
 80020de:	4618      	mov	r0, r3
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	40011000 	.word	0x40011000
 80020e8:	00400180 	.word	0x00400180

080020ec <LCD_Pulse_EN>:

//Funcion que genera un pulso en el pin EN del LCD
void LCD_Pulse_EN(void){
 80020ec:	b580      	push	{r7, lr}
 80020ee:	af00      	add	r7, sp, #0
	GPIOC->BSRR	=	1U << LCD_EN_PIN_HIGH;//		habilita pin EN ON
 80020f0:	4b06      	ldr	r3, [pc, #24]	; (800210c <LCD_Pulse_EN+0x20>)
 80020f2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80020f6:	611a      	str	r2, [r3, #16]
	HAL_Delay(1);//							deberia de ser un delay de 50us
 80020f8:	2001      	movs	r0, #1
 80020fa:	f001 fa21 	bl	8003540 <HAL_Delay>
	GPIOC->BSRR	=	1U << LCD_EN_PIN_LOW;//			habilita pin EN OFF
 80020fe:	4b03      	ldr	r3, [pc, #12]	; (800210c <LCD_Pulse_EN+0x20>)
 8002100:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002104:	611a      	str	r2, [r3, #16]
}
 8002106:	bf00      	nop
 8002108:	bd80      	pop	{r7, pc}
 800210a:	bf00      	nop
 800210c:	40011000 	.word	0x40011000

08002110 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002110:	b5b0      	push	{r4, r5, r7, lr}
 8002112:	b0ae      	sub	sp, #184	; 0xb8
 8002114:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002116:	f001 f9e1 	bl	80034dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800211a:	f000 f8a3 	bl	8002264 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800211e:	f000 f8e3 	bl	80022e8 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  USER_RCC_Init();
 8002122:	f000 f91b 	bl	800235c <USER_RCC_Init>
  USER_GPIO_Init();
 8002126:	f000 f945 	bl	80023b4 <USER_GPIO_Init>
  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  osMessageQDef(msgQueue, 4, uint32_t);
 800212a:	4b41      	ldr	r3, [pc, #260]	; (8002230 <main+0x120>)
 800212c:	f107 04a8 	add.w	r4, r7, #168	; 0xa8
 8002130:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002132:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  msgQueueHandle = osMessageCreate(osMessageQ(msgQueue), NULL);
 8002136:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800213a:	2100      	movs	r1, #0
 800213c:	4618      	mov	r0, r3
 800213e:	f002 f9f7 	bl	8004530 <osMessageCreate>
 8002142:	4603      	mov	r3, r0
 8002144:	4a3b      	ldr	r2, [pc, #236]	; (8002234 <main+0x124>)
 8002146:	6013      	str	r3, [r2, #0]
//  msgQueueHandle = osMessageCreate(osMessageQ(gearQueue), NULL);

  /* USER CODE END RTOS_QUEUES */
  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8002148:	4b3b      	ldr	r3, [pc, #236]	; (8002238 <main+0x128>)
 800214a:	f107 048c 	add.w	r4, r7, #140	; 0x8c
 800214e:	461d      	mov	r5, r3
 8002150:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002152:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002154:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002158:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800215c:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8002160:	2100      	movs	r1, #0
 8002162:	4618      	mov	r0, r3
 8002164:	f002 f984 	bl	8004470 <osThreadCreate>
 8002168:	4603      	mov	r3, r0
 800216a:	4a34      	ldr	r2, [pc, #208]	; (800223c <main+0x12c>)
 800216c:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  osThreadDef(MatricialTask, readMatricial, osPriorityNormal, 0, 128*2);
 800216e:	4b34      	ldr	r3, [pc, #208]	; (8002240 <main+0x130>)
 8002170:	f107 0470 	add.w	r4, r7, #112	; 0x70
 8002174:	461d      	mov	r5, r3
 8002176:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002178:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800217a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800217e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ReadMatricialHandle = osThreadCreate(osThread(MatricialTask), NULL);
 8002182:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002186:	2100      	movs	r1, #0
 8002188:	4618      	mov	r0, r3
 800218a:	f002 f971 	bl	8004470 <osThreadCreate>
 800218e:	4603      	mov	r3, r0
 8002190:	4a2c      	ldr	r2, [pc, #176]	; (8002244 <main+0x134>)
 8002192:	6013      	str	r3, [r2, #0]
//
  osThreadDef(ADCTask, readADC, osPriorityNormal, 0, 512);
 8002194:	4b2c      	ldr	r3, [pc, #176]	; (8002248 <main+0x138>)
 8002196:	f107 0454 	add.w	r4, r7, #84	; 0x54
 800219a:	461d      	mov	r5, r3
 800219c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800219e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80021a0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80021a4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ReadADCHandle = osThreadCreate(osThread(ADCTask), NULL);
 80021a8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80021ac:	2100      	movs	r1, #0
 80021ae:	4618      	mov	r0, r3
 80021b0:	f002 f95e 	bl	8004470 <osThreadCreate>
 80021b4:	4603      	mov	r3, r0
 80021b6:	4a25      	ldr	r2, [pc, #148]	; (800224c <main+0x13c>)
 80021b8:	6013      	str	r3, [r2, #0]
//
  osThreadDef(readStateTask, readState, osPriorityNormal, 0, 256);
 80021ba:	4b25      	ldr	r3, [pc, #148]	; (8002250 <main+0x140>)
 80021bc:	f107 0438 	add.w	r4, r7, #56	; 0x38
 80021c0:	461d      	mov	r5, r3
 80021c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80021c6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80021ca:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ReadStateHandle = osThreadCreate(osThread(readStateTask), NULL);
 80021ce:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80021d2:	2100      	movs	r1, #0
 80021d4:	4618      	mov	r0, r3
 80021d6:	f002 f94b 	bl	8004470 <osThreadCreate>
 80021da:	4603      	mov	r3, r0
 80021dc:	4a1d      	ldr	r2, [pc, #116]	; (8002254 <main+0x144>)
 80021de:	6013      	str	r3, [r2, #0]

  osThreadDef(readControlTask, readControl, osPriorityNormal, 0, 256);
 80021e0:	4b1d      	ldr	r3, [pc, #116]	; (8002258 <main+0x148>)
 80021e2:	f107 041c 	add.w	r4, r7, #28
 80021e6:	461d      	mov	r5, r3
 80021e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80021ec:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80021f0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ReadStateHandle = osThreadCreate(osThread(readControlTask), NULL);
 80021f4:	f107 031c 	add.w	r3, r7, #28
 80021f8:	2100      	movs	r1, #0
 80021fa:	4618      	mov	r0, r3
 80021fc:	f002 f938 	bl	8004470 <osThreadCreate>
 8002200:	4603      	mov	r3, r0
 8002202:	4a14      	ldr	r2, [pc, #80]	; (8002254 <main+0x144>)
 8002204:	6013      	str	r3, [r2, #0]

  osThreadDef(LCDTask, sendLCD, osPriorityNormal, 0, 512);
 8002206:	4b15      	ldr	r3, [pc, #84]	; (800225c <main+0x14c>)
 8002208:	463c      	mov	r4, r7
 800220a:	461d      	mov	r5, r3
 800220c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800220e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002210:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002214:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SendLCDHandle = osThreadCreate(osThread(LCDTask), NULL);
 8002218:	463b      	mov	r3, r7
 800221a:	2100      	movs	r1, #0
 800221c:	4618      	mov	r0, r3
 800221e:	f002 f927 	bl	8004470 <osThreadCreate>
 8002222:	4603      	mov	r3, r0
 8002224:	4a0e      	ldr	r2, [pc, #56]	; (8002260 <main+0x150>)
 8002226:	6013      	str	r3, [r2, #0]


	/* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8002228:	f002 f91b 	bl	8004462 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800222c:	e7fe      	b.n	800222c <main+0x11c>
 800222e:	bf00      	nop
 8002230:	08009618 	.word	0x08009618
 8002234:	20000550 	.word	0x20000550
 8002238:	08009634 	.word	0x08009634
 800223c:	20000528 	.word	0x20000528
 8002240:	08009660 	.word	0x08009660
 8002244:	2000052c 	.word	0x2000052c
 8002248:	08009684 	.word	0x08009684
 800224c:	20000530 	.word	0x20000530
 8002250:	080096b0 	.word	0x080096b0
 8002254:	20000534 	.word	0x20000534
 8002258:	080096dc 	.word	0x080096dc
 800225c:	08009700 	.word	0x08009700
 8002260:	20000538 	.word	0x20000538

08002264 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b090      	sub	sp, #64	; 0x40
 8002268:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800226a:	f107 0318 	add.w	r3, r7, #24
 800226e:	2228      	movs	r2, #40	; 0x28
 8002270:	2100      	movs	r1, #0
 8002272:	4618      	mov	r0, r3
 8002274:	f004 fb12 	bl	800689c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002278:	1d3b      	adds	r3, r7, #4
 800227a:	2200      	movs	r2, #0
 800227c:	601a      	str	r2, [r3, #0]
 800227e:	605a      	str	r2, [r3, #4]
 8002280:	609a      	str	r2, [r3, #8]
 8002282:	60da      	str	r2, [r3, #12]
 8002284:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002286:	2302      	movs	r3, #2
 8002288:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800228a:	2301      	movs	r3, #1
 800228c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800228e:	2310      	movs	r3, #16
 8002290:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002292:	2302      	movs	r3, #2
 8002294:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8002296:	2300      	movs	r3, #0
 8002298:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800229a:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 800229e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022a0:	f107 0318 	add.w	r3, r7, #24
 80022a4:	4618      	mov	r0, r3
 80022a6:	f001 fa4f 	bl	8003748 <HAL_RCC_OscConfig>
 80022aa:	4603      	mov	r3, r0
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d001      	beq.n	80022b4 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80022b0:	f000 fd56 	bl	8002d60 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80022b4:	230f      	movs	r3, #15
 80022b6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80022b8:	2302      	movs	r3, #2
 80022ba:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80022bc:	2300      	movs	r3, #0
 80022be:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80022c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80022c4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80022c6:	2300      	movs	r3, #0
 80022c8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80022ca:	1d3b      	adds	r3, r7, #4
 80022cc:	2102      	movs	r1, #2
 80022ce:	4618      	mov	r0, r3
 80022d0:	f001 fcbc 	bl	8003c4c <HAL_RCC_ClockConfig>
 80022d4:	4603      	mov	r3, r0
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d001      	beq.n	80022de <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80022da:	f000 fd41 	bl	8002d60 <Error_Handler>
  }
}
 80022de:	bf00      	nop
 80022e0:	3740      	adds	r7, #64	; 0x40
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}
	...

080022e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80022e8:	b480      	push	{r7}
 80022ea:	b085      	sub	sp, #20
 80022ec:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80022ee:	4b1a      	ldr	r3, [pc, #104]	; (8002358 <MX_GPIO_Init+0x70>)
 80022f0:	699b      	ldr	r3, [r3, #24]
 80022f2:	4a19      	ldr	r2, [pc, #100]	; (8002358 <MX_GPIO_Init+0x70>)
 80022f4:	f043 0310 	orr.w	r3, r3, #16
 80022f8:	6193      	str	r3, [r2, #24]
 80022fa:	4b17      	ldr	r3, [pc, #92]	; (8002358 <MX_GPIO_Init+0x70>)
 80022fc:	699b      	ldr	r3, [r3, #24]
 80022fe:	f003 0310 	and.w	r3, r3, #16
 8002302:	60fb      	str	r3, [r7, #12]
 8002304:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002306:	4b14      	ldr	r3, [pc, #80]	; (8002358 <MX_GPIO_Init+0x70>)
 8002308:	699b      	ldr	r3, [r3, #24]
 800230a:	4a13      	ldr	r2, [pc, #76]	; (8002358 <MX_GPIO_Init+0x70>)
 800230c:	f043 0320 	orr.w	r3, r3, #32
 8002310:	6193      	str	r3, [r2, #24]
 8002312:	4b11      	ldr	r3, [pc, #68]	; (8002358 <MX_GPIO_Init+0x70>)
 8002314:	699b      	ldr	r3, [r3, #24]
 8002316:	f003 0320 	and.w	r3, r3, #32
 800231a:	60bb      	str	r3, [r7, #8]
 800231c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800231e:	4b0e      	ldr	r3, [pc, #56]	; (8002358 <MX_GPIO_Init+0x70>)
 8002320:	699b      	ldr	r3, [r3, #24]
 8002322:	4a0d      	ldr	r2, [pc, #52]	; (8002358 <MX_GPIO_Init+0x70>)
 8002324:	f043 0304 	orr.w	r3, r3, #4
 8002328:	6193      	str	r3, [r2, #24]
 800232a:	4b0b      	ldr	r3, [pc, #44]	; (8002358 <MX_GPIO_Init+0x70>)
 800232c:	699b      	ldr	r3, [r3, #24]
 800232e:	f003 0304 	and.w	r3, r3, #4
 8002332:	607b      	str	r3, [r7, #4]
 8002334:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002336:	4b08      	ldr	r3, [pc, #32]	; (8002358 <MX_GPIO_Init+0x70>)
 8002338:	699b      	ldr	r3, [r3, #24]
 800233a:	4a07      	ldr	r2, [pc, #28]	; (8002358 <MX_GPIO_Init+0x70>)
 800233c:	f043 0308 	orr.w	r3, r3, #8
 8002340:	6193      	str	r3, [r2, #24]
 8002342:	4b05      	ldr	r3, [pc, #20]	; (8002358 <MX_GPIO_Init+0x70>)
 8002344:	699b      	ldr	r3, [r3, #24]
 8002346:	f003 0308 	and.w	r3, r3, #8
 800234a:	603b      	str	r3, [r7, #0]
 800234c:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800234e:	bf00      	nop
 8002350:	3714      	adds	r7, #20
 8002352:	46bd      	mov	sp, r7
 8002354:	bc80      	pop	{r7}
 8002356:	4770      	bx	lr
 8002358:	40021000 	.word	0x40021000

0800235c <USER_RCC_Init>:

/* USER CODE BEGIN 4 */

/* GENERAL FUNCTIONS */

void USER_RCC_Init(void){
 800235c:	b480      	push	{r7}
 800235e:	af00      	add	r7, sp, #0
  RCC->APB2ENR |= RCC_APB2ENR_IOPAEN; // I/O port A clock enable
 8002360:	4b13      	ldr	r3, [pc, #76]	; (80023b0 <USER_RCC_Init+0x54>)
 8002362:	699b      	ldr	r3, [r3, #24]
 8002364:	4a12      	ldr	r2, [pc, #72]	; (80023b0 <USER_RCC_Init+0x54>)
 8002366:	f043 0304 	orr.w	r3, r3, #4
 800236a:	6193      	str	r3, [r2, #24]
  RCC->APB2ENR |= RCC_APB2ENR_IOPBEN;//		I/O port B clock enable
 800236c:	4b10      	ldr	r3, [pc, #64]	; (80023b0 <USER_RCC_Init+0x54>)
 800236e:	699b      	ldr	r3, [r3, #24]
 8002370:	4a0f      	ldr	r2, [pc, #60]	; (80023b0 <USER_RCC_Init+0x54>)
 8002372:	f043 0308 	orr.w	r3, r3, #8
 8002376:	6193      	str	r3, [r2, #24]
  RCC->APB2ENR |= RCC_APB2ENR_IOPCEN;//		I/O port C clock enable
 8002378:	4b0d      	ldr	r3, [pc, #52]	; (80023b0 <USER_RCC_Init+0x54>)
 800237a:	699b      	ldr	r3, [r3, #24]
 800237c:	4a0c      	ldr	r2, [pc, #48]	; (80023b0 <USER_RCC_Init+0x54>)
 800237e:	f043 0310 	orr.w	r3, r3, #16
 8002382:	6193      	str	r3, [r2, #24]
//  -------UART--------------
  RCC->APB2ENR |= RCC_APB2ENR_USART1EN; // USART1 clock enable
 8002384:	4b0a      	ldr	r3, [pc, #40]	; (80023b0 <USER_RCC_Init+0x54>)
 8002386:	699b      	ldr	r3, [r3, #24]
 8002388:	4a09      	ldr	r2, [pc, #36]	; (80023b0 <USER_RCC_Init+0x54>)
 800238a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800238e:	6193      	str	r3, [r2, #24]
//  --------ADC--------------
  RCC->APB2ENR |=	 RCC_APB2ENR_ADC1EN;//	ADC 1 clock enable
 8002390:	4b07      	ldr	r3, [pc, #28]	; (80023b0 <USER_RCC_Init+0x54>)
 8002392:	699b      	ldr	r3, [r3, #24]
 8002394:	4a06      	ldr	r2, [pc, #24]	; (80023b0 <USER_RCC_Init+0x54>)
 8002396:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800239a:	6193      	str	r3, [r2, #24]
  RCC->CFGR |=	 RCC_CFGR_ADCPRE;  //	ADC prescaler 1:8 for 8 MHz
 800239c:	4b04      	ldr	r3, [pc, #16]	; (80023b0 <USER_RCC_Init+0x54>)
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	4a03      	ldr	r2, [pc, #12]	; (80023b0 <USER_RCC_Init+0x54>)
 80023a2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80023a6:	6053      	str	r3, [r2, #4]

}
 80023a8:	bf00      	nop
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bc80      	pop	{r7}
 80023ae:	4770      	bx	lr
 80023b0:	40021000 	.word	0x40021000

080023b4 <USER_GPIO_Init>:
void USER_GPIO_Init(void){
 80023b4:	b580      	push	{r7, lr}
 80023b6:	af00      	add	r7, sp, #0
	USER_GPIO_Init_UART();
 80023b8:	f000 f806 	bl	80023c8 <USER_GPIO_Init_UART>
	USER_GPIO_Init_Matricial();
 80023bc:	f000 f854 	bl	8002468 <USER_GPIO_Init_Matricial>
	USER_GPIO_Init_ADC();
 80023c0:	f000 f8f2 	bl	80025a8 <USER_GPIO_Init_ADC>
}
 80023c4:	bf00      	nop
 80023c6:	bd80      	pop	{r7, pc}

080023c8 <USER_GPIO_Init_UART>:
void USER_GPIO_Init_UART(void){
 80023c8:	b480      	push	{r7}
 80023ca:	af00      	add	r7, sp, #0
	// Pin PA9 (USART1_TX) as alternate function output push-pull, max speed 10MHz
	GPIOA->CRH &= ~GPIO_CRH_CNF9;
 80023cc:	4b0d      	ldr	r3, [pc, #52]	; (8002404 <USER_GPIO_Init_UART+0x3c>)
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	4a0c      	ldr	r2, [pc, #48]	; (8002404 <USER_GPIO_Init_UART+0x3c>)
 80023d2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80023d6:	6053      	str	r3, [r2, #4]
	GPIOA->CRH |= GPIO_CRH_CNF9_1 | GPIO_CRH_MODE9;
 80023d8:	4b0a      	ldr	r3, [pc, #40]	; (8002404 <USER_GPIO_Init_UART+0x3c>)
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	4a09      	ldr	r2, [pc, #36]	; (8002404 <USER_GPIO_Init_UART+0x3c>)
 80023de:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80023e2:	6053      	str	r3, [r2, #4]

	// Pin PA10 (RX)
	GPIOA->CRH &= ~GPIO_CRH_CNF10;
 80023e4:	4b07      	ldr	r3, [pc, #28]	; (8002404 <USER_GPIO_Init_UART+0x3c>)
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	4a06      	ldr	r2, [pc, #24]	; (8002404 <USER_GPIO_Init_UART+0x3c>)
 80023ea:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80023ee:	6053      	str	r3, [r2, #4]
	GPIOA->CRH |= GPIO_CRH_CNF10_0;
 80023f0:	4b04      	ldr	r3, [pc, #16]	; (8002404 <USER_GPIO_Init_UART+0x3c>)
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	4a03      	ldr	r2, [pc, #12]	; (8002404 <USER_GPIO_Init_UART+0x3c>)
 80023f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80023fa:	6053      	str	r3, [r2, #4]
}
 80023fc:	bf00      	nop
 80023fe:	46bd      	mov	sp, r7
 8002400:	bc80      	pop	{r7}
 8002402:	4770      	bx	lr
 8002404:	40010800 	.word	0x40010800

08002408 <USER_USART1_Init>:

void USER_USART1_Init(void){
 8002408:	b480      	push	{r7}
 800240a:	af00      	add	r7, sp, #0
  USART1->CR1 |= USART_CR1_UE; // USART enabled
 800240c:	4b15      	ldr	r3, [pc, #84]	; (8002464 <USER_USART1_Init+0x5c>)
 800240e:	68db      	ldr	r3, [r3, #12]
 8002410:	4a14      	ldr	r2, [pc, #80]	; (8002464 <USER_USART1_Init+0x5c>)
 8002412:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002416:	60d3      	str	r3, [r2, #12]
  USART1->CR1 &= ~USART_CR1_M; // 1 start bit, 8 data bits
 8002418:	4b12      	ldr	r3, [pc, #72]	; (8002464 <USER_USART1_Init+0x5c>)
 800241a:	68db      	ldr	r3, [r3, #12]
 800241c:	4a11      	ldr	r2, [pc, #68]	; (8002464 <USER_USART1_Init+0x5c>)
 800241e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002422:	60d3      	str	r3, [r2, #12]
  USART1->CR1 &= ~USART_CR1_PCE; // Parity control disabled
 8002424:	4b0f      	ldr	r3, [pc, #60]	; (8002464 <USER_USART1_Init+0x5c>)
 8002426:	68db      	ldr	r3, [r3, #12]
 8002428:	4a0e      	ldr	r2, [pc, #56]	; (8002464 <USER_USART1_Init+0x5c>)
 800242a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800242e:	60d3      	str	r3, [r2, #12]
  USART1->CR2 &= ~USART_CR2_STOP; // 1 stop bit
 8002430:	4b0c      	ldr	r3, [pc, #48]	; (8002464 <USER_USART1_Init+0x5c>)
 8002432:	691b      	ldr	r3, [r3, #16]
 8002434:	4a0b      	ldr	r2, [pc, #44]	; (8002464 <USER_USART1_Init+0x5c>)
 8002436:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800243a:	6113      	str	r3, [r2, #16]
  USART1->BRR = 0x22C; // 115200 bps 34.72
 800243c:	4b09      	ldr	r3, [pc, #36]	; (8002464 <USER_USART1_Init+0x5c>)
 800243e:	f44f 720b 	mov.w	r2, #556	; 0x22c
 8002442:	609a      	str	r2, [r3, #8]
  USART1->CR1 |= USART_CR1_TE; // Transmitter enabled
 8002444:	4b07      	ldr	r3, [pc, #28]	; (8002464 <USER_USART1_Init+0x5c>)
 8002446:	68db      	ldr	r3, [r3, #12]
 8002448:	4a06      	ldr	r2, [pc, #24]	; (8002464 <USER_USART1_Init+0x5c>)
 800244a:	f043 0308 	orr.w	r3, r3, #8
 800244e:	60d3      	str	r3, [r2, #12]
  USART1->CR1 |= USART_CR1_RE;// receiver enabled
 8002450:	4b04      	ldr	r3, [pc, #16]	; (8002464 <USER_USART1_Init+0x5c>)
 8002452:	68db      	ldr	r3, [r3, #12]
 8002454:	4a03      	ldr	r2, [pc, #12]	; (8002464 <USER_USART1_Init+0x5c>)
 8002456:	f043 0304 	orr.w	r3, r3, #4
 800245a:	60d3      	str	r3, [r2, #12]
}
 800245c:	bf00      	nop
 800245e:	46bd      	mov	sp, r7
 8002460:	bc80      	pop	{r7}
 8002462:	4770      	bx	lr
 8002464:	40013800 	.word	0x40013800

08002468 <USER_GPIO_Init_Matricial>:

void USER_GPIO_Init_Matricial(void){
 8002468:	b480      	push	{r7}
 800246a:	af00      	add	r7, sp, #0
	//PA5 -> 0, LD2 OFF
	GPIOA->BSRR = GPIO_BSRR_BR5;
 800246c:	4b4c      	ldr	r3, [pc, #304]	; (80025a0 <USER_GPIO_Init_Matricial+0x138>)
 800246e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002472:	611a      	str	r2, [r3, #16]
	GPIOA->CRL &= ~GPIO_CRL_CNF5 & ~GPIO_CRL_MODE5_1;
 8002474:	4b4a      	ldr	r3, [pc, #296]	; (80025a0 <USER_GPIO_Init_Matricial+0x138>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a49      	ldr	r2, [pc, #292]	; (80025a0 <USER_GPIO_Init_Matricial+0x138>)
 800247a:	f423 0360 	bic.w	r3, r3, #14680064	; 0xe00000
 800247e:	6013      	str	r3, [r2, #0]
	GPIOA->CRL |= GPIO_CRL_MODE5_0;
 8002480:	4b47      	ldr	r3, [pc, #284]	; (80025a0 <USER_GPIO_Init_Matricial+0x138>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4a46      	ldr	r2, [pc, #280]	; (80025a0 <USER_GPIO_Init_Matricial+0x138>)
 8002486:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800248a:	6013      	str	r3, [r2, #0]

	//PA12 as input pull-up -horizontal
	GPIOA->CRH &= ~GPIO_CRH_MODE12 & ~GPIO_CRH_CNF12_0;
 800248c:	4b44      	ldr	r3, [pc, #272]	; (80025a0 <USER_GPIO_Init_Matricial+0x138>)
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	4a43      	ldr	r2, [pc, #268]	; (80025a0 <USER_GPIO_Init_Matricial+0x138>)
 8002492:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 8002496:	6053      	str	r3, [r2, #4]
	GPIOA->CRH |= GPIO_CRH_CNF12_1;
 8002498:	4b41      	ldr	r3, [pc, #260]	; (80025a0 <USER_GPIO_Init_Matricial+0x138>)
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	4a40      	ldr	r2, [pc, #256]	; (80025a0 <USER_GPIO_Init_Matricial+0x138>)
 800249e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80024a2:	6053      	str	r3, [r2, #4]
	GPIOA->ODR |= GPIO_ODR_ODR12;
 80024a4:	4b3e      	ldr	r3, [pc, #248]	; (80025a0 <USER_GPIO_Init_Matricial+0x138>)
 80024a6:	68db      	ldr	r3, [r3, #12]
 80024a8:	4a3d      	ldr	r2, [pc, #244]	; (80025a0 <USER_GPIO_Init_Matricial+0x138>)
 80024aa:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80024ae:	60d3      	str	r3, [r2, #12]
	//PA6 as input pull-up -horizontal
	GPIOA->CRL &= ~GPIO_CRL_MODE6 & ~GPIO_CRL_CNF6_0;
 80024b0:	4b3b      	ldr	r3, [pc, #236]	; (80025a0 <USER_GPIO_Init_Matricial+0x138>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a3a      	ldr	r2, [pc, #232]	; (80025a0 <USER_GPIO_Init_Matricial+0x138>)
 80024b6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80024ba:	6013      	str	r3, [r2, #0]
	GPIOA->CRL |= GPIO_CRL_CNF6_1;
 80024bc:	4b38      	ldr	r3, [pc, #224]	; (80025a0 <USER_GPIO_Init_Matricial+0x138>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a37      	ldr	r2, [pc, #220]	; (80025a0 <USER_GPIO_Init_Matricial+0x138>)
 80024c2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80024c6:	6013      	str	r3, [r2, #0]
	GPIOA->ODR |= GPIO_ODR_ODR6;
 80024c8:	4b35      	ldr	r3, [pc, #212]	; (80025a0 <USER_GPIO_Init_Matricial+0x138>)
 80024ca:	68db      	ldr	r3, [r3, #12]
 80024cc:	4a34      	ldr	r2, [pc, #208]	; (80025a0 <USER_GPIO_Init_Matricial+0x138>)
 80024ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80024d2:	60d3      	str	r3, [r2, #12]
	//PA11 as input pull-up -horizontal
	GPIOA->CRH &= ~GPIO_CRH_MODE11 & ~GPIO_CRH_CNF11_0;
 80024d4:	4b32      	ldr	r3, [pc, #200]	; (80025a0 <USER_GPIO_Init_Matricial+0x138>)
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	4a31      	ldr	r2, [pc, #196]	; (80025a0 <USER_GPIO_Init_Matricial+0x138>)
 80024da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80024de:	6053      	str	r3, [r2, #4]
	GPIOA->CRH |= GPIO_CRH_CNF11_1;
 80024e0:	4b2f      	ldr	r3, [pc, #188]	; (80025a0 <USER_GPIO_Init_Matricial+0x138>)
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	4a2e      	ldr	r2, [pc, #184]	; (80025a0 <USER_GPIO_Init_Matricial+0x138>)
 80024e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80024ea:	6053      	str	r3, [r2, #4]
	GPIOA->ODR |= GPIO_ODR_ODR11;
 80024ec:	4b2c      	ldr	r3, [pc, #176]	; (80025a0 <USER_GPIO_Init_Matricial+0x138>)
 80024ee:	68db      	ldr	r3, [r3, #12]
 80024f0:	4a2b      	ldr	r2, [pc, #172]	; (80025a0 <USER_GPIO_Init_Matricial+0x138>)
 80024f2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80024f6:	60d3      	str	r3, [r2, #12]
	//PA7 as input pull-up -horizontal
	GPIOA->CRL &= ~GPIO_CRL_MODE7 & ~GPIO_CRL_CNF7_0;
 80024f8:	4b29      	ldr	r3, [pc, #164]	; (80025a0 <USER_GPIO_Init_Matricial+0x138>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4a28      	ldr	r2, [pc, #160]	; (80025a0 <USER_GPIO_Init_Matricial+0x138>)
 80024fe:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 8002502:	6013      	str	r3, [r2, #0]
	GPIOA->CRL |= GPIO_CRL_CNF7_1;
 8002504:	4b26      	ldr	r3, [pc, #152]	; (80025a0 <USER_GPIO_Init_Matricial+0x138>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a25      	ldr	r2, [pc, #148]	; (80025a0 <USER_GPIO_Init_Matricial+0x138>)
 800250a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800250e:	6013      	str	r3, [r2, #0]
	GPIOA->ODR |= GPIO_ODR_ODR7;
 8002510:	4b23      	ldr	r3, [pc, #140]	; (80025a0 <USER_GPIO_Init_Matricial+0x138>)
 8002512:	68db      	ldr	r3, [r3, #12]
 8002514:	4a22      	ldr	r2, [pc, #136]	; (80025a0 <USER_GPIO_Init_Matricial+0x138>)
 8002516:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800251a:	60d3      	str	r3, [r2, #12]

	//PB3 as output push-pull -vertical
	GPIOB->BSRR = GPIO_BSRR_BS3;
 800251c:	4b21      	ldr	r3, [pc, #132]	; (80025a4 <USER_GPIO_Init_Matricial+0x13c>)
 800251e:	2208      	movs	r2, #8
 8002520:	611a      	str	r2, [r3, #16]
	GPIOB->CRL &= ~GPIO_CRL_MODE3_1 & ~GPIO_CRL_CNF3;
 8002522:	4b20      	ldr	r3, [pc, #128]	; (80025a4 <USER_GPIO_Init_Matricial+0x13c>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4a1f      	ldr	r2, [pc, #124]	; (80025a4 <USER_GPIO_Init_Matricial+0x13c>)
 8002528:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800252c:	6013      	str	r3, [r2, #0]
	GPIOB->CRL |= GPIO_CRL_MODE3_0;
 800252e:	4b1d      	ldr	r3, [pc, #116]	; (80025a4 <USER_GPIO_Init_Matricial+0x13c>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4a1c      	ldr	r2, [pc, #112]	; (80025a4 <USER_GPIO_Init_Matricial+0x13c>)
 8002534:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002538:	6013      	str	r3, [r2, #0]
	//PB4 as output push-pull -vertical
	GPIOB->BSRR = GPIO_BSRR_BS4;
 800253a:	4b1a      	ldr	r3, [pc, #104]	; (80025a4 <USER_GPIO_Init_Matricial+0x13c>)
 800253c:	2210      	movs	r2, #16
 800253e:	611a      	str	r2, [r3, #16]
	GPIOB->CRL &= ~GPIO_CRL_MODE4_1 & ~GPIO_CRL_CNF4;
 8002540:	4b18      	ldr	r3, [pc, #96]	; (80025a4 <USER_GPIO_Init_Matricial+0x13c>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a17      	ldr	r2, [pc, #92]	; (80025a4 <USER_GPIO_Init_Matricial+0x13c>)
 8002546:	f423 2360 	bic.w	r3, r3, #917504	; 0xe0000
 800254a:	6013      	str	r3, [r2, #0]
	GPIOB->CRL |= GPIO_CRL_MODE4_0;
 800254c:	4b15      	ldr	r3, [pc, #84]	; (80025a4 <USER_GPIO_Init_Matricial+0x13c>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a14      	ldr	r2, [pc, #80]	; (80025a4 <USER_GPIO_Init_Matricial+0x13c>)
 8002552:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002556:	6013      	str	r3, [r2, #0]
	//PB5 as output push-pull -vertical
	GPIOB->BSRR = GPIO_BSRR_BS5;
 8002558:	4b12      	ldr	r3, [pc, #72]	; (80025a4 <USER_GPIO_Init_Matricial+0x13c>)
 800255a:	2220      	movs	r2, #32
 800255c:	611a      	str	r2, [r3, #16]
	GPIOB->CRL &= ~GPIO_CRL_MODE5_1 & ~GPIO_CRL_CNF5;
 800255e:	4b11      	ldr	r3, [pc, #68]	; (80025a4 <USER_GPIO_Init_Matricial+0x13c>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a10      	ldr	r2, [pc, #64]	; (80025a4 <USER_GPIO_Init_Matricial+0x13c>)
 8002564:	f423 0360 	bic.w	r3, r3, #14680064	; 0xe00000
 8002568:	6013      	str	r3, [r2, #0]
	GPIOB->CRL |= GPIO_CRL_MODE5_0;
 800256a:	4b0e      	ldr	r3, [pc, #56]	; (80025a4 <USER_GPIO_Init_Matricial+0x13c>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4a0d      	ldr	r2, [pc, #52]	; (80025a4 <USER_GPIO_Init_Matricial+0x13c>)
 8002570:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002574:	6013      	str	r3, [r2, #0]
	//PB10 as output push-pull -vertical
	GPIOB->BSRR = GPIO_BSRR_BR10;
 8002576:	4b0b      	ldr	r3, [pc, #44]	; (80025a4 <USER_GPIO_Init_Matricial+0x13c>)
 8002578:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800257c:	611a      	str	r2, [r3, #16]
	GPIOB->CRH &= ~GPIO_CRH_MODE10_1 & ~GPIO_CRH_CNF10;
 800257e:	4b09      	ldr	r3, [pc, #36]	; (80025a4 <USER_GPIO_Init_Matricial+0x13c>)
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	4a08      	ldr	r2, [pc, #32]	; (80025a4 <USER_GPIO_Init_Matricial+0x13c>)
 8002584:	f423 6360 	bic.w	r3, r3, #3584	; 0xe00
 8002588:	6053      	str	r3, [r2, #4]
	GPIOB->CRH |= GPIO_CRH_MODE10_0;
 800258a:	4b06      	ldr	r3, [pc, #24]	; (80025a4 <USER_GPIO_Init_Matricial+0x13c>)
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	4a05      	ldr	r2, [pc, #20]	; (80025a4 <USER_GPIO_Init_Matricial+0x13c>)
 8002590:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002594:	6053      	str	r3, [r2, #4]
}
 8002596:	bf00      	nop
 8002598:	46bd      	mov	sp, r7
 800259a:	bc80      	pop	{r7}
 800259c:	4770      	bx	lr
 800259e:	bf00      	nop
 80025a0:	40010800 	.word	0x40010800
 80025a4:	40010c00 	.word	0x40010c00

080025a8 <USER_GPIO_Init_ADC>:

void USER_GPIO_Init_ADC(){
 80025a8:	b480      	push	{r7}
 80025aa:	af00      	add	r7, sp, #0
	//PA0 (ADC12_IN0) as analog
	GPIOA->CRL	&=	~GPIO_CRL_CNF0 & ~GPIO_CRL_MODE0;
 80025ac:	4b0a      	ldr	r3, [pc, #40]	; (80025d8 <USER_GPIO_Init_ADC+0x30>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a09      	ldr	r2, [pc, #36]	; (80025d8 <USER_GPIO_Init_ADC+0x30>)
 80025b2:	f023 030f 	bic.w	r3, r3, #15
 80025b6:	6013      	str	r3, [r2, #0]
	//PA1 (TIM2_CH2) as alternate function push-pull, max speed 10MHz
	GPIOA->CRL	&=	~GPIO_CRL_CNF1_0 & ~GPIO_CRL_MODE1_1;
 80025b8:	4b07      	ldr	r3, [pc, #28]	; (80025d8 <USER_GPIO_Init_ADC+0x30>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4a06      	ldr	r2, [pc, #24]	; (80025d8 <USER_GPIO_Init_ADC+0x30>)
 80025be:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 80025c2:	6013      	str	r3, [r2, #0]
	GPIOA->CRL	|=	 GPIO_CRL_CNF1_1 | GPIO_CRL_MODE1_0;
 80025c4:	4b04      	ldr	r3, [pc, #16]	; (80025d8 <USER_GPIO_Init_ADC+0x30>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4a03      	ldr	r2, [pc, #12]	; (80025d8 <USER_GPIO_Init_ADC+0x30>)
 80025ca:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 80025ce:	6013      	str	r3, [r2, #0]
	//PA2 (ADC12_IN2) as analog
//	GPIOA->CRL	&	~GPIOIO_CRL_CNF2 & ~GPIO_CRL_MODE2;
}
 80025d0:	bf00      	nop
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bc80      	pop	{r7}
 80025d6:	4770      	bx	lr
 80025d8:	40010800 	.word	0x40010800

080025dc <USER_ADC_Init>:
}




void USER_ADC_Init(void){
 80025dc:	b580      	push	{r7, lr}
 80025de:	af00      	add	r7, sp, #0
	ADC1->CR1	&=	~ADC_CR1_DUALMOD;//	independent mode
 80025e0:	4b17      	ldr	r3, [pc, #92]	; (8002640 <USER_ADC_Init+0x64>)
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	4a16      	ldr	r2, [pc, #88]	; (8002640 <USER_ADC_Init+0x64>)
 80025e6:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 80025ea:	6053      	str	r3, [r2, #4]
	ADC1->CR2	&=	~ADC_CR2_ALIGN;//	right alignment for the result
 80025ec:	4b14      	ldr	r3, [pc, #80]	; (8002640 <USER_ADC_Init+0x64>)
 80025ee:	689b      	ldr	r3, [r3, #8]
 80025f0:	4a13      	ldr	r2, [pc, #76]	; (8002640 <USER_ADC_Init+0x64>)
 80025f2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80025f6:	6093      	str	r3, [r2, #8]
	ADC1->CR2	|=	 ADC_CR2_CONT;//	continuous conversion mode
 80025f8:	4b11      	ldr	r3, [pc, #68]	; (8002640 <USER_ADC_Init+0x64>)
 80025fa:	689b      	ldr	r3, [r3, #8]
 80025fc:	4a10      	ldr	r2, [pc, #64]	; (8002640 <USER_ADC_Init+0x64>)
 80025fe:	f043 0302 	orr.w	r3, r3, #2
 8002602:	6093      	str	r3, [r2, #8]
	ADC1->SMPR2	&=	~ADC_SMPR2_SMP0;//	1.5 cycles channel sample time
 8002604:	4b0e      	ldr	r3, [pc, #56]	; (8002640 <USER_ADC_Init+0x64>)
 8002606:	691b      	ldr	r3, [r3, #16]
 8002608:	4a0d      	ldr	r2, [pc, #52]	; (8002640 <USER_ADC_Init+0x64>)
 800260a:	f023 0307 	bic.w	r3, r3, #7
 800260e:	6113      	str	r3, [r2, #16]
	ADC1->SQR1	&=	~ADC_SQR1_L;//		1 conversion on regular channels
 8002610:	4b0b      	ldr	r3, [pc, #44]	; (8002640 <USER_ADC_Init+0x64>)
 8002612:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002614:	4a0a      	ldr	r2, [pc, #40]	; (8002640 <USER_ADC_Init+0x64>)
 8002616:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800261a:	62d3      	str	r3, [r2, #44]	; 0x2c
	ADC1->SQR3 	&=	~ADC_SQR3_SQ1;//	first and only conversion in Ch0
 800261c:	4b08      	ldr	r3, [pc, #32]	; (8002640 <USER_ADC_Init+0x64>)
 800261e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002620:	4a07      	ldr	r2, [pc, #28]	; (8002640 <USER_ADC_Init+0x64>)
 8002622:	f023 031f 	bic.w	r3, r3, #31
 8002626:	6353      	str	r3, [r2, #52]	; 0x34
	ADC1->CR2	|=	 ADC_CR2_ADON;//	ADC enabled
 8002628:	4b05      	ldr	r3, [pc, #20]	; (8002640 <USER_ADC_Init+0x64>)
 800262a:	689b      	ldr	r3, [r3, #8]
 800262c:	4a04      	ldr	r2, [pc, #16]	; (8002640 <USER_ADC_Init+0x64>)
 800262e:	f043 0301 	orr.w	r3, r3, #1
 8002632:	6093      	str	r3, [r2, #8]
	HAL_Delay(1);//					tstab(1us) after ADC enabled, real 1ms
 8002634:	2001      	movs	r0, #1
 8002636:	f000 ff83 	bl	8003540 <HAL_Delay>
}
 800263a:	bf00      	nop
 800263c:	bd80      	pop	{r7, pc}
 800263e:	bf00      	nop
 8002640:	40012400 	.word	0x40012400

08002644 <USER_ADC_Calibration>:
void USER_ADC_Calibration(void){
 8002644:	b480      	push	{r7}
 8002646:	af00      	add	r7, sp, #0
	ADC1->CR2	|=	 ADC_CR2_CAL;//		start calibration
 8002648:	4b08      	ldr	r3, [pc, #32]	; (800266c <USER_ADC_Calibration+0x28>)
 800264a:	689b      	ldr	r3, [r3, #8]
 800264c:	4a07      	ldr	r2, [pc, #28]	; (800266c <USER_ADC_Calibration+0x28>)
 800264e:	f043 0304 	orr.w	r3, r3, #4
 8002652:	6093      	str	r3, [r2, #8]
	while( ADC1->CR2 & ADC_CR2_CAL );//		wait until calibration is done
 8002654:	bf00      	nop
 8002656:	4b05      	ldr	r3, [pc, #20]	; (800266c <USER_ADC_Calibration+0x28>)
 8002658:	689b      	ldr	r3, [r3, #8]
 800265a:	f003 0304 	and.w	r3, r3, #4
 800265e:	2b00      	cmp	r3, #0
 8002660:	d1f9      	bne.n	8002656 <USER_ADC_Calibration+0x12>
}
 8002662:	bf00      	nop
 8002664:	bf00      	nop
 8002666:	46bd      	mov	sp, r7
 8002668:	bc80      	pop	{r7}
 800266a:	4770      	bx	lr
 800266c:	40012400 	.word	0x40012400

08002670 <USER_ADC_Read>:
uint16_t USER_ADC_Read( void ){
 8002670:	b480      	push	{r7}
 8002672:	af00      	add	r7, sp, #0
	while( !( ADC1->SR & ADC_SR_EOC ) );//		wait until conversion is done
 8002674:	bf00      	nop
 8002676:	4b06      	ldr	r3, [pc, #24]	; (8002690 <USER_ADC_Read+0x20>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f003 0302 	and.w	r3, r3, #2
 800267e:	2b00      	cmp	r3, #0
 8002680:	d0f9      	beq.n	8002676 <USER_ADC_Read+0x6>
	return (uint16_t)ADC1->DR;//			return ADC data
 8002682:	4b03      	ldr	r3, [pc, #12]	; (8002690 <USER_ADC_Read+0x20>)
 8002684:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002686:	b29b      	uxth	r3, r3
}
 8002688:	4618      	mov	r0, r3
 800268a:	46bd      	mov	sp, r7
 800268c:	bc80      	pop	{r7}
 800268e:	4770      	bx	lr
 8002690:	40012400 	.word	0x40012400

08002694 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b082      	sub	sp, #8
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {
	printf("Vehicle Speed: %ld,", data[0]);
 800269c:	4b10      	ldr	r3, [pc, #64]	; (80026e0 <StartDefaultTask+0x4c>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4619      	mov	r1, r3
 80026a2:	4810      	ldr	r0, [pc, #64]	; (80026e4 <StartDefaultTask+0x50>)
 80026a4:	f003 ffb4 	bl	8006610 <iprintf>
	printf("Engine Speed: %ld,", data[1]);
 80026a8:	4b0d      	ldr	r3, [pc, #52]	; (80026e0 <StartDefaultTask+0x4c>)
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	4619      	mov	r1, r3
 80026ae:	480e      	ldr	r0, [pc, #56]	; (80026e8 <StartDefaultTask+0x54>)
 80026b0:	f003 ffae 	bl	8006610 <iprintf>
	printf("Gear: %ld,", data[2]);
 80026b4:	4b0a      	ldr	r3, [pc, #40]	; (80026e0 <StartDefaultTask+0x4c>)
 80026b6:	689b      	ldr	r3, [r3, #8]
 80026b8:	4619      	mov	r1, r3
 80026ba:	480c      	ldr	r0, [pc, #48]	; (80026ec <StartDefaultTask+0x58>)
 80026bc:	f003 ffa8 	bl	8006610 <iprintf>
	printf("Throttle: %ld,", data[3]);
 80026c0:	4b07      	ldr	r3, [pc, #28]	; (80026e0 <StartDefaultTask+0x4c>)
 80026c2:	68db      	ldr	r3, [r3, #12]
 80026c4:	4619      	mov	r1, r3
 80026c6:	480a      	ldr	r0, [pc, #40]	; (80026f0 <StartDefaultTask+0x5c>)
 80026c8:	f003 ffa2 	bl	8006610 <iprintf>
	printf("Mode: %ld\n\r", data[4]);
 80026cc:	4b04      	ldr	r3, [pc, #16]	; (80026e0 <StartDefaultTask+0x4c>)
 80026ce:	691b      	ldr	r3, [r3, #16]
 80026d0:	4619      	mov	r1, r3
 80026d2:	4808      	ldr	r0, [pc, #32]	; (80026f4 <StartDefaultTask+0x60>)
 80026d4:	f003 ff9c 	bl	8006610 <iprintf>
	osDelay(100);
 80026d8:	2064      	movs	r0, #100	; 0x64
 80026da:	f001 ff15 	bl	8004508 <osDelay>
	printf("Vehicle Speed: %ld,", data[0]);
 80026de:	e7dd      	b.n	800269c <StartDefaultTask+0x8>
 80026e0:	2000053c 	.word	0x2000053c
 80026e4:	0800971c 	.word	0x0800971c
 80026e8:	08009730 	.word	0x08009730
 80026ec:	08009744 	.word	0x08009744
 80026f0:	08009750 	.word	0x08009750
 80026f4:	08009760 	.word	0x08009760

080026f8 <readMatricial>:

/*
INPUT FUNCTIONS
 */

void readMatricial(void const * argument){
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b084      	sub	sp, #16
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN 5 */
	uint32_t counter = 0;
 8002700:	2300      	movs	r3, #0
 8002702:	60fb      	str	r3, [r7, #12]
	uint32_t temp;
	/* Infinite loop */
	USER_USART1_Init();
 8002704:	f7ff fe80 	bl	8002408 <USER_USART1_Init>

	printf("Tt\r\n");
 8002708:	4804      	ldr	r0, [pc, #16]	; (800271c <readMatricial+0x24>)
 800270a:	f003 ffe7 	bl	80066dc <puts>
	for(;;)
	{
	  barrido();
 800270e:	f000 f911 	bl	8002934 <barrido>
	  osDelay(50);
 8002712:	2032      	movs	r0, #50	; 0x32
 8002714:	f001 fef8 	bl	8004508 <osDelay>
	  barrido();
 8002718:	e7f9      	b.n	800270e <readMatricial+0x16>
 800271a:	bf00      	nop
 800271c:	0800976c 	.word	0x0800976c

08002720 <readADC>:
	}
	/* USER CODE END 5 */
}

void readADC(void const * argument){
 8002720:	b580      	push	{r7, lr}
 8002722:	b086      	sub	sp, #24
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
	 El dispositivo deber recibir una seal analgica
	 de un potencimetro para el acelerador.
	 */

	uint32_t msg;
	float dataADC = 0;
 8002728:	f04f 0300 	mov.w	r3, #0
 800272c:	617b      	str	r3, [r7, #20]
	float converted = 0;
 800272e:	f04f 0300 	mov.w	r3, #0
 8002732:	613b      	str	r3, [r7, #16]

	USER_ADC_Init();
 8002734:	f7ff ff52 	bl	80025dc <USER_ADC_Init>
	USER_ADC_Calibration();
 8002738:	f7ff ff84 	bl	8002644 <USER_ADC_Calibration>
	ADC1->CR2	|=	 ADC_CR2_ADON;//	starts the conversion
 800273c:	4b22      	ldr	r3, [pc, #136]	; (80027c8 <readADC+0xa8>)
 800273e:	689b      	ldr	r3, [r3, #8]
 8002740:	4a21      	ldr	r2, [pc, #132]	; (80027c8 <readADC+0xa8>)
 8002742:	f043 0301 	orr.w	r3, r3, #1
 8002746:	6093      	str	r3, [r2, #8]

	  /* Infinite loop */
	for(;;)
	{
	  dataADC = USER_ADC_Read();
 8002748:	f7ff ff92 	bl	8002670 <USER_ADC_Read>
 800274c:	4603      	mov	r3, r0
 800274e:	4618      	mov	r0, r3
 8002750:	f7fe fac0 	bl	8000cd4 <__aeabi_ui2f>
 8002754:	4603      	mov	r3, r0
 8002756:	617b      	str	r3, [r7, #20]
	  converted = 100*(dataADC/((pow(2,12)-1)));
 8002758:	6978      	ldr	r0, [r7, #20]
 800275a:	f7fd fe65 	bl	8000428 <__aeabi_f2d>
 800275e:	a318      	add	r3, pc, #96	; (adr r3, 80027c0 <readADC+0xa0>)
 8002760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002764:	f7fd ffe2 	bl	800072c <__aeabi_ddiv>
 8002768:	4602      	mov	r2, r0
 800276a:	460b      	mov	r3, r1
 800276c:	4610      	mov	r0, r2
 800276e:	4619      	mov	r1, r3
 8002770:	f04f 0200 	mov.w	r2, #0
 8002774:	4b15      	ldr	r3, [pc, #84]	; (80027cc <readADC+0xac>)
 8002776:	f7fd feaf 	bl	80004d8 <__aeabi_dmul>
 800277a:	4602      	mov	r2, r0
 800277c:	460b      	mov	r3, r1
 800277e:	4610      	mov	r0, r2
 8002780:	4619      	mov	r1, r3
 8002782:	f7fe f9a1 	bl	8000ac8 <__aeabi_d2f>
 8002786:	4603      	mov	r3, r0
 8002788:	613b      	str	r3, [r7, #16]
	  msg = (uint32_t)floor(converted);
 800278a:	6938      	ldr	r0, [r7, #16]
 800278c:	f7fd fe4c 	bl	8000428 <__aeabi_f2d>
 8002790:	4602      	mov	r2, r0
 8002792:	460b      	mov	r3, r1
 8002794:	4610      	mov	r0, r2
 8002796:	4619      	mov	r1, r3
 8002798:	f006 f8ee 	bl	8008978 <floor>
 800279c:	4602      	mov	r2, r0
 800279e:	460b      	mov	r3, r1
 80027a0:	4610      	mov	r0, r2
 80027a2:	4619      	mov	r1, r3
 80027a4:	f7fe f970 	bl	8000a88 <__aeabi_d2uiz>
 80027a8:	4603      	mov	r3, r0
 80027aa:	60fb      	str	r3, [r7, #12]
//	  EngTrModel_U.Throttle = msg;	//Actualizamos la velocidad del acelerador
//	  EngTrModel_U.BrakeTorque = 0.0; //Paramos de frenar
//	  osMessagePut(msgQueueHandle, msg, 0);
	  data[3] = msg;
 80027ac:	4a08      	ldr	r2, [pc, #32]	; (80027d0 <readADC+0xb0>)
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	60d3      	str	r3, [r2, #12]
	  osDelay(5);
 80027b2:	2005      	movs	r0, #5
 80027b4:	f001 fea8 	bl	8004508 <osDelay>
	  dataADC = USER_ADC_Read();
 80027b8:	e7c6      	b.n	8002748 <readADC+0x28>
 80027ba:	bf00      	nop
 80027bc:	f3af 8000 	nop.w
 80027c0:	00000000 	.word	0x00000000
 80027c4:	40affe00 	.word	0x40affe00
 80027c8:	40012400 	.word	0x40012400
 80027cc:	40590000 	.word	0x40590000
 80027d0:	2000053c 	.word	0x2000053c

080027d4 <readState>:
	}
	  /* USER CODE END 5 */
}

void readState(void const * argument){
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b082      	sub	sp, #8
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
	EngTrModel_initialize();
 80027dc:	f7ff fa2e 	bl	8001c3c <EngTrModel_initialize>
	  /* Infinite loop */

	for(;;)
	{
		EngTrModel_step();
 80027e0:	f7fe ff52 	bl	8001688 <EngTrModel_step>
		data[0] = EngTrModel_Y.VehicleSpeed;
 80027e4:	4b10      	ldr	r3, [pc, #64]	; (8002828 <readState+0x54>)
 80027e6:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80027ea:	4610      	mov	r0, r2
 80027ec:	4619      	mov	r1, r3
 80027ee:	f7fe f94b 	bl	8000a88 <__aeabi_d2uiz>
 80027f2:	4603      	mov	r3, r0
 80027f4:	4a0d      	ldr	r2, [pc, #52]	; (800282c <readState+0x58>)
 80027f6:	6013      	str	r3, [r2, #0]
		data[1] = EngTrModel_Y.EngineSpeed;
 80027f8:	4b0b      	ldr	r3, [pc, #44]	; (8002828 <readState+0x54>)
 80027fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027fe:	4610      	mov	r0, r2
 8002800:	4619      	mov	r1, r3
 8002802:	f7fe f941 	bl	8000a88 <__aeabi_d2uiz>
 8002806:	4603      	mov	r3, r0
 8002808:	4a08      	ldr	r2, [pc, #32]	; (800282c <readState+0x58>)
 800280a:	6053      	str	r3, [r2, #4]
		data[2] = EngTrModel_Y.Gear;
 800280c:	4b06      	ldr	r3, [pc, #24]	; (8002828 <readState+0x54>)
 800280e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002812:	4610      	mov	r0, r2
 8002814:	4619      	mov	r1, r3
 8002816:	f7fe f937 	bl	8000a88 <__aeabi_d2uiz>
 800281a:	4603      	mov	r3, r0
 800281c:	4a03      	ldr	r2, [pc, #12]	; (800282c <readState+0x58>)
 800281e:	6093      	str	r3, [r2, #8]

//		printf("Vehicle Speed: %f\r\n", EngTrModel_Y.VehicleSpeed);
//		printf("Engine Speed: %f\r\n", EngTrModel_Y.EngineSpeed);
//		printf("Gear: %f\r\n", EngTrModel_Y.Gear);
		osDelay(40);
 8002820:	2028      	movs	r0, #40	; 0x28
 8002822:	f001 fe71 	bl	8004508 <osDelay>
		EngTrModel_step();
 8002826:	e7db      	b.n	80027e0 <readState+0xc>
 8002828:	20000270 	.word	0x20000270
 800282c:	2000053c 	.word	0x2000053c

08002830 <readControl>:
	}
}

void readControl(void const * argument){
 8002830:	b580      	push	{r7, lr}
 8002832:	b086      	sub	sp, #24
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
	for(;;){
//		r_event = osMessageGet(msgQueueHandle, 10);
//		if( r_event.status == osEventMessage )
//			value = r_event.value.v;

		value = data[3];
 8002838:	4b14      	ldr	r3, [pc, #80]	; (800288c <readControl+0x5c>)
 800283a:	68db      	ldr	r3, [r3, #12]
 800283c:	617b      	str	r3, [r7, #20]

		if(!(GPIOC->IDR & GPIO_IDR_IDR13)){
 800283e:	4b14      	ldr	r3, [pc, #80]	; (8002890 <readControl+0x60>)
 8002840:	689b      	ldr	r3, [r3, #8]
 8002842:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002846:	2b00      	cmp	r3, #0
 8002848:	d10d      	bne.n	8002866 <readControl+0x36>
			EngTrModel_U.Throttle = 2.0;
 800284a:	4912      	ldr	r1, [pc, #72]	; (8002894 <readControl+0x64>)
 800284c:	f04f 0200 	mov.w	r2, #0
 8002850:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002854:	e9c1 2300 	strd	r2, r3, [r1]
			EngTrModel_U.BrakeTorque = 100.0;
 8002858:	490e      	ldr	r1, [pc, #56]	; (8002894 <readControl+0x64>)
 800285a:	f04f 0200 	mov.w	r2, #0
 800285e:	4b0e      	ldr	r3, [pc, #56]	; (8002898 <readControl+0x68>)
 8002860:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8002864:	e00e      	b.n	8002884 <readControl+0x54>
		}
		else{
			EngTrModel_U.Throttle = value;
 8002866:	6978      	ldr	r0, [r7, #20]
 8002868:	f7fd fdbc 	bl	80003e4 <__aeabi_ui2d>
 800286c:	4602      	mov	r2, r0
 800286e:	460b      	mov	r3, r1
 8002870:	4908      	ldr	r1, [pc, #32]	; (8002894 <readControl+0x64>)
 8002872:	e9c1 2300 	strd	r2, r3, [r1]
//			printf("%d\n\r", value);
			EngTrModel_U.BrakeTorque = 0.0;
 8002876:	4907      	ldr	r1, [pc, #28]	; (8002894 <readControl+0x64>)
 8002878:	f04f 0200 	mov.w	r2, #0
 800287c:	f04f 0300 	mov.w	r3, #0
 8002880:	e9c1 2302 	strd	r2, r3, [r1, #8]
		}
		osDelay(1);
 8002884:	2001      	movs	r0, #1
 8002886:	f001 fe3f 	bl	8004508 <osDelay>
		value = data[3];
 800288a:	e7d5      	b.n	8002838 <readControl+0x8>
 800288c:	2000053c 	.word	0x2000053c
 8002890:	40011000 	.word	0x40011000
 8002894:	20000260 	.word	0x20000260
 8002898:	40590000 	.word	0x40590000

0800289c <sendLCD>:
}


/*	OUTPUT FUNCTIONS	*/

void sendLCD(void const * argument){
 800289c:	b580      	push	{r7, lr}
 800289e:	b08a      	sub	sp, #40	; 0x28
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
	 el acelerador en la pantalla principal de 16x2, , utilizando las
	 unidades correctas y con el espacio correcto.
	 Mostrar los valores actuales
	 * */

	uint32_t counter = 0;
 80028a4:	2300      	movs	r3, #0
 80028a6:	61fb      	str	r3, [r7, #28]
	uint32_t temp;
	int valorAnterior = 0;
 80028a8:	2300      	movs	r3, #0
 80028aa:	627b      	str	r3, [r7, #36]	; 0x24
	int value, valorCambiado;
	osEvent r_event;

	LCD_Init( );//				inicializamos la libreria del LCD
 80028ac:	f7ff f9e6 	bl	8001c7c <LCD_Init>
	LCD_Cursor_ON( );//			cursor visible activo
 80028b0:	200e      	movs	r0, #14
 80028b2:	f7ff fb03 	bl	8001ebc <LCD_Write_Cmd>
	LCD_Clear( );//			borra la pantalla
 80028b6:	2001      	movs	r0, #1
 80028b8:	f7ff fb00 	bl	8001ebc <LCD_Write_Cmd>
	LCD_Set_Cursor( 1,0);
 80028bc:	2100      	movs	r1, #0
 80028be:	2001      	movs	r0, #1
 80028c0:	f7ff fb22 	bl	8001f08 <LCD_Set_Cursor>
	for(;;)
	{
//		r_event = osMessagePeek(msgQueueHandle, 100);
//		if( r_event.status == osEventMessage )
//			value = r_event.value.v;
		value = data[3];
 80028c4:	4b18      	ldr	r3, [pc, #96]	; (8002928 <sendLCD+0x8c>)
 80028c6:	68db      	ldr	r3, [r3, #12]
 80028c8:	61bb      	str	r3, [r7, #24]

		 valorCambiado = 0;
 80028ca:	2300      	movs	r3, #0
 80028cc:	623b      	str	r3, [r7, #32]
			  // Comprobar si el valor ha cambiado
		 if (value < (valorAnterior - 3) || value > (valorAnterior + 3)) {
 80028ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028d0:	3b03      	subs	r3, #3
 80028d2:	69ba      	ldr	r2, [r7, #24]
 80028d4:	429a      	cmp	r2, r3
 80028d6:	db04      	blt.n	80028e2 <sendLCD+0x46>
 80028d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028da:	3303      	adds	r3, #3
 80028dc:	69ba      	ldr	r2, [r7, #24]
 80028de:	429a      	cmp	r2, r3
 80028e0:	dd01      	ble.n	80028e6 <sendLCD+0x4a>
				  valorCambiado = 1;
 80028e2:	2301      	movs	r3, #1
 80028e4:	623b      	str	r3, [r7, #32]
		 }
		if (valorCambiado) {
 80028e6:	6a3b      	ldr	r3, [r7, #32]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d018      	beq.n	800291e <sendLCD+0x82>
				  LCD_Clear();
 80028ec:	2001      	movs	r0, #1
 80028ee:	f7ff fae5 	bl	8001ebc <LCD_Write_Cmd>
				  LCD_Set_Cursor(1, 0);
 80028f2:	2100      	movs	r1, #0
 80028f4:	2001      	movs	r0, #1
 80028f6:	f7ff fb07 	bl	8001f08 <LCD_Set_Cursor>
				  LCD_Put_Str("V ->");
 80028fa:	480c      	ldr	r0, [pc, #48]	; (800292c <sendLCD+0x90>)
 80028fc:	f7ff fb2f 	bl	8001f5e <LCD_Put_Str>
				  LCD_Set_Cursor(2, 0);
 8002900:	2100      	movs	r1, #0
 8002902:	2002      	movs	r0, #2
 8002904:	f7ff fb00 	bl	8001f08 <LCD_Set_Cursor>
				  LCD_Put_Num(value);
 8002908:	69b8      	ldr	r0, [r7, #24]
 800290a:	f7ff fb46 	bl	8001f9a <LCD_Put_Num>
				  LCD_Put_Str("%");
 800290e:	4808      	ldr	r0, [pc, #32]	; (8002930 <sendLCD+0x94>)
 8002910:	f7ff fb25 	bl	8001f5e <LCD_Put_Str>
				  HAL_Delay(200);
 8002914:	20c8      	movs	r0, #200	; 0xc8
 8002916:	f000 fe13 	bl	8003540 <HAL_Delay>
				  valorAnterior = value;
 800291a:	69bb      	ldr	r3, [r7, #24]
 800291c:	627b      	str	r3, [r7, #36]	; 0x24
		}
//		temp = osKernelSysTick() - (100 * counter++);
		osDelay(1);
 800291e:	2001      	movs	r0, #1
 8002920:	f001 fdf2 	bl	8004508 <osDelay>
		value = data[3];
 8002924:	e7ce      	b.n	80028c4 <sendLCD+0x28>
 8002926:	bf00      	nop
 8002928:	2000053c 	.word	0x2000053c
 800292c:	08009770 	.word	0x08009770
 8002930:	08009778 	.word	0x08009778

08002934 <barrido>:
//
//}

/*	PROCESS FUNCTIONS	*/

void barrido(void){
 8002934:	b580      	push	{r7, lr}
 8002936:	af00      	add	r7, sp, #0
	//ROWS
	//	  	 PA 12,6,11,7
	//	  First Column
	GPIOB->ODR &= ~GPIO_ODR_ODR3;
 8002938:	4ba2      	ldr	r3, [pc, #648]	; (8002bc4 <barrido+0x290>)
 800293a:	68db      	ldr	r3, [r3, #12]
 800293c:	4aa1      	ldr	r2, [pc, #644]	; (8002bc4 <barrido+0x290>)
 800293e:	f023 0308 	bic.w	r3, r3, #8
 8002942:	60d3      	str	r3, [r2, #12]
	GPIOB->ODR |= GPIO_ODR_ODR4;
 8002944:	4b9f      	ldr	r3, [pc, #636]	; (8002bc4 <barrido+0x290>)
 8002946:	68db      	ldr	r3, [r3, #12]
 8002948:	4a9e      	ldr	r2, [pc, #632]	; (8002bc4 <barrido+0x290>)
 800294a:	f043 0310 	orr.w	r3, r3, #16
 800294e:	60d3      	str	r3, [r2, #12]
	GPIOB->ODR |= GPIO_ODR_ODR5;
 8002950:	4b9c      	ldr	r3, [pc, #624]	; (8002bc4 <barrido+0x290>)
 8002952:	68db      	ldr	r3, [r3, #12]
 8002954:	4a9b      	ldr	r2, [pc, #620]	; (8002bc4 <barrido+0x290>)
 8002956:	f043 0320 	orr.w	r3, r3, #32
 800295a:	60d3      	str	r3, [r2, #12]
	GPIOB->ODR |= GPIO_ODR_ODR10;
 800295c:	4b99      	ldr	r3, [pc, #612]	; (8002bc4 <barrido+0x290>)
 800295e:	68db      	ldr	r3, [r3, #12]
 8002960:	4a98      	ldr	r2, [pc, #608]	; (8002bc4 <barrido+0x290>)
 8002962:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002966:	60d3      	str	r3, [r2, #12]

	if(!(GPIOA->IDR & GPIO_IDR_IDR12)){ //1
 8002968:	4b97      	ldr	r3, [pc, #604]	; (8002bc8 <barrido+0x294>)
 800296a:	689b      	ldr	r3, [r3, #8]
 800296c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002970:	2b00      	cmp	r3, #0
 8002972:	d112      	bne.n	800299a <barrido+0x66>
		GPIOA->ODR ^= GPIO_ODR_ODR5;
 8002974:	4b94      	ldr	r3, [pc, #592]	; (8002bc8 <barrido+0x294>)
 8002976:	68db      	ldr	r3, [r3, #12]
 8002978:	4a93      	ldr	r2, [pc, #588]	; (8002bc8 <barrido+0x294>)
 800297a:	f083 0320 	eor.w	r3, r3, #32
 800297e:	60d3      	str	r3, [r2, #12]
		printf("Turn Signal Left\n\r");
 8002980:	4892      	ldr	r0, [pc, #584]	; (8002bcc <barrido+0x298>)
 8002982:	f003 fe45 	bl	8006610 <iprintf>
		while(!(GPIOA->IDR & GPIO_IDR_IDR12)){}
 8002986:	bf00      	nop
 8002988:	4b8f      	ldr	r3, [pc, #572]	; (8002bc8 <barrido+0x294>)
 800298a:	689b      	ldr	r3, [r3, #8]
 800298c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002990:	2b00      	cmp	r3, #0
 8002992:	d0f9      	beq.n	8002988 <barrido+0x54>
		HAL_Delay(10);
 8002994:	200a      	movs	r0, #10
 8002996:	f000 fdd3 	bl	8003540 <HAL_Delay>
	}
	if(!(GPIOA->IDR & GPIO_IDR_IDR6)){ //4
 800299a:	4b8b      	ldr	r3, [pc, #556]	; (8002bc8 <barrido+0x294>)
 800299c:	689b      	ldr	r3, [r3, #8]
 800299e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d112      	bne.n	80029cc <barrido+0x98>
		GPIOA->ODR ^= GPIO_ODR_ODR5;
 80029a6:	4b88      	ldr	r3, [pc, #544]	; (8002bc8 <barrido+0x294>)
 80029a8:	68db      	ldr	r3, [r3, #12]
 80029aa:	4a87      	ldr	r2, [pc, #540]	; (8002bc8 <barrido+0x294>)
 80029ac:	f083 0320 	eor.w	r3, r3, #32
 80029b0:	60d3      	str	r3, [r2, #12]
		printf("Left\n\r");
 80029b2:	4887      	ldr	r0, [pc, #540]	; (8002bd0 <barrido+0x29c>)
 80029b4:	f003 fe2c 	bl	8006610 <iprintf>
		while(!(GPIOA->IDR & GPIO_IDR_IDR6)){}
 80029b8:	bf00      	nop
 80029ba:	4b83      	ldr	r3, [pc, #524]	; (8002bc8 <barrido+0x294>)
 80029bc:	689b      	ldr	r3, [r3, #8]
 80029be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d0f9      	beq.n	80029ba <barrido+0x86>
		HAL_Delay(10);
 80029c6:	200a      	movs	r0, #10
 80029c8:	f000 fdba 	bl	8003540 <HAL_Delay>
	}
	if(!(GPIOA->IDR & GPIO_IDR_IDR11)){ //7
 80029cc:	4b7e      	ldr	r3, [pc, #504]	; (8002bc8 <barrido+0x294>)
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d10f      	bne.n	80029f8 <barrido+0xc4>
		GPIOA->ODR ^= GPIO_ODR_ODR5;
 80029d8:	4b7b      	ldr	r3, [pc, #492]	; (8002bc8 <barrido+0x294>)
 80029da:	68db      	ldr	r3, [r3, #12]
 80029dc:	4a7a      	ldr	r2, [pc, #488]	; (8002bc8 <barrido+0x294>)
 80029de:	f083 0320 	eor.w	r3, r3, #32
 80029e2:	60d3      	str	r3, [r2, #12]
		//printf("");
		while(!(GPIOA->IDR & GPIO_IDR_IDR11)){}
 80029e4:	bf00      	nop
 80029e6:	4b78      	ldr	r3, [pc, #480]	; (8002bc8 <barrido+0x294>)
 80029e8:	689b      	ldr	r3, [r3, #8]
 80029ea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d0f9      	beq.n	80029e6 <barrido+0xb2>
		HAL_Delay(10);
 80029f2:	200a      	movs	r0, #10
 80029f4:	f000 fda4 	bl	8003540 <HAL_Delay>
	}
	if(!(GPIOA->IDR & GPIO_IDR_IDR7)){ //* delete
 80029f8:	4b73      	ldr	r3, [pc, #460]	; (8002bc8 <barrido+0x294>)
 80029fa:	689b      	ldr	r3, [r3, #8]
 80029fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d10f      	bne.n	8002a24 <barrido+0xf0>
		GPIOA->ODR ^= GPIO_ODR_ODR5;
 8002a04:	4b70      	ldr	r3, [pc, #448]	; (8002bc8 <barrido+0x294>)
 8002a06:	68db      	ldr	r3, [r3, #12]
 8002a08:	4a6f      	ldr	r2, [pc, #444]	; (8002bc8 <barrido+0x294>)
 8002a0a:	f083 0320 	eor.w	r3, r3, #32
 8002a0e:	60d3      	str	r3, [r2, #12]
		//printf("");
		while(!(GPIOA->IDR & GPIO_IDR_IDR7)){}
 8002a10:	bf00      	nop
 8002a12:	4b6d      	ldr	r3, [pc, #436]	; (8002bc8 <barrido+0x294>)
 8002a14:	689b      	ldr	r3, [r3, #8]
 8002a16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d0f9      	beq.n	8002a12 <barrido+0xde>
		HAL_Delay(10);
 8002a1e:	200a      	movs	r0, #10
 8002a20:	f000 fd8e 	bl	8003540 <HAL_Delay>
	}

	//ROWS
	//	  	 PA 12,6,11,7
	//Second Column
	GPIOB->ODR |= GPIO_ODR_ODR3;
 8002a24:	4b67      	ldr	r3, [pc, #412]	; (8002bc4 <barrido+0x290>)
 8002a26:	68db      	ldr	r3, [r3, #12]
 8002a28:	4a66      	ldr	r2, [pc, #408]	; (8002bc4 <barrido+0x290>)
 8002a2a:	f043 0308 	orr.w	r3, r3, #8
 8002a2e:	60d3      	str	r3, [r2, #12]
	GPIOB->ODR &= ~GPIO_ODR_ODR4;
 8002a30:	4b64      	ldr	r3, [pc, #400]	; (8002bc4 <barrido+0x290>)
 8002a32:	68db      	ldr	r3, [r3, #12]
 8002a34:	4a63      	ldr	r2, [pc, #396]	; (8002bc4 <barrido+0x290>)
 8002a36:	f023 0310 	bic.w	r3, r3, #16
 8002a3a:	60d3      	str	r3, [r2, #12]
	GPIOB->ODR |= GPIO_ODR_ODR5;
 8002a3c:	4b61      	ldr	r3, [pc, #388]	; (8002bc4 <barrido+0x290>)
 8002a3e:	68db      	ldr	r3, [r3, #12]
 8002a40:	4a60      	ldr	r2, [pc, #384]	; (8002bc4 <barrido+0x290>)
 8002a42:	f043 0320 	orr.w	r3, r3, #32
 8002a46:	60d3      	str	r3, [r2, #12]
	GPIOB->ODR |= GPIO_ODR_ODR10;
 8002a48:	4b5e      	ldr	r3, [pc, #376]	; (8002bc4 <barrido+0x290>)
 8002a4a:	68db      	ldr	r3, [r3, #12]
 8002a4c:	4a5d      	ldr	r2, [pc, #372]	; (8002bc4 <barrido+0x290>)
 8002a4e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002a52:	60d3      	str	r3, [r2, #12]

	if(!(GPIOA->IDR & GPIO_IDR_IDR12)){ //2
 8002a54:	4b5c      	ldr	r3, [pc, #368]	; (8002bc8 <barrido+0x294>)
 8002a56:	689b      	ldr	r3, [r3, #8]
 8002a58:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d112      	bne.n	8002a86 <barrido+0x152>
		GPIOA->ODR ^= GPIO_ODR_ODR5;
 8002a60:	4b59      	ldr	r3, [pc, #356]	; (8002bc8 <barrido+0x294>)
 8002a62:	68db      	ldr	r3, [r3, #12]
 8002a64:	4a58      	ldr	r2, [pc, #352]	; (8002bc8 <barrido+0x294>)
 8002a66:	f083 0320 	eor.w	r3, r3, #32
 8002a6a:	60d3      	str	r3, [r2, #12]
		printf("Forward\n\r");
 8002a6c:	4859      	ldr	r0, [pc, #356]	; (8002bd4 <barrido+0x2a0>)
 8002a6e:	f003 fdcf 	bl	8006610 <iprintf>
		while(!(GPIOA->IDR & GPIO_IDR_IDR12)){}
 8002a72:	bf00      	nop
 8002a74:	4b54      	ldr	r3, [pc, #336]	; (8002bc8 <barrido+0x294>)
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d0f9      	beq.n	8002a74 <barrido+0x140>
		HAL_Delay(10);
 8002a80:	200a      	movs	r0, #10
 8002a82:	f000 fd5d 	bl	8003540 <HAL_Delay>
	}
	if(!(GPIOA->IDR & GPIO_IDR_IDR6)){ //5
 8002a86:	4b50      	ldr	r3, [pc, #320]	; (8002bc8 <barrido+0x294>)
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d112      	bne.n	8002ab8 <barrido+0x184>
	  GPIOA->ODR ^= GPIO_ODR_ODR5;
 8002a92:	4b4d      	ldr	r3, [pc, #308]	; (8002bc8 <barrido+0x294>)
 8002a94:	68db      	ldr	r3, [r3, #12]
 8002a96:	4a4c      	ldr	r2, [pc, #304]	; (8002bc8 <barrido+0x294>)
 8002a98:	f083 0320 	eor.w	r3, r3, #32
 8002a9c:	60d3      	str	r3, [r2, #12]
	  printf("Braking\n\r");
 8002a9e:	484e      	ldr	r0, [pc, #312]	; (8002bd8 <barrido+0x2a4>)
 8002aa0:	f003 fdb6 	bl	8006610 <iprintf>
	  while(!(GPIOA->IDR & GPIO_IDR_IDR6)){}
 8002aa4:	bf00      	nop
 8002aa6:	4b48      	ldr	r3, [pc, #288]	; (8002bc8 <barrido+0x294>)
 8002aa8:	689b      	ldr	r3, [r3, #8]
 8002aaa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d0f9      	beq.n	8002aa6 <barrido+0x172>
	  HAL_Delay(10);
 8002ab2:	200a      	movs	r0, #10
 8002ab4:	f000 fd44 	bl	8003540 <HAL_Delay>
	}
	if(!(GPIOA->IDR & GPIO_IDR_IDR11)){ //8
 8002ab8:	4b43      	ldr	r3, [pc, #268]	; (8002bc8 <barrido+0x294>)
 8002aba:	689b      	ldr	r3, [r3, #8]
 8002abc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d112      	bne.n	8002aea <barrido+0x1b6>
	  GPIOA->ODR ^= GPIO_ODR_ODR5;
 8002ac4:	4b40      	ldr	r3, [pc, #256]	; (8002bc8 <barrido+0x294>)
 8002ac6:	68db      	ldr	r3, [r3, #12]
 8002ac8:	4a3f      	ldr	r2, [pc, #252]	; (8002bc8 <barrido+0x294>)
 8002aca:	f083 0320 	eor.w	r3, r3, #32
 8002ace:	60d3      	str	r3, [r2, #12]
	  printf("Backward\n\r");
 8002ad0:	4842      	ldr	r0, [pc, #264]	; (8002bdc <barrido+0x2a8>)
 8002ad2:	f003 fd9d 	bl	8006610 <iprintf>
	  while(!(GPIOA->IDR & GPIO_IDR_IDR11)){}
 8002ad6:	bf00      	nop
 8002ad8:	4b3b      	ldr	r3, [pc, #236]	; (8002bc8 <barrido+0x294>)
 8002ada:	689b      	ldr	r3, [r3, #8]
 8002adc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d0f9      	beq.n	8002ad8 <barrido+0x1a4>
	  HAL_Delay(10);
 8002ae4:	200a      	movs	r0, #10
 8002ae6:	f000 fd2b 	bl	8003540 <HAL_Delay>
	}
	if(!(GPIOA->IDR & GPIO_IDR_IDR7)){ //0
 8002aea:	4b37      	ldr	r3, [pc, #220]	; (8002bc8 <barrido+0x294>)
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d10f      	bne.n	8002b16 <barrido+0x1e2>
	  GPIOA->ODR ^= GPIO_ODR_ODR5;
 8002af6:	4b34      	ldr	r3, [pc, #208]	; (8002bc8 <barrido+0x294>)
 8002af8:	68db      	ldr	r3, [r3, #12]
 8002afa:	4a33      	ldr	r2, [pc, #204]	; (8002bc8 <barrido+0x294>)
 8002afc:	f083 0320 	eor.w	r3, r3, #32
 8002b00:	60d3      	str	r3, [r2, #12]
	  //printf("");
	  while(!(GPIOA->IDR & GPIO_IDR_IDR7)){}
 8002b02:	bf00      	nop
 8002b04:	4b30      	ldr	r3, [pc, #192]	; (8002bc8 <barrido+0x294>)
 8002b06:	689b      	ldr	r3, [r3, #8]
 8002b08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d0f9      	beq.n	8002b04 <barrido+0x1d0>
	  HAL_Delay(10);
 8002b10:	200a      	movs	r0, #10
 8002b12:	f000 fd15 	bl	8003540 <HAL_Delay>
	}

	//Third Column
	GPIOB->ODR |= GPIO_ODR_ODR3;
 8002b16:	4b2b      	ldr	r3, [pc, #172]	; (8002bc4 <barrido+0x290>)
 8002b18:	68db      	ldr	r3, [r3, #12]
 8002b1a:	4a2a      	ldr	r2, [pc, #168]	; (8002bc4 <barrido+0x290>)
 8002b1c:	f043 0308 	orr.w	r3, r3, #8
 8002b20:	60d3      	str	r3, [r2, #12]
	GPIOB->ODR |= GPIO_ODR_ODR4;
 8002b22:	4b28      	ldr	r3, [pc, #160]	; (8002bc4 <barrido+0x290>)
 8002b24:	68db      	ldr	r3, [r3, #12]
 8002b26:	4a27      	ldr	r2, [pc, #156]	; (8002bc4 <barrido+0x290>)
 8002b28:	f043 0310 	orr.w	r3, r3, #16
 8002b2c:	60d3      	str	r3, [r2, #12]
	GPIOB->ODR &= ~GPIO_ODR_ODR5;
 8002b2e:	4b25      	ldr	r3, [pc, #148]	; (8002bc4 <barrido+0x290>)
 8002b30:	68db      	ldr	r3, [r3, #12]
 8002b32:	4a24      	ldr	r2, [pc, #144]	; (8002bc4 <barrido+0x290>)
 8002b34:	f023 0320 	bic.w	r3, r3, #32
 8002b38:	60d3      	str	r3, [r2, #12]
	GPIOB->ODR |= GPIO_ODR_ODR10;
 8002b3a:	4b22      	ldr	r3, [pc, #136]	; (8002bc4 <barrido+0x290>)
 8002b3c:	68db      	ldr	r3, [r3, #12]
 8002b3e:	4a21      	ldr	r2, [pc, #132]	; (8002bc4 <barrido+0x290>)
 8002b40:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002b44:	60d3      	str	r3, [r2, #12]

	if(!(GPIOA->IDR & GPIO_IDR_IDR12)){ //3
 8002b46:	4b20      	ldr	r3, [pc, #128]	; (8002bc8 <barrido+0x294>)
 8002b48:	689b      	ldr	r3, [r3, #8]
 8002b4a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d112      	bne.n	8002b78 <barrido+0x244>
		GPIOA->ODR ^= GPIO_ODR_ODR5;
 8002b52:	4b1d      	ldr	r3, [pc, #116]	; (8002bc8 <barrido+0x294>)
 8002b54:	68db      	ldr	r3, [r3, #12]
 8002b56:	4a1c      	ldr	r2, [pc, #112]	; (8002bc8 <barrido+0x294>)
 8002b58:	f083 0320 	eor.w	r3, r3, #32
 8002b5c:	60d3      	str	r3, [r2, #12]
		printf("Turn Signal Right\n\r");
 8002b5e:	4820      	ldr	r0, [pc, #128]	; (8002be0 <barrido+0x2ac>)
 8002b60:	f003 fd56 	bl	8006610 <iprintf>
		while(!(GPIOA->IDR & GPIO_IDR_IDR12)){}
 8002b64:	bf00      	nop
 8002b66:	4b18      	ldr	r3, [pc, #96]	; (8002bc8 <barrido+0x294>)
 8002b68:	689b      	ldr	r3, [r3, #8]
 8002b6a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d0f9      	beq.n	8002b66 <barrido+0x232>
		HAL_Delay(10);
 8002b72:	200a      	movs	r0, #10
 8002b74:	f000 fce4 	bl	8003540 <HAL_Delay>
	}
	if(!(GPIOA->IDR & GPIO_IDR_IDR6)){ //6
 8002b78:	4b13      	ldr	r3, [pc, #76]	; (8002bc8 <barrido+0x294>)
 8002b7a:	689b      	ldr	r3, [r3, #8]
 8002b7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d112      	bne.n	8002baa <barrido+0x276>
		GPIOA->ODR ^= GPIO_ODR_ODR5;
 8002b84:	4b10      	ldr	r3, [pc, #64]	; (8002bc8 <barrido+0x294>)
 8002b86:	68db      	ldr	r3, [r3, #12]
 8002b88:	4a0f      	ldr	r2, [pc, #60]	; (8002bc8 <barrido+0x294>)
 8002b8a:	f083 0320 	eor.w	r3, r3, #32
 8002b8e:	60d3      	str	r3, [r2, #12]
		printf("Right\n\r");
 8002b90:	4814      	ldr	r0, [pc, #80]	; (8002be4 <barrido+0x2b0>)
 8002b92:	f003 fd3d 	bl	8006610 <iprintf>
		while(!(GPIOA->IDR & GPIO_IDR_IDR6)){}
 8002b96:	bf00      	nop
 8002b98:	4b0b      	ldr	r3, [pc, #44]	; (8002bc8 <barrido+0x294>)
 8002b9a:	689b      	ldr	r3, [r3, #8]
 8002b9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d0f9      	beq.n	8002b98 <barrido+0x264>
		HAL_Delay(10);
 8002ba4:	200a      	movs	r0, #10
 8002ba6:	f000 fccb 	bl	8003540 <HAL_Delay>
	}
	if(!(GPIOA->IDR & GPIO_IDR_IDR11)){ //9
 8002baa:	4b07      	ldr	r3, [pc, #28]	; (8002bc8 <barrido+0x294>)
 8002bac:	689b      	ldr	r3, [r3, #8]
 8002bae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d122      	bne.n	8002bfc <barrido+0x2c8>
		  GPIOA->ODR ^= GPIO_ODR_ODR5;
 8002bb6:	4b04      	ldr	r3, [pc, #16]	; (8002bc8 <barrido+0x294>)
 8002bb8:	68db      	ldr	r3, [r3, #12]
 8002bba:	4a03      	ldr	r2, [pc, #12]	; (8002bc8 <barrido+0x294>)
 8002bbc:	f083 0320 	eor.w	r3, r3, #32
 8002bc0:	60d3      	str	r3, [r2, #12]
 8002bc2:	e011      	b.n	8002be8 <barrido+0x2b4>
 8002bc4:	40010c00 	.word	0x40010c00
 8002bc8:	40010800 	.word	0x40010800
 8002bcc:	0800977c 	.word	0x0800977c
 8002bd0:	08009790 	.word	0x08009790
 8002bd4:	08009798 	.word	0x08009798
 8002bd8:	080097a4 	.word	0x080097a4
 8002bdc:	080097b0 	.word	0x080097b0
 8002be0:	080097bc 	.word	0x080097bc
 8002be4:	080097d0 	.word	0x080097d0
		  //printf();
		  while(!(GPIOA->IDR & GPIO_IDR_IDR11)){}
 8002be8:	bf00      	nop
 8002bea:	4b4e      	ldr	r3, [pc, #312]	; (8002d24 <barrido+0x3f0>)
 8002bec:	689b      	ldr	r3, [r3, #8]
 8002bee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d0f9      	beq.n	8002bea <barrido+0x2b6>
		  HAL_Delay(10);
 8002bf6:	200a      	movs	r0, #10
 8002bf8:	f000 fca2 	bl	8003540 <HAL_Delay>
	}
	if(!(GPIOA->IDR & GPIO_IDR_IDR7)){ //# space
 8002bfc:	4b49      	ldr	r3, [pc, #292]	; (8002d24 <barrido+0x3f0>)
 8002bfe:	689b      	ldr	r3, [r3, #8]
 8002c00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d10f      	bne.n	8002c28 <barrido+0x2f4>
		  GPIOA->ODR ^= GPIO_ODR_ODR5;
 8002c08:	4b46      	ldr	r3, [pc, #280]	; (8002d24 <barrido+0x3f0>)
 8002c0a:	68db      	ldr	r3, [r3, #12]
 8002c0c:	4a45      	ldr	r2, [pc, #276]	; (8002d24 <barrido+0x3f0>)
 8002c0e:	f083 0320 	eor.w	r3, r3, #32
 8002c12:	60d3      	str	r3, [r2, #12]
		  //printf("");
		  while(!(GPIOA->IDR & GPIO_IDR_IDR7)){}
 8002c14:	bf00      	nop
 8002c16:	4b43      	ldr	r3, [pc, #268]	; (8002d24 <barrido+0x3f0>)
 8002c18:	689b      	ldr	r3, [r3, #8]
 8002c1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d0f9      	beq.n	8002c16 <barrido+0x2e2>
		  HAL_Delay(10);
 8002c22:	200a      	movs	r0, #10
 8002c24:	f000 fc8c 	bl	8003540 <HAL_Delay>
	}

	//Fourth Column
	GPIOB->ODR |= GPIO_ODR_ODR3;
 8002c28:	4b3f      	ldr	r3, [pc, #252]	; (8002d28 <barrido+0x3f4>)
 8002c2a:	68db      	ldr	r3, [r3, #12]
 8002c2c:	4a3e      	ldr	r2, [pc, #248]	; (8002d28 <barrido+0x3f4>)
 8002c2e:	f043 0308 	orr.w	r3, r3, #8
 8002c32:	60d3      	str	r3, [r2, #12]
	GPIOB->ODR |= GPIO_ODR_ODR4;
 8002c34:	4b3c      	ldr	r3, [pc, #240]	; (8002d28 <barrido+0x3f4>)
 8002c36:	68db      	ldr	r3, [r3, #12]
 8002c38:	4a3b      	ldr	r2, [pc, #236]	; (8002d28 <barrido+0x3f4>)
 8002c3a:	f043 0310 	orr.w	r3, r3, #16
 8002c3e:	60d3      	str	r3, [r2, #12]
	GPIOB->ODR |= GPIO_ODR_ODR5;
 8002c40:	4b39      	ldr	r3, [pc, #228]	; (8002d28 <barrido+0x3f4>)
 8002c42:	68db      	ldr	r3, [r3, #12]
 8002c44:	4a38      	ldr	r2, [pc, #224]	; (8002d28 <barrido+0x3f4>)
 8002c46:	f043 0320 	orr.w	r3, r3, #32
 8002c4a:	60d3      	str	r3, [r2, #12]
	GPIOB->ODR &= ~GPIO_ODR_ODR10;
 8002c4c:	4b36      	ldr	r3, [pc, #216]	; (8002d28 <barrido+0x3f4>)
 8002c4e:	68db      	ldr	r3, [r3, #12]
 8002c50:	4a35      	ldr	r2, [pc, #212]	; (8002d28 <barrido+0x3f4>)
 8002c52:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002c56:	60d3      	str	r3, [r2, #12]

	if(!(GPIOA->IDR & GPIO_IDR_IDR12)){ //A
 8002c58:	4b32      	ldr	r3, [pc, #200]	; (8002d24 <barrido+0x3f0>)
 8002c5a:	689b      	ldr	r3, [r3, #8]
 8002c5c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d112      	bne.n	8002c8a <barrido+0x356>
		GPIOA->ODR ^= GPIO_ODR_ODR5;
 8002c64:	4b2f      	ldr	r3, [pc, #188]	; (8002d24 <barrido+0x3f0>)
 8002c66:	68db      	ldr	r3, [r3, #12]
 8002c68:	4a2e      	ldr	r2, [pc, #184]	; (8002d24 <barrido+0x3f0>)
 8002c6a:	f083 0320 	eor.w	r3, r3, #32
 8002c6e:	60d3      	str	r3, [r2, #12]
		printf("Drive Mode\n\r");
 8002c70:	482e      	ldr	r0, [pc, #184]	; (8002d2c <barrido+0x3f8>)
 8002c72:	f003 fccd 	bl	8006610 <iprintf>
		while(!(GPIOA->IDR & GPIO_IDR_IDR12)){}
 8002c76:	bf00      	nop
 8002c78:	4b2a      	ldr	r3, [pc, #168]	; (8002d24 <barrido+0x3f0>)
 8002c7a:	689b      	ldr	r3, [r3, #8]
 8002c7c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d0f9      	beq.n	8002c78 <barrido+0x344>
		HAL_Delay(10);
 8002c84:	200a      	movs	r0, #10
 8002c86:	f000 fc5b 	bl	8003540 <HAL_Delay>
	  }
	if(!(GPIOA->IDR & GPIO_IDR_IDR6)){ //B
 8002c8a:	4b26      	ldr	r3, [pc, #152]	; (8002d24 <barrido+0x3f0>)
 8002c8c:	689b      	ldr	r3, [r3, #8]
 8002c8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d112      	bne.n	8002cbc <barrido+0x388>
		GPIOA->ODR ^= GPIO_ODR_ODR5;
 8002c96:	4b23      	ldr	r3, [pc, #140]	; (8002d24 <barrido+0x3f0>)
 8002c98:	68db      	ldr	r3, [r3, #12]
 8002c9a:	4a22      	ldr	r2, [pc, #136]	; (8002d24 <barrido+0x3f0>)
 8002c9c:	f083 0320 	eor.w	r3, r3, #32
 8002ca0:	60d3      	str	r3, [r2, #12]
		printf("Neutral Mode\n\r");
 8002ca2:	4823      	ldr	r0, [pc, #140]	; (8002d30 <barrido+0x3fc>)
 8002ca4:	f003 fcb4 	bl	8006610 <iprintf>
		while(!(GPIOA->IDR & GPIO_IDR_IDR6)){}
 8002ca8:	bf00      	nop
 8002caa:	4b1e      	ldr	r3, [pc, #120]	; (8002d24 <barrido+0x3f0>)
 8002cac:	689b      	ldr	r3, [r3, #8]
 8002cae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d0f9      	beq.n	8002caa <barrido+0x376>
		HAL_Delay(10);
 8002cb6:	200a      	movs	r0, #10
 8002cb8:	f000 fc42 	bl	8003540 <HAL_Delay>
	}
	if(!(GPIOA->IDR & GPIO_IDR_IDR11)){ //C
 8002cbc:	4b19      	ldr	r3, [pc, #100]	; (8002d24 <barrido+0x3f0>)
 8002cbe:	689b      	ldr	r3, [r3, #8]
 8002cc0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d112      	bne.n	8002cee <barrido+0x3ba>
		GPIOA->ODR ^= GPIO_ODR_ODR5;
 8002cc8:	4b16      	ldr	r3, [pc, #88]	; (8002d24 <barrido+0x3f0>)
 8002cca:	68db      	ldr	r3, [r3, #12]
 8002ccc:	4a15      	ldr	r2, [pc, #84]	; (8002d24 <barrido+0x3f0>)
 8002cce:	f083 0320 	eor.w	r3, r3, #32
 8002cd2:	60d3      	str	r3, [r2, #12]
		printf("Reverse Mode\n\r");
 8002cd4:	4817      	ldr	r0, [pc, #92]	; (8002d34 <barrido+0x400>)
 8002cd6:	f003 fc9b 	bl	8006610 <iprintf>
		while(!(GPIOA->IDR & GPIO_IDR_IDR11)){}
 8002cda:	bf00      	nop
 8002cdc:	4b11      	ldr	r3, [pc, #68]	; (8002d24 <barrido+0x3f0>)
 8002cde:	689b      	ldr	r3, [r3, #8]
 8002ce0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d0f9      	beq.n	8002cdc <barrido+0x3a8>
		HAL_Delay(10);
 8002ce8:	200a      	movs	r0, #10
 8002cea:	f000 fc29 	bl	8003540 <HAL_Delay>
	}
	if(!(GPIOA->IDR & GPIO_IDR_IDR7)){ //D
 8002cee:	4b0d      	ldr	r3, [pc, #52]	; (8002d24 <barrido+0x3f0>)
 8002cf0:	689b      	ldr	r3, [r3, #8]
 8002cf2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d112      	bne.n	8002d20 <barrido+0x3ec>
		GPIOA->ODR ^= GPIO_ODR_ODR5;
 8002cfa:	4b0a      	ldr	r3, [pc, #40]	; (8002d24 <barrido+0x3f0>)
 8002cfc:	68db      	ldr	r3, [r3, #12]
 8002cfe:	4a09      	ldr	r2, [pc, #36]	; (8002d24 <barrido+0x3f0>)
 8002d00:	f083 0320 	eor.w	r3, r3, #32
 8002d04:	60d3      	str	r3, [r2, #12]
		printf("D1 Mode\n\r");
 8002d06:	480c      	ldr	r0, [pc, #48]	; (8002d38 <barrido+0x404>)
 8002d08:	f003 fc82 	bl	8006610 <iprintf>
		while(!(GPIOA->IDR & GPIO_IDR_IDR7)){}
 8002d0c:	bf00      	nop
 8002d0e:	4b05      	ldr	r3, [pc, #20]	; (8002d24 <barrido+0x3f0>)
 8002d10:	689b      	ldr	r3, [r3, #8]
 8002d12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d0f9      	beq.n	8002d0e <barrido+0x3da>
		HAL_Delay(10);
 8002d1a:	200a      	movs	r0, #10
 8002d1c:	f000 fc10 	bl	8003540 <HAL_Delay>
	}
}
 8002d20:	bf00      	nop
 8002d22:	bd80      	pop	{r7, pc}
 8002d24:	40010800 	.word	0x40010800
 8002d28:	40010c00 	.word	0x40010c00
 8002d2c:	080097d8 	.word	0x080097d8
 8002d30:	080097e8 	.word	0x080097e8
 8002d34:	080097f8 	.word	0x080097f8
 8002d38:	08009808 	.word	0x08009808

08002d3c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b082      	sub	sp, #8
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4a04      	ldr	r2, [pc, #16]	; (8002d5c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d101      	bne.n	8002d52 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002d4e:	f000 fbdb 	bl	8003508 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002d52:	bf00      	nop
 8002d54:	3708      	adds	r7, #8
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}
 8002d5a:	bf00      	nop
 8002d5c:	40000800 	.word	0x40000800

08002d60 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */

void Error_Handler(void)
{
 8002d60:	b480      	push	{r7}
 8002d62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002d64:	b672      	cpsid	i
}
 8002d66:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002d68:	e7fe      	b.n	8002d68 <Error_Handler+0x8>
	...

08002d6c <_write>:
 */

#include "myprintf.h"
#include "main.h"

int _write(int file, char *ptr, int len){
 8002d6c:	b480      	push	{r7}
 8002d6e:	b087      	sub	sp, #28
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	60f8      	str	r0, [r7, #12]
 8002d74:	60b9      	str	r1, [r7, #8]
 8002d76:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for(DataIdx=0; DataIdx<len; DataIdx++){
 8002d78:	2300      	movs	r3, #0
 8002d7a:	617b      	str	r3, [r7, #20]
 8002d7c:	e00f      	b.n	8002d9e <_write+0x32>
		while( ( USART1->SR & USART_SR_TXE ) == 0 ){}
 8002d7e:	bf00      	nop
 8002d80:	4b0c      	ldr	r3, [pc, #48]	; (8002db4 <_write+0x48>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d0f9      	beq.n	8002d80 <_write+0x14>
		USART1->DR = *ptr++;
 8002d8c:	68bb      	ldr	r3, [r7, #8]
 8002d8e:	1c5a      	adds	r2, r3, #1
 8002d90:	60ba      	str	r2, [r7, #8]
 8002d92:	781a      	ldrb	r2, [r3, #0]
 8002d94:	4b07      	ldr	r3, [pc, #28]	; (8002db4 <_write+0x48>)
 8002d96:	605a      	str	r2, [r3, #4]
	for(DataIdx=0; DataIdx<len; DataIdx++){
 8002d98:	697b      	ldr	r3, [r7, #20]
 8002d9a:	3301      	adds	r3, #1
 8002d9c:	617b      	str	r3, [r7, #20]
 8002d9e:	697a      	ldr	r2, [r7, #20]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	429a      	cmp	r2, r3
 8002da4:	dbeb      	blt.n	8002d7e <_write+0x12>
	}
	return len;
 8002da6:	687b      	ldr	r3, [r7, #4]
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	371c      	adds	r7, #28
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bc80      	pop	{r7}
 8002db0:	4770      	bx	lr
 8002db2:	bf00      	nop
 8002db4:	40013800 	.word	0x40013800

08002db8 <rtGetInf>:
/*
 * Initialize rtInf needed by the generated code.
 * Inf is initialized as non-signaling. Assumes IEEE.
 */
real_T rtGetInf(void)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b088      	sub	sp, #32
 8002dbc:	af00      	add	r7, sp, #0
  size_t bitsPerReal = sizeof(real_T) * (NumBitsPerChar);
 8002dbe:	2340      	movs	r3, #64	; 0x40
 8002dc0:	617b      	str	r3, [r7, #20]
  real_T inf = 0.0;
 8002dc2:	f04f 0200 	mov.w	r2, #0
 8002dc6:	f04f 0300 	mov.w	r3, #0
 8002dca:	e9c7 2306 	strd	r2, r3, [r7, #24]
  if (bitsPerReal == 32U) {
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	2b20      	cmp	r3, #32
 8002dd2:	d10a      	bne.n	8002dea <rtGetInf+0x32>
    inf = rtGetInfF();
 8002dd4:	f000 f836 	bl	8002e44 <rtGetInfF>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	4618      	mov	r0, r3
 8002ddc:	f7fd fb24 	bl	8000428 <__aeabi_f2d>
 8002de0:	4602      	mov	r2, r0
 8002de2:	460b      	mov	r3, r1
 8002de4:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8002de8:	e022      	b.n	8002e30 <rtGetInf+0x78>
  } else {
    uint16_T one = 1U;
 8002dea:	2301      	movs	r3, #1
 8002dec:	823b      	strh	r3, [r7, #16]
    enum {
      LittleEndian,
      BigEndian
    } machByteOrder = (*((uint8_T *) &one) == 1U) ? LittleEndian : BigEndian;
 8002dee:	f107 0310 	add.w	r3, r7, #16
 8002df2:	781b      	ldrb	r3, [r3, #0]
 8002df4:	2b01      	cmp	r3, #1
 8002df6:	bf14      	ite	ne
 8002df8:	2301      	movne	r3, #1
 8002dfa:	2300      	moveq	r3, #0
 8002dfc:	b2db      	uxtb	r3, r3
 8002dfe:	74fb      	strb	r3, [r7, #19]
    switch (machByteOrder) {
 8002e00:	7cfb      	ldrb	r3, [r7, #19]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d002      	beq.n	8002e0c <rtGetInf+0x54>
 8002e06:	2b01      	cmp	r3, #1
 8002e08:	d009      	beq.n	8002e1e <rtGetInf+0x66>
 8002e0a:	e011      	b.n	8002e30 <rtGetInf+0x78>
        union {
          LittleEndianIEEEDouble bitVal;
          real_T fltVal;
        } tmpVal;

        tmpVal.bitVal.words.wordH = 0x7FF00000U;
 8002e0c:	4b0c      	ldr	r3, [pc, #48]	; (8002e40 <rtGetInf+0x88>)
 8002e0e:	60fb      	str	r3, [r7, #12]
        tmpVal.bitVal.words.wordL = 0x00000000U;
 8002e10:	2300      	movs	r3, #0
 8002e12:	60bb      	str	r3, [r7, #8]
        inf = tmpVal.fltVal;
 8002e14:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002e18:	e9c7 2306 	strd	r2, r3, [r7, #24]
        break;
 8002e1c:	e008      	b.n	8002e30 <rtGetInf+0x78>
        union {
          BigEndianIEEEDouble bitVal;
          real_T fltVal;
        } tmpVal;

        tmpVal.bitVal.words.wordH = 0x7FF00000U;
 8002e1e:	4b08      	ldr	r3, [pc, #32]	; (8002e40 <rtGetInf+0x88>)
 8002e20:	603b      	str	r3, [r7, #0]
        tmpVal.bitVal.words.wordL = 0x00000000U;
 8002e22:	2300      	movs	r3, #0
 8002e24:	607b      	str	r3, [r7, #4]
        inf = tmpVal.fltVal;
 8002e26:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002e2a:	e9c7 2306 	strd	r2, r3, [r7, #24]
        break;
 8002e2e:	bf00      	nop
      }
    }
  }

  return inf;
 8002e30:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
}
 8002e34:	4610      	mov	r0, r2
 8002e36:	4619      	mov	r1, r3
 8002e38:	3720      	adds	r7, #32
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}
 8002e3e:	bf00      	nop
 8002e40:	7ff00000 	.word	0x7ff00000

08002e44 <rtGetInfF>:
/*
 * Initialize rtInfF needed by the generated code.
 * Inf is initialized as non-signaling. Assumes IEEE.
 */
real32_T rtGetInfF(void)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b083      	sub	sp, #12
 8002e48:	af00      	add	r7, sp, #0
  IEEESingle infF;
  infF.wordL.wordLuint = 0x7F800000U;
 8002e4a:	f04f 43ff 	mov.w	r3, #2139095040	; 0x7f800000
 8002e4e:	607b      	str	r3, [r7, #4]
  return infF.wordL.wordLreal;
 8002e50:	687b      	ldr	r3, [r7, #4]
}
 8002e52:	4618      	mov	r0, r3
 8002e54:	370c      	adds	r7, #12
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bc80      	pop	{r7}
 8002e5a:	4770      	bx	lr

08002e5c <rtGetMinusInf>:
/*
 * Initialize rtMinusInf needed by the generated code.
 * Inf is initialized as non-signaling. Assumes IEEE.
 */
real_T rtGetMinusInf(void)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b088      	sub	sp, #32
 8002e60:	af00      	add	r7, sp, #0
  size_t bitsPerReal = sizeof(real_T) * (NumBitsPerChar);
 8002e62:	2340      	movs	r3, #64	; 0x40
 8002e64:	617b      	str	r3, [r7, #20]
  real_T minf = 0.0;
 8002e66:	f04f 0200 	mov.w	r2, #0
 8002e6a:	f04f 0300 	mov.w	r3, #0
 8002e6e:	e9c7 2306 	strd	r2, r3, [r7, #24]
  if (bitsPerReal == 32U) {
 8002e72:	697b      	ldr	r3, [r7, #20]
 8002e74:	2b20      	cmp	r3, #32
 8002e76:	d10a      	bne.n	8002e8e <rtGetMinusInf+0x32>
    minf = rtGetMinusInfF();
 8002e78:	f000 f836 	bl	8002ee8 <rtGetMinusInfF>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	4618      	mov	r0, r3
 8002e80:	f7fd fad2 	bl	8000428 <__aeabi_f2d>
 8002e84:	4602      	mov	r2, r0
 8002e86:	460b      	mov	r3, r1
 8002e88:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8002e8c:	e022      	b.n	8002ed4 <rtGetMinusInf+0x78>
  } else {
    uint16_T one = 1U;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	823b      	strh	r3, [r7, #16]
    enum {
      LittleEndian,
      BigEndian
    } machByteOrder = (*((uint8_T *) &one) == 1U) ? LittleEndian : BigEndian;
 8002e92:	f107 0310 	add.w	r3, r7, #16
 8002e96:	781b      	ldrb	r3, [r3, #0]
 8002e98:	2b01      	cmp	r3, #1
 8002e9a:	bf14      	ite	ne
 8002e9c:	2301      	movne	r3, #1
 8002e9e:	2300      	moveq	r3, #0
 8002ea0:	b2db      	uxtb	r3, r3
 8002ea2:	74fb      	strb	r3, [r7, #19]
    switch (machByteOrder) {
 8002ea4:	7cfb      	ldrb	r3, [r7, #19]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d002      	beq.n	8002eb0 <rtGetMinusInf+0x54>
 8002eaa:	2b01      	cmp	r3, #1
 8002eac:	d009      	beq.n	8002ec2 <rtGetMinusInf+0x66>
 8002eae:	e011      	b.n	8002ed4 <rtGetMinusInf+0x78>
        union {
          LittleEndianIEEEDouble bitVal;
          real_T fltVal;
        } tmpVal;

        tmpVal.bitVal.words.wordH = 0xFFF00000U;
 8002eb0:	4b0c      	ldr	r3, [pc, #48]	; (8002ee4 <rtGetMinusInf+0x88>)
 8002eb2:	60fb      	str	r3, [r7, #12]
        tmpVal.bitVal.words.wordL = 0x00000000U;
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	60bb      	str	r3, [r7, #8]
        minf = tmpVal.fltVal;
 8002eb8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002ebc:	e9c7 2306 	strd	r2, r3, [r7, #24]
        break;
 8002ec0:	e008      	b.n	8002ed4 <rtGetMinusInf+0x78>
        union {
          BigEndianIEEEDouble bitVal;
          real_T fltVal;
        } tmpVal;

        tmpVal.bitVal.words.wordH = 0xFFF00000U;
 8002ec2:	4b08      	ldr	r3, [pc, #32]	; (8002ee4 <rtGetMinusInf+0x88>)
 8002ec4:	603b      	str	r3, [r7, #0]
        tmpVal.bitVal.words.wordL = 0x00000000U;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	607b      	str	r3, [r7, #4]
        minf = tmpVal.fltVal;
 8002eca:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002ece:	e9c7 2306 	strd	r2, r3, [r7, #24]
        break;
 8002ed2:	bf00      	nop
      }
    }
  }

  return minf;
 8002ed4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
}
 8002ed8:	4610      	mov	r0, r2
 8002eda:	4619      	mov	r1, r3
 8002edc:	3720      	adds	r7, #32
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	fff00000 	.word	0xfff00000

08002ee8 <rtGetMinusInfF>:
/*
 * Initialize rtMinusInfF needed by the generated code.
 * Inf is initialized as non-signaling. Assumes IEEE.
 */
real32_T rtGetMinusInfF(void)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	b083      	sub	sp, #12
 8002eec:	af00      	add	r7, sp, #0
  IEEESingle minfF;
  minfF.wordL.wordLuint = 0xFF800000U;
 8002eee:	4b04      	ldr	r3, [pc, #16]	; (8002f00 <rtGetMinusInfF+0x18>)
 8002ef0:	607b      	str	r3, [r7, #4]
  return minfF.wordL.wordLreal;
 8002ef2:	687b      	ldr	r3, [r7, #4]
}
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	370c      	adds	r7, #12
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bc80      	pop	{r7}
 8002efc:	4770      	bx	lr
 8002efe:	bf00      	nop
 8002f00:	ff800000 	.word	0xff800000

08002f04 <rtGetNaN>:
/*
 * Initialize rtNaN needed by the generated code.
 * NaN is initialized as non-signaling. Assumes IEEE.
 */
real_T rtGetNaN(void)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b088      	sub	sp, #32
 8002f08:	af00      	add	r7, sp, #0
  size_t bitsPerReal = sizeof(real_T) * (NumBitsPerChar);
 8002f0a:	2340      	movs	r3, #64	; 0x40
 8002f0c:	617b      	str	r3, [r7, #20]
  real_T nan = 0.0;
 8002f0e:	f04f 0200 	mov.w	r2, #0
 8002f12:	f04f 0300 	mov.w	r3, #0
 8002f16:	e9c7 2306 	strd	r2, r3, [r7, #24]
  if (bitsPerReal == 32U) {
 8002f1a:	697b      	ldr	r3, [r7, #20]
 8002f1c:	2b20      	cmp	r3, #32
 8002f1e:	d10a      	bne.n	8002f36 <rtGetNaN+0x32>
    nan = rtGetNaNF();
 8002f20:	f000 f838 	bl	8002f94 <rtGetNaNF>
 8002f24:	4603      	mov	r3, r0
 8002f26:	4618      	mov	r0, r3
 8002f28:	f7fd fa7e 	bl	8000428 <__aeabi_f2d>
 8002f2c:	4602      	mov	r2, r0
 8002f2e:	460b      	mov	r3, r1
 8002f30:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8002f34:	e024      	b.n	8002f80 <rtGetNaN+0x7c>
  } else {
    uint16_T one = 1U;
 8002f36:	2301      	movs	r3, #1
 8002f38:	823b      	strh	r3, [r7, #16]
    enum {
      LittleEndian,
      BigEndian
    } machByteOrder = (*((uint8_T *) &one) == 1U) ? LittleEndian : BigEndian;
 8002f3a:	f107 0310 	add.w	r3, r7, #16
 8002f3e:	781b      	ldrb	r3, [r3, #0]
 8002f40:	2b01      	cmp	r3, #1
 8002f42:	bf14      	ite	ne
 8002f44:	2301      	movne	r3, #1
 8002f46:	2300      	moveq	r3, #0
 8002f48:	b2db      	uxtb	r3, r3
 8002f4a:	74fb      	strb	r3, [r7, #19]
    switch (machByteOrder) {
 8002f4c:	7cfb      	ldrb	r3, [r7, #19]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d002      	beq.n	8002f58 <rtGetNaN+0x54>
 8002f52:	2b01      	cmp	r3, #1
 8002f54:	d009      	beq.n	8002f6a <rtGetNaN+0x66>
 8002f56:	e013      	b.n	8002f80 <rtGetNaN+0x7c>
        union {
          LittleEndianIEEEDouble bitVal;
          real_T fltVal;
        } tmpVal;

        tmpVal.bitVal.words.wordH = 0xFFF80000U;
 8002f58:	4b0d      	ldr	r3, [pc, #52]	; (8002f90 <rtGetNaN+0x8c>)
 8002f5a:	60fb      	str	r3, [r7, #12]
        tmpVal.bitVal.words.wordL = 0x00000000U;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	60bb      	str	r3, [r7, #8]
        nan = tmpVal.fltVal;
 8002f60:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002f64:	e9c7 2306 	strd	r2, r3, [r7, #24]
        break;
 8002f68:	e00a      	b.n	8002f80 <rtGetNaN+0x7c>
        union {
          BigEndianIEEEDouble bitVal;
          real_T fltVal;
        } tmpVal;

        tmpVal.bitVal.words.wordH = 0x7FFFFFFFU;
 8002f6a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8002f6e:	603b      	str	r3, [r7, #0]
        tmpVal.bitVal.words.wordL = 0xFFFFFFFFU;
 8002f70:	f04f 33ff 	mov.w	r3, #4294967295
 8002f74:	607b      	str	r3, [r7, #4]
        nan = tmpVal.fltVal;
 8002f76:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002f7a:	e9c7 2306 	strd	r2, r3, [r7, #24]
        break;
 8002f7e:	bf00      	nop
      }
    }
  }

  return nan;
 8002f80:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
}
 8002f84:	4610      	mov	r0, r2
 8002f86:	4619      	mov	r1, r3
 8002f88:	3720      	adds	r7, #32
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}
 8002f8e:	bf00      	nop
 8002f90:	fff80000 	.word	0xfff80000

08002f94 <rtGetNaNF>:
/*
 * Initialize rtNaNF needed by the generated code.
 * NaN is initialized as non-signaling. Assumes IEEE.
 */
real32_T rtGetNaNF(void)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b085      	sub	sp, #20
 8002f98:	af00      	add	r7, sp, #0
  IEEESingle nanF = { { 0 } };
 8002f9a:	f04f 0300 	mov.w	r3, #0
 8002f9e:	60bb      	str	r3, [r7, #8]

  uint16_T one = 1U;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	80fb      	strh	r3, [r7, #6]
  enum {
    LittleEndian,
    BigEndian
  } machByteOrder = (*((uint8_T *) &one) == 1U) ? LittleEndian : BigEndian;
 8002fa4:	1dbb      	adds	r3, r7, #6
 8002fa6:	781b      	ldrb	r3, [r3, #0]
 8002fa8:	2b01      	cmp	r3, #1
 8002faa:	bf14      	ite	ne
 8002fac:	2301      	movne	r3, #1
 8002fae:	2300      	moveq	r3, #0
 8002fb0:	b2db      	uxtb	r3, r3
 8002fb2:	73fb      	strb	r3, [r7, #15]
  switch (machByteOrder) {
 8002fb4:	7bfb      	ldrb	r3, [r7, #15]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d002      	beq.n	8002fc0 <rtGetNaNF+0x2c>
 8002fba:	2b01      	cmp	r3, #1
 8002fbc:	d003      	beq.n	8002fc6 <rtGetNaNF+0x32>
 8002fbe:	e006      	b.n	8002fce <rtGetNaNF+0x3a>
   case LittleEndian:
    {
      nanF.wordL.wordLuint = 0xFFC00000U;
 8002fc0:	4b06      	ldr	r3, [pc, #24]	; (8002fdc <rtGetNaNF+0x48>)
 8002fc2:	60bb      	str	r3, [r7, #8]
      break;
 8002fc4:	e003      	b.n	8002fce <rtGetNaNF+0x3a>
    }

   case BigEndian:
    {
      nanF.wordL.wordLuint = 0x7FFFFFFFU;
 8002fc6:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8002fca:	60bb      	str	r3, [r7, #8]
      break;
 8002fcc:	bf00      	nop
    }
  }

  return nanF.wordL.wordLreal;
 8002fce:	68bb      	ldr	r3, [r7, #8]
}
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	3714      	adds	r7, #20
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	bc80      	pop	{r7}
 8002fd8:	4770      	bx	lr
 8002fda:	bf00      	nop
 8002fdc:	ffc00000 	.word	0xffc00000

08002fe0 <rt_InitInfAndNaN>:
/*
 * Initialize the rtInf, rtMinusInf, and rtNaN needed by the
 * generated code. NaN is initialized as non-signaling. Assumes IEEE.
 */
void rt_InitInfAndNaN(size_t realSize)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b082      	sub	sp, #8
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  (void) (realSize);
  rtNaN = rtGetNaN();
 8002fe8:	f7ff ff8c 	bl	8002f04 <rtGetNaN>
 8002fec:	4602      	mov	r2, r0
 8002fee:	460b      	mov	r3, r1
 8002ff0:	4911      	ldr	r1, [pc, #68]	; (8003038 <rt_InitInfAndNaN+0x58>)
 8002ff2:	e9c1 2300 	strd	r2, r3, [r1]
  rtNaNF = rtGetNaNF();
 8002ff6:	f7ff ffcd 	bl	8002f94 <rtGetNaNF>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	4a0f      	ldr	r2, [pc, #60]	; (800303c <rt_InitInfAndNaN+0x5c>)
 8002ffe:	6013      	str	r3, [r2, #0]
  rtInf = rtGetInf();
 8003000:	f7ff feda 	bl	8002db8 <rtGetInf>
 8003004:	4602      	mov	r2, r0
 8003006:	460b      	mov	r3, r1
 8003008:	490d      	ldr	r1, [pc, #52]	; (8003040 <rt_InitInfAndNaN+0x60>)
 800300a:	e9c1 2300 	strd	r2, r3, [r1]
  rtInfF = rtGetInfF();
 800300e:	f7ff ff19 	bl	8002e44 <rtGetInfF>
 8003012:	4603      	mov	r3, r0
 8003014:	4a0b      	ldr	r2, [pc, #44]	; (8003044 <rt_InitInfAndNaN+0x64>)
 8003016:	6013      	str	r3, [r2, #0]
  rtMinusInf = rtGetMinusInf();
 8003018:	f7ff ff20 	bl	8002e5c <rtGetMinusInf>
 800301c:	4602      	mov	r2, r0
 800301e:	460b      	mov	r3, r1
 8003020:	4909      	ldr	r1, [pc, #36]	; (8003048 <rt_InitInfAndNaN+0x68>)
 8003022:	e9c1 2300 	strd	r2, r3, [r1]
  rtMinusInfF = rtGetMinusInfF();
 8003026:	f7ff ff5f 	bl	8002ee8 <rtGetMinusInfF>
 800302a:	4603      	mov	r3, r0
 800302c:	4a07      	ldr	r2, [pc, #28]	; (800304c <rt_InitInfAndNaN+0x6c>)
 800302e:	6013      	str	r3, [r2, #0]
}
 8003030:	bf00      	nop
 8003032:	3708      	adds	r7, #8
 8003034:	46bd      	mov	sp, r7
 8003036:	bd80      	pop	{r7, pc}
 8003038:	20000568 	.word	0x20000568
 800303c:	20000578 	.word	0x20000578
 8003040:	20000558 	.word	0x20000558
 8003044:	20000570 	.word	0x20000570
 8003048:	20000560 	.word	0x20000560
 800304c:	20000574 	.word	0x20000574

08003050 <rtIsInf>:

/* Test if value is infinite */
boolean_T rtIsInf(real_T value)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b082      	sub	sp, #8
 8003054:	af00      	add	r7, sp, #0
 8003056:	e9c7 0100 	strd	r0, r1, [r7]
  return (boolean_T)((value==rtInf || value==rtMinusInf) ? 1U : 0U);
 800305a:	4b0d      	ldr	r3, [pc, #52]	; (8003090 <rtIsInf+0x40>)
 800305c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003060:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003064:	f7fd fca0 	bl	80009a8 <__aeabi_dcmpeq>
 8003068:	4603      	mov	r3, r0
 800306a:	2b00      	cmp	r3, #0
 800306c:	d109      	bne.n	8003082 <rtIsInf+0x32>
 800306e:	4b09      	ldr	r3, [pc, #36]	; (8003094 <rtIsInf+0x44>)
 8003070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003074:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003078:	f7fd fc96 	bl	80009a8 <__aeabi_dcmpeq>
 800307c:	4603      	mov	r3, r0
 800307e:	2b00      	cmp	r3, #0
 8003080:	d001      	beq.n	8003086 <rtIsInf+0x36>
 8003082:	2301      	movs	r3, #1
 8003084:	e000      	b.n	8003088 <rtIsInf+0x38>
 8003086:	2300      	movs	r3, #0
}
 8003088:	4618      	mov	r0, r3
 800308a:	3708      	adds	r7, #8
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}
 8003090:	20000558 	.word	0x20000558
 8003094:	20000560 	.word	0x20000560

08003098 <rtIsNaN>:
  return (boolean_T)(((value)==rtInfF || (value)==rtMinusInfF) ? 1U : 0U);
}

/* Test if value is not a number */
boolean_T rtIsNaN(real_T value)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b08a      	sub	sp, #40	; 0x28
 800309c:	af00      	add	r7, sp, #0
 800309e:	e9c7 0100 	strd	r0, r1, [r7]
  boolean_T result = (boolean_T) 0;
 80030a2:	2300      	movs	r3, #0
 80030a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  size_t bitsPerReal = sizeof(real_T) * (NumBitsPerChar);
 80030a8:	2340      	movs	r3, #64	; 0x40
 80030aa:	623b      	str	r3, [r7, #32]
  if (bitsPerReal == 32U) {
 80030ac:	6a3b      	ldr	r3, [r7, #32]
 80030ae:	2b20      	cmp	r3, #32
 80030b0:	d10b      	bne.n	80030ca <rtIsNaN+0x32>
    result = rtIsNaNF((real32_T)value);
 80030b2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80030b6:	f7fd fd07 	bl	8000ac8 <__aeabi_d2f>
 80030ba:	4603      	mov	r3, r0
 80030bc:	4618      	mov	r0, r3
 80030be:	f000 f84d 	bl	800315c <rtIsNaNF>
 80030c2:	4603      	mov	r3, r0
 80030c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80030c8:	e040      	b.n	800314c <rtIsNaN+0xb4>
  } else {
    uint16_T one = 1U;
 80030ca:	2301      	movs	r3, #1
 80030cc:	83bb      	strh	r3, [r7, #28]
    enum {
      LittleEndian,
      BigEndian
    } machByteOrder = (*((uint8_T *) &one) == 1U) ? LittleEndian : BigEndian;
 80030ce:	f107 031c 	add.w	r3, r7, #28
 80030d2:	781b      	ldrb	r3, [r3, #0]
 80030d4:	2b01      	cmp	r3, #1
 80030d6:	bf14      	ite	ne
 80030d8:	2301      	movne	r3, #1
 80030da:	2300      	moveq	r3, #0
 80030dc:	b2db      	uxtb	r3, r3
 80030de:	77fb      	strb	r3, [r7, #31]
    switch (machByteOrder) {
 80030e0:	7ffb      	ldrb	r3, [r7, #31]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d002      	beq.n	80030ec <rtIsNaN+0x54>
 80030e6:	2b01      	cmp	r3, #1
 80030e8:	d018      	beq.n	800311c <rtIsNaN+0x84>
 80030ea:	e02f      	b.n	800314c <rtIsNaN+0xb4>
        union {
          LittleEndianIEEEDouble bitVal;
          real_T fltVal;
        } tmpVal;

        tmpVal.fltVal = value;
 80030ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80030f0:	e9c7 2304 	strd	r2, r3, [r7, #16]
        result = (boolean_T)((tmpVal.bitVal.words.wordH & 0x7FF00000) ==
 80030f4:	697a      	ldr	r2, [r7, #20]
 80030f6:	4b18      	ldr	r3, [pc, #96]	; (8003158 <rtIsNaN+0xc0>)
 80030f8:	4013      	ands	r3, r2
                             0x7FF00000 &&
 80030fa:	4a17      	ldr	r2, [pc, #92]	; (8003158 <rtIsNaN+0xc0>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d109      	bne.n	8003114 <rtIsNaN+0x7c>
                             ( (tmpVal.bitVal.words.wordH & 0x000FFFFF) != 0 ||
 8003100:	697b      	ldr	r3, [r7, #20]
 8003102:	f3c3 0313 	ubfx	r3, r3, #0, #20
                             0x7FF00000 &&
 8003106:	2b00      	cmp	r3, #0
 8003108:	d102      	bne.n	8003110 <rtIsNaN+0x78>
                              (tmpVal.bitVal.words.wordL != 0) ));
 800310a:	693b      	ldr	r3, [r7, #16]
                             ( (tmpVal.bitVal.words.wordH & 0x000FFFFF) != 0 ||
 800310c:	2b00      	cmp	r3, #0
 800310e:	d001      	beq.n	8003114 <rtIsNaN+0x7c>
                             0x7FF00000 &&
 8003110:	2301      	movs	r3, #1
 8003112:	e000      	b.n	8003116 <rtIsNaN+0x7e>
 8003114:	2300      	movs	r3, #0
        result = (boolean_T)((tmpVal.bitVal.words.wordH & 0x7FF00000) ==
 8003116:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        break;
 800311a:	e017      	b.n	800314c <rtIsNaN+0xb4>
        union {
          BigEndianIEEEDouble bitVal;
          real_T fltVal;
        } tmpVal;

        tmpVal.fltVal = value;
 800311c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003120:	e9c7 2302 	strd	r2, r3, [r7, #8]
        result = (boolean_T)((tmpVal.bitVal.words.wordH & 0x7FF00000) ==
 8003124:	68ba      	ldr	r2, [r7, #8]
 8003126:	4b0c      	ldr	r3, [pc, #48]	; (8003158 <rtIsNaN+0xc0>)
 8003128:	4013      	ands	r3, r2
                             0x7FF00000 &&
 800312a:	4a0b      	ldr	r2, [pc, #44]	; (8003158 <rtIsNaN+0xc0>)
 800312c:	4293      	cmp	r3, r2
 800312e:	d109      	bne.n	8003144 <rtIsNaN+0xac>
                             ( (tmpVal.bitVal.words.wordH & 0x000FFFFF) != 0 ||
 8003130:	68bb      	ldr	r3, [r7, #8]
 8003132:	f3c3 0313 	ubfx	r3, r3, #0, #20
                             0x7FF00000 &&
 8003136:	2b00      	cmp	r3, #0
 8003138:	d102      	bne.n	8003140 <rtIsNaN+0xa8>
                              (tmpVal.bitVal.words.wordL != 0) ));
 800313a:	68fb      	ldr	r3, [r7, #12]
                             ( (tmpVal.bitVal.words.wordH & 0x000FFFFF) != 0 ||
 800313c:	2b00      	cmp	r3, #0
 800313e:	d001      	beq.n	8003144 <rtIsNaN+0xac>
                             0x7FF00000 &&
 8003140:	2301      	movs	r3, #1
 8003142:	e000      	b.n	8003146 <rtIsNaN+0xae>
 8003144:	2300      	movs	r3, #0
        result = (boolean_T)((tmpVal.bitVal.words.wordH & 0x7FF00000) ==
 8003146:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        break;
 800314a:	bf00      	nop
      }
    }
  }

  return result;
 800314c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8003150:	4618      	mov	r0, r3
 8003152:	3728      	adds	r7, #40	; 0x28
 8003154:	46bd      	mov	sp, r7
 8003156:	bd80      	pop	{r7, pc}
 8003158:	7ff00000 	.word	0x7ff00000

0800315c <rtIsNaNF>:

/* Test if single-precision value is not a number */
boolean_T rtIsNaNF(real32_T value)
{
 800315c:	b480      	push	{r7}
 800315e:	b085      	sub	sp, #20
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
  IEEESingle tmp;
  tmp.wordL.wordLreal = value;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	60fb      	str	r3, [r7, #12]
  return (boolean_T)( (tmp.wordL.wordLuint & 0x7F800000) == 0x7F800000 &&
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	f003 43ff 	and.w	r3, r3, #2139095040	; 0x7f800000
 800316e:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8003172:	d106      	bne.n	8003182 <rtIsNaNF+0x26>
                     (tmp.wordL.wordLuint & 0x007FFFFF) != 0 );
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	f3c3 0316 	ubfx	r3, r3, #0, #23
  return (boolean_T)( (tmp.wordL.wordLuint & 0x7F800000) == 0x7F800000 &&
 800317a:	2b00      	cmp	r3, #0
 800317c:	d001      	beq.n	8003182 <rtIsNaNF+0x26>
 800317e:	2301      	movs	r3, #1
 8003180:	e000      	b.n	8003184 <rtIsNaNF+0x28>
 8003182:	2300      	movs	r3, #0
 8003184:	b2db      	uxtb	r3, r3
}
 8003186:	4618      	mov	r0, r3
 8003188:	3714      	adds	r7, #20
 800318a:	46bd      	mov	sp, r7
 800318c:	bc80      	pop	{r7}
 800318e:	4770      	bx	lr

08003190 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b084      	sub	sp, #16
 8003194:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003196:	4b18      	ldr	r3, [pc, #96]	; (80031f8 <HAL_MspInit+0x68>)
 8003198:	699b      	ldr	r3, [r3, #24]
 800319a:	4a17      	ldr	r2, [pc, #92]	; (80031f8 <HAL_MspInit+0x68>)
 800319c:	f043 0301 	orr.w	r3, r3, #1
 80031a0:	6193      	str	r3, [r2, #24]
 80031a2:	4b15      	ldr	r3, [pc, #84]	; (80031f8 <HAL_MspInit+0x68>)
 80031a4:	699b      	ldr	r3, [r3, #24]
 80031a6:	f003 0301 	and.w	r3, r3, #1
 80031aa:	60bb      	str	r3, [r7, #8]
 80031ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80031ae:	4b12      	ldr	r3, [pc, #72]	; (80031f8 <HAL_MspInit+0x68>)
 80031b0:	69db      	ldr	r3, [r3, #28]
 80031b2:	4a11      	ldr	r2, [pc, #68]	; (80031f8 <HAL_MspInit+0x68>)
 80031b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031b8:	61d3      	str	r3, [r2, #28]
 80031ba:	4b0f      	ldr	r3, [pc, #60]	; (80031f8 <HAL_MspInit+0x68>)
 80031bc:	69db      	ldr	r3, [r3, #28]
 80031be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031c2:	607b      	str	r3, [r7, #4]
 80031c4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80031c6:	2200      	movs	r2, #0
 80031c8:	210f      	movs	r1, #15
 80031ca:	f06f 0001 	mvn.w	r0, #1
 80031ce:	f000 fa90 	bl	80036f2 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80031d2:	4b0a      	ldr	r3, [pc, #40]	; (80031fc <HAL_MspInit+0x6c>)
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	60fb      	str	r3, [r7, #12]
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80031de:	60fb      	str	r3, [r7, #12]
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80031e6:	60fb      	str	r3, [r7, #12]
 80031e8:	4a04      	ldr	r2, [pc, #16]	; (80031fc <HAL_MspInit+0x6c>)
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80031ee:	bf00      	nop
 80031f0:	3710      	adds	r7, #16
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}
 80031f6:	bf00      	nop
 80031f8:	40021000 	.word	0x40021000
 80031fc:	40010000 	.word	0x40010000

08003200 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b08e      	sub	sp, #56	; 0x38
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8003208:	2300      	movs	r3, #0
 800320a:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800320c:	2300      	movs	r3, #0
 800320e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8003210:	2300      	movs	r3, #0
 8003212:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8003216:	4b34      	ldr	r3, [pc, #208]	; (80032e8 <HAL_InitTick+0xe8>)
 8003218:	69db      	ldr	r3, [r3, #28]
 800321a:	4a33      	ldr	r2, [pc, #204]	; (80032e8 <HAL_InitTick+0xe8>)
 800321c:	f043 0304 	orr.w	r3, r3, #4
 8003220:	61d3      	str	r3, [r2, #28]
 8003222:	4b31      	ldr	r3, [pc, #196]	; (80032e8 <HAL_InitTick+0xe8>)
 8003224:	69db      	ldr	r3, [r3, #28]
 8003226:	f003 0304 	and.w	r3, r3, #4
 800322a:	60fb      	str	r3, [r7, #12]
 800322c:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800322e:	f107 0210 	add.w	r2, r7, #16
 8003232:	f107 0314 	add.w	r3, r7, #20
 8003236:	4611      	mov	r1, r2
 8003238:	4618      	mov	r0, r3
 800323a:	f000 fe63 	bl	8003f04 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800323e:	6a3b      	ldr	r3, [r7, #32]
 8003240:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8003242:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003244:	2b00      	cmp	r3, #0
 8003246:	d103      	bne.n	8003250 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8003248:	f000 fe48 	bl	8003edc <HAL_RCC_GetPCLK1Freq>
 800324c:	6378      	str	r0, [r7, #52]	; 0x34
 800324e:	e004      	b.n	800325a <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8003250:	f000 fe44 	bl	8003edc <HAL_RCC_GetPCLK1Freq>
 8003254:	4603      	mov	r3, r0
 8003256:	005b      	lsls	r3, r3, #1
 8003258:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800325a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800325c:	4a23      	ldr	r2, [pc, #140]	; (80032ec <HAL_InitTick+0xec>)
 800325e:	fba2 2303 	umull	r2, r3, r2, r3
 8003262:	0c9b      	lsrs	r3, r3, #18
 8003264:	3b01      	subs	r3, #1
 8003266:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8003268:	4b21      	ldr	r3, [pc, #132]	; (80032f0 <HAL_InitTick+0xf0>)
 800326a:	4a22      	ldr	r2, [pc, #136]	; (80032f4 <HAL_InitTick+0xf4>)
 800326c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 800326e:	4b20      	ldr	r3, [pc, #128]	; (80032f0 <HAL_InitTick+0xf0>)
 8003270:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003274:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8003276:	4a1e      	ldr	r2, [pc, #120]	; (80032f0 <HAL_InitTick+0xf0>)
 8003278:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800327a:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 800327c:	4b1c      	ldr	r3, [pc, #112]	; (80032f0 <HAL_InitTick+0xf0>)
 800327e:	2200      	movs	r2, #0
 8003280:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003282:	4b1b      	ldr	r3, [pc, #108]	; (80032f0 <HAL_InitTick+0xf0>)
 8003284:	2200      	movs	r2, #0
 8003286:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003288:	4b19      	ldr	r3, [pc, #100]	; (80032f0 <HAL_InitTick+0xf0>)
 800328a:	2200      	movs	r2, #0
 800328c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 800328e:	4818      	ldr	r0, [pc, #96]	; (80032f0 <HAL_InitTick+0xf0>)
 8003290:	f000 fe86 	bl	8003fa0 <HAL_TIM_Base_Init>
 8003294:	4603      	mov	r3, r0
 8003296:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 800329a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d11b      	bne.n	80032da <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 80032a2:	4813      	ldr	r0, [pc, #76]	; (80032f0 <HAL_InitTick+0xf0>)
 80032a4:	f000 fed4 	bl	8004050 <HAL_TIM_Base_Start_IT>
 80032a8:	4603      	mov	r3, r0
 80032aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80032ae:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d111      	bne.n	80032da <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80032b6:	201e      	movs	r0, #30
 80032b8:	f000 fa37 	bl	800372a <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2b0f      	cmp	r3, #15
 80032c0:	d808      	bhi.n	80032d4 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 80032c2:	2200      	movs	r2, #0
 80032c4:	6879      	ldr	r1, [r7, #4]
 80032c6:	201e      	movs	r0, #30
 80032c8:	f000 fa13 	bl	80036f2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80032cc:	4a0a      	ldr	r2, [pc, #40]	; (80032f8 <HAL_InitTick+0xf8>)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6013      	str	r3, [r2, #0]
 80032d2:	e002      	b.n	80032da <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80032da:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 80032de:	4618      	mov	r0, r3
 80032e0:	3738      	adds	r7, #56	; 0x38
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}
 80032e6:	bf00      	nop
 80032e8:	40021000 	.word	0x40021000
 80032ec:	431bde83 	.word	0x431bde83
 80032f0:	2000057c 	.word	0x2000057c
 80032f4:	40000800 	.word	0x40000800
 80032f8:	20000004 	.word	0x20000004

080032fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80032fc:	b480      	push	{r7}
 80032fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003300:	e7fe      	b.n	8003300 <NMI_Handler+0x4>

08003302 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003302:	b480      	push	{r7}
 8003304:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003306:	e7fe      	b.n	8003306 <HardFault_Handler+0x4>

08003308 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003308:	b480      	push	{r7}
 800330a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800330c:	e7fe      	b.n	800330c <MemManage_Handler+0x4>

0800330e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800330e:	b480      	push	{r7}
 8003310:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003312:	e7fe      	b.n	8003312 <BusFault_Handler+0x4>

08003314 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003314:	b480      	push	{r7}
 8003316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003318:	e7fe      	b.n	8003318 <UsageFault_Handler+0x4>

0800331a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800331a:	b480      	push	{r7}
 800331c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800331e:	bf00      	nop
 8003320:	46bd      	mov	sp, r7
 8003322:	bc80      	pop	{r7}
 8003324:	4770      	bx	lr
	...

08003328 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800332c:	4802      	ldr	r0, [pc, #8]	; (8003338 <TIM4_IRQHandler+0x10>)
 800332e:	f000 fee1 	bl	80040f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003332:	bf00      	nop
 8003334:	bd80      	pop	{r7, pc}
 8003336:	bf00      	nop
 8003338:	2000057c 	.word	0x2000057c

0800333c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800333c:	b480      	push	{r7}
 800333e:	af00      	add	r7, sp, #0
  return 1;
 8003340:	2301      	movs	r3, #1
}
 8003342:	4618      	mov	r0, r3
 8003344:	46bd      	mov	sp, r7
 8003346:	bc80      	pop	{r7}
 8003348:	4770      	bx	lr

0800334a <_kill>:

int _kill(int pid, int sig)
{
 800334a:	b580      	push	{r7, lr}
 800334c:	b082      	sub	sp, #8
 800334e:	af00      	add	r7, sp, #0
 8003350:	6078      	str	r0, [r7, #4]
 8003352:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003354:	f003 fb4a 	bl	80069ec <__errno>
 8003358:	4603      	mov	r3, r0
 800335a:	2216      	movs	r2, #22
 800335c:	601a      	str	r2, [r3, #0]
  return -1;
 800335e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003362:	4618      	mov	r0, r3
 8003364:	3708      	adds	r7, #8
 8003366:	46bd      	mov	sp, r7
 8003368:	bd80      	pop	{r7, pc}

0800336a <_exit>:

void _exit (int status)
{
 800336a:	b580      	push	{r7, lr}
 800336c:	b082      	sub	sp, #8
 800336e:	af00      	add	r7, sp, #0
 8003370:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003372:	f04f 31ff 	mov.w	r1, #4294967295
 8003376:	6878      	ldr	r0, [r7, #4]
 8003378:	f7ff ffe7 	bl	800334a <_kill>
  while (1) {}    /* Make sure we hang here */
 800337c:	e7fe      	b.n	800337c <_exit+0x12>

0800337e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800337e:	b580      	push	{r7, lr}
 8003380:	b086      	sub	sp, #24
 8003382:	af00      	add	r7, sp, #0
 8003384:	60f8      	str	r0, [r7, #12]
 8003386:	60b9      	str	r1, [r7, #8]
 8003388:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800338a:	2300      	movs	r3, #0
 800338c:	617b      	str	r3, [r7, #20]
 800338e:	e00a      	b.n	80033a6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003390:	f3af 8000 	nop.w
 8003394:	4601      	mov	r1, r0
 8003396:	68bb      	ldr	r3, [r7, #8]
 8003398:	1c5a      	adds	r2, r3, #1
 800339a:	60ba      	str	r2, [r7, #8]
 800339c:	b2ca      	uxtb	r2, r1
 800339e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	3301      	adds	r3, #1
 80033a4:	617b      	str	r3, [r7, #20]
 80033a6:	697a      	ldr	r2, [r7, #20]
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	429a      	cmp	r2, r3
 80033ac:	dbf0      	blt.n	8003390 <_read+0x12>
  }

  return len;
 80033ae:	687b      	ldr	r3, [r7, #4]
}
 80033b0:	4618      	mov	r0, r3
 80033b2:	3718      	adds	r7, #24
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bd80      	pop	{r7, pc}

080033b8 <_close>:
  }
  return len;
}

int _close(int file)
{
 80033b8:	b480      	push	{r7}
 80033ba:	b083      	sub	sp, #12
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80033c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80033c4:	4618      	mov	r0, r3
 80033c6:	370c      	adds	r7, #12
 80033c8:	46bd      	mov	sp, r7
 80033ca:	bc80      	pop	{r7}
 80033cc:	4770      	bx	lr

080033ce <_fstat>:


int _fstat(int file, struct stat *st)
{
 80033ce:	b480      	push	{r7}
 80033d0:	b083      	sub	sp, #12
 80033d2:	af00      	add	r7, sp, #0
 80033d4:	6078      	str	r0, [r7, #4]
 80033d6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80033de:	605a      	str	r2, [r3, #4]
  return 0;
 80033e0:	2300      	movs	r3, #0
}
 80033e2:	4618      	mov	r0, r3
 80033e4:	370c      	adds	r7, #12
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bc80      	pop	{r7}
 80033ea:	4770      	bx	lr

080033ec <_isatty>:

int _isatty(int file)
{
 80033ec:	b480      	push	{r7}
 80033ee:	b083      	sub	sp, #12
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80033f4:	2301      	movs	r3, #1
}
 80033f6:	4618      	mov	r0, r3
 80033f8:	370c      	adds	r7, #12
 80033fa:	46bd      	mov	sp, r7
 80033fc:	bc80      	pop	{r7}
 80033fe:	4770      	bx	lr

08003400 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003400:	b480      	push	{r7}
 8003402:	b085      	sub	sp, #20
 8003404:	af00      	add	r7, sp, #0
 8003406:	60f8      	str	r0, [r7, #12]
 8003408:	60b9      	str	r1, [r7, #8]
 800340a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800340c:	2300      	movs	r3, #0
}
 800340e:	4618      	mov	r0, r3
 8003410:	3714      	adds	r7, #20
 8003412:	46bd      	mov	sp, r7
 8003414:	bc80      	pop	{r7}
 8003416:	4770      	bx	lr

08003418 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b086      	sub	sp, #24
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003420:	4a14      	ldr	r2, [pc, #80]	; (8003474 <_sbrk+0x5c>)
 8003422:	4b15      	ldr	r3, [pc, #84]	; (8003478 <_sbrk+0x60>)
 8003424:	1ad3      	subs	r3, r2, r3
 8003426:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003428:	697b      	ldr	r3, [r7, #20]
 800342a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800342c:	4b13      	ldr	r3, [pc, #76]	; (800347c <_sbrk+0x64>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d102      	bne.n	800343a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003434:	4b11      	ldr	r3, [pc, #68]	; (800347c <_sbrk+0x64>)
 8003436:	4a12      	ldr	r2, [pc, #72]	; (8003480 <_sbrk+0x68>)
 8003438:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800343a:	4b10      	ldr	r3, [pc, #64]	; (800347c <_sbrk+0x64>)
 800343c:	681a      	ldr	r2, [r3, #0]
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	4413      	add	r3, r2
 8003442:	693a      	ldr	r2, [r7, #16]
 8003444:	429a      	cmp	r2, r3
 8003446:	d207      	bcs.n	8003458 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003448:	f003 fad0 	bl	80069ec <__errno>
 800344c:	4603      	mov	r3, r0
 800344e:	220c      	movs	r2, #12
 8003450:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003452:	f04f 33ff 	mov.w	r3, #4294967295
 8003456:	e009      	b.n	800346c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003458:	4b08      	ldr	r3, [pc, #32]	; (800347c <_sbrk+0x64>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800345e:	4b07      	ldr	r3, [pc, #28]	; (800347c <_sbrk+0x64>)
 8003460:	681a      	ldr	r2, [r3, #0]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	4413      	add	r3, r2
 8003466:	4a05      	ldr	r2, [pc, #20]	; (800347c <_sbrk+0x64>)
 8003468:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800346a:	68fb      	ldr	r3, [r7, #12]
}
 800346c:	4618      	mov	r0, r3
 800346e:	3718      	adds	r7, #24
 8003470:	46bd      	mov	sp, r7
 8003472:	bd80      	pop	{r7, pc}
 8003474:	20005000 	.word	0x20005000
 8003478:	00000400 	.word	0x00000400
 800347c:	200005c4 	.word	0x200005c4
 8003480:	20002c68 	.word	0x20002c68

08003484 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003484:	b480      	push	{r7}
 8003486:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003488:	bf00      	nop
 800348a:	46bd      	mov	sp, r7
 800348c:	bc80      	pop	{r7}
 800348e:	4770      	bx	lr

08003490 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003490:	f7ff fff8 	bl	8003484 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003494:	480b      	ldr	r0, [pc, #44]	; (80034c4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8003496:	490c      	ldr	r1, [pc, #48]	; (80034c8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8003498:	4a0c      	ldr	r2, [pc, #48]	; (80034cc <LoopFillZerobss+0x16>)
  movs r3, #0
 800349a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800349c:	e002      	b.n	80034a4 <LoopCopyDataInit>

0800349e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800349e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80034a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80034a2:	3304      	adds	r3, #4

080034a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80034a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80034a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80034a8:	d3f9      	bcc.n	800349e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80034aa:	4a09      	ldr	r2, [pc, #36]	; (80034d0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80034ac:	4c09      	ldr	r4, [pc, #36]	; (80034d4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80034ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80034b0:	e001      	b.n	80034b6 <LoopFillZerobss>

080034b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80034b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80034b4:	3204      	adds	r2, #4

080034b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80034b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80034b8:	d3fb      	bcc.n	80034b2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80034ba:	f003 fa9d 	bl	80069f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80034be:	f7fe fe27 	bl	8002110 <main>
  bx lr
 80034c2:	4770      	bx	lr
  ldr r0, =_sdata
 80034c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80034c8:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 80034cc:	0800a478 	.word	0x0800a478
  ldr r2, =_sbss
 80034d0:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 80034d4:	20002c64 	.word	0x20002c64

080034d8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80034d8:	e7fe      	b.n	80034d8 <ADC1_2_IRQHandler>
	...

080034dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80034e0:	4b08      	ldr	r3, [pc, #32]	; (8003504 <HAL_Init+0x28>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a07      	ldr	r2, [pc, #28]	; (8003504 <HAL_Init+0x28>)
 80034e6:	f043 0310 	orr.w	r3, r3, #16
 80034ea:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80034ec:	2003      	movs	r0, #3
 80034ee:	f000 f8f5 	bl	80036dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80034f2:	200f      	movs	r0, #15
 80034f4:	f7ff fe84 	bl	8003200 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80034f8:	f7ff fe4a 	bl	8003190 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80034fc:	2300      	movs	r3, #0
}
 80034fe:	4618      	mov	r0, r3
 8003500:	bd80      	pop	{r7, pc}
 8003502:	bf00      	nop
 8003504:	40022000 	.word	0x40022000

08003508 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003508:	b480      	push	{r7}
 800350a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800350c:	4b05      	ldr	r3, [pc, #20]	; (8003524 <HAL_IncTick+0x1c>)
 800350e:	781b      	ldrb	r3, [r3, #0]
 8003510:	461a      	mov	r2, r3
 8003512:	4b05      	ldr	r3, [pc, #20]	; (8003528 <HAL_IncTick+0x20>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4413      	add	r3, r2
 8003518:	4a03      	ldr	r2, [pc, #12]	; (8003528 <HAL_IncTick+0x20>)
 800351a:	6013      	str	r3, [r2, #0]
}
 800351c:	bf00      	nop
 800351e:	46bd      	mov	sp, r7
 8003520:	bc80      	pop	{r7}
 8003522:	4770      	bx	lr
 8003524:	20000008 	.word	0x20000008
 8003528:	200005c8 	.word	0x200005c8

0800352c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800352c:	b480      	push	{r7}
 800352e:	af00      	add	r7, sp, #0
  return uwTick;
 8003530:	4b02      	ldr	r3, [pc, #8]	; (800353c <HAL_GetTick+0x10>)
 8003532:	681b      	ldr	r3, [r3, #0]
}
 8003534:	4618      	mov	r0, r3
 8003536:	46bd      	mov	sp, r7
 8003538:	bc80      	pop	{r7}
 800353a:	4770      	bx	lr
 800353c:	200005c8 	.word	0x200005c8

08003540 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b084      	sub	sp, #16
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003548:	f7ff fff0 	bl	800352c <HAL_GetTick>
 800354c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003558:	d005      	beq.n	8003566 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800355a:	4b0a      	ldr	r3, [pc, #40]	; (8003584 <HAL_Delay+0x44>)
 800355c:	781b      	ldrb	r3, [r3, #0]
 800355e:	461a      	mov	r2, r3
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	4413      	add	r3, r2
 8003564:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003566:	bf00      	nop
 8003568:	f7ff ffe0 	bl	800352c <HAL_GetTick>
 800356c:	4602      	mov	r2, r0
 800356e:	68bb      	ldr	r3, [r7, #8]
 8003570:	1ad3      	subs	r3, r2, r3
 8003572:	68fa      	ldr	r2, [r7, #12]
 8003574:	429a      	cmp	r2, r3
 8003576:	d8f7      	bhi.n	8003568 <HAL_Delay+0x28>
  {
  }
}
 8003578:	bf00      	nop
 800357a:	bf00      	nop
 800357c:	3710      	adds	r7, #16
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}
 8003582:	bf00      	nop
 8003584:	20000008 	.word	0x20000008

08003588 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003588:	b480      	push	{r7}
 800358a:	b085      	sub	sp, #20
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	f003 0307 	and.w	r3, r3, #7
 8003596:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003598:	4b0c      	ldr	r3, [pc, #48]	; (80035cc <__NVIC_SetPriorityGrouping+0x44>)
 800359a:	68db      	ldr	r3, [r3, #12]
 800359c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800359e:	68ba      	ldr	r2, [r7, #8]
 80035a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80035a4:	4013      	ands	r3, r2
 80035a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80035ac:	68bb      	ldr	r3, [r7, #8]
 80035ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80035b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80035b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80035b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80035ba:	4a04      	ldr	r2, [pc, #16]	; (80035cc <__NVIC_SetPriorityGrouping+0x44>)
 80035bc:	68bb      	ldr	r3, [r7, #8]
 80035be:	60d3      	str	r3, [r2, #12]
}
 80035c0:	bf00      	nop
 80035c2:	3714      	adds	r7, #20
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bc80      	pop	{r7}
 80035c8:	4770      	bx	lr
 80035ca:	bf00      	nop
 80035cc:	e000ed00 	.word	0xe000ed00

080035d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80035d0:	b480      	push	{r7}
 80035d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80035d4:	4b04      	ldr	r3, [pc, #16]	; (80035e8 <__NVIC_GetPriorityGrouping+0x18>)
 80035d6:	68db      	ldr	r3, [r3, #12]
 80035d8:	0a1b      	lsrs	r3, r3, #8
 80035da:	f003 0307 	and.w	r3, r3, #7
}
 80035de:	4618      	mov	r0, r3
 80035e0:	46bd      	mov	sp, r7
 80035e2:	bc80      	pop	{r7}
 80035e4:	4770      	bx	lr
 80035e6:	bf00      	nop
 80035e8:	e000ed00 	.word	0xe000ed00

080035ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b083      	sub	sp, #12
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	4603      	mov	r3, r0
 80035f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	db0b      	blt.n	8003616 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80035fe:	79fb      	ldrb	r3, [r7, #7]
 8003600:	f003 021f 	and.w	r2, r3, #31
 8003604:	4906      	ldr	r1, [pc, #24]	; (8003620 <__NVIC_EnableIRQ+0x34>)
 8003606:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800360a:	095b      	lsrs	r3, r3, #5
 800360c:	2001      	movs	r0, #1
 800360e:	fa00 f202 	lsl.w	r2, r0, r2
 8003612:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003616:	bf00      	nop
 8003618:	370c      	adds	r7, #12
 800361a:	46bd      	mov	sp, r7
 800361c:	bc80      	pop	{r7}
 800361e:	4770      	bx	lr
 8003620:	e000e100 	.word	0xe000e100

08003624 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003624:	b480      	push	{r7}
 8003626:	b083      	sub	sp, #12
 8003628:	af00      	add	r7, sp, #0
 800362a:	4603      	mov	r3, r0
 800362c:	6039      	str	r1, [r7, #0]
 800362e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003630:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003634:	2b00      	cmp	r3, #0
 8003636:	db0a      	blt.n	800364e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	b2da      	uxtb	r2, r3
 800363c:	490c      	ldr	r1, [pc, #48]	; (8003670 <__NVIC_SetPriority+0x4c>)
 800363e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003642:	0112      	lsls	r2, r2, #4
 8003644:	b2d2      	uxtb	r2, r2
 8003646:	440b      	add	r3, r1
 8003648:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800364c:	e00a      	b.n	8003664 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	b2da      	uxtb	r2, r3
 8003652:	4908      	ldr	r1, [pc, #32]	; (8003674 <__NVIC_SetPriority+0x50>)
 8003654:	79fb      	ldrb	r3, [r7, #7]
 8003656:	f003 030f 	and.w	r3, r3, #15
 800365a:	3b04      	subs	r3, #4
 800365c:	0112      	lsls	r2, r2, #4
 800365e:	b2d2      	uxtb	r2, r2
 8003660:	440b      	add	r3, r1
 8003662:	761a      	strb	r2, [r3, #24]
}
 8003664:	bf00      	nop
 8003666:	370c      	adds	r7, #12
 8003668:	46bd      	mov	sp, r7
 800366a:	bc80      	pop	{r7}
 800366c:	4770      	bx	lr
 800366e:	bf00      	nop
 8003670:	e000e100 	.word	0xe000e100
 8003674:	e000ed00 	.word	0xe000ed00

08003678 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003678:	b480      	push	{r7}
 800367a:	b089      	sub	sp, #36	; 0x24
 800367c:	af00      	add	r7, sp, #0
 800367e:	60f8      	str	r0, [r7, #12]
 8003680:	60b9      	str	r1, [r7, #8]
 8003682:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	f003 0307 	and.w	r3, r3, #7
 800368a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800368c:	69fb      	ldr	r3, [r7, #28]
 800368e:	f1c3 0307 	rsb	r3, r3, #7
 8003692:	2b04      	cmp	r3, #4
 8003694:	bf28      	it	cs
 8003696:	2304      	movcs	r3, #4
 8003698:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800369a:	69fb      	ldr	r3, [r7, #28]
 800369c:	3304      	adds	r3, #4
 800369e:	2b06      	cmp	r3, #6
 80036a0:	d902      	bls.n	80036a8 <NVIC_EncodePriority+0x30>
 80036a2:	69fb      	ldr	r3, [r7, #28]
 80036a4:	3b03      	subs	r3, #3
 80036a6:	e000      	b.n	80036aa <NVIC_EncodePriority+0x32>
 80036a8:	2300      	movs	r3, #0
 80036aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036ac:	f04f 32ff 	mov.w	r2, #4294967295
 80036b0:	69bb      	ldr	r3, [r7, #24]
 80036b2:	fa02 f303 	lsl.w	r3, r2, r3
 80036b6:	43da      	mvns	r2, r3
 80036b8:	68bb      	ldr	r3, [r7, #8]
 80036ba:	401a      	ands	r2, r3
 80036bc:	697b      	ldr	r3, [r7, #20]
 80036be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80036c0:	f04f 31ff 	mov.w	r1, #4294967295
 80036c4:	697b      	ldr	r3, [r7, #20]
 80036c6:	fa01 f303 	lsl.w	r3, r1, r3
 80036ca:	43d9      	mvns	r1, r3
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036d0:	4313      	orrs	r3, r2
         );
}
 80036d2:	4618      	mov	r0, r3
 80036d4:	3724      	adds	r7, #36	; 0x24
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bc80      	pop	{r7}
 80036da:	4770      	bx	lr

080036dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b082      	sub	sp, #8
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80036e4:	6878      	ldr	r0, [r7, #4]
 80036e6:	f7ff ff4f 	bl	8003588 <__NVIC_SetPriorityGrouping>
}
 80036ea:	bf00      	nop
 80036ec:	3708      	adds	r7, #8
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bd80      	pop	{r7, pc}

080036f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80036f2:	b580      	push	{r7, lr}
 80036f4:	b086      	sub	sp, #24
 80036f6:	af00      	add	r7, sp, #0
 80036f8:	4603      	mov	r3, r0
 80036fa:	60b9      	str	r1, [r7, #8]
 80036fc:	607a      	str	r2, [r7, #4]
 80036fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003700:	2300      	movs	r3, #0
 8003702:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003704:	f7ff ff64 	bl	80035d0 <__NVIC_GetPriorityGrouping>
 8003708:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800370a:	687a      	ldr	r2, [r7, #4]
 800370c:	68b9      	ldr	r1, [r7, #8]
 800370e:	6978      	ldr	r0, [r7, #20]
 8003710:	f7ff ffb2 	bl	8003678 <NVIC_EncodePriority>
 8003714:	4602      	mov	r2, r0
 8003716:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800371a:	4611      	mov	r1, r2
 800371c:	4618      	mov	r0, r3
 800371e:	f7ff ff81 	bl	8003624 <__NVIC_SetPriority>
}
 8003722:	bf00      	nop
 8003724:	3718      	adds	r7, #24
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}

0800372a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800372a:	b580      	push	{r7, lr}
 800372c:	b082      	sub	sp, #8
 800372e:	af00      	add	r7, sp, #0
 8003730:	4603      	mov	r3, r0
 8003732:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003734:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003738:	4618      	mov	r0, r3
 800373a:	f7ff ff57 	bl	80035ec <__NVIC_EnableIRQ>
}
 800373e:	bf00      	nop
 8003740:	3708      	adds	r7, #8
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}
	...

08003748 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b086      	sub	sp, #24
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d101      	bne.n	800375a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003756:	2301      	movs	r3, #1
 8003758:	e272      	b.n	8003c40 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f003 0301 	and.w	r3, r3, #1
 8003762:	2b00      	cmp	r3, #0
 8003764:	f000 8087 	beq.w	8003876 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003768:	4b92      	ldr	r3, [pc, #584]	; (80039b4 <HAL_RCC_OscConfig+0x26c>)
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	f003 030c 	and.w	r3, r3, #12
 8003770:	2b04      	cmp	r3, #4
 8003772:	d00c      	beq.n	800378e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003774:	4b8f      	ldr	r3, [pc, #572]	; (80039b4 <HAL_RCC_OscConfig+0x26c>)
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	f003 030c 	and.w	r3, r3, #12
 800377c:	2b08      	cmp	r3, #8
 800377e:	d112      	bne.n	80037a6 <HAL_RCC_OscConfig+0x5e>
 8003780:	4b8c      	ldr	r3, [pc, #560]	; (80039b4 <HAL_RCC_OscConfig+0x26c>)
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003788:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800378c:	d10b      	bne.n	80037a6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800378e:	4b89      	ldr	r3, [pc, #548]	; (80039b4 <HAL_RCC_OscConfig+0x26c>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003796:	2b00      	cmp	r3, #0
 8003798:	d06c      	beq.n	8003874 <HAL_RCC_OscConfig+0x12c>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d168      	bne.n	8003874 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	e24c      	b.n	8003c40 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037ae:	d106      	bne.n	80037be <HAL_RCC_OscConfig+0x76>
 80037b0:	4b80      	ldr	r3, [pc, #512]	; (80039b4 <HAL_RCC_OscConfig+0x26c>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4a7f      	ldr	r2, [pc, #508]	; (80039b4 <HAL_RCC_OscConfig+0x26c>)
 80037b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037ba:	6013      	str	r3, [r2, #0]
 80037bc:	e02e      	b.n	800381c <HAL_RCC_OscConfig+0xd4>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d10c      	bne.n	80037e0 <HAL_RCC_OscConfig+0x98>
 80037c6:	4b7b      	ldr	r3, [pc, #492]	; (80039b4 <HAL_RCC_OscConfig+0x26c>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4a7a      	ldr	r2, [pc, #488]	; (80039b4 <HAL_RCC_OscConfig+0x26c>)
 80037cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80037d0:	6013      	str	r3, [r2, #0]
 80037d2:	4b78      	ldr	r3, [pc, #480]	; (80039b4 <HAL_RCC_OscConfig+0x26c>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4a77      	ldr	r2, [pc, #476]	; (80039b4 <HAL_RCC_OscConfig+0x26c>)
 80037d8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80037dc:	6013      	str	r3, [r2, #0]
 80037de:	e01d      	b.n	800381c <HAL_RCC_OscConfig+0xd4>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80037e8:	d10c      	bne.n	8003804 <HAL_RCC_OscConfig+0xbc>
 80037ea:	4b72      	ldr	r3, [pc, #456]	; (80039b4 <HAL_RCC_OscConfig+0x26c>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4a71      	ldr	r2, [pc, #452]	; (80039b4 <HAL_RCC_OscConfig+0x26c>)
 80037f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80037f4:	6013      	str	r3, [r2, #0]
 80037f6:	4b6f      	ldr	r3, [pc, #444]	; (80039b4 <HAL_RCC_OscConfig+0x26c>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4a6e      	ldr	r2, [pc, #440]	; (80039b4 <HAL_RCC_OscConfig+0x26c>)
 80037fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003800:	6013      	str	r3, [r2, #0]
 8003802:	e00b      	b.n	800381c <HAL_RCC_OscConfig+0xd4>
 8003804:	4b6b      	ldr	r3, [pc, #428]	; (80039b4 <HAL_RCC_OscConfig+0x26c>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4a6a      	ldr	r2, [pc, #424]	; (80039b4 <HAL_RCC_OscConfig+0x26c>)
 800380a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800380e:	6013      	str	r3, [r2, #0]
 8003810:	4b68      	ldr	r3, [pc, #416]	; (80039b4 <HAL_RCC_OscConfig+0x26c>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a67      	ldr	r2, [pc, #412]	; (80039b4 <HAL_RCC_OscConfig+0x26c>)
 8003816:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800381a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d013      	beq.n	800384c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003824:	f7ff fe82 	bl	800352c <HAL_GetTick>
 8003828:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800382a:	e008      	b.n	800383e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800382c:	f7ff fe7e 	bl	800352c <HAL_GetTick>
 8003830:	4602      	mov	r2, r0
 8003832:	693b      	ldr	r3, [r7, #16]
 8003834:	1ad3      	subs	r3, r2, r3
 8003836:	2b64      	cmp	r3, #100	; 0x64
 8003838:	d901      	bls.n	800383e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800383a:	2303      	movs	r3, #3
 800383c:	e200      	b.n	8003c40 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800383e:	4b5d      	ldr	r3, [pc, #372]	; (80039b4 <HAL_RCC_OscConfig+0x26c>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003846:	2b00      	cmp	r3, #0
 8003848:	d0f0      	beq.n	800382c <HAL_RCC_OscConfig+0xe4>
 800384a:	e014      	b.n	8003876 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800384c:	f7ff fe6e 	bl	800352c <HAL_GetTick>
 8003850:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003852:	e008      	b.n	8003866 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003854:	f7ff fe6a 	bl	800352c <HAL_GetTick>
 8003858:	4602      	mov	r2, r0
 800385a:	693b      	ldr	r3, [r7, #16]
 800385c:	1ad3      	subs	r3, r2, r3
 800385e:	2b64      	cmp	r3, #100	; 0x64
 8003860:	d901      	bls.n	8003866 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003862:	2303      	movs	r3, #3
 8003864:	e1ec      	b.n	8003c40 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003866:	4b53      	ldr	r3, [pc, #332]	; (80039b4 <HAL_RCC_OscConfig+0x26c>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800386e:	2b00      	cmp	r3, #0
 8003870:	d1f0      	bne.n	8003854 <HAL_RCC_OscConfig+0x10c>
 8003872:	e000      	b.n	8003876 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003874:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f003 0302 	and.w	r3, r3, #2
 800387e:	2b00      	cmp	r3, #0
 8003880:	d063      	beq.n	800394a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003882:	4b4c      	ldr	r3, [pc, #304]	; (80039b4 <HAL_RCC_OscConfig+0x26c>)
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	f003 030c 	and.w	r3, r3, #12
 800388a:	2b00      	cmp	r3, #0
 800388c:	d00b      	beq.n	80038a6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800388e:	4b49      	ldr	r3, [pc, #292]	; (80039b4 <HAL_RCC_OscConfig+0x26c>)
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	f003 030c 	and.w	r3, r3, #12
 8003896:	2b08      	cmp	r3, #8
 8003898:	d11c      	bne.n	80038d4 <HAL_RCC_OscConfig+0x18c>
 800389a:	4b46      	ldr	r3, [pc, #280]	; (80039b4 <HAL_RCC_OscConfig+0x26c>)
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d116      	bne.n	80038d4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038a6:	4b43      	ldr	r3, [pc, #268]	; (80039b4 <HAL_RCC_OscConfig+0x26c>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f003 0302 	and.w	r3, r3, #2
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d005      	beq.n	80038be <HAL_RCC_OscConfig+0x176>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	691b      	ldr	r3, [r3, #16]
 80038b6:	2b01      	cmp	r3, #1
 80038b8:	d001      	beq.n	80038be <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80038ba:	2301      	movs	r3, #1
 80038bc:	e1c0      	b.n	8003c40 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038be:	4b3d      	ldr	r3, [pc, #244]	; (80039b4 <HAL_RCC_OscConfig+0x26c>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	695b      	ldr	r3, [r3, #20]
 80038ca:	00db      	lsls	r3, r3, #3
 80038cc:	4939      	ldr	r1, [pc, #228]	; (80039b4 <HAL_RCC_OscConfig+0x26c>)
 80038ce:	4313      	orrs	r3, r2
 80038d0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038d2:	e03a      	b.n	800394a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	691b      	ldr	r3, [r3, #16]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d020      	beq.n	800391e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80038dc:	4b36      	ldr	r3, [pc, #216]	; (80039b8 <HAL_RCC_OscConfig+0x270>)
 80038de:	2201      	movs	r2, #1
 80038e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038e2:	f7ff fe23 	bl	800352c <HAL_GetTick>
 80038e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038e8:	e008      	b.n	80038fc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038ea:	f7ff fe1f 	bl	800352c <HAL_GetTick>
 80038ee:	4602      	mov	r2, r0
 80038f0:	693b      	ldr	r3, [r7, #16]
 80038f2:	1ad3      	subs	r3, r2, r3
 80038f4:	2b02      	cmp	r3, #2
 80038f6:	d901      	bls.n	80038fc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80038f8:	2303      	movs	r3, #3
 80038fa:	e1a1      	b.n	8003c40 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038fc:	4b2d      	ldr	r3, [pc, #180]	; (80039b4 <HAL_RCC_OscConfig+0x26c>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f003 0302 	and.w	r3, r3, #2
 8003904:	2b00      	cmp	r3, #0
 8003906:	d0f0      	beq.n	80038ea <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003908:	4b2a      	ldr	r3, [pc, #168]	; (80039b4 <HAL_RCC_OscConfig+0x26c>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	695b      	ldr	r3, [r3, #20]
 8003914:	00db      	lsls	r3, r3, #3
 8003916:	4927      	ldr	r1, [pc, #156]	; (80039b4 <HAL_RCC_OscConfig+0x26c>)
 8003918:	4313      	orrs	r3, r2
 800391a:	600b      	str	r3, [r1, #0]
 800391c:	e015      	b.n	800394a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800391e:	4b26      	ldr	r3, [pc, #152]	; (80039b8 <HAL_RCC_OscConfig+0x270>)
 8003920:	2200      	movs	r2, #0
 8003922:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003924:	f7ff fe02 	bl	800352c <HAL_GetTick>
 8003928:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800392a:	e008      	b.n	800393e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800392c:	f7ff fdfe 	bl	800352c <HAL_GetTick>
 8003930:	4602      	mov	r2, r0
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	1ad3      	subs	r3, r2, r3
 8003936:	2b02      	cmp	r3, #2
 8003938:	d901      	bls.n	800393e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800393a:	2303      	movs	r3, #3
 800393c:	e180      	b.n	8003c40 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800393e:	4b1d      	ldr	r3, [pc, #116]	; (80039b4 <HAL_RCC_OscConfig+0x26c>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f003 0302 	and.w	r3, r3, #2
 8003946:	2b00      	cmp	r3, #0
 8003948:	d1f0      	bne.n	800392c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f003 0308 	and.w	r3, r3, #8
 8003952:	2b00      	cmp	r3, #0
 8003954:	d03a      	beq.n	80039cc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	699b      	ldr	r3, [r3, #24]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d019      	beq.n	8003992 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800395e:	4b17      	ldr	r3, [pc, #92]	; (80039bc <HAL_RCC_OscConfig+0x274>)
 8003960:	2201      	movs	r2, #1
 8003962:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003964:	f7ff fde2 	bl	800352c <HAL_GetTick>
 8003968:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800396a:	e008      	b.n	800397e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800396c:	f7ff fdde 	bl	800352c <HAL_GetTick>
 8003970:	4602      	mov	r2, r0
 8003972:	693b      	ldr	r3, [r7, #16]
 8003974:	1ad3      	subs	r3, r2, r3
 8003976:	2b02      	cmp	r3, #2
 8003978:	d901      	bls.n	800397e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800397a:	2303      	movs	r3, #3
 800397c:	e160      	b.n	8003c40 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800397e:	4b0d      	ldr	r3, [pc, #52]	; (80039b4 <HAL_RCC_OscConfig+0x26c>)
 8003980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003982:	f003 0302 	and.w	r3, r3, #2
 8003986:	2b00      	cmp	r3, #0
 8003988:	d0f0      	beq.n	800396c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800398a:	2001      	movs	r0, #1
 800398c:	f000 faea 	bl	8003f64 <RCC_Delay>
 8003990:	e01c      	b.n	80039cc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003992:	4b0a      	ldr	r3, [pc, #40]	; (80039bc <HAL_RCC_OscConfig+0x274>)
 8003994:	2200      	movs	r2, #0
 8003996:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003998:	f7ff fdc8 	bl	800352c <HAL_GetTick>
 800399c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800399e:	e00f      	b.n	80039c0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039a0:	f7ff fdc4 	bl	800352c <HAL_GetTick>
 80039a4:	4602      	mov	r2, r0
 80039a6:	693b      	ldr	r3, [r7, #16]
 80039a8:	1ad3      	subs	r3, r2, r3
 80039aa:	2b02      	cmp	r3, #2
 80039ac:	d908      	bls.n	80039c0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80039ae:	2303      	movs	r3, #3
 80039b0:	e146      	b.n	8003c40 <HAL_RCC_OscConfig+0x4f8>
 80039b2:	bf00      	nop
 80039b4:	40021000 	.word	0x40021000
 80039b8:	42420000 	.word	0x42420000
 80039bc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039c0:	4b92      	ldr	r3, [pc, #584]	; (8003c0c <HAL_RCC_OscConfig+0x4c4>)
 80039c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039c4:	f003 0302 	and.w	r3, r3, #2
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d1e9      	bne.n	80039a0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f003 0304 	and.w	r3, r3, #4
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	f000 80a6 	beq.w	8003b26 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039da:	2300      	movs	r3, #0
 80039dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80039de:	4b8b      	ldr	r3, [pc, #556]	; (8003c0c <HAL_RCC_OscConfig+0x4c4>)
 80039e0:	69db      	ldr	r3, [r3, #28]
 80039e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d10d      	bne.n	8003a06 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039ea:	4b88      	ldr	r3, [pc, #544]	; (8003c0c <HAL_RCC_OscConfig+0x4c4>)
 80039ec:	69db      	ldr	r3, [r3, #28]
 80039ee:	4a87      	ldr	r2, [pc, #540]	; (8003c0c <HAL_RCC_OscConfig+0x4c4>)
 80039f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039f4:	61d3      	str	r3, [r2, #28]
 80039f6:	4b85      	ldr	r3, [pc, #532]	; (8003c0c <HAL_RCC_OscConfig+0x4c4>)
 80039f8:	69db      	ldr	r3, [r3, #28]
 80039fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039fe:	60bb      	str	r3, [r7, #8]
 8003a00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a02:	2301      	movs	r3, #1
 8003a04:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a06:	4b82      	ldr	r3, [pc, #520]	; (8003c10 <HAL_RCC_OscConfig+0x4c8>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d118      	bne.n	8003a44 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a12:	4b7f      	ldr	r3, [pc, #508]	; (8003c10 <HAL_RCC_OscConfig+0x4c8>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4a7e      	ldr	r2, [pc, #504]	; (8003c10 <HAL_RCC_OscConfig+0x4c8>)
 8003a18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a1e:	f7ff fd85 	bl	800352c <HAL_GetTick>
 8003a22:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a24:	e008      	b.n	8003a38 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a26:	f7ff fd81 	bl	800352c <HAL_GetTick>
 8003a2a:	4602      	mov	r2, r0
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	1ad3      	subs	r3, r2, r3
 8003a30:	2b64      	cmp	r3, #100	; 0x64
 8003a32:	d901      	bls.n	8003a38 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003a34:	2303      	movs	r3, #3
 8003a36:	e103      	b.n	8003c40 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a38:	4b75      	ldr	r3, [pc, #468]	; (8003c10 <HAL_RCC_OscConfig+0x4c8>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d0f0      	beq.n	8003a26 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	68db      	ldr	r3, [r3, #12]
 8003a48:	2b01      	cmp	r3, #1
 8003a4a:	d106      	bne.n	8003a5a <HAL_RCC_OscConfig+0x312>
 8003a4c:	4b6f      	ldr	r3, [pc, #444]	; (8003c0c <HAL_RCC_OscConfig+0x4c4>)
 8003a4e:	6a1b      	ldr	r3, [r3, #32]
 8003a50:	4a6e      	ldr	r2, [pc, #440]	; (8003c0c <HAL_RCC_OscConfig+0x4c4>)
 8003a52:	f043 0301 	orr.w	r3, r3, #1
 8003a56:	6213      	str	r3, [r2, #32]
 8003a58:	e02d      	b.n	8003ab6 <HAL_RCC_OscConfig+0x36e>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	68db      	ldr	r3, [r3, #12]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d10c      	bne.n	8003a7c <HAL_RCC_OscConfig+0x334>
 8003a62:	4b6a      	ldr	r3, [pc, #424]	; (8003c0c <HAL_RCC_OscConfig+0x4c4>)
 8003a64:	6a1b      	ldr	r3, [r3, #32]
 8003a66:	4a69      	ldr	r2, [pc, #420]	; (8003c0c <HAL_RCC_OscConfig+0x4c4>)
 8003a68:	f023 0301 	bic.w	r3, r3, #1
 8003a6c:	6213      	str	r3, [r2, #32]
 8003a6e:	4b67      	ldr	r3, [pc, #412]	; (8003c0c <HAL_RCC_OscConfig+0x4c4>)
 8003a70:	6a1b      	ldr	r3, [r3, #32]
 8003a72:	4a66      	ldr	r2, [pc, #408]	; (8003c0c <HAL_RCC_OscConfig+0x4c4>)
 8003a74:	f023 0304 	bic.w	r3, r3, #4
 8003a78:	6213      	str	r3, [r2, #32]
 8003a7a:	e01c      	b.n	8003ab6 <HAL_RCC_OscConfig+0x36e>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	68db      	ldr	r3, [r3, #12]
 8003a80:	2b05      	cmp	r3, #5
 8003a82:	d10c      	bne.n	8003a9e <HAL_RCC_OscConfig+0x356>
 8003a84:	4b61      	ldr	r3, [pc, #388]	; (8003c0c <HAL_RCC_OscConfig+0x4c4>)
 8003a86:	6a1b      	ldr	r3, [r3, #32]
 8003a88:	4a60      	ldr	r2, [pc, #384]	; (8003c0c <HAL_RCC_OscConfig+0x4c4>)
 8003a8a:	f043 0304 	orr.w	r3, r3, #4
 8003a8e:	6213      	str	r3, [r2, #32]
 8003a90:	4b5e      	ldr	r3, [pc, #376]	; (8003c0c <HAL_RCC_OscConfig+0x4c4>)
 8003a92:	6a1b      	ldr	r3, [r3, #32]
 8003a94:	4a5d      	ldr	r2, [pc, #372]	; (8003c0c <HAL_RCC_OscConfig+0x4c4>)
 8003a96:	f043 0301 	orr.w	r3, r3, #1
 8003a9a:	6213      	str	r3, [r2, #32]
 8003a9c:	e00b      	b.n	8003ab6 <HAL_RCC_OscConfig+0x36e>
 8003a9e:	4b5b      	ldr	r3, [pc, #364]	; (8003c0c <HAL_RCC_OscConfig+0x4c4>)
 8003aa0:	6a1b      	ldr	r3, [r3, #32]
 8003aa2:	4a5a      	ldr	r2, [pc, #360]	; (8003c0c <HAL_RCC_OscConfig+0x4c4>)
 8003aa4:	f023 0301 	bic.w	r3, r3, #1
 8003aa8:	6213      	str	r3, [r2, #32]
 8003aaa:	4b58      	ldr	r3, [pc, #352]	; (8003c0c <HAL_RCC_OscConfig+0x4c4>)
 8003aac:	6a1b      	ldr	r3, [r3, #32]
 8003aae:	4a57      	ldr	r2, [pc, #348]	; (8003c0c <HAL_RCC_OscConfig+0x4c4>)
 8003ab0:	f023 0304 	bic.w	r3, r3, #4
 8003ab4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	68db      	ldr	r3, [r3, #12]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d015      	beq.n	8003aea <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003abe:	f7ff fd35 	bl	800352c <HAL_GetTick>
 8003ac2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ac4:	e00a      	b.n	8003adc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ac6:	f7ff fd31 	bl	800352c <HAL_GetTick>
 8003aca:	4602      	mov	r2, r0
 8003acc:	693b      	ldr	r3, [r7, #16]
 8003ace:	1ad3      	subs	r3, r2, r3
 8003ad0:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d901      	bls.n	8003adc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003ad8:	2303      	movs	r3, #3
 8003ada:	e0b1      	b.n	8003c40 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003adc:	4b4b      	ldr	r3, [pc, #300]	; (8003c0c <HAL_RCC_OscConfig+0x4c4>)
 8003ade:	6a1b      	ldr	r3, [r3, #32]
 8003ae0:	f003 0302 	and.w	r3, r3, #2
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d0ee      	beq.n	8003ac6 <HAL_RCC_OscConfig+0x37e>
 8003ae8:	e014      	b.n	8003b14 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003aea:	f7ff fd1f 	bl	800352c <HAL_GetTick>
 8003aee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003af0:	e00a      	b.n	8003b08 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003af2:	f7ff fd1b 	bl	800352c <HAL_GetTick>
 8003af6:	4602      	mov	r2, r0
 8003af8:	693b      	ldr	r3, [r7, #16]
 8003afa:	1ad3      	subs	r3, r2, r3
 8003afc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d901      	bls.n	8003b08 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003b04:	2303      	movs	r3, #3
 8003b06:	e09b      	b.n	8003c40 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b08:	4b40      	ldr	r3, [pc, #256]	; (8003c0c <HAL_RCC_OscConfig+0x4c4>)
 8003b0a:	6a1b      	ldr	r3, [r3, #32]
 8003b0c:	f003 0302 	and.w	r3, r3, #2
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d1ee      	bne.n	8003af2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003b14:	7dfb      	ldrb	r3, [r7, #23]
 8003b16:	2b01      	cmp	r3, #1
 8003b18:	d105      	bne.n	8003b26 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b1a:	4b3c      	ldr	r3, [pc, #240]	; (8003c0c <HAL_RCC_OscConfig+0x4c4>)
 8003b1c:	69db      	ldr	r3, [r3, #28]
 8003b1e:	4a3b      	ldr	r2, [pc, #236]	; (8003c0c <HAL_RCC_OscConfig+0x4c4>)
 8003b20:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b24:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	69db      	ldr	r3, [r3, #28]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	f000 8087 	beq.w	8003c3e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003b30:	4b36      	ldr	r3, [pc, #216]	; (8003c0c <HAL_RCC_OscConfig+0x4c4>)
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	f003 030c 	and.w	r3, r3, #12
 8003b38:	2b08      	cmp	r3, #8
 8003b3a:	d061      	beq.n	8003c00 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	69db      	ldr	r3, [r3, #28]
 8003b40:	2b02      	cmp	r3, #2
 8003b42:	d146      	bne.n	8003bd2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b44:	4b33      	ldr	r3, [pc, #204]	; (8003c14 <HAL_RCC_OscConfig+0x4cc>)
 8003b46:	2200      	movs	r2, #0
 8003b48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b4a:	f7ff fcef 	bl	800352c <HAL_GetTick>
 8003b4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b50:	e008      	b.n	8003b64 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b52:	f7ff fceb 	bl	800352c <HAL_GetTick>
 8003b56:	4602      	mov	r2, r0
 8003b58:	693b      	ldr	r3, [r7, #16]
 8003b5a:	1ad3      	subs	r3, r2, r3
 8003b5c:	2b02      	cmp	r3, #2
 8003b5e:	d901      	bls.n	8003b64 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003b60:	2303      	movs	r3, #3
 8003b62:	e06d      	b.n	8003c40 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b64:	4b29      	ldr	r3, [pc, #164]	; (8003c0c <HAL_RCC_OscConfig+0x4c4>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d1f0      	bne.n	8003b52 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6a1b      	ldr	r3, [r3, #32]
 8003b74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b78:	d108      	bne.n	8003b8c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003b7a:	4b24      	ldr	r3, [pc, #144]	; (8003c0c <HAL_RCC_OscConfig+0x4c4>)
 8003b7c:	685b      	ldr	r3, [r3, #4]
 8003b7e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	689b      	ldr	r3, [r3, #8]
 8003b86:	4921      	ldr	r1, [pc, #132]	; (8003c0c <HAL_RCC_OscConfig+0x4c4>)
 8003b88:	4313      	orrs	r3, r2
 8003b8a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003b8c:	4b1f      	ldr	r3, [pc, #124]	; (8003c0c <HAL_RCC_OscConfig+0x4c4>)
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6a19      	ldr	r1, [r3, #32]
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b9c:	430b      	orrs	r3, r1
 8003b9e:	491b      	ldr	r1, [pc, #108]	; (8003c0c <HAL_RCC_OscConfig+0x4c4>)
 8003ba0:	4313      	orrs	r3, r2
 8003ba2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ba4:	4b1b      	ldr	r3, [pc, #108]	; (8003c14 <HAL_RCC_OscConfig+0x4cc>)
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003baa:	f7ff fcbf 	bl	800352c <HAL_GetTick>
 8003bae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003bb0:	e008      	b.n	8003bc4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bb2:	f7ff fcbb 	bl	800352c <HAL_GetTick>
 8003bb6:	4602      	mov	r2, r0
 8003bb8:	693b      	ldr	r3, [r7, #16]
 8003bba:	1ad3      	subs	r3, r2, r3
 8003bbc:	2b02      	cmp	r3, #2
 8003bbe:	d901      	bls.n	8003bc4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003bc0:	2303      	movs	r3, #3
 8003bc2:	e03d      	b.n	8003c40 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003bc4:	4b11      	ldr	r3, [pc, #68]	; (8003c0c <HAL_RCC_OscConfig+0x4c4>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d0f0      	beq.n	8003bb2 <HAL_RCC_OscConfig+0x46a>
 8003bd0:	e035      	b.n	8003c3e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bd2:	4b10      	ldr	r3, [pc, #64]	; (8003c14 <HAL_RCC_OscConfig+0x4cc>)
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bd8:	f7ff fca8 	bl	800352c <HAL_GetTick>
 8003bdc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003bde:	e008      	b.n	8003bf2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003be0:	f7ff fca4 	bl	800352c <HAL_GetTick>
 8003be4:	4602      	mov	r2, r0
 8003be6:	693b      	ldr	r3, [r7, #16]
 8003be8:	1ad3      	subs	r3, r2, r3
 8003bea:	2b02      	cmp	r3, #2
 8003bec:	d901      	bls.n	8003bf2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003bee:	2303      	movs	r3, #3
 8003bf0:	e026      	b.n	8003c40 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003bf2:	4b06      	ldr	r3, [pc, #24]	; (8003c0c <HAL_RCC_OscConfig+0x4c4>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d1f0      	bne.n	8003be0 <HAL_RCC_OscConfig+0x498>
 8003bfe:	e01e      	b.n	8003c3e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	69db      	ldr	r3, [r3, #28]
 8003c04:	2b01      	cmp	r3, #1
 8003c06:	d107      	bne.n	8003c18 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003c08:	2301      	movs	r3, #1
 8003c0a:	e019      	b.n	8003c40 <HAL_RCC_OscConfig+0x4f8>
 8003c0c:	40021000 	.word	0x40021000
 8003c10:	40007000 	.word	0x40007000
 8003c14:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003c18:	4b0b      	ldr	r3, [pc, #44]	; (8003c48 <HAL_RCC_OscConfig+0x500>)
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6a1b      	ldr	r3, [r3, #32]
 8003c28:	429a      	cmp	r2, r3
 8003c2a:	d106      	bne.n	8003c3a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c36:	429a      	cmp	r2, r3
 8003c38:	d001      	beq.n	8003c3e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	e000      	b.n	8003c40 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003c3e:	2300      	movs	r3, #0
}
 8003c40:	4618      	mov	r0, r3
 8003c42:	3718      	adds	r7, #24
 8003c44:	46bd      	mov	sp, r7
 8003c46:	bd80      	pop	{r7, pc}
 8003c48:	40021000 	.word	0x40021000

08003c4c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b084      	sub	sp, #16
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
 8003c54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d101      	bne.n	8003c60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	e0d0      	b.n	8003e02 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003c60:	4b6a      	ldr	r3, [pc, #424]	; (8003e0c <HAL_RCC_ClockConfig+0x1c0>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f003 0307 	and.w	r3, r3, #7
 8003c68:	683a      	ldr	r2, [r7, #0]
 8003c6a:	429a      	cmp	r2, r3
 8003c6c:	d910      	bls.n	8003c90 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c6e:	4b67      	ldr	r3, [pc, #412]	; (8003e0c <HAL_RCC_ClockConfig+0x1c0>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f023 0207 	bic.w	r2, r3, #7
 8003c76:	4965      	ldr	r1, [pc, #404]	; (8003e0c <HAL_RCC_ClockConfig+0x1c0>)
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c7e:	4b63      	ldr	r3, [pc, #396]	; (8003e0c <HAL_RCC_ClockConfig+0x1c0>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f003 0307 	and.w	r3, r3, #7
 8003c86:	683a      	ldr	r2, [r7, #0]
 8003c88:	429a      	cmp	r2, r3
 8003c8a:	d001      	beq.n	8003c90 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	e0b8      	b.n	8003e02 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f003 0302 	and.w	r3, r3, #2
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d020      	beq.n	8003cde <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f003 0304 	and.w	r3, r3, #4
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d005      	beq.n	8003cb4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ca8:	4b59      	ldr	r3, [pc, #356]	; (8003e10 <HAL_RCC_ClockConfig+0x1c4>)
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	4a58      	ldr	r2, [pc, #352]	; (8003e10 <HAL_RCC_ClockConfig+0x1c4>)
 8003cae:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003cb2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f003 0308 	and.w	r3, r3, #8
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d005      	beq.n	8003ccc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003cc0:	4b53      	ldr	r3, [pc, #332]	; (8003e10 <HAL_RCC_ClockConfig+0x1c4>)
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	4a52      	ldr	r2, [pc, #328]	; (8003e10 <HAL_RCC_ClockConfig+0x1c4>)
 8003cc6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003cca:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ccc:	4b50      	ldr	r3, [pc, #320]	; (8003e10 <HAL_RCC_ClockConfig+0x1c4>)
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	494d      	ldr	r1, [pc, #308]	; (8003e10 <HAL_RCC_ClockConfig+0x1c4>)
 8003cda:	4313      	orrs	r3, r2
 8003cdc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f003 0301 	and.w	r3, r3, #1
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d040      	beq.n	8003d6c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	2b01      	cmp	r3, #1
 8003cf0:	d107      	bne.n	8003d02 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cf2:	4b47      	ldr	r3, [pc, #284]	; (8003e10 <HAL_RCC_ClockConfig+0x1c4>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d115      	bne.n	8003d2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003cfe:	2301      	movs	r3, #1
 8003d00:	e07f      	b.n	8003e02 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	2b02      	cmp	r3, #2
 8003d08:	d107      	bne.n	8003d1a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d0a:	4b41      	ldr	r3, [pc, #260]	; (8003e10 <HAL_RCC_ClockConfig+0x1c4>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d109      	bne.n	8003d2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d16:	2301      	movs	r3, #1
 8003d18:	e073      	b.n	8003e02 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d1a:	4b3d      	ldr	r3, [pc, #244]	; (8003e10 <HAL_RCC_ClockConfig+0x1c4>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f003 0302 	and.w	r3, r3, #2
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d101      	bne.n	8003d2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d26:	2301      	movs	r3, #1
 8003d28:	e06b      	b.n	8003e02 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003d2a:	4b39      	ldr	r3, [pc, #228]	; (8003e10 <HAL_RCC_ClockConfig+0x1c4>)
 8003d2c:	685b      	ldr	r3, [r3, #4]
 8003d2e:	f023 0203 	bic.w	r2, r3, #3
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	685b      	ldr	r3, [r3, #4]
 8003d36:	4936      	ldr	r1, [pc, #216]	; (8003e10 <HAL_RCC_ClockConfig+0x1c4>)
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003d3c:	f7ff fbf6 	bl	800352c <HAL_GetTick>
 8003d40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d42:	e00a      	b.n	8003d5a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d44:	f7ff fbf2 	bl	800352c <HAL_GetTick>
 8003d48:	4602      	mov	r2, r0
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	1ad3      	subs	r3, r2, r3
 8003d4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d901      	bls.n	8003d5a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003d56:	2303      	movs	r3, #3
 8003d58:	e053      	b.n	8003e02 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d5a:	4b2d      	ldr	r3, [pc, #180]	; (8003e10 <HAL_RCC_ClockConfig+0x1c4>)
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	f003 020c 	and.w	r2, r3, #12
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	685b      	ldr	r3, [r3, #4]
 8003d66:	009b      	lsls	r3, r3, #2
 8003d68:	429a      	cmp	r2, r3
 8003d6a:	d1eb      	bne.n	8003d44 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003d6c:	4b27      	ldr	r3, [pc, #156]	; (8003e0c <HAL_RCC_ClockConfig+0x1c0>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f003 0307 	and.w	r3, r3, #7
 8003d74:	683a      	ldr	r2, [r7, #0]
 8003d76:	429a      	cmp	r2, r3
 8003d78:	d210      	bcs.n	8003d9c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d7a:	4b24      	ldr	r3, [pc, #144]	; (8003e0c <HAL_RCC_ClockConfig+0x1c0>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f023 0207 	bic.w	r2, r3, #7
 8003d82:	4922      	ldr	r1, [pc, #136]	; (8003e0c <HAL_RCC_ClockConfig+0x1c0>)
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	4313      	orrs	r3, r2
 8003d88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d8a:	4b20      	ldr	r3, [pc, #128]	; (8003e0c <HAL_RCC_ClockConfig+0x1c0>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f003 0307 	and.w	r3, r3, #7
 8003d92:	683a      	ldr	r2, [r7, #0]
 8003d94:	429a      	cmp	r2, r3
 8003d96:	d001      	beq.n	8003d9c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	e032      	b.n	8003e02 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f003 0304 	and.w	r3, r3, #4
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d008      	beq.n	8003dba <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003da8:	4b19      	ldr	r3, [pc, #100]	; (8003e10 <HAL_RCC_ClockConfig+0x1c4>)
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	68db      	ldr	r3, [r3, #12]
 8003db4:	4916      	ldr	r1, [pc, #88]	; (8003e10 <HAL_RCC_ClockConfig+0x1c4>)
 8003db6:	4313      	orrs	r3, r2
 8003db8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f003 0308 	and.w	r3, r3, #8
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d009      	beq.n	8003dda <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003dc6:	4b12      	ldr	r3, [pc, #72]	; (8003e10 <HAL_RCC_ClockConfig+0x1c4>)
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	691b      	ldr	r3, [r3, #16]
 8003dd2:	00db      	lsls	r3, r3, #3
 8003dd4:	490e      	ldr	r1, [pc, #56]	; (8003e10 <HAL_RCC_ClockConfig+0x1c4>)
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003dda:	f000 f821 	bl	8003e20 <HAL_RCC_GetSysClockFreq>
 8003dde:	4602      	mov	r2, r0
 8003de0:	4b0b      	ldr	r3, [pc, #44]	; (8003e10 <HAL_RCC_ClockConfig+0x1c4>)
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	091b      	lsrs	r3, r3, #4
 8003de6:	f003 030f 	and.w	r3, r3, #15
 8003dea:	490a      	ldr	r1, [pc, #40]	; (8003e14 <HAL_RCC_ClockConfig+0x1c8>)
 8003dec:	5ccb      	ldrb	r3, [r1, r3]
 8003dee:	fa22 f303 	lsr.w	r3, r2, r3
 8003df2:	4a09      	ldr	r2, [pc, #36]	; (8003e18 <HAL_RCC_ClockConfig+0x1cc>)
 8003df4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003df6:	4b09      	ldr	r3, [pc, #36]	; (8003e1c <HAL_RCC_ClockConfig+0x1d0>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	f7ff fa00 	bl	8003200 <HAL_InitTick>

  return HAL_OK;
 8003e00:	2300      	movs	r3, #0
}
 8003e02:	4618      	mov	r0, r3
 8003e04:	3710      	adds	r7, #16
 8003e06:	46bd      	mov	sp, r7
 8003e08:	bd80      	pop	{r7, pc}
 8003e0a:	bf00      	nop
 8003e0c:	40022000 	.word	0x40022000
 8003e10:	40021000 	.word	0x40021000
 8003e14:	0800a0a0 	.word	0x0800a0a0
 8003e18:	20000000 	.word	0x20000000
 8003e1c:	20000004 	.word	0x20000004

08003e20 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e20:	b480      	push	{r7}
 8003e22:	b087      	sub	sp, #28
 8003e24:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003e26:	2300      	movs	r3, #0
 8003e28:	60fb      	str	r3, [r7, #12]
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	60bb      	str	r3, [r7, #8]
 8003e2e:	2300      	movs	r3, #0
 8003e30:	617b      	str	r3, [r7, #20]
 8003e32:	2300      	movs	r3, #0
 8003e34:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003e36:	2300      	movs	r3, #0
 8003e38:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003e3a:	4b1e      	ldr	r3, [pc, #120]	; (8003eb4 <HAL_RCC_GetSysClockFreq+0x94>)
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	f003 030c 	and.w	r3, r3, #12
 8003e46:	2b04      	cmp	r3, #4
 8003e48:	d002      	beq.n	8003e50 <HAL_RCC_GetSysClockFreq+0x30>
 8003e4a:	2b08      	cmp	r3, #8
 8003e4c:	d003      	beq.n	8003e56 <HAL_RCC_GetSysClockFreq+0x36>
 8003e4e:	e027      	b.n	8003ea0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003e50:	4b19      	ldr	r3, [pc, #100]	; (8003eb8 <HAL_RCC_GetSysClockFreq+0x98>)
 8003e52:	613b      	str	r3, [r7, #16]
      break;
 8003e54:	e027      	b.n	8003ea6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	0c9b      	lsrs	r3, r3, #18
 8003e5a:	f003 030f 	and.w	r3, r3, #15
 8003e5e:	4a17      	ldr	r2, [pc, #92]	; (8003ebc <HAL_RCC_GetSysClockFreq+0x9c>)
 8003e60:	5cd3      	ldrb	r3, [r2, r3]
 8003e62:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d010      	beq.n	8003e90 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003e6e:	4b11      	ldr	r3, [pc, #68]	; (8003eb4 <HAL_RCC_GetSysClockFreq+0x94>)
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	0c5b      	lsrs	r3, r3, #17
 8003e74:	f003 0301 	and.w	r3, r3, #1
 8003e78:	4a11      	ldr	r2, [pc, #68]	; (8003ec0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003e7a:	5cd3      	ldrb	r3, [r2, r3]
 8003e7c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	4a0d      	ldr	r2, [pc, #52]	; (8003eb8 <HAL_RCC_GetSysClockFreq+0x98>)
 8003e82:	fb03 f202 	mul.w	r2, r3, r2
 8003e86:	68bb      	ldr	r3, [r7, #8]
 8003e88:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e8c:	617b      	str	r3, [r7, #20]
 8003e8e:	e004      	b.n	8003e9a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	4a0c      	ldr	r2, [pc, #48]	; (8003ec4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003e94:	fb02 f303 	mul.w	r3, r2, r3
 8003e98:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003e9a:	697b      	ldr	r3, [r7, #20]
 8003e9c:	613b      	str	r3, [r7, #16]
      break;
 8003e9e:	e002      	b.n	8003ea6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003ea0:	4b05      	ldr	r3, [pc, #20]	; (8003eb8 <HAL_RCC_GetSysClockFreq+0x98>)
 8003ea2:	613b      	str	r3, [r7, #16]
      break;
 8003ea4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003ea6:	693b      	ldr	r3, [r7, #16]
}
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	371c      	adds	r7, #28
 8003eac:	46bd      	mov	sp, r7
 8003eae:	bc80      	pop	{r7}
 8003eb0:	4770      	bx	lr
 8003eb2:	bf00      	nop
 8003eb4:	40021000 	.word	0x40021000
 8003eb8:	007a1200 	.word	0x007a1200
 8003ebc:	0800a0b8 	.word	0x0800a0b8
 8003ec0:	0800a0c8 	.word	0x0800a0c8
 8003ec4:	003d0900 	.word	0x003d0900

08003ec8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ecc:	4b02      	ldr	r3, [pc, #8]	; (8003ed8 <HAL_RCC_GetHCLKFreq+0x10>)
 8003ece:	681b      	ldr	r3, [r3, #0]
}
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	bc80      	pop	{r7}
 8003ed6:	4770      	bx	lr
 8003ed8:	20000000 	.word	0x20000000

08003edc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003ee0:	f7ff fff2 	bl	8003ec8 <HAL_RCC_GetHCLKFreq>
 8003ee4:	4602      	mov	r2, r0
 8003ee6:	4b05      	ldr	r3, [pc, #20]	; (8003efc <HAL_RCC_GetPCLK1Freq+0x20>)
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	0a1b      	lsrs	r3, r3, #8
 8003eec:	f003 0307 	and.w	r3, r3, #7
 8003ef0:	4903      	ldr	r1, [pc, #12]	; (8003f00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ef2:	5ccb      	ldrb	r3, [r1, r3]
 8003ef4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ef8:	4618      	mov	r0, r3
 8003efa:	bd80      	pop	{r7, pc}
 8003efc:	40021000 	.word	0x40021000
 8003f00:	0800a0b0 	.word	0x0800a0b0

08003f04 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003f04:	b480      	push	{r7}
 8003f06:	b083      	sub	sp, #12
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
 8003f0c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	220f      	movs	r2, #15
 8003f12:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003f14:	4b11      	ldr	r3, [pc, #68]	; (8003f5c <HAL_RCC_GetClockConfig+0x58>)
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	f003 0203 	and.w	r2, r3, #3
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003f20:	4b0e      	ldr	r3, [pc, #56]	; (8003f5c <HAL_RCC_GetClockConfig+0x58>)
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003f2c:	4b0b      	ldr	r3, [pc, #44]	; (8003f5c <HAL_RCC_GetClockConfig+0x58>)
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003f38:	4b08      	ldr	r3, [pc, #32]	; (8003f5c <HAL_RCC_GetClockConfig+0x58>)
 8003f3a:	685b      	ldr	r3, [r3, #4]
 8003f3c:	08db      	lsrs	r3, r3, #3
 8003f3e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003f46:	4b06      	ldr	r3, [pc, #24]	; (8003f60 <HAL_RCC_GetClockConfig+0x5c>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f003 0207 	and.w	r2, r3, #7
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8003f52:	bf00      	nop
 8003f54:	370c      	adds	r7, #12
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bc80      	pop	{r7}
 8003f5a:	4770      	bx	lr
 8003f5c:	40021000 	.word	0x40021000
 8003f60:	40022000 	.word	0x40022000

08003f64 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003f64:	b480      	push	{r7}
 8003f66:	b085      	sub	sp, #20
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003f6c:	4b0a      	ldr	r3, [pc, #40]	; (8003f98 <RCC_Delay+0x34>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	4a0a      	ldr	r2, [pc, #40]	; (8003f9c <RCC_Delay+0x38>)
 8003f72:	fba2 2303 	umull	r2, r3, r2, r3
 8003f76:	0a5b      	lsrs	r3, r3, #9
 8003f78:	687a      	ldr	r2, [r7, #4]
 8003f7a:	fb02 f303 	mul.w	r3, r2, r3
 8003f7e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003f80:	bf00      	nop
  }
  while (Delay --);
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	1e5a      	subs	r2, r3, #1
 8003f86:	60fa      	str	r2, [r7, #12]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d1f9      	bne.n	8003f80 <RCC_Delay+0x1c>
}
 8003f8c:	bf00      	nop
 8003f8e:	bf00      	nop
 8003f90:	3714      	adds	r7, #20
 8003f92:	46bd      	mov	sp, r7
 8003f94:	bc80      	pop	{r7}
 8003f96:	4770      	bx	lr
 8003f98:	20000000 	.word	0x20000000
 8003f9c:	10624dd3 	.word	0x10624dd3

08003fa0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b082      	sub	sp, #8
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d101      	bne.n	8003fb2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003fae:	2301      	movs	r3, #1
 8003fb0:	e041      	b.n	8004036 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fb8:	b2db      	uxtb	r3, r3
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d106      	bne.n	8003fcc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003fc6:	6878      	ldr	r0, [r7, #4]
 8003fc8:	f000 f839 	bl	800403e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2202      	movs	r2, #2
 8003fd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681a      	ldr	r2, [r3, #0]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	3304      	adds	r3, #4
 8003fdc:	4619      	mov	r1, r3
 8003fde:	4610      	mov	r0, r2
 8003fe0:	f000 f9b4 	bl	800434c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2201      	movs	r2, #1
 8003fe8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2201      	movs	r2, #1
 8003ff0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2201      	movs	r2, #1
 8003ff8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2201      	movs	r2, #1
 8004000:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2201      	movs	r2, #1
 8004008:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2201      	movs	r2, #1
 8004010:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2201      	movs	r2, #1
 8004018:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2201      	movs	r2, #1
 8004020:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2201      	movs	r2, #1
 8004028:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2201      	movs	r2, #1
 8004030:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004034:	2300      	movs	r3, #0
}
 8004036:	4618      	mov	r0, r3
 8004038:	3708      	adds	r7, #8
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}

0800403e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800403e:	b480      	push	{r7}
 8004040:	b083      	sub	sp, #12
 8004042:	af00      	add	r7, sp, #0
 8004044:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004046:	bf00      	nop
 8004048:	370c      	adds	r7, #12
 800404a:	46bd      	mov	sp, r7
 800404c:	bc80      	pop	{r7}
 800404e:	4770      	bx	lr

08004050 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004050:	b480      	push	{r7}
 8004052:	b085      	sub	sp, #20
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800405e:	b2db      	uxtb	r3, r3
 8004060:	2b01      	cmp	r3, #1
 8004062:	d001      	beq.n	8004068 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004064:	2301      	movs	r3, #1
 8004066:	e03a      	b.n	80040de <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2202      	movs	r2, #2
 800406c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	68da      	ldr	r2, [r3, #12]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f042 0201 	orr.w	r2, r2, #1
 800407e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4a18      	ldr	r2, [pc, #96]	; (80040e8 <HAL_TIM_Base_Start_IT+0x98>)
 8004086:	4293      	cmp	r3, r2
 8004088:	d00e      	beq.n	80040a8 <HAL_TIM_Base_Start_IT+0x58>
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004092:	d009      	beq.n	80040a8 <HAL_TIM_Base_Start_IT+0x58>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4a14      	ldr	r2, [pc, #80]	; (80040ec <HAL_TIM_Base_Start_IT+0x9c>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d004      	beq.n	80040a8 <HAL_TIM_Base_Start_IT+0x58>
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	4a13      	ldr	r2, [pc, #76]	; (80040f0 <HAL_TIM_Base_Start_IT+0xa0>)
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d111      	bne.n	80040cc <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	689b      	ldr	r3, [r3, #8]
 80040ae:	f003 0307 	and.w	r3, r3, #7
 80040b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	2b06      	cmp	r3, #6
 80040b8:	d010      	beq.n	80040dc <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	681a      	ldr	r2, [r3, #0]
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f042 0201 	orr.w	r2, r2, #1
 80040c8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040ca:	e007      	b.n	80040dc <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	681a      	ldr	r2, [r3, #0]
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f042 0201 	orr.w	r2, r2, #1
 80040da:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80040dc:	2300      	movs	r3, #0
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3714      	adds	r7, #20
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bc80      	pop	{r7}
 80040e6:	4770      	bx	lr
 80040e8:	40012c00 	.word	0x40012c00
 80040ec:	40000400 	.word	0x40000400
 80040f0:	40000800 	.word	0x40000800

080040f4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b082      	sub	sp, #8
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	691b      	ldr	r3, [r3, #16]
 8004102:	f003 0302 	and.w	r3, r3, #2
 8004106:	2b02      	cmp	r3, #2
 8004108:	d122      	bne.n	8004150 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	68db      	ldr	r3, [r3, #12]
 8004110:	f003 0302 	and.w	r3, r3, #2
 8004114:	2b02      	cmp	r3, #2
 8004116:	d11b      	bne.n	8004150 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f06f 0202 	mvn.w	r2, #2
 8004120:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2201      	movs	r2, #1
 8004126:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	699b      	ldr	r3, [r3, #24]
 800412e:	f003 0303 	and.w	r3, r3, #3
 8004132:	2b00      	cmp	r3, #0
 8004134:	d003      	beq.n	800413e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004136:	6878      	ldr	r0, [r7, #4]
 8004138:	f000 f8ed 	bl	8004316 <HAL_TIM_IC_CaptureCallback>
 800413c:	e005      	b.n	800414a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800413e:	6878      	ldr	r0, [r7, #4]
 8004140:	f000 f8e0 	bl	8004304 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004144:	6878      	ldr	r0, [r7, #4]
 8004146:	f000 f8ef 	bl	8004328 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2200      	movs	r2, #0
 800414e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	691b      	ldr	r3, [r3, #16]
 8004156:	f003 0304 	and.w	r3, r3, #4
 800415a:	2b04      	cmp	r3, #4
 800415c:	d122      	bne.n	80041a4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	68db      	ldr	r3, [r3, #12]
 8004164:	f003 0304 	and.w	r3, r3, #4
 8004168:	2b04      	cmp	r3, #4
 800416a:	d11b      	bne.n	80041a4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f06f 0204 	mvn.w	r2, #4
 8004174:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2202      	movs	r2, #2
 800417a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	699b      	ldr	r3, [r3, #24]
 8004182:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004186:	2b00      	cmp	r3, #0
 8004188:	d003      	beq.n	8004192 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800418a:	6878      	ldr	r0, [r7, #4]
 800418c:	f000 f8c3 	bl	8004316 <HAL_TIM_IC_CaptureCallback>
 8004190:	e005      	b.n	800419e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004192:	6878      	ldr	r0, [r7, #4]
 8004194:	f000 f8b6 	bl	8004304 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004198:	6878      	ldr	r0, [r7, #4]
 800419a:	f000 f8c5 	bl	8004328 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2200      	movs	r2, #0
 80041a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	691b      	ldr	r3, [r3, #16]
 80041aa:	f003 0308 	and.w	r3, r3, #8
 80041ae:	2b08      	cmp	r3, #8
 80041b0:	d122      	bne.n	80041f8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	68db      	ldr	r3, [r3, #12]
 80041b8:	f003 0308 	and.w	r3, r3, #8
 80041bc:	2b08      	cmp	r3, #8
 80041be:	d11b      	bne.n	80041f8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f06f 0208 	mvn.w	r2, #8
 80041c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2204      	movs	r2, #4
 80041ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	69db      	ldr	r3, [r3, #28]
 80041d6:	f003 0303 	and.w	r3, r3, #3
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d003      	beq.n	80041e6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041de:	6878      	ldr	r0, [r7, #4]
 80041e0:	f000 f899 	bl	8004316 <HAL_TIM_IC_CaptureCallback>
 80041e4:	e005      	b.n	80041f2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041e6:	6878      	ldr	r0, [r7, #4]
 80041e8:	f000 f88c 	bl	8004304 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041ec:	6878      	ldr	r0, [r7, #4]
 80041ee:	f000 f89b 	bl	8004328 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2200      	movs	r2, #0
 80041f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	691b      	ldr	r3, [r3, #16]
 80041fe:	f003 0310 	and.w	r3, r3, #16
 8004202:	2b10      	cmp	r3, #16
 8004204:	d122      	bne.n	800424c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	68db      	ldr	r3, [r3, #12]
 800420c:	f003 0310 	and.w	r3, r3, #16
 8004210:	2b10      	cmp	r3, #16
 8004212:	d11b      	bne.n	800424c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f06f 0210 	mvn.w	r2, #16
 800421c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2208      	movs	r2, #8
 8004222:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	69db      	ldr	r3, [r3, #28]
 800422a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800422e:	2b00      	cmp	r3, #0
 8004230:	d003      	beq.n	800423a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004232:	6878      	ldr	r0, [r7, #4]
 8004234:	f000 f86f 	bl	8004316 <HAL_TIM_IC_CaptureCallback>
 8004238:	e005      	b.n	8004246 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800423a:	6878      	ldr	r0, [r7, #4]
 800423c:	f000 f862 	bl	8004304 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004240:	6878      	ldr	r0, [r7, #4]
 8004242:	f000 f871 	bl	8004328 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2200      	movs	r2, #0
 800424a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	691b      	ldr	r3, [r3, #16]
 8004252:	f003 0301 	and.w	r3, r3, #1
 8004256:	2b01      	cmp	r3, #1
 8004258:	d10e      	bne.n	8004278 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	68db      	ldr	r3, [r3, #12]
 8004260:	f003 0301 	and.w	r3, r3, #1
 8004264:	2b01      	cmp	r3, #1
 8004266:	d107      	bne.n	8004278 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f06f 0201 	mvn.w	r2, #1
 8004270:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004272:	6878      	ldr	r0, [r7, #4]
 8004274:	f7fe fd62 	bl	8002d3c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	691b      	ldr	r3, [r3, #16]
 800427e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004282:	2b80      	cmp	r3, #128	; 0x80
 8004284:	d10e      	bne.n	80042a4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	68db      	ldr	r3, [r3, #12]
 800428c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004290:	2b80      	cmp	r3, #128	; 0x80
 8004292:	d107      	bne.n	80042a4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800429c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800429e:	6878      	ldr	r0, [r7, #4]
 80042a0:	f000 f8bf 	bl	8004422 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	691b      	ldr	r3, [r3, #16]
 80042aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042ae:	2b40      	cmp	r3, #64	; 0x40
 80042b0:	d10e      	bne.n	80042d0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	68db      	ldr	r3, [r3, #12]
 80042b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042bc:	2b40      	cmp	r3, #64	; 0x40
 80042be:	d107      	bne.n	80042d0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80042c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80042ca:	6878      	ldr	r0, [r7, #4]
 80042cc:	f000 f835 	bl	800433a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	691b      	ldr	r3, [r3, #16]
 80042d6:	f003 0320 	and.w	r3, r3, #32
 80042da:	2b20      	cmp	r3, #32
 80042dc:	d10e      	bne.n	80042fc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	68db      	ldr	r3, [r3, #12]
 80042e4:	f003 0320 	and.w	r3, r3, #32
 80042e8:	2b20      	cmp	r3, #32
 80042ea:	d107      	bne.n	80042fc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f06f 0220 	mvn.w	r2, #32
 80042f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80042f6:	6878      	ldr	r0, [r7, #4]
 80042f8:	f000 f88a 	bl	8004410 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80042fc:	bf00      	nop
 80042fe:	3708      	adds	r7, #8
 8004300:	46bd      	mov	sp, r7
 8004302:	bd80      	pop	{r7, pc}

08004304 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004304:	b480      	push	{r7}
 8004306:	b083      	sub	sp, #12
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800430c:	bf00      	nop
 800430e:	370c      	adds	r7, #12
 8004310:	46bd      	mov	sp, r7
 8004312:	bc80      	pop	{r7}
 8004314:	4770      	bx	lr

08004316 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004316:	b480      	push	{r7}
 8004318:	b083      	sub	sp, #12
 800431a:	af00      	add	r7, sp, #0
 800431c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800431e:	bf00      	nop
 8004320:	370c      	adds	r7, #12
 8004322:	46bd      	mov	sp, r7
 8004324:	bc80      	pop	{r7}
 8004326:	4770      	bx	lr

08004328 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004328:	b480      	push	{r7}
 800432a:	b083      	sub	sp, #12
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004330:	bf00      	nop
 8004332:	370c      	adds	r7, #12
 8004334:	46bd      	mov	sp, r7
 8004336:	bc80      	pop	{r7}
 8004338:	4770      	bx	lr

0800433a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800433a:	b480      	push	{r7}
 800433c:	b083      	sub	sp, #12
 800433e:	af00      	add	r7, sp, #0
 8004340:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004342:	bf00      	nop
 8004344:	370c      	adds	r7, #12
 8004346:	46bd      	mov	sp, r7
 8004348:	bc80      	pop	{r7}
 800434a:	4770      	bx	lr

0800434c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800434c:	b480      	push	{r7}
 800434e:	b085      	sub	sp, #20
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
 8004354:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	4a29      	ldr	r2, [pc, #164]	; (8004404 <TIM_Base_SetConfig+0xb8>)
 8004360:	4293      	cmp	r3, r2
 8004362:	d00b      	beq.n	800437c <TIM_Base_SetConfig+0x30>
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800436a:	d007      	beq.n	800437c <TIM_Base_SetConfig+0x30>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	4a26      	ldr	r2, [pc, #152]	; (8004408 <TIM_Base_SetConfig+0xbc>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d003      	beq.n	800437c <TIM_Base_SetConfig+0x30>
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	4a25      	ldr	r2, [pc, #148]	; (800440c <TIM_Base_SetConfig+0xc0>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d108      	bne.n	800438e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004382:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	685b      	ldr	r3, [r3, #4]
 8004388:	68fa      	ldr	r2, [r7, #12]
 800438a:	4313      	orrs	r3, r2
 800438c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	4a1c      	ldr	r2, [pc, #112]	; (8004404 <TIM_Base_SetConfig+0xb8>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d00b      	beq.n	80043ae <TIM_Base_SetConfig+0x62>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800439c:	d007      	beq.n	80043ae <TIM_Base_SetConfig+0x62>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	4a19      	ldr	r2, [pc, #100]	; (8004408 <TIM_Base_SetConfig+0xbc>)
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d003      	beq.n	80043ae <TIM_Base_SetConfig+0x62>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	4a18      	ldr	r2, [pc, #96]	; (800440c <TIM_Base_SetConfig+0xc0>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d108      	bne.n	80043c0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	68db      	ldr	r3, [r3, #12]
 80043ba:	68fa      	ldr	r2, [r7, #12]
 80043bc:	4313      	orrs	r3, r2
 80043be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	695b      	ldr	r3, [r3, #20]
 80043ca:	4313      	orrs	r3, r2
 80043cc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	68fa      	ldr	r2, [r7, #12]
 80043d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	689a      	ldr	r2, [r3, #8]
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	681a      	ldr	r2, [r3, #0]
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	4a07      	ldr	r2, [pc, #28]	; (8004404 <TIM_Base_SetConfig+0xb8>)
 80043e8:	4293      	cmp	r3, r2
 80043ea:	d103      	bne.n	80043f4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	691a      	ldr	r2, [r3, #16]
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2201      	movs	r2, #1
 80043f8:	615a      	str	r2, [r3, #20]
}
 80043fa:	bf00      	nop
 80043fc:	3714      	adds	r7, #20
 80043fe:	46bd      	mov	sp, r7
 8004400:	bc80      	pop	{r7}
 8004402:	4770      	bx	lr
 8004404:	40012c00 	.word	0x40012c00
 8004408:	40000400 	.word	0x40000400
 800440c:	40000800 	.word	0x40000800

08004410 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004410:	b480      	push	{r7}
 8004412:	b083      	sub	sp, #12
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004418:	bf00      	nop
 800441a:	370c      	adds	r7, #12
 800441c:	46bd      	mov	sp, r7
 800441e:	bc80      	pop	{r7}
 8004420:	4770      	bx	lr

08004422 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004422:	b480      	push	{r7}
 8004424:	b083      	sub	sp, #12
 8004426:	af00      	add	r7, sp, #0
 8004428:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800442a:	bf00      	nop
 800442c:	370c      	adds	r7, #12
 800442e:	46bd      	mov	sp, r7
 8004430:	bc80      	pop	{r7}
 8004432:	4770      	bx	lr

08004434 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004434:	b480      	push	{r7}
 8004436:	b085      	sub	sp, #20
 8004438:	af00      	add	r7, sp, #0
 800443a:	4603      	mov	r3, r0
 800443c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800443e:	2300      	movs	r3, #0
 8004440:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8004442:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004446:	2b84      	cmp	r3, #132	; 0x84
 8004448:	d005      	beq.n	8004456 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800444a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	4413      	add	r3, r2
 8004452:	3303      	adds	r3, #3
 8004454:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004456:	68fb      	ldr	r3, [r7, #12]
}
 8004458:	4618      	mov	r0, r3
 800445a:	3714      	adds	r7, #20
 800445c:	46bd      	mov	sp, r7
 800445e:	bc80      	pop	{r7}
 8004460:	4770      	bx	lr

08004462 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004462:	b580      	push	{r7, lr}
 8004464:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004466:	f000 fc4d 	bl	8004d04 <vTaskStartScheduler>
  
  return osOK;
 800446a:	2300      	movs	r3, #0
}
 800446c:	4618      	mov	r0, r3
 800446e:	bd80      	pop	{r7, pc}

08004470 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004470:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004472:	b089      	sub	sp, #36	; 0x24
 8004474:	af04      	add	r7, sp, #16
 8004476:	6078      	str	r0, [r7, #4]
 8004478:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	695b      	ldr	r3, [r3, #20]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d020      	beq.n	80044c4 <osThreadCreate+0x54>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	699b      	ldr	r3, [r3, #24]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d01c      	beq.n	80044c4 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	685c      	ldr	r4, [r3, #4]
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	691e      	ldr	r6, [r3, #16]
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800449c:	4618      	mov	r0, r3
 800449e:	f7ff ffc9 	bl	8004434 <makeFreeRtosPriority>
 80044a2:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	695b      	ldr	r3, [r3, #20]
 80044a8:	687a      	ldr	r2, [r7, #4]
 80044aa:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80044ac:	9202      	str	r2, [sp, #8]
 80044ae:	9301      	str	r3, [sp, #4]
 80044b0:	9100      	str	r1, [sp, #0]
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	4632      	mov	r2, r6
 80044b6:	4629      	mov	r1, r5
 80044b8:	4620      	mov	r0, r4
 80044ba:	f000 fa4d 	bl	8004958 <xTaskCreateStatic>
 80044be:	4603      	mov	r3, r0
 80044c0:	60fb      	str	r3, [r7, #12]
 80044c2:	e01c      	b.n	80044fe <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	685c      	ldr	r4, [r3, #4]
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80044d0:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80044d8:	4618      	mov	r0, r3
 80044da:	f7ff ffab 	bl	8004434 <makeFreeRtosPriority>
 80044de:	4602      	mov	r2, r0
 80044e0:	f107 030c 	add.w	r3, r7, #12
 80044e4:	9301      	str	r3, [sp, #4]
 80044e6:	9200      	str	r2, [sp, #0]
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	4632      	mov	r2, r6
 80044ec:	4629      	mov	r1, r5
 80044ee:	4620      	mov	r0, r4
 80044f0:	f000 fa8e 	bl	8004a10 <xTaskCreate>
 80044f4:	4603      	mov	r3, r0
 80044f6:	2b01      	cmp	r3, #1
 80044f8:	d001      	beq.n	80044fe <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80044fa:	2300      	movs	r3, #0
 80044fc:	e000      	b.n	8004500 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80044fe:	68fb      	ldr	r3, [r7, #12]
}
 8004500:	4618      	mov	r0, r3
 8004502:	3714      	adds	r7, #20
 8004504:	46bd      	mov	sp, r7
 8004506:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004508 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b084      	sub	sp, #16
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d001      	beq.n	800451e <osDelay+0x16>
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	e000      	b.n	8004520 <osDelay+0x18>
 800451e:	2301      	movs	r3, #1
 8004520:	4618      	mov	r0, r3
 8004522:	f000 fbbb 	bl	8004c9c <vTaskDelay>
  
  return osOK;
 8004526:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004528:	4618      	mov	r0, r3
 800452a:	3710      	adds	r7, #16
 800452c:	46bd      	mov	sp, r7
 800452e:	bd80      	pop	{r7, pc}

08004530 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8004530:	b590      	push	{r4, r7, lr}
 8004532:	b085      	sub	sp, #20
 8004534:	af02      	add	r7, sp, #8
 8004536:	6078      	str	r0, [r7, #4]
 8004538:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	689b      	ldr	r3, [r3, #8]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d011      	beq.n	8004566 <osMessageCreate+0x36>
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	68db      	ldr	r3, [r3, #12]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d00d      	beq.n	8004566 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6818      	ldr	r0, [r3, #0]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6859      	ldr	r1, [r3, #4]
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	689a      	ldr	r2, [r3, #8]
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	68db      	ldr	r3, [r3, #12]
 800455a:	2400      	movs	r4, #0
 800455c:	9400      	str	r4, [sp, #0]
 800455e:	f000 f927 	bl	80047b0 <xQueueGenericCreateStatic>
 8004562:	4603      	mov	r3, r0
 8004564:	e008      	b.n	8004578 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6818      	ldr	r0, [r3, #0]
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	2200      	movs	r2, #0
 8004570:	4619      	mov	r1, r3
 8004572:	f000 f994 	bl	800489e <xQueueGenericCreate>
 8004576:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8004578:	4618      	mov	r0, r3
 800457a:	370c      	adds	r7, #12
 800457c:	46bd      	mov	sp, r7
 800457e:	bd90      	pop	{r4, r7, pc}

08004580 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004580:	b480      	push	{r7}
 8004582:	b083      	sub	sp, #12
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	f103 0208 	add.w	r2, r3, #8
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	f04f 32ff 	mov.w	r2, #4294967295
 8004598:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	f103 0208 	add.w	r2, r3, #8
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	f103 0208 	add.w	r2, r3, #8
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2200      	movs	r2, #0
 80045b2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80045b4:	bf00      	nop
 80045b6:	370c      	adds	r7, #12
 80045b8:	46bd      	mov	sp, r7
 80045ba:	bc80      	pop	{r7}
 80045bc:	4770      	bx	lr

080045be <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80045be:	b480      	push	{r7}
 80045c0:	b083      	sub	sp, #12
 80045c2:	af00      	add	r7, sp, #0
 80045c4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2200      	movs	r2, #0
 80045ca:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80045cc:	bf00      	nop
 80045ce:	370c      	adds	r7, #12
 80045d0:	46bd      	mov	sp, r7
 80045d2:	bc80      	pop	{r7}
 80045d4:	4770      	bx	lr

080045d6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80045d6:	b480      	push	{r7}
 80045d8:	b085      	sub	sp, #20
 80045da:	af00      	add	r7, sp, #0
 80045dc:	6078      	str	r0, [r7, #4]
 80045de:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	68fa      	ldr	r2, [r7, #12]
 80045ea:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	689a      	ldr	r2, [r3, #8]
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	689b      	ldr	r3, [r3, #8]
 80045f8:	683a      	ldr	r2, [r7, #0]
 80045fa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	683a      	ldr	r2, [r7, #0]
 8004600:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	687a      	ldr	r2, [r7, #4]
 8004606:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	1c5a      	adds	r2, r3, #1
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	601a      	str	r2, [r3, #0]
}
 8004612:	bf00      	nop
 8004614:	3714      	adds	r7, #20
 8004616:	46bd      	mov	sp, r7
 8004618:	bc80      	pop	{r7}
 800461a:	4770      	bx	lr

0800461c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800461c:	b480      	push	{r7}
 800461e:	b085      	sub	sp, #20
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
 8004624:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004632:	d103      	bne.n	800463c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	691b      	ldr	r3, [r3, #16]
 8004638:	60fb      	str	r3, [r7, #12]
 800463a:	e00c      	b.n	8004656 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	3308      	adds	r3, #8
 8004640:	60fb      	str	r3, [r7, #12]
 8004642:	e002      	b.n	800464a <vListInsert+0x2e>
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	60fb      	str	r3, [r7, #12]
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	68ba      	ldr	r2, [r7, #8]
 8004652:	429a      	cmp	r2, r3
 8004654:	d2f6      	bcs.n	8004644 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	685a      	ldr	r2, [r3, #4]
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	683a      	ldr	r2, [r7, #0]
 8004664:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	68fa      	ldr	r2, [r7, #12]
 800466a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	683a      	ldr	r2, [r7, #0]
 8004670:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	687a      	ldr	r2, [r7, #4]
 8004676:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	1c5a      	adds	r2, r3, #1
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	601a      	str	r2, [r3, #0]
}
 8004682:	bf00      	nop
 8004684:	3714      	adds	r7, #20
 8004686:	46bd      	mov	sp, r7
 8004688:	bc80      	pop	{r7}
 800468a:	4770      	bx	lr

0800468c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800468c:	b480      	push	{r7}
 800468e:	b085      	sub	sp, #20
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	691b      	ldr	r3, [r3, #16]
 8004698:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	687a      	ldr	r2, [r7, #4]
 80046a0:	6892      	ldr	r2, [r2, #8]
 80046a2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	689b      	ldr	r3, [r3, #8]
 80046a8:	687a      	ldr	r2, [r7, #4]
 80046aa:	6852      	ldr	r2, [r2, #4]
 80046ac:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	685b      	ldr	r3, [r3, #4]
 80046b2:	687a      	ldr	r2, [r7, #4]
 80046b4:	429a      	cmp	r2, r3
 80046b6:	d103      	bne.n	80046c0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	689a      	ldr	r2, [r3, #8]
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2200      	movs	r2, #0
 80046c4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	1e5a      	subs	r2, r3, #1
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
}
 80046d4:	4618      	mov	r0, r3
 80046d6:	3714      	adds	r7, #20
 80046d8:	46bd      	mov	sp, r7
 80046da:	bc80      	pop	{r7}
 80046dc:	4770      	bx	lr
	...

080046e0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b084      	sub	sp, #16
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
 80046e8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d10a      	bne.n	800470a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80046f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046f8:	f383 8811 	msr	BASEPRI, r3
 80046fc:	f3bf 8f6f 	isb	sy
 8004700:	f3bf 8f4f 	dsb	sy
 8004704:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004706:	bf00      	nop
 8004708:	e7fe      	b.n	8004708 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800470a:	f000 ffc7 	bl	800569c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681a      	ldr	r2, [r3, #0]
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004716:	68f9      	ldr	r1, [r7, #12]
 8004718:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800471a:	fb01 f303 	mul.w	r3, r1, r3
 800471e:	441a      	add	r2, r3
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	2200      	movs	r2, #0
 8004728:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681a      	ldr	r2, [r3, #0]
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681a      	ldr	r2, [r3, #0]
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800473a:	3b01      	subs	r3, #1
 800473c:	68f9      	ldr	r1, [r7, #12]
 800473e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004740:	fb01 f303 	mul.w	r3, r1, r3
 8004744:	441a      	add	r2, r3
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	22ff      	movs	r2, #255	; 0xff
 800474e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	22ff      	movs	r2, #255	; 0xff
 8004756:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	2b00      	cmp	r3, #0
 800475e:	d114      	bne.n	800478a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	691b      	ldr	r3, [r3, #16]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d01a      	beq.n	800479e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	3310      	adds	r3, #16
 800476c:	4618      	mov	r0, r3
 800476e:	f000 fcfd 	bl	800516c <xTaskRemoveFromEventList>
 8004772:	4603      	mov	r3, r0
 8004774:	2b00      	cmp	r3, #0
 8004776:	d012      	beq.n	800479e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004778:	4b0c      	ldr	r3, [pc, #48]	; (80047ac <xQueueGenericReset+0xcc>)
 800477a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800477e:	601a      	str	r2, [r3, #0]
 8004780:	f3bf 8f4f 	dsb	sy
 8004784:	f3bf 8f6f 	isb	sy
 8004788:	e009      	b.n	800479e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	3310      	adds	r3, #16
 800478e:	4618      	mov	r0, r3
 8004790:	f7ff fef6 	bl	8004580 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	3324      	adds	r3, #36	; 0x24
 8004798:	4618      	mov	r0, r3
 800479a:	f7ff fef1 	bl	8004580 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800479e:	f000 ffad 	bl	80056fc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80047a2:	2301      	movs	r3, #1
}
 80047a4:	4618      	mov	r0, r3
 80047a6:	3710      	adds	r7, #16
 80047a8:	46bd      	mov	sp, r7
 80047aa:	bd80      	pop	{r7, pc}
 80047ac:	e000ed04 	.word	0xe000ed04

080047b0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b08e      	sub	sp, #56	; 0x38
 80047b4:	af02      	add	r7, sp, #8
 80047b6:	60f8      	str	r0, [r7, #12]
 80047b8:	60b9      	str	r1, [r7, #8]
 80047ba:	607a      	str	r2, [r7, #4]
 80047bc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d10a      	bne.n	80047da <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80047c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047c8:	f383 8811 	msr	BASEPRI, r3
 80047cc:	f3bf 8f6f 	isb	sy
 80047d0:	f3bf 8f4f 	dsb	sy
 80047d4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80047d6:	bf00      	nop
 80047d8:	e7fe      	b.n	80047d8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d10a      	bne.n	80047f6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80047e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047e4:	f383 8811 	msr	BASEPRI, r3
 80047e8:	f3bf 8f6f 	isb	sy
 80047ec:	f3bf 8f4f 	dsb	sy
 80047f0:	627b      	str	r3, [r7, #36]	; 0x24
}
 80047f2:	bf00      	nop
 80047f4:	e7fe      	b.n	80047f4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d002      	beq.n	8004802 <xQueueGenericCreateStatic+0x52>
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d001      	beq.n	8004806 <xQueueGenericCreateStatic+0x56>
 8004802:	2301      	movs	r3, #1
 8004804:	e000      	b.n	8004808 <xQueueGenericCreateStatic+0x58>
 8004806:	2300      	movs	r3, #0
 8004808:	2b00      	cmp	r3, #0
 800480a:	d10a      	bne.n	8004822 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800480c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004810:	f383 8811 	msr	BASEPRI, r3
 8004814:	f3bf 8f6f 	isb	sy
 8004818:	f3bf 8f4f 	dsb	sy
 800481c:	623b      	str	r3, [r7, #32]
}
 800481e:	bf00      	nop
 8004820:	e7fe      	b.n	8004820 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d102      	bne.n	800482e <xQueueGenericCreateStatic+0x7e>
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	2b00      	cmp	r3, #0
 800482c:	d101      	bne.n	8004832 <xQueueGenericCreateStatic+0x82>
 800482e:	2301      	movs	r3, #1
 8004830:	e000      	b.n	8004834 <xQueueGenericCreateStatic+0x84>
 8004832:	2300      	movs	r3, #0
 8004834:	2b00      	cmp	r3, #0
 8004836:	d10a      	bne.n	800484e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8004838:	f04f 0350 	mov.w	r3, #80	; 0x50
 800483c:	f383 8811 	msr	BASEPRI, r3
 8004840:	f3bf 8f6f 	isb	sy
 8004844:	f3bf 8f4f 	dsb	sy
 8004848:	61fb      	str	r3, [r7, #28]
}
 800484a:	bf00      	nop
 800484c:	e7fe      	b.n	800484c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800484e:	2348      	movs	r3, #72	; 0x48
 8004850:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004852:	697b      	ldr	r3, [r7, #20]
 8004854:	2b48      	cmp	r3, #72	; 0x48
 8004856:	d00a      	beq.n	800486e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8004858:	f04f 0350 	mov.w	r3, #80	; 0x50
 800485c:	f383 8811 	msr	BASEPRI, r3
 8004860:	f3bf 8f6f 	isb	sy
 8004864:	f3bf 8f4f 	dsb	sy
 8004868:	61bb      	str	r3, [r7, #24]
}
 800486a:	bf00      	nop
 800486c:	e7fe      	b.n	800486c <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8004872:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004874:	2b00      	cmp	r3, #0
 8004876:	d00d      	beq.n	8004894 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004878:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800487a:	2201      	movs	r2, #1
 800487c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004880:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8004884:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004886:	9300      	str	r3, [sp, #0]
 8004888:	4613      	mov	r3, r2
 800488a:	687a      	ldr	r2, [r7, #4]
 800488c:	68b9      	ldr	r1, [r7, #8]
 800488e:	68f8      	ldr	r0, [r7, #12]
 8004890:	f000 f843 	bl	800491a <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8004894:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8004896:	4618      	mov	r0, r3
 8004898:	3730      	adds	r7, #48	; 0x30
 800489a:	46bd      	mov	sp, r7
 800489c:	bd80      	pop	{r7, pc}

0800489e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800489e:	b580      	push	{r7, lr}
 80048a0:	b08a      	sub	sp, #40	; 0x28
 80048a2:	af02      	add	r7, sp, #8
 80048a4:	60f8      	str	r0, [r7, #12]
 80048a6:	60b9      	str	r1, [r7, #8]
 80048a8:	4613      	mov	r3, r2
 80048aa:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d10a      	bne.n	80048c8 <xQueueGenericCreate+0x2a>
	__asm volatile
 80048b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048b6:	f383 8811 	msr	BASEPRI, r3
 80048ba:	f3bf 8f6f 	isb	sy
 80048be:	f3bf 8f4f 	dsb	sy
 80048c2:	613b      	str	r3, [r7, #16]
}
 80048c4:	bf00      	nop
 80048c6:	e7fe      	b.n	80048c6 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 80048c8:	68bb      	ldr	r3, [r7, #8]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d102      	bne.n	80048d4 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 80048ce:	2300      	movs	r3, #0
 80048d0:	61fb      	str	r3, [r7, #28]
 80048d2:	e004      	b.n	80048de <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	68ba      	ldr	r2, [r7, #8]
 80048d8:	fb02 f303 	mul.w	r3, r2, r3
 80048dc:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 80048de:	69fb      	ldr	r3, [r7, #28]
 80048e0:	3348      	adds	r3, #72	; 0x48
 80048e2:	4618      	mov	r0, r3
 80048e4:	f000 ff9c 	bl	8005820 <pvPortMalloc>
 80048e8:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80048ea:	69bb      	ldr	r3, [r7, #24]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d00f      	beq.n	8004910 <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 80048f0:	69bb      	ldr	r3, [r7, #24]
 80048f2:	3348      	adds	r3, #72	; 0x48
 80048f4:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80048f6:	69bb      	ldr	r3, [r7, #24]
 80048f8:	2200      	movs	r2, #0
 80048fa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80048fe:	79fa      	ldrb	r2, [r7, #7]
 8004900:	69bb      	ldr	r3, [r7, #24]
 8004902:	9300      	str	r3, [sp, #0]
 8004904:	4613      	mov	r3, r2
 8004906:	697a      	ldr	r2, [r7, #20]
 8004908:	68b9      	ldr	r1, [r7, #8]
 800490a:	68f8      	ldr	r0, [r7, #12]
 800490c:	f000 f805 	bl	800491a <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8004910:	69bb      	ldr	r3, [r7, #24]
	}
 8004912:	4618      	mov	r0, r3
 8004914:	3720      	adds	r7, #32
 8004916:	46bd      	mov	sp, r7
 8004918:	bd80      	pop	{r7, pc}

0800491a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800491a:	b580      	push	{r7, lr}
 800491c:	b084      	sub	sp, #16
 800491e:	af00      	add	r7, sp, #0
 8004920:	60f8      	str	r0, [r7, #12]
 8004922:	60b9      	str	r1, [r7, #8]
 8004924:	607a      	str	r2, [r7, #4]
 8004926:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d103      	bne.n	8004936 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800492e:	69bb      	ldr	r3, [r7, #24]
 8004930:	69ba      	ldr	r2, [r7, #24]
 8004932:	601a      	str	r2, [r3, #0]
 8004934:	e002      	b.n	800493c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004936:	69bb      	ldr	r3, [r7, #24]
 8004938:	687a      	ldr	r2, [r7, #4]
 800493a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800493c:	69bb      	ldr	r3, [r7, #24]
 800493e:	68fa      	ldr	r2, [r7, #12]
 8004940:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004942:	69bb      	ldr	r3, [r7, #24]
 8004944:	68ba      	ldr	r2, [r7, #8]
 8004946:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004948:	2101      	movs	r1, #1
 800494a:	69b8      	ldr	r0, [r7, #24]
 800494c:	f7ff fec8 	bl	80046e0 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004950:	bf00      	nop
 8004952:	3710      	adds	r7, #16
 8004954:	46bd      	mov	sp, r7
 8004956:	bd80      	pop	{r7, pc}

08004958 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004958:	b580      	push	{r7, lr}
 800495a:	b08e      	sub	sp, #56	; 0x38
 800495c:	af04      	add	r7, sp, #16
 800495e:	60f8      	str	r0, [r7, #12]
 8004960:	60b9      	str	r1, [r7, #8]
 8004962:	607a      	str	r2, [r7, #4]
 8004964:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004966:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004968:	2b00      	cmp	r3, #0
 800496a:	d10a      	bne.n	8004982 <xTaskCreateStatic+0x2a>
	__asm volatile
 800496c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004970:	f383 8811 	msr	BASEPRI, r3
 8004974:	f3bf 8f6f 	isb	sy
 8004978:	f3bf 8f4f 	dsb	sy
 800497c:	623b      	str	r3, [r7, #32]
}
 800497e:	bf00      	nop
 8004980:	e7fe      	b.n	8004980 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004982:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004984:	2b00      	cmp	r3, #0
 8004986:	d10a      	bne.n	800499e <xTaskCreateStatic+0x46>
	__asm volatile
 8004988:	f04f 0350 	mov.w	r3, #80	; 0x50
 800498c:	f383 8811 	msr	BASEPRI, r3
 8004990:	f3bf 8f6f 	isb	sy
 8004994:	f3bf 8f4f 	dsb	sy
 8004998:	61fb      	str	r3, [r7, #28]
}
 800499a:	bf00      	nop
 800499c:	e7fe      	b.n	800499c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800499e:	23a0      	movs	r3, #160	; 0xa0
 80049a0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80049a2:	693b      	ldr	r3, [r7, #16]
 80049a4:	2ba0      	cmp	r3, #160	; 0xa0
 80049a6:	d00a      	beq.n	80049be <xTaskCreateStatic+0x66>
	__asm volatile
 80049a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049ac:	f383 8811 	msr	BASEPRI, r3
 80049b0:	f3bf 8f6f 	isb	sy
 80049b4:	f3bf 8f4f 	dsb	sy
 80049b8:	61bb      	str	r3, [r7, #24]
}
 80049ba:	bf00      	nop
 80049bc:	e7fe      	b.n	80049bc <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80049be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d01e      	beq.n	8004a02 <xTaskCreateStatic+0xaa>
 80049c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d01b      	beq.n	8004a02 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80049ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049cc:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80049ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049d0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80049d2:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80049d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049d6:	2202      	movs	r2, #2
 80049d8:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80049dc:	2300      	movs	r3, #0
 80049de:	9303      	str	r3, [sp, #12]
 80049e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049e2:	9302      	str	r3, [sp, #8]
 80049e4:	f107 0314 	add.w	r3, r7, #20
 80049e8:	9301      	str	r3, [sp, #4]
 80049ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049ec:	9300      	str	r3, [sp, #0]
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	687a      	ldr	r2, [r7, #4]
 80049f2:	68b9      	ldr	r1, [r7, #8]
 80049f4:	68f8      	ldr	r0, [r7, #12]
 80049f6:	f000 f851 	bl	8004a9c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80049fa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80049fc:	f000 f8e4 	bl	8004bc8 <prvAddNewTaskToReadyList>
 8004a00:	e001      	b.n	8004a06 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8004a02:	2300      	movs	r3, #0
 8004a04:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004a06:	697b      	ldr	r3, [r7, #20]
	}
 8004a08:	4618      	mov	r0, r3
 8004a0a:	3728      	adds	r7, #40	; 0x28
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	bd80      	pop	{r7, pc}

08004a10 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b08c      	sub	sp, #48	; 0x30
 8004a14:	af04      	add	r7, sp, #16
 8004a16:	60f8      	str	r0, [r7, #12]
 8004a18:	60b9      	str	r1, [r7, #8]
 8004a1a:	603b      	str	r3, [r7, #0]
 8004a1c:	4613      	mov	r3, r2
 8004a1e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004a20:	88fb      	ldrh	r3, [r7, #6]
 8004a22:	009b      	lsls	r3, r3, #2
 8004a24:	4618      	mov	r0, r3
 8004a26:	f000 fefb 	bl	8005820 <pvPortMalloc>
 8004a2a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004a2c:	697b      	ldr	r3, [r7, #20]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d00e      	beq.n	8004a50 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8004a32:	20a0      	movs	r0, #160	; 0xa0
 8004a34:	f000 fef4 	bl	8005820 <pvPortMalloc>
 8004a38:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004a3a:	69fb      	ldr	r3, [r7, #28]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d003      	beq.n	8004a48 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004a40:	69fb      	ldr	r3, [r7, #28]
 8004a42:	697a      	ldr	r2, [r7, #20]
 8004a44:	631a      	str	r2, [r3, #48]	; 0x30
 8004a46:	e005      	b.n	8004a54 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004a48:	6978      	ldr	r0, [r7, #20]
 8004a4a:	f000 ffad 	bl	80059a8 <vPortFree>
 8004a4e:	e001      	b.n	8004a54 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004a50:	2300      	movs	r3, #0
 8004a52:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004a54:	69fb      	ldr	r3, [r7, #28]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d017      	beq.n	8004a8a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004a5a:	69fb      	ldr	r3, [r7, #28]
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004a62:	88fa      	ldrh	r2, [r7, #6]
 8004a64:	2300      	movs	r3, #0
 8004a66:	9303      	str	r3, [sp, #12]
 8004a68:	69fb      	ldr	r3, [r7, #28]
 8004a6a:	9302      	str	r3, [sp, #8]
 8004a6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a6e:	9301      	str	r3, [sp, #4]
 8004a70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a72:	9300      	str	r3, [sp, #0]
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	68b9      	ldr	r1, [r7, #8]
 8004a78:	68f8      	ldr	r0, [r7, #12]
 8004a7a:	f000 f80f 	bl	8004a9c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004a7e:	69f8      	ldr	r0, [r7, #28]
 8004a80:	f000 f8a2 	bl	8004bc8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004a84:	2301      	movs	r3, #1
 8004a86:	61bb      	str	r3, [r7, #24]
 8004a88:	e002      	b.n	8004a90 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004a8a:	f04f 33ff 	mov.w	r3, #4294967295
 8004a8e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004a90:	69bb      	ldr	r3, [r7, #24]
	}
 8004a92:	4618      	mov	r0, r3
 8004a94:	3720      	adds	r7, #32
 8004a96:	46bd      	mov	sp, r7
 8004a98:	bd80      	pop	{r7, pc}
	...

08004a9c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b088      	sub	sp, #32
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	60f8      	str	r0, [r7, #12]
 8004aa4:	60b9      	str	r1, [r7, #8]
 8004aa6:	607a      	str	r2, [r7, #4]
 8004aa8:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8004aaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004aac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004ab4:	3b01      	subs	r3, #1
 8004ab6:	009b      	lsls	r3, r3, #2
 8004ab8:	4413      	add	r3, r2
 8004aba:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8004abc:	69bb      	ldr	r3, [r7, #24]
 8004abe:	f023 0307 	bic.w	r3, r3, #7
 8004ac2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004ac4:	69bb      	ldr	r3, [r7, #24]
 8004ac6:	f003 0307 	and.w	r3, r3, #7
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d00a      	beq.n	8004ae4 <prvInitialiseNewTask+0x48>
	__asm volatile
 8004ace:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ad2:	f383 8811 	msr	BASEPRI, r3
 8004ad6:	f3bf 8f6f 	isb	sy
 8004ada:	f3bf 8f4f 	dsb	sy
 8004ade:	617b      	str	r3, [r7, #20]
}
 8004ae0:	bf00      	nop
 8004ae2:	e7fe      	b.n	8004ae2 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	61fb      	str	r3, [r7, #28]
 8004ae8:	e012      	b.n	8004b10 <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004aea:	68ba      	ldr	r2, [r7, #8]
 8004aec:	69fb      	ldr	r3, [r7, #28]
 8004aee:	4413      	add	r3, r2
 8004af0:	7819      	ldrb	r1, [r3, #0]
 8004af2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004af4:	69fb      	ldr	r3, [r7, #28]
 8004af6:	4413      	add	r3, r2
 8004af8:	3334      	adds	r3, #52	; 0x34
 8004afa:	460a      	mov	r2, r1
 8004afc:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8004afe:	68ba      	ldr	r2, [r7, #8]
 8004b00:	69fb      	ldr	r3, [r7, #28]
 8004b02:	4413      	add	r3, r2
 8004b04:	781b      	ldrb	r3, [r3, #0]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d006      	beq.n	8004b18 <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004b0a:	69fb      	ldr	r3, [r7, #28]
 8004b0c:	3301      	adds	r3, #1
 8004b0e:	61fb      	str	r3, [r7, #28]
 8004b10:	69fb      	ldr	r3, [r7, #28]
 8004b12:	2b0f      	cmp	r3, #15
 8004b14:	d9e9      	bls.n	8004aea <prvInitialiseNewTask+0x4e>
 8004b16:	e000      	b.n	8004b1a <prvInitialiseNewTask+0x7e>
		{
			break;
 8004b18:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004b1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004b22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b24:	2b06      	cmp	r3, #6
 8004b26:	d901      	bls.n	8004b2c <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004b28:	2306      	movs	r3, #6
 8004b2a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004b2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b2e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004b30:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004b32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b34:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004b36:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004b38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004b3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b40:	3304      	adds	r3, #4
 8004b42:	4618      	mov	r0, r3
 8004b44:	f7ff fd3b 	bl	80045be <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004b48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b4a:	3318      	adds	r3, #24
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	f7ff fd36 	bl	80045be <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004b52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b54:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b56:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004b58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b5a:	f1c3 0207 	rsb	r2, r3, #7
 8004b5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b60:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004b62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b66:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004b68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004b70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b72:	2200      	movs	r2, #0
 8004b74:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004b78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b7a:	334c      	adds	r3, #76	; 0x4c
 8004b7c:	224c      	movs	r2, #76	; 0x4c
 8004b7e:	2100      	movs	r1, #0
 8004b80:	4618      	mov	r0, r3
 8004b82:	f001 fe8b 	bl	800689c <memset>
 8004b86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b88:	4a0c      	ldr	r2, [pc, #48]	; (8004bbc <prvInitialiseNewTask+0x120>)
 8004b8a:	651a      	str	r2, [r3, #80]	; 0x50
 8004b8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b8e:	4a0c      	ldr	r2, [pc, #48]	; (8004bc0 <prvInitialiseNewTask+0x124>)
 8004b90:	655a      	str	r2, [r3, #84]	; 0x54
 8004b92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b94:	4a0b      	ldr	r2, [pc, #44]	; (8004bc4 <prvInitialiseNewTask+0x128>)
 8004b96:	659a      	str	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004b98:	683a      	ldr	r2, [r7, #0]
 8004b9a:	68f9      	ldr	r1, [r7, #12]
 8004b9c:	69b8      	ldr	r0, [r7, #24]
 8004b9e:	f000 fc8b 	bl	80054b8 <pxPortInitialiseStack>
 8004ba2:	4602      	mov	r2, r0
 8004ba4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ba6:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8004ba8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d002      	beq.n	8004bb4 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004bae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bb0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004bb2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004bb4:	bf00      	nop
 8004bb6:	3720      	adds	r7, #32
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	bd80      	pop	{r7, pc}
 8004bbc:	20002b18 	.word	0x20002b18
 8004bc0:	20002b80 	.word	0x20002b80
 8004bc4:	20002be8 	.word	0x20002be8

08004bc8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b082      	sub	sp, #8
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004bd0:	f000 fd64 	bl	800569c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004bd4:	4b2a      	ldr	r3, [pc, #168]	; (8004c80 <prvAddNewTaskToReadyList+0xb8>)
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	3301      	adds	r3, #1
 8004bda:	4a29      	ldr	r2, [pc, #164]	; (8004c80 <prvAddNewTaskToReadyList+0xb8>)
 8004bdc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004bde:	4b29      	ldr	r3, [pc, #164]	; (8004c84 <prvAddNewTaskToReadyList+0xbc>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d109      	bne.n	8004bfa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004be6:	4a27      	ldr	r2, [pc, #156]	; (8004c84 <prvAddNewTaskToReadyList+0xbc>)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004bec:	4b24      	ldr	r3, [pc, #144]	; (8004c80 <prvAddNewTaskToReadyList+0xb8>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	2b01      	cmp	r3, #1
 8004bf2:	d110      	bne.n	8004c16 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004bf4:	f000 fb34 	bl	8005260 <prvInitialiseTaskLists>
 8004bf8:	e00d      	b.n	8004c16 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004bfa:	4b23      	ldr	r3, [pc, #140]	; (8004c88 <prvAddNewTaskToReadyList+0xc0>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d109      	bne.n	8004c16 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004c02:	4b20      	ldr	r3, [pc, #128]	; (8004c84 <prvAddNewTaskToReadyList+0xbc>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c0c:	429a      	cmp	r2, r3
 8004c0e:	d802      	bhi.n	8004c16 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004c10:	4a1c      	ldr	r2, [pc, #112]	; (8004c84 <prvAddNewTaskToReadyList+0xbc>)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004c16:	4b1d      	ldr	r3, [pc, #116]	; (8004c8c <prvAddNewTaskToReadyList+0xc4>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	3301      	adds	r3, #1
 8004c1c:	4a1b      	ldr	r2, [pc, #108]	; (8004c8c <prvAddNewTaskToReadyList+0xc4>)
 8004c1e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c24:	2201      	movs	r2, #1
 8004c26:	409a      	lsls	r2, r3
 8004c28:	4b19      	ldr	r3, [pc, #100]	; (8004c90 <prvAddNewTaskToReadyList+0xc8>)
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	4a18      	ldr	r2, [pc, #96]	; (8004c90 <prvAddNewTaskToReadyList+0xc8>)
 8004c30:	6013      	str	r3, [r2, #0]
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c36:	4613      	mov	r3, r2
 8004c38:	009b      	lsls	r3, r3, #2
 8004c3a:	4413      	add	r3, r2
 8004c3c:	009b      	lsls	r3, r3, #2
 8004c3e:	4a15      	ldr	r2, [pc, #84]	; (8004c94 <prvAddNewTaskToReadyList+0xcc>)
 8004c40:	441a      	add	r2, r3
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	3304      	adds	r3, #4
 8004c46:	4619      	mov	r1, r3
 8004c48:	4610      	mov	r0, r2
 8004c4a:	f7ff fcc4 	bl	80045d6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004c4e:	f000 fd55 	bl	80056fc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004c52:	4b0d      	ldr	r3, [pc, #52]	; (8004c88 <prvAddNewTaskToReadyList+0xc0>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d00e      	beq.n	8004c78 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004c5a:	4b0a      	ldr	r3, [pc, #40]	; (8004c84 <prvAddNewTaskToReadyList+0xbc>)
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c64:	429a      	cmp	r2, r3
 8004c66:	d207      	bcs.n	8004c78 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004c68:	4b0b      	ldr	r3, [pc, #44]	; (8004c98 <prvAddNewTaskToReadyList+0xd0>)
 8004c6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c6e:	601a      	str	r2, [r3, #0]
 8004c70:	f3bf 8f4f 	dsb	sy
 8004c74:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004c78:	bf00      	nop
 8004c7a:	3708      	adds	r7, #8
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	bd80      	pop	{r7, pc}
 8004c80:	200006cc 	.word	0x200006cc
 8004c84:	200005cc 	.word	0x200005cc
 8004c88:	200006d8 	.word	0x200006d8
 8004c8c:	200006e8 	.word	0x200006e8
 8004c90:	200006d4 	.word	0x200006d4
 8004c94:	200005d0 	.word	0x200005d0
 8004c98:	e000ed04 	.word	0xe000ed04

08004c9c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b084      	sub	sp, #16
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d017      	beq.n	8004cde <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004cae:	4b13      	ldr	r3, [pc, #76]	; (8004cfc <vTaskDelay+0x60>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d00a      	beq.n	8004ccc <vTaskDelay+0x30>
	__asm volatile
 8004cb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cba:	f383 8811 	msr	BASEPRI, r3
 8004cbe:	f3bf 8f6f 	isb	sy
 8004cc2:	f3bf 8f4f 	dsb	sy
 8004cc6:	60bb      	str	r3, [r7, #8]
}
 8004cc8:	bf00      	nop
 8004cca:	e7fe      	b.n	8004cca <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004ccc:	f000 f884 	bl	8004dd8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004cd0:	2100      	movs	r1, #0
 8004cd2:	6878      	ldr	r0, [r7, #4]
 8004cd4:	f000 fb8a 	bl	80053ec <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004cd8:	f000 f88c 	bl	8004df4 <xTaskResumeAll>
 8004cdc:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d107      	bne.n	8004cf4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8004ce4:	4b06      	ldr	r3, [pc, #24]	; (8004d00 <vTaskDelay+0x64>)
 8004ce6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004cea:	601a      	str	r2, [r3, #0]
 8004cec:	f3bf 8f4f 	dsb	sy
 8004cf0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004cf4:	bf00      	nop
 8004cf6:	3710      	adds	r7, #16
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	bd80      	pop	{r7, pc}
 8004cfc:	200006f4 	.word	0x200006f4
 8004d00:	e000ed04 	.word	0xe000ed04

08004d04 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b08a      	sub	sp, #40	; 0x28
 8004d08:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004d0e:	2300      	movs	r3, #0
 8004d10:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004d12:	463a      	mov	r2, r7
 8004d14:	1d39      	adds	r1, r7, #4
 8004d16:	f107 0308 	add.w	r3, r7, #8
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	f7fc ff96 	bl	8001c4c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004d20:	6839      	ldr	r1, [r7, #0]
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	68ba      	ldr	r2, [r7, #8]
 8004d26:	9202      	str	r2, [sp, #8]
 8004d28:	9301      	str	r3, [sp, #4]
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	9300      	str	r3, [sp, #0]
 8004d2e:	2300      	movs	r3, #0
 8004d30:	460a      	mov	r2, r1
 8004d32:	4921      	ldr	r1, [pc, #132]	; (8004db8 <vTaskStartScheduler+0xb4>)
 8004d34:	4821      	ldr	r0, [pc, #132]	; (8004dbc <vTaskStartScheduler+0xb8>)
 8004d36:	f7ff fe0f 	bl	8004958 <xTaskCreateStatic>
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	4a20      	ldr	r2, [pc, #128]	; (8004dc0 <vTaskStartScheduler+0xbc>)
 8004d3e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004d40:	4b1f      	ldr	r3, [pc, #124]	; (8004dc0 <vTaskStartScheduler+0xbc>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d002      	beq.n	8004d4e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004d48:	2301      	movs	r3, #1
 8004d4a:	617b      	str	r3, [r7, #20]
 8004d4c:	e001      	b.n	8004d52 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004d4e:	2300      	movs	r3, #0
 8004d50:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004d52:	697b      	ldr	r3, [r7, #20]
 8004d54:	2b01      	cmp	r3, #1
 8004d56:	d11b      	bne.n	8004d90 <vTaskStartScheduler+0x8c>
	__asm volatile
 8004d58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d5c:	f383 8811 	msr	BASEPRI, r3
 8004d60:	f3bf 8f6f 	isb	sy
 8004d64:	f3bf 8f4f 	dsb	sy
 8004d68:	613b      	str	r3, [r7, #16]
}
 8004d6a:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004d6c:	4b15      	ldr	r3, [pc, #84]	; (8004dc4 <vTaskStartScheduler+0xc0>)
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	334c      	adds	r3, #76	; 0x4c
 8004d72:	4a15      	ldr	r2, [pc, #84]	; (8004dc8 <vTaskStartScheduler+0xc4>)
 8004d74:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004d76:	4b15      	ldr	r3, [pc, #84]	; (8004dcc <vTaskStartScheduler+0xc8>)
 8004d78:	f04f 32ff 	mov.w	r2, #4294967295
 8004d7c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004d7e:	4b14      	ldr	r3, [pc, #80]	; (8004dd0 <vTaskStartScheduler+0xcc>)
 8004d80:	2201      	movs	r2, #1
 8004d82:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8004d84:	4b13      	ldr	r3, [pc, #76]	; (8004dd4 <vTaskStartScheduler+0xd0>)
 8004d86:	2200      	movs	r2, #0
 8004d88:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004d8a:	f000 fc15 	bl	80055b8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004d8e:	e00e      	b.n	8004dae <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004d90:	697b      	ldr	r3, [r7, #20]
 8004d92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d96:	d10a      	bne.n	8004dae <vTaskStartScheduler+0xaa>
	__asm volatile
 8004d98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d9c:	f383 8811 	msr	BASEPRI, r3
 8004da0:	f3bf 8f6f 	isb	sy
 8004da4:	f3bf 8f4f 	dsb	sy
 8004da8:	60fb      	str	r3, [r7, #12]
}
 8004daa:	bf00      	nop
 8004dac:	e7fe      	b.n	8004dac <vTaskStartScheduler+0xa8>
}
 8004dae:	bf00      	nop
 8004db0:	3718      	adds	r7, #24
 8004db2:	46bd      	mov	sp, r7
 8004db4:	bd80      	pop	{r7, pc}
 8004db6:	bf00      	nop
 8004db8:	08009814 	.word	0x08009814
 8004dbc:	08005231 	.word	0x08005231
 8004dc0:	200006f0 	.word	0x200006f0
 8004dc4:	200005cc 	.word	0x200005cc
 8004dc8:	20000068 	.word	0x20000068
 8004dcc:	200006ec 	.word	0x200006ec
 8004dd0:	200006d8 	.word	0x200006d8
 8004dd4:	200006d0 	.word	0x200006d0

08004dd8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004dd8:	b480      	push	{r7}
 8004dda:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8004ddc:	4b04      	ldr	r3, [pc, #16]	; (8004df0 <vTaskSuspendAll+0x18>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	3301      	adds	r3, #1
 8004de2:	4a03      	ldr	r2, [pc, #12]	; (8004df0 <vTaskSuspendAll+0x18>)
 8004de4:	6013      	str	r3, [r2, #0]
}
 8004de6:	bf00      	nop
 8004de8:	46bd      	mov	sp, r7
 8004dea:	bc80      	pop	{r7}
 8004dec:	4770      	bx	lr
 8004dee:	bf00      	nop
 8004df0:	200006f4 	.word	0x200006f4

08004df4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b084      	sub	sp, #16
 8004df8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004dfe:	2300      	movs	r3, #0
 8004e00:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004e02:	4b41      	ldr	r3, [pc, #260]	; (8004f08 <xTaskResumeAll+0x114>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d10a      	bne.n	8004e20 <xTaskResumeAll+0x2c>
	__asm volatile
 8004e0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e0e:	f383 8811 	msr	BASEPRI, r3
 8004e12:	f3bf 8f6f 	isb	sy
 8004e16:	f3bf 8f4f 	dsb	sy
 8004e1a:	603b      	str	r3, [r7, #0]
}
 8004e1c:	bf00      	nop
 8004e1e:	e7fe      	b.n	8004e1e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004e20:	f000 fc3c 	bl	800569c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004e24:	4b38      	ldr	r3, [pc, #224]	; (8004f08 <xTaskResumeAll+0x114>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	3b01      	subs	r3, #1
 8004e2a:	4a37      	ldr	r2, [pc, #220]	; (8004f08 <xTaskResumeAll+0x114>)
 8004e2c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004e2e:	4b36      	ldr	r3, [pc, #216]	; (8004f08 <xTaskResumeAll+0x114>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d161      	bne.n	8004efa <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004e36:	4b35      	ldr	r3, [pc, #212]	; (8004f0c <xTaskResumeAll+0x118>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d05d      	beq.n	8004efa <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004e3e:	e02e      	b.n	8004e9e <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8004e40:	4b33      	ldr	r3, [pc, #204]	; (8004f10 <xTaskResumeAll+0x11c>)
 8004e42:	68db      	ldr	r3, [r3, #12]
 8004e44:	68db      	ldr	r3, [r3, #12]
 8004e46:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	3318      	adds	r3, #24
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	f7ff fc1d 	bl	800468c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	3304      	adds	r3, #4
 8004e56:	4618      	mov	r0, r3
 8004e58:	f7ff fc18 	bl	800468c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e60:	2201      	movs	r2, #1
 8004e62:	409a      	lsls	r2, r3
 8004e64:	4b2b      	ldr	r3, [pc, #172]	; (8004f14 <xTaskResumeAll+0x120>)
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	4313      	orrs	r3, r2
 8004e6a:	4a2a      	ldr	r2, [pc, #168]	; (8004f14 <xTaskResumeAll+0x120>)
 8004e6c:	6013      	str	r3, [r2, #0]
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e72:	4613      	mov	r3, r2
 8004e74:	009b      	lsls	r3, r3, #2
 8004e76:	4413      	add	r3, r2
 8004e78:	009b      	lsls	r3, r3, #2
 8004e7a:	4a27      	ldr	r2, [pc, #156]	; (8004f18 <xTaskResumeAll+0x124>)
 8004e7c:	441a      	add	r2, r3
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	3304      	adds	r3, #4
 8004e82:	4619      	mov	r1, r3
 8004e84:	4610      	mov	r0, r2
 8004e86:	f7ff fba6 	bl	80045d6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e8e:	4b23      	ldr	r3, [pc, #140]	; (8004f1c <xTaskResumeAll+0x128>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e94:	429a      	cmp	r2, r3
 8004e96:	d302      	bcc.n	8004e9e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8004e98:	4b21      	ldr	r3, [pc, #132]	; (8004f20 <xTaskResumeAll+0x12c>)
 8004e9a:	2201      	movs	r2, #1
 8004e9c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004e9e:	4b1c      	ldr	r3, [pc, #112]	; (8004f10 <xTaskResumeAll+0x11c>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d1cc      	bne.n	8004e40 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d001      	beq.n	8004eb0 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004eac:	f000 fa7a 	bl	80053a4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8004eb0:	4b1c      	ldr	r3, [pc, #112]	; (8004f24 <xTaskResumeAll+0x130>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d010      	beq.n	8004ede <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004ebc:	f000 f836 	bl	8004f2c <xTaskIncrementTick>
 8004ec0:	4603      	mov	r3, r0
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d002      	beq.n	8004ecc <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8004ec6:	4b16      	ldr	r3, [pc, #88]	; (8004f20 <xTaskResumeAll+0x12c>)
 8004ec8:	2201      	movs	r2, #1
 8004eca:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	3b01      	subs	r3, #1
 8004ed0:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d1f1      	bne.n	8004ebc <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8004ed8:	4b12      	ldr	r3, [pc, #72]	; (8004f24 <xTaskResumeAll+0x130>)
 8004eda:	2200      	movs	r2, #0
 8004edc:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004ede:	4b10      	ldr	r3, [pc, #64]	; (8004f20 <xTaskResumeAll+0x12c>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d009      	beq.n	8004efa <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004eea:	4b0f      	ldr	r3, [pc, #60]	; (8004f28 <xTaskResumeAll+0x134>)
 8004eec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ef0:	601a      	str	r2, [r3, #0]
 8004ef2:	f3bf 8f4f 	dsb	sy
 8004ef6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004efa:	f000 fbff 	bl	80056fc <vPortExitCritical>

	return xAlreadyYielded;
 8004efe:	68bb      	ldr	r3, [r7, #8]
}
 8004f00:	4618      	mov	r0, r3
 8004f02:	3710      	adds	r7, #16
 8004f04:	46bd      	mov	sp, r7
 8004f06:	bd80      	pop	{r7, pc}
 8004f08:	200006f4 	.word	0x200006f4
 8004f0c:	200006cc 	.word	0x200006cc
 8004f10:	2000068c 	.word	0x2000068c
 8004f14:	200006d4 	.word	0x200006d4
 8004f18:	200005d0 	.word	0x200005d0
 8004f1c:	200005cc 	.word	0x200005cc
 8004f20:	200006e0 	.word	0x200006e0
 8004f24:	200006dc 	.word	0x200006dc
 8004f28:	e000ed04 	.word	0xe000ed04

08004f2c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b086      	sub	sp, #24
 8004f30:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004f32:	2300      	movs	r3, #0
 8004f34:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004f36:	4b51      	ldr	r3, [pc, #324]	; (800507c <xTaskIncrementTick+0x150>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	f040 808d 	bne.w	800505a <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004f40:	4b4f      	ldr	r3, [pc, #316]	; (8005080 <xTaskIncrementTick+0x154>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	3301      	adds	r3, #1
 8004f46:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004f48:	4a4d      	ldr	r2, [pc, #308]	; (8005080 <xTaskIncrementTick+0x154>)
 8004f4a:	693b      	ldr	r3, [r7, #16]
 8004f4c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004f4e:	693b      	ldr	r3, [r7, #16]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d120      	bne.n	8004f96 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8004f54:	4b4b      	ldr	r3, [pc, #300]	; (8005084 <xTaskIncrementTick+0x158>)
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d00a      	beq.n	8004f74 <xTaskIncrementTick+0x48>
	__asm volatile
 8004f5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f62:	f383 8811 	msr	BASEPRI, r3
 8004f66:	f3bf 8f6f 	isb	sy
 8004f6a:	f3bf 8f4f 	dsb	sy
 8004f6e:	603b      	str	r3, [r7, #0]
}
 8004f70:	bf00      	nop
 8004f72:	e7fe      	b.n	8004f72 <xTaskIncrementTick+0x46>
 8004f74:	4b43      	ldr	r3, [pc, #268]	; (8005084 <xTaskIncrementTick+0x158>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	60fb      	str	r3, [r7, #12]
 8004f7a:	4b43      	ldr	r3, [pc, #268]	; (8005088 <xTaskIncrementTick+0x15c>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4a41      	ldr	r2, [pc, #260]	; (8005084 <xTaskIncrementTick+0x158>)
 8004f80:	6013      	str	r3, [r2, #0]
 8004f82:	4a41      	ldr	r2, [pc, #260]	; (8005088 <xTaskIncrementTick+0x15c>)
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	6013      	str	r3, [r2, #0]
 8004f88:	4b40      	ldr	r3, [pc, #256]	; (800508c <xTaskIncrementTick+0x160>)
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	3301      	adds	r3, #1
 8004f8e:	4a3f      	ldr	r2, [pc, #252]	; (800508c <xTaskIncrementTick+0x160>)
 8004f90:	6013      	str	r3, [r2, #0]
 8004f92:	f000 fa07 	bl	80053a4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004f96:	4b3e      	ldr	r3, [pc, #248]	; (8005090 <xTaskIncrementTick+0x164>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	693a      	ldr	r2, [r7, #16]
 8004f9c:	429a      	cmp	r2, r3
 8004f9e:	d34d      	bcc.n	800503c <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004fa0:	4b38      	ldr	r3, [pc, #224]	; (8005084 <xTaskIncrementTick+0x158>)
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d101      	bne.n	8004fae <xTaskIncrementTick+0x82>
 8004faa:	2301      	movs	r3, #1
 8004fac:	e000      	b.n	8004fb0 <xTaskIncrementTick+0x84>
 8004fae:	2300      	movs	r3, #0
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d004      	beq.n	8004fbe <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004fb4:	4b36      	ldr	r3, [pc, #216]	; (8005090 <xTaskIncrementTick+0x164>)
 8004fb6:	f04f 32ff 	mov.w	r2, #4294967295
 8004fba:	601a      	str	r2, [r3, #0]
					break;
 8004fbc:	e03e      	b.n	800503c <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004fbe:	4b31      	ldr	r3, [pc, #196]	; (8005084 <xTaskIncrementTick+0x158>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	68db      	ldr	r3, [r3, #12]
 8004fc4:	68db      	ldr	r3, [r3, #12]
 8004fc6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004fc8:	68bb      	ldr	r3, [r7, #8]
 8004fca:	685b      	ldr	r3, [r3, #4]
 8004fcc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004fce:	693a      	ldr	r2, [r7, #16]
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	429a      	cmp	r2, r3
 8004fd4:	d203      	bcs.n	8004fde <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004fd6:	4a2e      	ldr	r2, [pc, #184]	; (8005090 <xTaskIncrementTick+0x164>)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6013      	str	r3, [r2, #0]
						break;
 8004fdc:	e02e      	b.n	800503c <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004fde:	68bb      	ldr	r3, [r7, #8]
 8004fe0:	3304      	adds	r3, #4
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	f7ff fb52 	bl	800468c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004fe8:	68bb      	ldr	r3, [r7, #8]
 8004fea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d004      	beq.n	8004ffa <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004ff0:	68bb      	ldr	r3, [r7, #8]
 8004ff2:	3318      	adds	r3, #24
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	f7ff fb49 	bl	800468c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004ffa:	68bb      	ldr	r3, [r7, #8]
 8004ffc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ffe:	2201      	movs	r2, #1
 8005000:	409a      	lsls	r2, r3
 8005002:	4b24      	ldr	r3, [pc, #144]	; (8005094 <xTaskIncrementTick+0x168>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	4313      	orrs	r3, r2
 8005008:	4a22      	ldr	r2, [pc, #136]	; (8005094 <xTaskIncrementTick+0x168>)
 800500a:	6013      	str	r3, [r2, #0]
 800500c:	68bb      	ldr	r3, [r7, #8]
 800500e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005010:	4613      	mov	r3, r2
 8005012:	009b      	lsls	r3, r3, #2
 8005014:	4413      	add	r3, r2
 8005016:	009b      	lsls	r3, r3, #2
 8005018:	4a1f      	ldr	r2, [pc, #124]	; (8005098 <xTaskIncrementTick+0x16c>)
 800501a:	441a      	add	r2, r3
 800501c:	68bb      	ldr	r3, [r7, #8]
 800501e:	3304      	adds	r3, #4
 8005020:	4619      	mov	r1, r3
 8005022:	4610      	mov	r0, r2
 8005024:	f7ff fad7 	bl	80045d6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800502c:	4b1b      	ldr	r3, [pc, #108]	; (800509c <xTaskIncrementTick+0x170>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005032:	429a      	cmp	r2, r3
 8005034:	d3b4      	bcc.n	8004fa0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8005036:	2301      	movs	r3, #1
 8005038:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800503a:	e7b1      	b.n	8004fa0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800503c:	4b17      	ldr	r3, [pc, #92]	; (800509c <xTaskIncrementTick+0x170>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005042:	4915      	ldr	r1, [pc, #84]	; (8005098 <xTaskIncrementTick+0x16c>)
 8005044:	4613      	mov	r3, r2
 8005046:	009b      	lsls	r3, r3, #2
 8005048:	4413      	add	r3, r2
 800504a:	009b      	lsls	r3, r3, #2
 800504c:	440b      	add	r3, r1
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	2b01      	cmp	r3, #1
 8005052:	d907      	bls.n	8005064 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8005054:	2301      	movs	r3, #1
 8005056:	617b      	str	r3, [r7, #20]
 8005058:	e004      	b.n	8005064 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800505a:	4b11      	ldr	r3, [pc, #68]	; (80050a0 <xTaskIncrementTick+0x174>)
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	3301      	adds	r3, #1
 8005060:	4a0f      	ldr	r2, [pc, #60]	; (80050a0 <xTaskIncrementTick+0x174>)
 8005062:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8005064:	4b0f      	ldr	r3, [pc, #60]	; (80050a4 <xTaskIncrementTick+0x178>)
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d001      	beq.n	8005070 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 800506c:	2301      	movs	r3, #1
 800506e:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8005070:	697b      	ldr	r3, [r7, #20]
}
 8005072:	4618      	mov	r0, r3
 8005074:	3718      	adds	r7, #24
 8005076:	46bd      	mov	sp, r7
 8005078:	bd80      	pop	{r7, pc}
 800507a:	bf00      	nop
 800507c:	200006f4 	.word	0x200006f4
 8005080:	200006d0 	.word	0x200006d0
 8005084:	20000684 	.word	0x20000684
 8005088:	20000688 	.word	0x20000688
 800508c:	200006e4 	.word	0x200006e4
 8005090:	200006ec 	.word	0x200006ec
 8005094:	200006d4 	.word	0x200006d4
 8005098:	200005d0 	.word	0x200005d0
 800509c:	200005cc 	.word	0x200005cc
 80050a0:	200006dc 	.word	0x200006dc
 80050a4:	200006e0 	.word	0x200006e0

080050a8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80050a8:	b480      	push	{r7}
 80050aa:	b087      	sub	sp, #28
 80050ac:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80050ae:	4b29      	ldr	r3, [pc, #164]	; (8005154 <vTaskSwitchContext+0xac>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d003      	beq.n	80050be <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80050b6:	4b28      	ldr	r3, [pc, #160]	; (8005158 <vTaskSwitchContext+0xb0>)
 80050b8:	2201      	movs	r2, #1
 80050ba:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80050bc:	e044      	b.n	8005148 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 80050be:	4b26      	ldr	r3, [pc, #152]	; (8005158 <vTaskSwitchContext+0xb0>)
 80050c0:	2200      	movs	r2, #0
 80050c2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80050c4:	4b25      	ldr	r3, [pc, #148]	; (800515c <vTaskSwitchContext+0xb4>)
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	fab3 f383 	clz	r3, r3
 80050d0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80050d2:	7afb      	ldrb	r3, [r7, #11]
 80050d4:	f1c3 031f 	rsb	r3, r3, #31
 80050d8:	617b      	str	r3, [r7, #20]
 80050da:	4921      	ldr	r1, [pc, #132]	; (8005160 <vTaskSwitchContext+0xb8>)
 80050dc:	697a      	ldr	r2, [r7, #20]
 80050de:	4613      	mov	r3, r2
 80050e0:	009b      	lsls	r3, r3, #2
 80050e2:	4413      	add	r3, r2
 80050e4:	009b      	lsls	r3, r3, #2
 80050e6:	440b      	add	r3, r1
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d10a      	bne.n	8005104 <vTaskSwitchContext+0x5c>
	__asm volatile
 80050ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050f2:	f383 8811 	msr	BASEPRI, r3
 80050f6:	f3bf 8f6f 	isb	sy
 80050fa:	f3bf 8f4f 	dsb	sy
 80050fe:	607b      	str	r3, [r7, #4]
}
 8005100:	bf00      	nop
 8005102:	e7fe      	b.n	8005102 <vTaskSwitchContext+0x5a>
 8005104:	697a      	ldr	r2, [r7, #20]
 8005106:	4613      	mov	r3, r2
 8005108:	009b      	lsls	r3, r3, #2
 800510a:	4413      	add	r3, r2
 800510c:	009b      	lsls	r3, r3, #2
 800510e:	4a14      	ldr	r2, [pc, #80]	; (8005160 <vTaskSwitchContext+0xb8>)
 8005110:	4413      	add	r3, r2
 8005112:	613b      	str	r3, [r7, #16]
 8005114:	693b      	ldr	r3, [r7, #16]
 8005116:	685b      	ldr	r3, [r3, #4]
 8005118:	685a      	ldr	r2, [r3, #4]
 800511a:	693b      	ldr	r3, [r7, #16]
 800511c:	605a      	str	r2, [r3, #4]
 800511e:	693b      	ldr	r3, [r7, #16]
 8005120:	685a      	ldr	r2, [r3, #4]
 8005122:	693b      	ldr	r3, [r7, #16]
 8005124:	3308      	adds	r3, #8
 8005126:	429a      	cmp	r2, r3
 8005128:	d104      	bne.n	8005134 <vTaskSwitchContext+0x8c>
 800512a:	693b      	ldr	r3, [r7, #16]
 800512c:	685b      	ldr	r3, [r3, #4]
 800512e:	685a      	ldr	r2, [r3, #4]
 8005130:	693b      	ldr	r3, [r7, #16]
 8005132:	605a      	str	r2, [r3, #4]
 8005134:	693b      	ldr	r3, [r7, #16]
 8005136:	685b      	ldr	r3, [r3, #4]
 8005138:	68db      	ldr	r3, [r3, #12]
 800513a:	4a0a      	ldr	r2, [pc, #40]	; (8005164 <vTaskSwitchContext+0xbc>)
 800513c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800513e:	4b09      	ldr	r3, [pc, #36]	; (8005164 <vTaskSwitchContext+0xbc>)
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	334c      	adds	r3, #76	; 0x4c
 8005144:	4a08      	ldr	r2, [pc, #32]	; (8005168 <vTaskSwitchContext+0xc0>)
 8005146:	6013      	str	r3, [r2, #0]
}
 8005148:	bf00      	nop
 800514a:	371c      	adds	r7, #28
 800514c:	46bd      	mov	sp, r7
 800514e:	bc80      	pop	{r7}
 8005150:	4770      	bx	lr
 8005152:	bf00      	nop
 8005154:	200006f4 	.word	0x200006f4
 8005158:	200006e0 	.word	0x200006e0
 800515c:	200006d4 	.word	0x200006d4
 8005160:	200005d0 	.word	0x200005d0
 8005164:	200005cc 	.word	0x200005cc
 8005168:	20000068 	.word	0x20000068

0800516c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b086      	sub	sp, #24
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	68db      	ldr	r3, [r3, #12]
 8005178:	68db      	ldr	r3, [r3, #12]
 800517a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800517c:	693b      	ldr	r3, [r7, #16]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d10a      	bne.n	8005198 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8005182:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005186:	f383 8811 	msr	BASEPRI, r3
 800518a:	f3bf 8f6f 	isb	sy
 800518e:	f3bf 8f4f 	dsb	sy
 8005192:	60fb      	str	r3, [r7, #12]
}
 8005194:	bf00      	nop
 8005196:	e7fe      	b.n	8005196 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005198:	693b      	ldr	r3, [r7, #16]
 800519a:	3318      	adds	r3, #24
 800519c:	4618      	mov	r0, r3
 800519e:	f7ff fa75 	bl	800468c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80051a2:	4b1d      	ldr	r3, [pc, #116]	; (8005218 <xTaskRemoveFromEventList+0xac>)
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d11c      	bne.n	80051e4 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80051aa:	693b      	ldr	r3, [r7, #16]
 80051ac:	3304      	adds	r3, #4
 80051ae:	4618      	mov	r0, r3
 80051b0:	f7ff fa6c 	bl	800468c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80051b4:	693b      	ldr	r3, [r7, #16]
 80051b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051b8:	2201      	movs	r2, #1
 80051ba:	409a      	lsls	r2, r3
 80051bc:	4b17      	ldr	r3, [pc, #92]	; (800521c <xTaskRemoveFromEventList+0xb0>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4313      	orrs	r3, r2
 80051c2:	4a16      	ldr	r2, [pc, #88]	; (800521c <xTaskRemoveFromEventList+0xb0>)
 80051c4:	6013      	str	r3, [r2, #0]
 80051c6:	693b      	ldr	r3, [r7, #16]
 80051c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051ca:	4613      	mov	r3, r2
 80051cc:	009b      	lsls	r3, r3, #2
 80051ce:	4413      	add	r3, r2
 80051d0:	009b      	lsls	r3, r3, #2
 80051d2:	4a13      	ldr	r2, [pc, #76]	; (8005220 <xTaskRemoveFromEventList+0xb4>)
 80051d4:	441a      	add	r2, r3
 80051d6:	693b      	ldr	r3, [r7, #16]
 80051d8:	3304      	adds	r3, #4
 80051da:	4619      	mov	r1, r3
 80051dc:	4610      	mov	r0, r2
 80051de:	f7ff f9fa 	bl	80045d6 <vListInsertEnd>
 80051e2:	e005      	b.n	80051f0 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80051e4:	693b      	ldr	r3, [r7, #16]
 80051e6:	3318      	adds	r3, #24
 80051e8:	4619      	mov	r1, r3
 80051ea:	480e      	ldr	r0, [pc, #56]	; (8005224 <xTaskRemoveFromEventList+0xb8>)
 80051ec:	f7ff f9f3 	bl	80045d6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80051f0:	693b      	ldr	r3, [r7, #16]
 80051f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051f4:	4b0c      	ldr	r3, [pc, #48]	; (8005228 <xTaskRemoveFromEventList+0xbc>)
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051fa:	429a      	cmp	r2, r3
 80051fc:	d905      	bls.n	800520a <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80051fe:	2301      	movs	r3, #1
 8005200:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005202:	4b0a      	ldr	r3, [pc, #40]	; (800522c <xTaskRemoveFromEventList+0xc0>)
 8005204:	2201      	movs	r2, #1
 8005206:	601a      	str	r2, [r3, #0]
 8005208:	e001      	b.n	800520e <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800520a:	2300      	movs	r3, #0
 800520c:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800520e:	697b      	ldr	r3, [r7, #20]
}
 8005210:	4618      	mov	r0, r3
 8005212:	3718      	adds	r7, #24
 8005214:	46bd      	mov	sp, r7
 8005216:	bd80      	pop	{r7, pc}
 8005218:	200006f4 	.word	0x200006f4
 800521c:	200006d4 	.word	0x200006d4
 8005220:	200005d0 	.word	0x200005d0
 8005224:	2000068c 	.word	0x2000068c
 8005228:	200005cc 	.word	0x200005cc
 800522c:	200006e0 	.word	0x200006e0

08005230 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b082      	sub	sp, #8
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005238:	f000 f852 	bl	80052e0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800523c:	4b06      	ldr	r3, [pc, #24]	; (8005258 <prvIdleTask+0x28>)
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	2b01      	cmp	r3, #1
 8005242:	d9f9      	bls.n	8005238 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005244:	4b05      	ldr	r3, [pc, #20]	; (800525c <prvIdleTask+0x2c>)
 8005246:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800524a:	601a      	str	r2, [r3, #0]
 800524c:	f3bf 8f4f 	dsb	sy
 8005250:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005254:	e7f0      	b.n	8005238 <prvIdleTask+0x8>
 8005256:	bf00      	nop
 8005258:	200005d0 	.word	0x200005d0
 800525c:	e000ed04 	.word	0xe000ed04

08005260 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b082      	sub	sp, #8
 8005264:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005266:	2300      	movs	r3, #0
 8005268:	607b      	str	r3, [r7, #4]
 800526a:	e00c      	b.n	8005286 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800526c:	687a      	ldr	r2, [r7, #4]
 800526e:	4613      	mov	r3, r2
 8005270:	009b      	lsls	r3, r3, #2
 8005272:	4413      	add	r3, r2
 8005274:	009b      	lsls	r3, r3, #2
 8005276:	4a12      	ldr	r2, [pc, #72]	; (80052c0 <prvInitialiseTaskLists+0x60>)
 8005278:	4413      	add	r3, r2
 800527a:	4618      	mov	r0, r3
 800527c:	f7ff f980 	bl	8004580 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	3301      	adds	r3, #1
 8005284:	607b      	str	r3, [r7, #4]
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2b06      	cmp	r3, #6
 800528a:	d9ef      	bls.n	800526c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800528c:	480d      	ldr	r0, [pc, #52]	; (80052c4 <prvInitialiseTaskLists+0x64>)
 800528e:	f7ff f977 	bl	8004580 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005292:	480d      	ldr	r0, [pc, #52]	; (80052c8 <prvInitialiseTaskLists+0x68>)
 8005294:	f7ff f974 	bl	8004580 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005298:	480c      	ldr	r0, [pc, #48]	; (80052cc <prvInitialiseTaskLists+0x6c>)
 800529a:	f7ff f971 	bl	8004580 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800529e:	480c      	ldr	r0, [pc, #48]	; (80052d0 <prvInitialiseTaskLists+0x70>)
 80052a0:	f7ff f96e 	bl	8004580 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80052a4:	480b      	ldr	r0, [pc, #44]	; (80052d4 <prvInitialiseTaskLists+0x74>)
 80052a6:	f7ff f96b 	bl	8004580 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80052aa:	4b0b      	ldr	r3, [pc, #44]	; (80052d8 <prvInitialiseTaskLists+0x78>)
 80052ac:	4a05      	ldr	r2, [pc, #20]	; (80052c4 <prvInitialiseTaskLists+0x64>)
 80052ae:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80052b0:	4b0a      	ldr	r3, [pc, #40]	; (80052dc <prvInitialiseTaskLists+0x7c>)
 80052b2:	4a05      	ldr	r2, [pc, #20]	; (80052c8 <prvInitialiseTaskLists+0x68>)
 80052b4:	601a      	str	r2, [r3, #0]
}
 80052b6:	bf00      	nop
 80052b8:	3708      	adds	r7, #8
 80052ba:	46bd      	mov	sp, r7
 80052bc:	bd80      	pop	{r7, pc}
 80052be:	bf00      	nop
 80052c0:	200005d0 	.word	0x200005d0
 80052c4:	2000065c 	.word	0x2000065c
 80052c8:	20000670 	.word	0x20000670
 80052cc:	2000068c 	.word	0x2000068c
 80052d0:	200006a0 	.word	0x200006a0
 80052d4:	200006b8 	.word	0x200006b8
 80052d8:	20000684 	.word	0x20000684
 80052dc:	20000688 	.word	0x20000688

080052e0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b082      	sub	sp, #8
 80052e4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80052e6:	e019      	b.n	800531c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80052e8:	f000 f9d8 	bl	800569c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80052ec:	4b10      	ldr	r3, [pc, #64]	; (8005330 <prvCheckTasksWaitingTermination+0x50>)
 80052ee:	68db      	ldr	r3, [r3, #12]
 80052f0:	68db      	ldr	r3, [r3, #12]
 80052f2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	3304      	adds	r3, #4
 80052f8:	4618      	mov	r0, r3
 80052fa:	f7ff f9c7 	bl	800468c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80052fe:	4b0d      	ldr	r3, [pc, #52]	; (8005334 <prvCheckTasksWaitingTermination+0x54>)
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	3b01      	subs	r3, #1
 8005304:	4a0b      	ldr	r2, [pc, #44]	; (8005334 <prvCheckTasksWaitingTermination+0x54>)
 8005306:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005308:	4b0b      	ldr	r3, [pc, #44]	; (8005338 <prvCheckTasksWaitingTermination+0x58>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	3b01      	subs	r3, #1
 800530e:	4a0a      	ldr	r2, [pc, #40]	; (8005338 <prvCheckTasksWaitingTermination+0x58>)
 8005310:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005312:	f000 f9f3 	bl	80056fc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005316:	6878      	ldr	r0, [r7, #4]
 8005318:	f000 f810 	bl	800533c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800531c:	4b06      	ldr	r3, [pc, #24]	; (8005338 <prvCheckTasksWaitingTermination+0x58>)
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	2b00      	cmp	r3, #0
 8005322:	d1e1      	bne.n	80052e8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005324:	bf00      	nop
 8005326:	bf00      	nop
 8005328:	3708      	adds	r7, #8
 800532a:	46bd      	mov	sp, r7
 800532c:	bd80      	pop	{r7, pc}
 800532e:	bf00      	nop
 8005330:	200006a0 	.word	0x200006a0
 8005334:	200006cc 	.word	0x200006cc
 8005338:	200006b4 	.word	0x200006b4

0800533c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800533c:	b580      	push	{r7, lr}
 800533e:	b084      	sub	sp, #16
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	334c      	adds	r3, #76	; 0x4c
 8005348:	4618      	mov	r0, r3
 800534a:	f001 fac3 	bl	80068d4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8005354:	2b00      	cmp	r3, #0
 8005356:	d108      	bne.n	800536a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800535c:	4618      	mov	r0, r3
 800535e:	f000 fb23 	bl	80059a8 <vPortFree>
				vPortFree( pxTCB );
 8005362:	6878      	ldr	r0, [r7, #4]
 8005364:	f000 fb20 	bl	80059a8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005368:	e018      	b.n	800539c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8005370:	2b01      	cmp	r3, #1
 8005372:	d103      	bne.n	800537c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005374:	6878      	ldr	r0, [r7, #4]
 8005376:	f000 fb17 	bl	80059a8 <vPortFree>
	}
 800537a:	e00f      	b.n	800539c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8005382:	2b02      	cmp	r3, #2
 8005384:	d00a      	beq.n	800539c <prvDeleteTCB+0x60>
	__asm volatile
 8005386:	f04f 0350 	mov.w	r3, #80	; 0x50
 800538a:	f383 8811 	msr	BASEPRI, r3
 800538e:	f3bf 8f6f 	isb	sy
 8005392:	f3bf 8f4f 	dsb	sy
 8005396:	60fb      	str	r3, [r7, #12]
}
 8005398:	bf00      	nop
 800539a:	e7fe      	b.n	800539a <prvDeleteTCB+0x5e>
	}
 800539c:	bf00      	nop
 800539e:	3710      	adds	r7, #16
 80053a0:	46bd      	mov	sp, r7
 80053a2:	bd80      	pop	{r7, pc}

080053a4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80053a4:	b480      	push	{r7}
 80053a6:	b083      	sub	sp, #12
 80053a8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80053aa:	4b0e      	ldr	r3, [pc, #56]	; (80053e4 <prvResetNextTaskUnblockTime+0x40>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d101      	bne.n	80053b8 <prvResetNextTaskUnblockTime+0x14>
 80053b4:	2301      	movs	r3, #1
 80053b6:	e000      	b.n	80053ba <prvResetNextTaskUnblockTime+0x16>
 80053b8:	2300      	movs	r3, #0
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d004      	beq.n	80053c8 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80053be:	4b0a      	ldr	r3, [pc, #40]	; (80053e8 <prvResetNextTaskUnblockTime+0x44>)
 80053c0:	f04f 32ff 	mov.w	r2, #4294967295
 80053c4:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80053c6:	e008      	b.n	80053da <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80053c8:	4b06      	ldr	r3, [pc, #24]	; (80053e4 <prvResetNextTaskUnblockTime+0x40>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	68db      	ldr	r3, [r3, #12]
 80053ce:	68db      	ldr	r3, [r3, #12]
 80053d0:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	685b      	ldr	r3, [r3, #4]
 80053d6:	4a04      	ldr	r2, [pc, #16]	; (80053e8 <prvResetNextTaskUnblockTime+0x44>)
 80053d8:	6013      	str	r3, [r2, #0]
}
 80053da:	bf00      	nop
 80053dc:	370c      	adds	r7, #12
 80053de:	46bd      	mov	sp, r7
 80053e0:	bc80      	pop	{r7}
 80053e2:	4770      	bx	lr
 80053e4:	20000684 	.word	0x20000684
 80053e8:	200006ec 	.word	0x200006ec

080053ec <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b084      	sub	sp, #16
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
 80053f4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80053f6:	4b29      	ldr	r3, [pc, #164]	; (800549c <prvAddCurrentTaskToDelayedList+0xb0>)
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80053fc:	4b28      	ldr	r3, [pc, #160]	; (80054a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	3304      	adds	r3, #4
 8005402:	4618      	mov	r0, r3
 8005404:	f7ff f942 	bl	800468c <uxListRemove>
 8005408:	4603      	mov	r3, r0
 800540a:	2b00      	cmp	r3, #0
 800540c:	d10b      	bne.n	8005426 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800540e:	4b24      	ldr	r3, [pc, #144]	; (80054a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005414:	2201      	movs	r2, #1
 8005416:	fa02 f303 	lsl.w	r3, r2, r3
 800541a:	43da      	mvns	r2, r3
 800541c:	4b21      	ldr	r3, [pc, #132]	; (80054a4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	4013      	ands	r3, r2
 8005422:	4a20      	ldr	r2, [pc, #128]	; (80054a4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005424:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	f1b3 3fff 	cmp.w	r3, #4294967295
 800542c:	d10a      	bne.n	8005444 <prvAddCurrentTaskToDelayedList+0x58>
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d007      	beq.n	8005444 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005434:	4b1a      	ldr	r3, [pc, #104]	; (80054a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	3304      	adds	r3, #4
 800543a:	4619      	mov	r1, r3
 800543c:	481a      	ldr	r0, [pc, #104]	; (80054a8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800543e:	f7ff f8ca 	bl	80045d6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005442:	e026      	b.n	8005492 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005444:	68fa      	ldr	r2, [r7, #12]
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	4413      	add	r3, r2
 800544a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800544c:	4b14      	ldr	r3, [pc, #80]	; (80054a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	68ba      	ldr	r2, [r7, #8]
 8005452:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005454:	68ba      	ldr	r2, [r7, #8]
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	429a      	cmp	r2, r3
 800545a:	d209      	bcs.n	8005470 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800545c:	4b13      	ldr	r3, [pc, #76]	; (80054ac <prvAddCurrentTaskToDelayedList+0xc0>)
 800545e:	681a      	ldr	r2, [r3, #0]
 8005460:	4b0f      	ldr	r3, [pc, #60]	; (80054a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	3304      	adds	r3, #4
 8005466:	4619      	mov	r1, r3
 8005468:	4610      	mov	r0, r2
 800546a:	f7ff f8d7 	bl	800461c <vListInsert>
}
 800546e:	e010      	b.n	8005492 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005470:	4b0f      	ldr	r3, [pc, #60]	; (80054b0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8005472:	681a      	ldr	r2, [r3, #0]
 8005474:	4b0a      	ldr	r3, [pc, #40]	; (80054a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	3304      	adds	r3, #4
 800547a:	4619      	mov	r1, r3
 800547c:	4610      	mov	r0, r2
 800547e:	f7ff f8cd 	bl	800461c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005482:	4b0c      	ldr	r3, [pc, #48]	; (80054b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	68ba      	ldr	r2, [r7, #8]
 8005488:	429a      	cmp	r2, r3
 800548a:	d202      	bcs.n	8005492 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800548c:	4a09      	ldr	r2, [pc, #36]	; (80054b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800548e:	68bb      	ldr	r3, [r7, #8]
 8005490:	6013      	str	r3, [r2, #0]
}
 8005492:	bf00      	nop
 8005494:	3710      	adds	r7, #16
 8005496:	46bd      	mov	sp, r7
 8005498:	bd80      	pop	{r7, pc}
 800549a:	bf00      	nop
 800549c:	200006d0 	.word	0x200006d0
 80054a0:	200005cc 	.word	0x200005cc
 80054a4:	200006d4 	.word	0x200006d4
 80054a8:	200006b8 	.word	0x200006b8
 80054ac:	20000688 	.word	0x20000688
 80054b0:	20000684 	.word	0x20000684
 80054b4:	200006ec 	.word	0x200006ec

080054b8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80054b8:	b480      	push	{r7}
 80054ba:	b085      	sub	sp, #20
 80054bc:	af00      	add	r7, sp, #0
 80054be:	60f8      	str	r0, [r7, #12]
 80054c0:	60b9      	str	r1, [r7, #8]
 80054c2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	3b04      	subs	r3, #4
 80054c8:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80054d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	3b04      	subs	r3, #4
 80054d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80054d8:	68bb      	ldr	r3, [r7, #8]
 80054da:	f023 0201 	bic.w	r2, r3, #1
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	3b04      	subs	r3, #4
 80054e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80054e8:	4a08      	ldr	r2, [pc, #32]	; (800550c <pxPortInitialiseStack+0x54>)
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	3b14      	subs	r3, #20
 80054f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80054f4:	687a      	ldr	r2, [r7, #4]
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	3b20      	subs	r3, #32
 80054fe:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005500:	68fb      	ldr	r3, [r7, #12]
}
 8005502:	4618      	mov	r0, r3
 8005504:	3714      	adds	r7, #20
 8005506:	46bd      	mov	sp, r7
 8005508:	bc80      	pop	{r7}
 800550a:	4770      	bx	lr
 800550c:	08005511 	.word	0x08005511

08005510 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005510:	b480      	push	{r7}
 8005512:	b085      	sub	sp, #20
 8005514:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8005516:	2300      	movs	r3, #0
 8005518:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800551a:	4b12      	ldr	r3, [pc, #72]	; (8005564 <prvTaskExitError+0x54>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005522:	d00a      	beq.n	800553a <prvTaskExitError+0x2a>
	__asm volatile
 8005524:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005528:	f383 8811 	msr	BASEPRI, r3
 800552c:	f3bf 8f6f 	isb	sy
 8005530:	f3bf 8f4f 	dsb	sy
 8005534:	60fb      	str	r3, [r7, #12]
}
 8005536:	bf00      	nop
 8005538:	e7fe      	b.n	8005538 <prvTaskExitError+0x28>
	__asm volatile
 800553a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800553e:	f383 8811 	msr	BASEPRI, r3
 8005542:	f3bf 8f6f 	isb	sy
 8005546:	f3bf 8f4f 	dsb	sy
 800554a:	60bb      	str	r3, [r7, #8]
}
 800554c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800554e:	bf00      	nop
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d0fc      	beq.n	8005550 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005556:	bf00      	nop
 8005558:	bf00      	nop
 800555a:	3714      	adds	r7, #20
 800555c:	46bd      	mov	sp, r7
 800555e:	bc80      	pop	{r7}
 8005560:	4770      	bx	lr
 8005562:	bf00      	nop
 8005564:	2000000c 	.word	0x2000000c
	...

08005570 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005570:	4b07      	ldr	r3, [pc, #28]	; (8005590 <pxCurrentTCBConst2>)
 8005572:	6819      	ldr	r1, [r3, #0]
 8005574:	6808      	ldr	r0, [r1, #0]
 8005576:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800557a:	f380 8809 	msr	PSP, r0
 800557e:	f3bf 8f6f 	isb	sy
 8005582:	f04f 0000 	mov.w	r0, #0
 8005586:	f380 8811 	msr	BASEPRI, r0
 800558a:	f04e 0e0d 	orr.w	lr, lr, #13
 800558e:	4770      	bx	lr

08005590 <pxCurrentTCBConst2>:
 8005590:	200005cc 	.word	0x200005cc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005594:	bf00      	nop
 8005596:	bf00      	nop

08005598 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8005598:	4806      	ldr	r0, [pc, #24]	; (80055b4 <prvPortStartFirstTask+0x1c>)
 800559a:	6800      	ldr	r0, [r0, #0]
 800559c:	6800      	ldr	r0, [r0, #0]
 800559e:	f380 8808 	msr	MSP, r0
 80055a2:	b662      	cpsie	i
 80055a4:	b661      	cpsie	f
 80055a6:	f3bf 8f4f 	dsb	sy
 80055aa:	f3bf 8f6f 	isb	sy
 80055ae:	df00      	svc	0
 80055b0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80055b2:	bf00      	nop
 80055b4:	e000ed08 	.word	0xe000ed08

080055b8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b084      	sub	sp, #16
 80055bc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80055be:	4b32      	ldr	r3, [pc, #200]	; (8005688 <xPortStartScheduler+0xd0>)
 80055c0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	781b      	ldrb	r3, [r3, #0]
 80055c6:	b2db      	uxtb	r3, r3
 80055c8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	22ff      	movs	r2, #255	; 0xff
 80055ce:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	781b      	ldrb	r3, [r3, #0]
 80055d4:	b2db      	uxtb	r3, r3
 80055d6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80055d8:	78fb      	ldrb	r3, [r7, #3]
 80055da:	b2db      	uxtb	r3, r3
 80055dc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80055e0:	b2da      	uxtb	r2, r3
 80055e2:	4b2a      	ldr	r3, [pc, #168]	; (800568c <xPortStartScheduler+0xd4>)
 80055e4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80055e6:	4b2a      	ldr	r3, [pc, #168]	; (8005690 <xPortStartScheduler+0xd8>)
 80055e8:	2207      	movs	r2, #7
 80055ea:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80055ec:	e009      	b.n	8005602 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80055ee:	4b28      	ldr	r3, [pc, #160]	; (8005690 <xPortStartScheduler+0xd8>)
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	3b01      	subs	r3, #1
 80055f4:	4a26      	ldr	r2, [pc, #152]	; (8005690 <xPortStartScheduler+0xd8>)
 80055f6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80055f8:	78fb      	ldrb	r3, [r7, #3]
 80055fa:	b2db      	uxtb	r3, r3
 80055fc:	005b      	lsls	r3, r3, #1
 80055fe:	b2db      	uxtb	r3, r3
 8005600:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005602:	78fb      	ldrb	r3, [r7, #3]
 8005604:	b2db      	uxtb	r3, r3
 8005606:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800560a:	2b80      	cmp	r3, #128	; 0x80
 800560c:	d0ef      	beq.n	80055ee <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800560e:	4b20      	ldr	r3, [pc, #128]	; (8005690 <xPortStartScheduler+0xd8>)
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f1c3 0307 	rsb	r3, r3, #7
 8005616:	2b04      	cmp	r3, #4
 8005618:	d00a      	beq.n	8005630 <xPortStartScheduler+0x78>
	__asm volatile
 800561a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800561e:	f383 8811 	msr	BASEPRI, r3
 8005622:	f3bf 8f6f 	isb	sy
 8005626:	f3bf 8f4f 	dsb	sy
 800562a:	60bb      	str	r3, [r7, #8]
}
 800562c:	bf00      	nop
 800562e:	e7fe      	b.n	800562e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005630:	4b17      	ldr	r3, [pc, #92]	; (8005690 <xPortStartScheduler+0xd8>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	021b      	lsls	r3, r3, #8
 8005636:	4a16      	ldr	r2, [pc, #88]	; (8005690 <xPortStartScheduler+0xd8>)
 8005638:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800563a:	4b15      	ldr	r3, [pc, #84]	; (8005690 <xPortStartScheduler+0xd8>)
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005642:	4a13      	ldr	r2, [pc, #76]	; (8005690 <xPortStartScheduler+0xd8>)
 8005644:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	b2da      	uxtb	r2, r3
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800564e:	4b11      	ldr	r3, [pc, #68]	; (8005694 <xPortStartScheduler+0xdc>)
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4a10      	ldr	r2, [pc, #64]	; (8005694 <xPortStartScheduler+0xdc>)
 8005654:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005658:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800565a:	4b0e      	ldr	r3, [pc, #56]	; (8005694 <xPortStartScheduler+0xdc>)
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	4a0d      	ldr	r2, [pc, #52]	; (8005694 <xPortStartScheduler+0xdc>)
 8005660:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005664:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005666:	f000 f8b9 	bl	80057dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800566a:	4b0b      	ldr	r3, [pc, #44]	; (8005698 <xPortStartScheduler+0xe0>)
 800566c:	2200      	movs	r2, #0
 800566e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005670:	f7ff ff92 	bl	8005598 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005674:	f7ff fd18 	bl	80050a8 <vTaskSwitchContext>
	prvTaskExitError();
 8005678:	f7ff ff4a 	bl	8005510 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800567c:	2300      	movs	r3, #0
}
 800567e:	4618      	mov	r0, r3
 8005680:	3710      	adds	r7, #16
 8005682:	46bd      	mov	sp, r7
 8005684:	bd80      	pop	{r7, pc}
 8005686:	bf00      	nop
 8005688:	e000e400 	.word	0xe000e400
 800568c:	200006f8 	.word	0x200006f8
 8005690:	200006fc 	.word	0x200006fc
 8005694:	e000ed20 	.word	0xe000ed20
 8005698:	2000000c 	.word	0x2000000c

0800569c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800569c:	b480      	push	{r7}
 800569e:	b083      	sub	sp, #12
 80056a0:	af00      	add	r7, sp, #0
	__asm volatile
 80056a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056a6:	f383 8811 	msr	BASEPRI, r3
 80056aa:	f3bf 8f6f 	isb	sy
 80056ae:	f3bf 8f4f 	dsb	sy
 80056b2:	607b      	str	r3, [r7, #4]
}
 80056b4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80056b6:	4b0f      	ldr	r3, [pc, #60]	; (80056f4 <vPortEnterCritical+0x58>)
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	3301      	adds	r3, #1
 80056bc:	4a0d      	ldr	r2, [pc, #52]	; (80056f4 <vPortEnterCritical+0x58>)
 80056be:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80056c0:	4b0c      	ldr	r3, [pc, #48]	; (80056f4 <vPortEnterCritical+0x58>)
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	2b01      	cmp	r3, #1
 80056c6:	d10f      	bne.n	80056e8 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80056c8:	4b0b      	ldr	r3, [pc, #44]	; (80056f8 <vPortEnterCritical+0x5c>)
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	b2db      	uxtb	r3, r3
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d00a      	beq.n	80056e8 <vPortEnterCritical+0x4c>
	__asm volatile
 80056d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056d6:	f383 8811 	msr	BASEPRI, r3
 80056da:	f3bf 8f6f 	isb	sy
 80056de:	f3bf 8f4f 	dsb	sy
 80056e2:	603b      	str	r3, [r7, #0]
}
 80056e4:	bf00      	nop
 80056e6:	e7fe      	b.n	80056e6 <vPortEnterCritical+0x4a>
	}
}
 80056e8:	bf00      	nop
 80056ea:	370c      	adds	r7, #12
 80056ec:	46bd      	mov	sp, r7
 80056ee:	bc80      	pop	{r7}
 80056f0:	4770      	bx	lr
 80056f2:	bf00      	nop
 80056f4:	2000000c 	.word	0x2000000c
 80056f8:	e000ed04 	.word	0xe000ed04

080056fc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80056fc:	b480      	push	{r7}
 80056fe:	b083      	sub	sp, #12
 8005700:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005702:	4b11      	ldr	r3, [pc, #68]	; (8005748 <vPortExitCritical+0x4c>)
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d10a      	bne.n	8005720 <vPortExitCritical+0x24>
	__asm volatile
 800570a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800570e:	f383 8811 	msr	BASEPRI, r3
 8005712:	f3bf 8f6f 	isb	sy
 8005716:	f3bf 8f4f 	dsb	sy
 800571a:	607b      	str	r3, [r7, #4]
}
 800571c:	bf00      	nop
 800571e:	e7fe      	b.n	800571e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005720:	4b09      	ldr	r3, [pc, #36]	; (8005748 <vPortExitCritical+0x4c>)
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	3b01      	subs	r3, #1
 8005726:	4a08      	ldr	r2, [pc, #32]	; (8005748 <vPortExitCritical+0x4c>)
 8005728:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800572a:	4b07      	ldr	r3, [pc, #28]	; (8005748 <vPortExitCritical+0x4c>)
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d105      	bne.n	800573e <vPortExitCritical+0x42>
 8005732:	2300      	movs	r3, #0
 8005734:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800573c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800573e:	bf00      	nop
 8005740:	370c      	adds	r7, #12
 8005742:	46bd      	mov	sp, r7
 8005744:	bc80      	pop	{r7}
 8005746:	4770      	bx	lr
 8005748:	2000000c 	.word	0x2000000c
 800574c:	00000000 	.word	0x00000000

08005750 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005750:	f3ef 8009 	mrs	r0, PSP
 8005754:	f3bf 8f6f 	isb	sy
 8005758:	4b0d      	ldr	r3, [pc, #52]	; (8005790 <pxCurrentTCBConst>)
 800575a:	681a      	ldr	r2, [r3, #0]
 800575c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005760:	6010      	str	r0, [r2, #0]
 8005762:	e92d 4008 	stmdb	sp!, {r3, lr}
 8005766:	f04f 0050 	mov.w	r0, #80	; 0x50
 800576a:	f380 8811 	msr	BASEPRI, r0
 800576e:	f7ff fc9b 	bl	80050a8 <vTaskSwitchContext>
 8005772:	f04f 0000 	mov.w	r0, #0
 8005776:	f380 8811 	msr	BASEPRI, r0
 800577a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800577e:	6819      	ldr	r1, [r3, #0]
 8005780:	6808      	ldr	r0, [r1, #0]
 8005782:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005786:	f380 8809 	msr	PSP, r0
 800578a:	f3bf 8f6f 	isb	sy
 800578e:	4770      	bx	lr

08005790 <pxCurrentTCBConst>:
 8005790:	200005cc 	.word	0x200005cc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005794:	bf00      	nop
 8005796:	bf00      	nop

08005798 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b082      	sub	sp, #8
 800579c:	af00      	add	r7, sp, #0
	__asm volatile
 800579e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057a2:	f383 8811 	msr	BASEPRI, r3
 80057a6:	f3bf 8f6f 	isb	sy
 80057aa:	f3bf 8f4f 	dsb	sy
 80057ae:	607b      	str	r3, [r7, #4]
}
 80057b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80057b2:	f7ff fbbb 	bl	8004f2c <xTaskIncrementTick>
 80057b6:	4603      	mov	r3, r0
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d003      	beq.n	80057c4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80057bc:	4b06      	ldr	r3, [pc, #24]	; (80057d8 <SysTick_Handler+0x40>)
 80057be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80057c2:	601a      	str	r2, [r3, #0]
 80057c4:	2300      	movs	r3, #0
 80057c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	f383 8811 	msr	BASEPRI, r3
}
 80057ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80057d0:	bf00      	nop
 80057d2:	3708      	adds	r7, #8
 80057d4:	46bd      	mov	sp, r7
 80057d6:	bd80      	pop	{r7, pc}
 80057d8:	e000ed04 	.word	0xe000ed04

080057dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80057dc:	b480      	push	{r7}
 80057de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80057e0:	4b0a      	ldr	r3, [pc, #40]	; (800580c <vPortSetupTimerInterrupt+0x30>)
 80057e2:	2200      	movs	r2, #0
 80057e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80057e6:	4b0a      	ldr	r3, [pc, #40]	; (8005810 <vPortSetupTimerInterrupt+0x34>)
 80057e8:	2200      	movs	r2, #0
 80057ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80057ec:	4b09      	ldr	r3, [pc, #36]	; (8005814 <vPortSetupTimerInterrupt+0x38>)
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	4a09      	ldr	r2, [pc, #36]	; (8005818 <vPortSetupTimerInterrupt+0x3c>)
 80057f2:	fba2 2303 	umull	r2, r3, r2, r3
 80057f6:	099b      	lsrs	r3, r3, #6
 80057f8:	4a08      	ldr	r2, [pc, #32]	; (800581c <vPortSetupTimerInterrupt+0x40>)
 80057fa:	3b01      	subs	r3, #1
 80057fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80057fe:	4b03      	ldr	r3, [pc, #12]	; (800580c <vPortSetupTimerInterrupt+0x30>)
 8005800:	2207      	movs	r2, #7
 8005802:	601a      	str	r2, [r3, #0]
}
 8005804:	bf00      	nop
 8005806:	46bd      	mov	sp, r7
 8005808:	bc80      	pop	{r7}
 800580a:	4770      	bx	lr
 800580c:	e000e010 	.word	0xe000e010
 8005810:	e000e018 	.word	0xe000e018
 8005814:	20000000 	.word	0x20000000
 8005818:	10624dd3 	.word	0x10624dd3
 800581c:	e000e014 	.word	0xe000e014

08005820 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b08a      	sub	sp, #40	; 0x28
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005828:	2300      	movs	r3, #0
 800582a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800582c:	f7ff fad4 	bl	8004dd8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005830:	4b58      	ldr	r3, [pc, #352]	; (8005994 <pvPortMalloc+0x174>)
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d101      	bne.n	800583c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005838:	f000 f910 	bl	8005a5c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800583c:	4b56      	ldr	r3, [pc, #344]	; (8005998 <pvPortMalloc+0x178>)
 800583e:	681a      	ldr	r2, [r3, #0]
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	4013      	ands	r3, r2
 8005844:	2b00      	cmp	r3, #0
 8005846:	f040 808e 	bne.w	8005966 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2b00      	cmp	r3, #0
 800584e:	d01d      	beq.n	800588c <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8005850:	2208      	movs	r2, #8
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	4413      	add	r3, r2
 8005856:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	f003 0307 	and.w	r3, r3, #7
 800585e:	2b00      	cmp	r3, #0
 8005860:	d014      	beq.n	800588c <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	f023 0307 	bic.w	r3, r3, #7
 8005868:	3308      	adds	r3, #8
 800586a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	f003 0307 	and.w	r3, r3, #7
 8005872:	2b00      	cmp	r3, #0
 8005874:	d00a      	beq.n	800588c <pvPortMalloc+0x6c>
	__asm volatile
 8005876:	f04f 0350 	mov.w	r3, #80	; 0x50
 800587a:	f383 8811 	msr	BASEPRI, r3
 800587e:	f3bf 8f6f 	isb	sy
 8005882:	f3bf 8f4f 	dsb	sy
 8005886:	617b      	str	r3, [r7, #20]
}
 8005888:	bf00      	nop
 800588a:	e7fe      	b.n	800588a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d069      	beq.n	8005966 <pvPortMalloc+0x146>
 8005892:	4b42      	ldr	r3, [pc, #264]	; (800599c <pvPortMalloc+0x17c>)
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	687a      	ldr	r2, [r7, #4]
 8005898:	429a      	cmp	r2, r3
 800589a:	d864      	bhi.n	8005966 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800589c:	4b40      	ldr	r3, [pc, #256]	; (80059a0 <pvPortMalloc+0x180>)
 800589e:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80058a0:	4b3f      	ldr	r3, [pc, #252]	; (80059a0 <pvPortMalloc+0x180>)
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80058a6:	e004      	b.n	80058b2 <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80058a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058aa:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80058ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80058b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058b4:	685b      	ldr	r3, [r3, #4]
 80058b6:	687a      	ldr	r2, [r7, #4]
 80058b8:	429a      	cmp	r2, r3
 80058ba:	d903      	bls.n	80058c4 <pvPortMalloc+0xa4>
 80058bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d1f1      	bne.n	80058a8 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80058c4:	4b33      	ldr	r3, [pc, #204]	; (8005994 <pvPortMalloc+0x174>)
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058ca:	429a      	cmp	r2, r3
 80058cc:	d04b      	beq.n	8005966 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80058ce:	6a3b      	ldr	r3, [r7, #32]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	2208      	movs	r2, #8
 80058d4:	4413      	add	r3, r2
 80058d6:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80058d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058da:	681a      	ldr	r2, [r3, #0]
 80058dc:	6a3b      	ldr	r3, [r7, #32]
 80058de:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80058e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058e2:	685a      	ldr	r2, [r3, #4]
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	1ad2      	subs	r2, r2, r3
 80058e8:	2308      	movs	r3, #8
 80058ea:	005b      	lsls	r3, r3, #1
 80058ec:	429a      	cmp	r2, r3
 80058ee:	d91f      	bls.n	8005930 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80058f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	4413      	add	r3, r2
 80058f6:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80058f8:	69bb      	ldr	r3, [r7, #24]
 80058fa:	f003 0307 	and.w	r3, r3, #7
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d00a      	beq.n	8005918 <pvPortMalloc+0xf8>
	__asm volatile
 8005902:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005906:	f383 8811 	msr	BASEPRI, r3
 800590a:	f3bf 8f6f 	isb	sy
 800590e:	f3bf 8f4f 	dsb	sy
 8005912:	613b      	str	r3, [r7, #16]
}
 8005914:	bf00      	nop
 8005916:	e7fe      	b.n	8005916 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800591a:	685a      	ldr	r2, [r3, #4]
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	1ad2      	subs	r2, r2, r3
 8005920:	69bb      	ldr	r3, [r7, #24]
 8005922:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005926:	687a      	ldr	r2, [r7, #4]
 8005928:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800592a:	69b8      	ldr	r0, [r7, #24]
 800592c:	f000 f8f8 	bl	8005b20 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005930:	4b1a      	ldr	r3, [pc, #104]	; (800599c <pvPortMalloc+0x17c>)
 8005932:	681a      	ldr	r2, [r3, #0]
 8005934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005936:	685b      	ldr	r3, [r3, #4]
 8005938:	1ad3      	subs	r3, r2, r3
 800593a:	4a18      	ldr	r2, [pc, #96]	; (800599c <pvPortMalloc+0x17c>)
 800593c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800593e:	4b17      	ldr	r3, [pc, #92]	; (800599c <pvPortMalloc+0x17c>)
 8005940:	681a      	ldr	r2, [r3, #0]
 8005942:	4b18      	ldr	r3, [pc, #96]	; (80059a4 <pvPortMalloc+0x184>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	429a      	cmp	r2, r3
 8005948:	d203      	bcs.n	8005952 <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800594a:	4b14      	ldr	r3, [pc, #80]	; (800599c <pvPortMalloc+0x17c>)
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	4a15      	ldr	r2, [pc, #84]	; (80059a4 <pvPortMalloc+0x184>)
 8005950:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005954:	685a      	ldr	r2, [r3, #4]
 8005956:	4b10      	ldr	r3, [pc, #64]	; (8005998 <pvPortMalloc+0x178>)
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	431a      	orrs	r2, r3
 800595c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800595e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005962:	2200      	movs	r2, #0
 8005964:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005966:	f7ff fa45 	bl	8004df4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800596a:	69fb      	ldr	r3, [r7, #28]
 800596c:	f003 0307 	and.w	r3, r3, #7
 8005970:	2b00      	cmp	r3, #0
 8005972:	d00a      	beq.n	800598a <pvPortMalloc+0x16a>
	__asm volatile
 8005974:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005978:	f383 8811 	msr	BASEPRI, r3
 800597c:	f3bf 8f6f 	isb	sy
 8005980:	f3bf 8f4f 	dsb	sy
 8005984:	60fb      	str	r3, [r7, #12]
}
 8005986:	bf00      	nop
 8005988:	e7fe      	b.n	8005988 <pvPortMalloc+0x168>
	return pvReturn;
 800598a:	69fb      	ldr	r3, [r7, #28]
}
 800598c:	4618      	mov	r0, r3
 800598e:	3728      	adds	r7, #40	; 0x28
 8005990:	46bd      	mov	sp, r7
 8005992:	bd80      	pop	{r7, pc}
 8005994:	20002b08 	.word	0x20002b08
 8005998:	20002b14 	.word	0x20002b14
 800599c:	20002b0c 	.word	0x20002b0c
 80059a0:	20002b00 	.word	0x20002b00
 80059a4:	20002b10 	.word	0x20002b10

080059a8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b086      	sub	sp, #24
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d048      	beq.n	8005a4c <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80059ba:	2308      	movs	r3, #8
 80059bc:	425b      	negs	r3, r3
 80059be:	697a      	ldr	r2, [r7, #20]
 80059c0:	4413      	add	r3, r2
 80059c2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80059c4:	697b      	ldr	r3, [r7, #20]
 80059c6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80059c8:	693b      	ldr	r3, [r7, #16]
 80059ca:	685a      	ldr	r2, [r3, #4]
 80059cc:	4b21      	ldr	r3, [pc, #132]	; (8005a54 <vPortFree+0xac>)
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	4013      	ands	r3, r2
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d10a      	bne.n	80059ec <vPortFree+0x44>
	__asm volatile
 80059d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059da:	f383 8811 	msr	BASEPRI, r3
 80059de:	f3bf 8f6f 	isb	sy
 80059e2:	f3bf 8f4f 	dsb	sy
 80059e6:	60fb      	str	r3, [r7, #12]
}
 80059e8:	bf00      	nop
 80059ea:	e7fe      	b.n	80059ea <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80059ec:	693b      	ldr	r3, [r7, #16]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d00a      	beq.n	8005a0a <vPortFree+0x62>
	__asm volatile
 80059f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059f8:	f383 8811 	msr	BASEPRI, r3
 80059fc:	f3bf 8f6f 	isb	sy
 8005a00:	f3bf 8f4f 	dsb	sy
 8005a04:	60bb      	str	r3, [r7, #8]
}
 8005a06:	bf00      	nop
 8005a08:	e7fe      	b.n	8005a08 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005a0a:	693b      	ldr	r3, [r7, #16]
 8005a0c:	685a      	ldr	r2, [r3, #4]
 8005a0e:	4b11      	ldr	r3, [pc, #68]	; (8005a54 <vPortFree+0xac>)
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	4013      	ands	r3, r2
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d019      	beq.n	8005a4c <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005a18:	693b      	ldr	r3, [r7, #16]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d115      	bne.n	8005a4c <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005a20:	693b      	ldr	r3, [r7, #16]
 8005a22:	685a      	ldr	r2, [r3, #4]
 8005a24:	4b0b      	ldr	r3, [pc, #44]	; (8005a54 <vPortFree+0xac>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	43db      	mvns	r3, r3
 8005a2a:	401a      	ands	r2, r3
 8005a2c:	693b      	ldr	r3, [r7, #16]
 8005a2e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005a30:	f7ff f9d2 	bl	8004dd8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005a34:	693b      	ldr	r3, [r7, #16]
 8005a36:	685a      	ldr	r2, [r3, #4]
 8005a38:	4b07      	ldr	r3, [pc, #28]	; (8005a58 <vPortFree+0xb0>)
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4413      	add	r3, r2
 8005a3e:	4a06      	ldr	r2, [pc, #24]	; (8005a58 <vPortFree+0xb0>)
 8005a40:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005a42:	6938      	ldr	r0, [r7, #16]
 8005a44:	f000 f86c 	bl	8005b20 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8005a48:	f7ff f9d4 	bl	8004df4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005a4c:	bf00      	nop
 8005a4e:	3718      	adds	r7, #24
 8005a50:	46bd      	mov	sp, r7
 8005a52:	bd80      	pop	{r7, pc}
 8005a54:	20002b14 	.word	0x20002b14
 8005a58:	20002b0c 	.word	0x20002b0c

08005a5c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005a5c:	b480      	push	{r7}
 8005a5e:	b085      	sub	sp, #20
 8005a60:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005a62:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8005a66:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005a68:	4b27      	ldr	r3, [pc, #156]	; (8005b08 <prvHeapInit+0xac>)
 8005a6a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	f003 0307 	and.w	r3, r3, #7
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d00c      	beq.n	8005a90 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	3307      	adds	r3, #7
 8005a7a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	f023 0307 	bic.w	r3, r3, #7
 8005a82:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005a84:	68ba      	ldr	r2, [r7, #8]
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	1ad3      	subs	r3, r2, r3
 8005a8a:	4a1f      	ldr	r2, [pc, #124]	; (8005b08 <prvHeapInit+0xac>)
 8005a8c:	4413      	add	r3, r2
 8005a8e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005a94:	4a1d      	ldr	r2, [pc, #116]	; (8005b0c <prvHeapInit+0xb0>)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005a9a:	4b1c      	ldr	r3, [pc, #112]	; (8005b0c <prvHeapInit+0xb0>)
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	68ba      	ldr	r2, [r7, #8]
 8005aa4:	4413      	add	r3, r2
 8005aa6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005aa8:	2208      	movs	r2, #8
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	1a9b      	subs	r3, r3, r2
 8005aae:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	f023 0307 	bic.w	r3, r3, #7
 8005ab6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	4a15      	ldr	r2, [pc, #84]	; (8005b10 <prvHeapInit+0xb4>)
 8005abc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005abe:	4b14      	ldr	r3, [pc, #80]	; (8005b10 <prvHeapInit+0xb4>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005ac6:	4b12      	ldr	r3, [pc, #72]	; (8005b10 <prvHeapInit+0xb4>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	2200      	movs	r2, #0
 8005acc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	68fa      	ldr	r2, [r7, #12]
 8005ad6:	1ad2      	subs	r2, r2, r3
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005adc:	4b0c      	ldr	r3, [pc, #48]	; (8005b10 <prvHeapInit+0xb4>)
 8005ade:	681a      	ldr	r2, [r3, #0]
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	685b      	ldr	r3, [r3, #4]
 8005ae8:	4a0a      	ldr	r2, [pc, #40]	; (8005b14 <prvHeapInit+0xb8>)
 8005aea:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	685b      	ldr	r3, [r3, #4]
 8005af0:	4a09      	ldr	r2, [pc, #36]	; (8005b18 <prvHeapInit+0xbc>)
 8005af2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005af4:	4b09      	ldr	r3, [pc, #36]	; (8005b1c <prvHeapInit+0xc0>)
 8005af6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005afa:	601a      	str	r2, [r3, #0]
}
 8005afc:	bf00      	nop
 8005afe:	3714      	adds	r7, #20
 8005b00:	46bd      	mov	sp, r7
 8005b02:	bc80      	pop	{r7}
 8005b04:	4770      	bx	lr
 8005b06:	bf00      	nop
 8005b08:	20000700 	.word	0x20000700
 8005b0c:	20002b00 	.word	0x20002b00
 8005b10:	20002b08 	.word	0x20002b08
 8005b14:	20002b10 	.word	0x20002b10
 8005b18:	20002b0c 	.word	0x20002b0c
 8005b1c:	20002b14 	.word	0x20002b14

08005b20 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005b20:	b480      	push	{r7}
 8005b22:	b085      	sub	sp, #20
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005b28:	4b27      	ldr	r3, [pc, #156]	; (8005bc8 <prvInsertBlockIntoFreeList+0xa8>)
 8005b2a:	60fb      	str	r3, [r7, #12]
 8005b2c:	e002      	b.n	8005b34 <prvInsertBlockIntoFreeList+0x14>
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	60fb      	str	r3, [r7, #12]
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	687a      	ldr	r2, [r7, #4]
 8005b3a:	429a      	cmp	r2, r3
 8005b3c:	d8f7      	bhi.n	8005b2e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	685b      	ldr	r3, [r3, #4]
 8005b46:	68ba      	ldr	r2, [r7, #8]
 8005b48:	4413      	add	r3, r2
 8005b4a:	687a      	ldr	r2, [r7, #4]
 8005b4c:	429a      	cmp	r2, r3
 8005b4e:	d108      	bne.n	8005b62 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	685a      	ldr	r2, [r3, #4]
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	685b      	ldr	r3, [r3, #4]
 8005b58:	441a      	add	r2, r3
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	685b      	ldr	r3, [r3, #4]
 8005b6a:	68ba      	ldr	r2, [r7, #8]
 8005b6c:	441a      	add	r2, r3
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	429a      	cmp	r2, r3
 8005b74:	d118      	bne.n	8005ba8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681a      	ldr	r2, [r3, #0]
 8005b7a:	4b14      	ldr	r3, [pc, #80]	; (8005bcc <prvInsertBlockIntoFreeList+0xac>)
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	429a      	cmp	r2, r3
 8005b80:	d00d      	beq.n	8005b9e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	685a      	ldr	r2, [r3, #4]
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	685b      	ldr	r3, [r3, #4]
 8005b8c:	441a      	add	r2, r3
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	681a      	ldr	r2, [r3, #0]
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	601a      	str	r2, [r3, #0]
 8005b9c:	e008      	b.n	8005bb0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005b9e:	4b0b      	ldr	r3, [pc, #44]	; (8005bcc <prvInsertBlockIntoFreeList+0xac>)
 8005ba0:	681a      	ldr	r2, [r3, #0]
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	601a      	str	r2, [r3, #0]
 8005ba6:	e003      	b.n	8005bb0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681a      	ldr	r2, [r3, #0]
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005bb0:	68fa      	ldr	r2, [r7, #12]
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	429a      	cmp	r2, r3
 8005bb6:	d002      	beq.n	8005bbe <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	687a      	ldr	r2, [r7, #4]
 8005bbc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005bbe:	bf00      	nop
 8005bc0:	3714      	adds	r7, #20
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	bc80      	pop	{r7}
 8005bc6:	4770      	bx	lr
 8005bc8:	20002b00 	.word	0x20002b00
 8005bcc:	20002b08 	.word	0x20002b08

08005bd0 <__cvt>:
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005bd6:	461f      	mov	r7, r3
 8005bd8:	bfbb      	ittet	lt
 8005bda:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8005bde:	461f      	movlt	r7, r3
 8005be0:	2300      	movge	r3, #0
 8005be2:	232d      	movlt	r3, #45	; 0x2d
 8005be4:	b088      	sub	sp, #32
 8005be6:	4614      	mov	r4, r2
 8005be8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005bea:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8005bec:	7013      	strb	r3, [r2, #0]
 8005bee:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005bf0:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8005bf4:	f023 0820 	bic.w	r8, r3, #32
 8005bf8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005bfc:	d005      	beq.n	8005c0a <__cvt+0x3a>
 8005bfe:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005c02:	d100      	bne.n	8005c06 <__cvt+0x36>
 8005c04:	3501      	adds	r5, #1
 8005c06:	2302      	movs	r3, #2
 8005c08:	e000      	b.n	8005c0c <__cvt+0x3c>
 8005c0a:	2303      	movs	r3, #3
 8005c0c:	aa07      	add	r2, sp, #28
 8005c0e:	9204      	str	r2, [sp, #16]
 8005c10:	aa06      	add	r2, sp, #24
 8005c12:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005c16:	e9cd 3500 	strd	r3, r5, [sp]
 8005c1a:	4622      	mov	r2, r4
 8005c1c:	463b      	mov	r3, r7
 8005c1e:	f000 ffb7 	bl	8006b90 <_dtoa_r>
 8005c22:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005c26:	4606      	mov	r6, r0
 8005c28:	d102      	bne.n	8005c30 <__cvt+0x60>
 8005c2a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005c2c:	07db      	lsls	r3, r3, #31
 8005c2e:	d522      	bpl.n	8005c76 <__cvt+0xa6>
 8005c30:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005c34:	eb06 0905 	add.w	r9, r6, r5
 8005c38:	d110      	bne.n	8005c5c <__cvt+0x8c>
 8005c3a:	7833      	ldrb	r3, [r6, #0]
 8005c3c:	2b30      	cmp	r3, #48	; 0x30
 8005c3e:	d10a      	bne.n	8005c56 <__cvt+0x86>
 8005c40:	2200      	movs	r2, #0
 8005c42:	2300      	movs	r3, #0
 8005c44:	4620      	mov	r0, r4
 8005c46:	4639      	mov	r1, r7
 8005c48:	f7fa feae 	bl	80009a8 <__aeabi_dcmpeq>
 8005c4c:	b918      	cbnz	r0, 8005c56 <__cvt+0x86>
 8005c4e:	f1c5 0501 	rsb	r5, r5, #1
 8005c52:	f8ca 5000 	str.w	r5, [sl]
 8005c56:	f8da 3000 	ldr.w	r3, [sl]
 8005c5a:	4499      	add	r9, r3
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	2300      	movs	r3, #0
 8005c60:	4620      	mov	r0, r4
 8005c62:	4639      	mov	r1, r7
 8005c64:	f7fa fea0 	bl	80009a8 <__aeabi_dcmpeq>
 8005c68:	b108      	cbz	r0, 8005c6e <__cvt+0x9e>
 8005c6a:	f8cd 901c 	str.w	r9, [sp, #28]
 8005c6e:	2230      	movs	r2, #48	; 0x30
 8005c70:	9b07      	ldr	r3, [sp, #28]
 8005c72:	454b      	cmp	r3, r9
 8005c74:	d307      	bcc.n	8005c86 <__cvt+0xb6>
 8005c76:	4630      	mov	r0, r6
 8005c78:	9b07      	ldr	r3, [sp, #28]
 8005c7a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005c7c:	1b9b      	subs	r3, r3, r6
 8005c7e:	6013      	str	r3, [r2, #0]
 8005c80:	b008      	add	sp, #32
 8005c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c86:	1c59      	adds	r1, r3, #1
 8005c88:	9107      	str	r1, [sp, #28]
 8005c8a:	701a      	strb	r2, [r3, #0]
 8005c8c:	e7f0      	b.n	8005c70 <__cvt+0xa0>

08005c8e <__exponent>:
 8005c8e:	4603      	mov	r3, r0
 8005c90:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005c92:	2900      	cmp	r1, #0
 8005c94:	f803 2b02 	strb.w	r2, [r3], #2
 8005c98:	bfb6      	itet	lt
 8005c9a:	222d      	movlt	r2, #45	; 0x2d
 8005c9c:	222b      	movge	r2, #43	; 0x2b
 8005c9e:	4249      	neglt	r1, r1
 8005ca0:	2909      	cmp	r1, #9
 8005ca2:	7042      	strb	r2, [r0, #1]
 8005ca4:	dd2a      	ble.n	8005cfc <__exponent+0x6e>
 8005ca6:	f10d 0207 	add.w	r2, sp, #7
 8005caa:	4617      	mov	r7, r2
 8005cac:	260a      	movs	r6, #10
 8005cae:	fb91 f5f6 	sdiv	r5, r1, r6
 8005cb2:	4694      	mov	ip, r2
 8005cb4:	fb06 1415 	mls	r4, r6, r5, r1
 8005cb8:	3430      	adds	r4, #48	; 0x30
 8005cba:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8005cbe:	460c      	mov	r4, r1
 8005cc0:	2c63      	cmp	r4, #99	; 0x63
 8005cc2:	4629      	mov	r1, r5
 8005cc4:	f102 32ff 	add.w	r2, r2, #4294967295
 8005cc8:	dcf1      	bgt.n	8005cae <__exponent+0x20>
 8005cca:	3130      	adds	r1, #48	; 0x30
 8005ccc:	f1ac 0402 	sub.w	r4, ip, #2
 8005cd0:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005cd4:	4622      	mov	r2, r4
 8005cd6:	1c41      	adds	r1, r0, #1
 8005cd8:	42ba      	cmp	r2, r7
 8005cda:	d30a      	bcc.n	8005cf2 <__exponent+0x64>
 8005cdc:	f10d 0209 	add.w	r2, sp, #9
 8005ce0:	eba2 020c 	sub.w	r2, r2, ip
 8005ce4:	42bc      	cmp	r4, r7
 8005ce6:	bf88      	it	hi
 8005ce8:	2200      	movhi	r2, #0
 8005cea:	4413      	add	r3, r2
 8005cec:	1a18      	subs	r0, r3, r0
 8005cee:	b003      	add	sp, #12
 8005cf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005cf2:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005cf6:	f801 5f01 	strb.w	r5, [r1, #1]!
 8005cfa:	e7ed      	b.n	8005cd8 <__exponent+0x4a>
 8005cfc:	2330      	movs	r3, #48	; 0x30
 8005cfe:	3130      	adds	r1, #48	; 0x30
 8005d00:	7083      	strb	r3, [r0, #2]
 8005d02:	70c1      	strb	r1, [r0, #3]
 8005d04:	1d03      	adds	r3, r0, #4
 8005d06:	e7f1      	b.n	8005cec <__exponent+0x5e>

08005d08 <_printf_float>:
 8005d08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d0c:	b091      	sub	sp, #68	; 0x44
 8005d0e:	460c      	mov	r4, r1
 8005d10:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8005d14:	4616      	mov	r6, r2
 8005d16:	461f      	mov	r7, r3
 8005d18:	4605      	mov	r5, r0
 8005d1a:	f000 fdc7 	bl	80068ac <_localeconv_r>
 8005d1e:	6803      	ldr	r3, [r0, #0]
 8005d20:	4618      	mov	r0, r3
 8005d22:	9309      	str	r3, [sp, #36]	; 0x24
 8005d24:	f7fa fa14 	bl	8000150 <strlen>
 8005d28:	2300      	movs	r3, #0
 8005d2a:	930e      	str	r3, [sp, #56]	; 0x38
 8005d2c:	f8d8 3000 	ldr.w	r3, [r8]
 8005d30:	900a      	str	r0, [sp, #40]	; 0x28
 8005d32:	3307      	adds	r3, #7
 8005d34:	f023 0307 	bic.w	r3, r3, #7
 8005d38:	f103 0208 	add.w	r2, r3, #8
 8005d3c:	f894 9018 	ldrb.w	r9, [r4, #24]
 8005d40:	f8d4 b000 	ldr.w	fp, [r4]
 8005d44:	f8c8 2000 	str.w	r2, [r8]
 8005d48:	e9d3 a800 	ldrd	sl, r8, [r3]
 8005d4c:	4652      	mov	r2, sl
 8005d4e:	4643      	mov	r3, r8
 8005d50:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005d54:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8005d58:	930b      	str	r3, [sp, #44]	; 0x2c
 8005d5a:	f04f 32ff 	mov.w	r2, #4294967295
 8005d5e:	4650      	mov	r0, sl
 8005d60:	4b9c      	ldr	r3, [pc, #624]	; (8005fd4 <_printf_float+0x2cc>)
 8005d62:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005d64:	f7fa fe52 	bl	8000a0c <__aeabi_dcmpun>
 8005d68:	bb70      	cbnz	r0, 8005dc8 <_printf_float+0xc0>
 8005d6a:	f04f 32ff 	mov.w	r2, #4294967295
 8005d6e:	4650      	mov	r0, sl
 8005d70:	4b98      	ldr	r3, [pc, #608]	; (8005fd4 <_printf_float+0x2cc>)
 8005d72:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005d74:	f7fa fe2c 	bl	80009d0 <__aeabi_dcmple>
 8005d78:	bb30      	cbnz	r0, 8005dc8 <_printf_float+0xc0>
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	4650      	mov	r0, sl
 8005d80:	4641      	mov	r1, r8
 8005d82:	f7fa fe1b 	bl	80009bc <__aeabi_dcmplt>
 8005d86:	b110      	cbz	r0, 8005d8e <_printf_float+0x86>
 8005d88:	232d      	movs	r3, #45	; 0x2d
 8005d8a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d8e:	4a92      	ldr	r2, [pc, #584]	; (8005fd8 <_printf_float+0x2d0>)
 8005d90:	4b92      	ldr	r3, [pc, #584]	; (8005fdc <_printf_float+0x2d4>)
 8005d92:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8005d96:	bf94      	ite	ls
 8005d98:	4690      	movls	r8, r2
 8005d9a:	4698      	movhi	r8, r3
 8005d9c:	2303      	movs	r3, #3
 8005d9e:	f04f 0a00 	mov.w	sl, #0
 8005da2:	6123      	str	r3, [r4, #16]
 8005da4:	f02b 0304 	bic.w	r3, fp, #4
 8005da8:	6023      	str	r3, [r4, #0]
 8005daa:	4633      	mov	r3, r6
 8005dac:	4621      	mov	r1, r4
 8005dae:	4628      	mov	r0, r5
 8005db0:	9700      	str	r7, [sp, #0]
 8005db2:	aa0f      	add	r2, sp, #60	; 0x3c
 8005db4:	f000 f9d6 	bl	8006164 <_printf_common>
 8005db8:	3001      	adds	r0, #1
 8005dba:	f040 8090 	bne.w	8005ede <_printf_float+0x1d6>
 8005dbe:	f04f 30ff 	mov.w	r0, #4294967295
 8005dc2:	b011      	add	sp, #68	; 0x44
 8005dc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dc8:	4652      	mov	r2, sl
 8005dca:	4643      	mov	r3, r8
 8005dcc:	4650      	mov	r0, sl
 8005dce:	4641      	mov	r1, r8
 8005dd0:	f7fa fe1c 	bl	8000a0c <__aeabi_dcmpun>
 8005dd4:	b148      	cbz	r0, 8005dea <_printf_float+0xe2>
 8005dd6:	f1b8 0f00 	cmp.w	r8, #0
 8005dda:	bfb8      	it	lt
 8005ddc:	232d      	movlt	r3, #45	; 0x2d
 8005dde:	4a80      	ldr	r2, [pc, #512]	; (8005fe0 <_printf_float+0x2d8>)
 8005de0:	bfb8      	it	lt
 8005de2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005de6:	4b7f      	ldr	r3, [pc, #508]	; (8005fe4 <_printf_float+0x2dc>)
 8005de8:	e7d3      	b.n	8005d92 <_printf_float+0x8a>
 8005dea:	6863      	ldr	r3, [r4, #4]
 8005dec:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8005df0:	1c5a      	adds	r2, r3, #1
 8005df2:	d142      	bne.n	8005e7a <_printf_float+0x172>
 8005df4:	2306      	movs	r3, #6
 8005df6:	6063      	str	r3, [r4, #4]
 8005df8:	2200      	movs	r2, #0
 8005dfa:	9206      	str	r2, [sp, #24]
 8005dfc:	aa0e      	add	r2, sp, #56	; 0x38
 8005dfe:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8005e02:	aa0d      	add	r2, sp, #52	; 0x34
 8005e04:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8005e08:	9203      	str	r2, [sp, #12]
 8005e0a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8005e0e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005e12:	6023      	str	r3, [r4, #0]
 8005e14:	6863      	ldr	r3, [r4, #4]
 8005e16:	4652      	mov	r2, sl
 8005e18:	9300      	str	r3, [sp, #0]
 8005e1a:	4628      	mov	r0, r5
 8005e1c:	4643      	mov	r3, r8
 8005e1e:	910b      	str	r1, [sp, #44]	; 0x2c
 8005e20:	f7ff fed6 	bl	8005bd0 <__cvt>
 8005e24:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005e26:	4680      	mov	r8, r0
 8005e28:	2947      	cmp	r1, #71	; 0x47
 8005e2a:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005e2c:	d108      	bne.n	8005e40 <_printf_float+0x138>
 8005e2e:	1cc8      	adds	r0, r1, #3
 8005e30:	db02      	blt.n	8005e38 <_printf_float+0x130>
 8005e32:	6863      	ldr	r3, [r4, #4]
 8005e34:	4299      	cmp	r1, r3
 8005e36:	dd40      	ble.n	8005eba <_printf_float+0x1b2>
 8005e38:	f1a9 0902 	sub.w	r9, r9, #2
 8005e3c:	fa5f f989 	uxtb.w	r9, r9
 8005e40:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005e44:	d81f      	bhi.n	8005e86 <_printf_float+0x17e>
 8005e46:	464a      	mov	r2, r9
 8005e48:	3901      	subs	r1, #1
 8005e4a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005e4e:	910d      	str	r1, [sp, #52]	; 0x34
 8005e50:	f7ff ff1d 	bl	8005c8e <__exponent>
 8005e54:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005e56:	4682      	mov	sl, r0
 8005e58:	1813      	adds	r3, r2, r0
 8005e5a:	2a01      	cmp	r2, #1
 8005e5c:	6123      	str	r3, [r4, #16]
 8005e5e:	dc02      	bgt.n	8005e66 <_printf_float+0x15e>
 8005e60:	6822      	ldr	r2, [r4, #0]
 8005e62:	07d2      	lsls	r2, r2, #31
 8005e64:	d501      	bpl.n	8005e6a <_printf_float+0x162>
 8005e66:	3301      	adds	r3, #1
 8005e68:	6123      	str	r3, [r4, #16]
 8005e6a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d09b      	beq.n	8005daa <_printf_float+0xa2>
 8005e72:	232d      	movs	r3, #45	; 0x2d
 8005e74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e78:	e797      	b.n	8005daa <_printf_float+0xa2>
 8005e7a:	2947      	cmp	r1, #71	; 0x47
 8005e7c:	d1bc      	bne.n	8005df8 <_printf_float+0xf0>
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d1ba      	bne.n	8005df8 <_printf_float+0xf0>
 8005e82:	2301      	movs	r3, #1
 8005e84:	e7b7      	b.n	8005df6 <_printf_float+0xee>
 8005e86:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8005e8a:	d118      	bne.n	8005ebe <_printf_float+0x1b6>
 8005e8c:	2900      	cmp	r1, #0
 8005e8e:	6863      	ldr	r3, [r4, #4]
 8005e90:	dd0b      	ble.n	8005eaa <_printf_float+0x1a2>
 8005e92:	6121      	str	r1, [r4, #16]
 8005e94:	b913      	cbnz	r3, 8005e9c <_printf_float+0x194>
 8005e96:	6822      	ldr	r2, [r4, #0]
 8005e98:	07d0      	lsls	r0, r2, #31
 8005e9a:	d502      	bpl.n	8005ea2 <_printf_float+0x19a>
 8005e9c:	3301      	adds	r3, #1
 8005e9e:	440b      	add	r3, r1
 8005ea0:	6123      	str	r3, [r4, #16]
 8005ea2:	f04f 0a00 	mov.w	sl, #0
 8005ea6:	65a1      	str	r1, [r4, #88]	; 0x58
 8005ea8:	e7df      	b.n	8005e6a <_printf_float+0x162>
 8005eaa:	b913      	cbnz	r3, 8005eb2 <_printf_float+0x1aa>
 8005eac:	6822      	ldr	r2, [r4, #0]
 8005eae:	07d2      	lsls	r2, r2, #31
 8005eb0:	d501      	bpl.n	8005eb6 <_printf_float+0x1ae>
 8005eb2:	3302      	adds	r3, #2
 8005eb4:	e7f4      	b.n	8005ea0 <_printf_float+0x198>
 8005eb6:	2301      	movs	r3, #1
 8005eb8:	e7f2      	b.n	8005ea0 <_printf_float+0x198>
 8005eba:	f04f 0967 	mov.w	r9, #103	; 0x67
 8005ebe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005ec0:	4299      	cmp	r1, r3
 8005ec2:	db05      	blt.n	8005ed0 <_printf_float+0x1c8>
 8005ec4:	6823      	ldr	r3, [r4, #0]
 8005ec6:	6121      	str	r1, [r4, #16]
 8005ec8:	07d8      	lsls	r0, r3, #31
 8005eca:	d5ea      	bpl.n	8005ea2 <_printf_float+0x19a>
 8005ecc:	1c4b      	adds	r3, r1, #1
 8005ece:	e7e7      	b.n	8005ea0 <_printf_float+0x198>
 8005ed0:	2900      	cmp	r1, #0
 8005ed2:	bfcc      	ite	gt
 8005ed4:	2201      	movgt	r2, #1
 8005ed6:	f1c1 0202 	rsble	r2, r1, #2
 8005eda:	4413      	add	r3, r2
 8005edc:	e7e0      	b.n	8005ea0 <_printf_float+0x198>
 8005ede:	6823      	ldr	r3, [r4, #0]
 8005ee0:	055a      	lsls	r2, r3, #21
 8005ee2:	d407      	bmi.n	8005ef4 <_printf_float+0x1ec>
 8005ee4:	6923      	ldr	r3, [r4, #16]
 8005ee6:	4642      	mov	r2, r8
 8005ee8:	4631      	mov	r1, r6
 8005eea:	4628      	mov	r0, r5
 8005eec:	47b8      	blx	r7
 8005eee:	3001      	adds	r0, #1
 8005ef0:	d12b      	bne.n	8005f4a <_printf_float+0x242>
 8005ef2:	e764      	b.n	8005dbe <_printf_float+0xb6>
 8005ef4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005ef8:	f240 80dd 	bls.w	80060b6 <_printf_float+0x3ae>
 8005efc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005f00:	2200      	movs	r2, #0
 8005f02:	2300      	movs	r3, #0
 8005f04:	f7fa fd50 	bl	80009a8 <__aeabi_dcmpeq>
 8005f08:	2800      	cmp	r0, #0
 8005f0a:	d033      	beq.n	8005f74 <_printf_float+0x26c>
 8005f0c:	2301      	movs	r3, #1
 8005f0e:	4631      	mov	r1, r6
 8005f10:	4628      	mov	r0, r5
 8005f12:	4a35      	ldr	r2, [pc, #212]	; (8005fe8 <_printf_float+0x2e0>)
 8005f14:	47b8      	blx	r7
 8005f16:	3001      	adds	r0, #1
 8005f18:	f43f af51 	beq.w	8005dbe <_printf_float+0xb6>
 8005f1c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005f20:	429a      	cmp	r2, r3
 8005f22:	db02      	blt.n	8005f2a <_printf_float+0x222>
 8005f24:	6823      	ldr	r3, [r4, #0]
 8005f26:	07d8      	lsls	r0, r3, #31
 8005f28:	d50f      	bpl.n	8005f4a <_printf_float+0x242>
 8005f2a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005f2e:	4631      	mov	r1, r6
 8005f30:	4628      	mov	r0, r5
 8005f32:	47b8      	blx	r7
 8005f34:	3001      	adds	r0, #1
 8005f36:	f43f af42 	beq.w	8005dbe <_printf_float+0xb6>
 8005f3a:	f04f 0800 	mov.w	r8, #0
 8005f3e:	f104 091a 	add.w	r9, r4, #26
 8005f42:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005f44:	3b01      	subs	r3, #1
 8005f46:	4543      	cmp	r3, r8
 8005f48:	dc09      	bgt.n	8005f5e <_printf_float+0x256>
 8005f4a:	6823      	ldr	r3, [r4, #0]
 8005f4c:	079b      	lsls	r3, r3, #30
 8005f4e:	f100 8104 	bmi.w	800615a <_printf_float+0x452>
 8005f52:	68e0      	ldr	r0, [r4, #12]
 8005f54:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005f56:	4298      	cmp	r0, r3
 8005f58:	bfb8      	it	lt
 8005f5a:	4618      	movlt	r0, r3
 8005f5c:	e731      	b.n	8005dc2 <_printf_float+0xba>
 8005f5e:	2301      	movs	r3, #1
 8005f60:	464a      	mov	r2, r9
 8005f62:	4631      	mov	r1, r6
 8005f64:	4628      	mov	r0, r5
 8005f66:	47b8      	blx	r7
 8005f68:	3001      	adds	r0, #1
 8005f6a:	f43f af28 	beq.w	8005dbe <_printf_float+0xb6>
 8005f6e:	f108 0801 	add.w	r8, r8, #1
 8005f72:	e7e6      	b.n	8005f42 <_printf_float+0x23a>
 8005f74:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	dc38      	bgt.n	8005fec <_printf_float+0x2e4>
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	4631      	mov	r1, r6
 8005f7e:	4628      	mov	r0, r5
 8005f80:	4a19      	ldr	r2, [pc, #100]	; (8005fe8 <_printf_float+0x2e0>)
 8005f82:	47b8      	blx	r7
 8005f84:	3001      	adds	r0, #1
 8005f86:	f43f af1a 	beq.w	8005dbe <_printf_float+0xb6>
 8005f8a:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8005f8e:	4313      	orrs	r3, r2
 8005f90:	d102      	bne.n	8005f98 <_printf_float+0x290>
 8005f92:	6823      	ldr	r3, [r4, #0]
 8005f94:	07d9      	lsls	r1, r3, #31
 8005f96:	d5d8      	bpl.n	8005f4a <_printf_float+0x242>
 8005f98:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005f9c:	4631      	mov	r1, r6
 8005f9e:	4628      	mov	r0, r5
 8005fa0:	47b8      	blx	r7
 8005fa2:	3001      	adds	r0, #1
 8005fa4:	f43f af0b 	beq.w	8005dbe <_printf_float+0xb6>
 8005fa8:	f04f 0900 	mov.w	r9, #0
 8005fac:	f104 0a1a 	add.w	sl, r4, #26
 8005fb0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005fb2:	425b      	negs	r3, r3
 8005fb4:	454b      	cmp	r3, r9
 8005fb6:	dc01      	bgt.n	8005fbc <_printf_float+0x2b4>
 8005fb8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005fba:	e794      	b.n	8005ee6 <_printf_float+0x1de>
 8005fbc:	2301      	movs	r3, #1
 8005fbe:	4652      	mov	r2, sl
 8005fc0:	4631      	mov	r1, r6
 8005fc2:	4628      	mov	r0, r5
 8005fc4:	47b8      	blx	r7
 8005fc6:	3001      	adds	r0, #1
 8005fc8:	f43f aef9 	beq.w	8005dbe <_printf_float+0xb6>
 8005fcc:	f109 0901 	add.w	r9, r9, #1
 8005fd0:	e7ee      	b.n	8005fb0 <_printf_float+0x2a8>
 8005fd2:	bf00      	nop
 8005fd4:	7fefffff 	.word	0x7fefffff
 8005fd8:	0800a0ca 	.word	0x0800a0ca
 8005fdc:	0800a0ce 	.word	0x0800a0ce
 8005fe0:	0800a0d2 	.word	0x0800a0d2
 8005fe4:	0800a0d6 	.word	0x0800a0d6
 8005fe8:	0800a0da 	.word	0x0800a0da
 8005fec:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005fee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005ff0:	429a      	cmp	r2, r3
 8005ff2:	bfa8      	it	ge
 8005ff4:	461a      	movge	r2, r3
 8005ff6:	2a00      	cmp	r2, #0
 8005ff8:	4691      	mov	r9, r2
 8005ffa:	dc37      	bgt.n	800606c <_printf_float+0x364>
 8005ffc:	f04f 0b00 	mov.w	fp, #0
 8006000:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006004:	f104 021a 	add.w	r2, r4, #26
 8006008:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800600c:	ebaa 0309 	sub.w	r3, sl, r9
 8006010:	455b      	cmp	r3, fp
 8006012:	dc33      	bgt.n	800607c <_printf_float+0x374>
 8006014:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006018:	429a      	cmp	r2, r3
 800601a:	db3b      	blt.n	8006094 <_printf_float+0x38c>
 800601c:	6823      	ldr	r3, [r4, #0]
 800601e:	07da      	lsls	r2, r3, #31
 8006020:	d438      	bmi.n	8006094 <_printf_float+0x38c>
 8006022:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8006026:	eba2 0903 	sub.w	r9, r2, r3
 800602a:	eba2 020a 	sub.w	r2, r2, sl
 800602e:	4591      	cmp	r9, r2
 8006030:	bfa8      	it	ge
 8006032:	4691      	movge	r9, r2
 8006034:	f1b9 0f00 	cmp.w	r9, #0
 8006038:	dc34      	bgt.n	80060a4 <_printf_float+0x39c>
 800603a:	f04f 0800 	mov.w	r8, #0
 800603e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006042:	f104 0a1a 	add.w	sl, r4, #26
 8006046:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800604a:	1a9b      	subs	r3, r3, r2
 800604c:	eba3 0309 	sub.w	r3, r3, r9
 8006050:	4543      	cmp	r3, r8
 8006052:	f77f af7a 	ble.w	8005f4a <_printf_float+0x242>
 8006056:	2301      	movs	r3, #1
 8006058:	4652      	mov	r2, sl
 800605a:	4631      	mov	r1, r6
 800605c:	4628      	mov	r0, r5
 800605e:	47b8      	blx	r7
 8006060:	3001      	adds	r0, #1
 8006062:	f43f aeac 	beq.w	8005dbe <_printf_float+0xb6>
 8006066:	f108 0801 	add.w	r8, r8, #1
 800606a:	e7ec      	b.n	8006046 <_printf_float+0x33e>
 800606c:	4613      	mov	r3, r2
 800606e:	4631      	mov	r1, r6
 8006070:	4642      	mov	r2, r8
 8006072:	4628      	mov	r0, r5
 8006074:	47b8      	blx	r7
 8006076:	3001      	adds	r0, #1
 8006078:	d1c0      	bne.n	8005ffc <_printf_float+0x2f4>
 800607a:	e6a0      	b.n	8005dbe <_printf_float+0xb6>
 800607c:	2301      	movs	r3, #1
 800607e:	4631      	mov	r1, r6
 8006080:	4628      	mov	r0, r5
 8006082:	920b      	str	r2, [sp, #44]	; 0x2c
 8006084:	47b8      	blx	r7
 8006086:	3001      	adds	r0, #1
 8006088:	f43f ae99 	beq.w	8005dbe <_printf_float+0xb6>
 800608c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800608e:	f10b 0b01 	add.w	fp, fp, #1
 8006092:	e7b9      	b.n	8006008 <_printf_float+0x300>
 8006094:	4631      	mov	r1, r6
 8006096:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800609a:	4628      	mov	r0, r5
 800609c:	47b8      	blx	r7
 800609e:	3001      	adds	r0, #1
 80060a0:	d1bf      	bne.n	8006022 <_printf_float+0x31a>
 80060a2:	e68c      	b.n	8005dbe <_printf_float+0xb6>
 80060a4:	464b      	mov	r3, r9
 80060a6:	4631      	mov	r1, r6
 80060a8:	4628      	mov	r0, r5
 80060aa:	eb08 020a 	add.w	r2, r8, sl
 80060ae:	47b8      	blx	r7
 80060b0:	3001      	adds	r0, #1
 80060b2:	d1c2      	bne.n	800603a <_printf_float+0x332>
 80060b4:	e683      	b.n	8005dbe <_printf_float+0xb6>
 80060b6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80060b8:	2a01      	cmp	r2, #1
 80060ba:	dc01      	bgt.n	80060c0 <_printf_float+0x3b8>
 80060bc:	07db      	lsls	r3, r3, #31
 80060be:	d539      	bpl.n	8006134 <_printf_float+0x42c>
 80060c0:	2301      	movs	r3, #1
 80060c2:	4642      	mov	r2, r8
 80060c4:	4631      	mov	r1, r6
 80060c6:	4628      	mov	r0, r5
 80060c8:	47b8      	blx	r7
 80060ca:	3001      	adds	r0, #1
 80060cc:	f43f ae77 	beq.w	8005dbe <_printf_float+0xb6>
 80060d0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80060d4:	4631      	mov	r1, r6
 80060d6:	4628      	mov	r0, r5
 80060d8:	47b8      	blx	r7
 80060da:	3001      	adds	r0, #1
 80060dc:	f43f ae6f 	beq.w	8005dbe <_printf_float+0xb6>
 80060e0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80060e4:	2200      	movs	r2, #0
 80060e6:	2300      	movs	r3, #0
 80060e8:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 80060ec:	f7fa fc5c 	bl	80009a8 <__aeabi_dcmpeq>
 80060f0:	b9d8      	cbnz	r0, 800612a <_printf_float+0x422>
 80060f2:	f109 33ff 	add.w	r3, r9, #4294967295
 80060f6:	f108 0201 	add.w	r2, r8, #1
 80060fa:	4631      	mov	r1, r6
 80060fc:	4628      	mov	r0, r5
 80060fe:	47b8      	blx	r7
 8006100:	3001      	adds	r0, #1
 8006102:	d10e      	bne.n	8006122 <_printf_float+0x41a>
 8006104:	e65b      	b.n	8005dbe <_printf_float+0xb6>
 8006106:	2301      	movs	r3, #1
 8006108:	464a      	mov	r2, r9
 800610a:	4631      	mov	r1, r6
 800610c:	4628      	mov	r0, r5
 800610e:	47b8      	blx	r7
 8006110:	3001      	adds	r0, #1
 8006112:	f43f ae54 	beq.w	8005dbe <_printf_float+0xb6>
 8006116:	f108 0801 	add.w	r8, r8, #1
 800611a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800611c:	3b01      	subs	r3, #1
 800611e:	4543      	cmp	r3, r8
 8006120:	dcf1      	bgt.n	8006106 <_printf_float+0x3fe>
 8006122:	4653      	mov	r3, sl
 8006124:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006128:	e6de      	b.n	8005ee8 <_printf_float+0x1e0>
 800612a:	f04f 0800 	mov.w	r8, #0
 800612e:	f104 091a 	add.w	r9, r4, #26
 8006132:	e7f2      	b.n	800611a <_printf_float+0x412>
 8006134:	2301      	movs	r3, #1
 8006136:	4642      	mov	r2, r8
 8006138:	e7df      	b.n	80060fa <_printf_float+0x3f2>
 800613a:	2301      	movs	r3, #1
 800613c:	464a      	mov	r2, r9
 800613e:	4631      	mov	r1, r6
 8006140:	4628      	mov	r0, r5
 8006142:	47b8      	blx	r7
 8006144:	3001      	adds	r0, #1
 8006146:	f43f ae3a 	beq.w	8005dbe <_printf_float+0xb6>
 800614a:	f108 0801 	add.w	r8, r8, #1
 800614e:	68e3      	ldr	r3, [r4, #12]
 8006150:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006152:	1a5b      	subs	r3, r3, r1
 8006154:	4543      	cmp	r3, r8
 8006156:	dcf0      	bgt.n	800613a <_printf_float+0x432>
 8006158:	e6fb      	b.n	8005f52 <_printf_float+0x24a>
 800615a:	f04f 0800 	mov.w	r8, #0
 800615e:	f104 0919 	add.w	r9, r4, #25
 8006162:	e7f4      	b.n	800614e <_printf_float+0x446>

08006164 <_printf_common>:
 8006164:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006168:	4616      	mov	r6, r2
 800616a:	4699      	mov	r9, r3
 800616c:	688a      	ldr	r2, [r1, #8]
 800616e:	690b      	ldr	r3, [r1, #16]
 8006170:	4607      	mov	r7, r0
 8006172:	4293      	cmp	r3, r2
 8006174:	bfb8      	it	lt
 8006176:	4613      	movlt	r3, r2
 8006178:	6033      	str	r3, [r6, #0]
 800617a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800617e:	460c      	mov	r4, r1
 8006180:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006184:	b10a      	cbz	r2, 800618a <_printf_common+0x26>
 8006186:	3301      	adds	r3, #1
 8006188:	6033      	str	r3, [r6, #0]
 800618a:	6823      	ldr	r3, [r4, #0]
 800618c:	0699      	lsls	r1, r3, #26
 800618e:	bf42      	ittt	mi
 8006190:	6833      	ldrmi	r3, [r6, #0]
 8006192:	3302      	addmi	r3, #2
 8006194:	6033      	strmi	r3, [r6, #0]
 8006196:	6825      	ldr	r5, [r4, #0]
 8006198:	f015 0506 	ands.w	r5, r5, #6
 800619c:	d106      	bne.n	80061ac <_printf_common+0x48>
 800619e:	f104 0a19 	add.w	sl, r4, #25
 80061a2:	68e3      	ldr	r3, [r4, #12]
 80061a4:	6832      	ldr	r2, [r6, #0]
 80061a6:	1a9b      	subs	r3, r3, r2
 80061a8:	42ab      	cmp	r3, r5
 80061aa:	dc2b      	bgt.n	8006204 <_printf_common+0xa0>
 80061ac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80061b0:	1e13      	subs	r3, r2, #0
 80061b2:	6822      	ldr	r2, [r4, #0]
 80061b4:	bf18      	it	ne
 80061b6:	2301      	movne	r3, #1
 80061b8:	0692      	lsls	r2, r2, #26
 80061ba:	d430      	bmi.n	800621e <_printf_common+0xba>
 80061bc:	4649      	mov	r1, r9
 80061be:	4638      	mov	r0, r7
 80061c0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80061c4:	47c0      	blx	r8
 80061c6:	3001      	adds	r0, #1
 80061c8:	d023      	beq.n	8006212 <_printf_common+0xae>
 80061ca:	6823      	ldr	r3, [r4, #0]
 80061cc:	6922      	ldr	r2, [r4, #16]
 80061ce:	f003 0306 	and.w	r3, r3, #6
 80061d2:	2b04      	cmp	r3, #4
 80061d4:	bf14      	ite	ne
 80061d6:	2500      	movne	r5, #0
 80061d8:	6833      	ldreq	r3, [r6, #0]
 80061da:	f04f 0600 	mov.w	r6, #0
 80061de:	bf08      	it	eq
 80061e0:	68e5      	ldreq	r5, [r4, #12]
 80061e2:	f104 041a 	add.w	r4, r4, #26
 80061e6:	bf08      	it	eq
 80061e8:	1aed      	subeq	r5, r5, r3
 80061ea:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80061ee:	bf08      	it	eq
 80061f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80061f4:	4293      	cmp	r3, r2
 80061f6:	bfc4      	itt	gt
 80061f8:	1a9b      	subgt	r3, r3, r2
 80061fa:	18ed      	addgt	r5, r5, r3
 80061fc:	42b5      	cmp	r5, r6
 80061fe:	d11a      	bne.n	8006236 <_printf_common+0xd2>
 8006200:	2000      	movs	r0, #0
 8006202:	e008      	b.n	8006216 <_printf_common+0xb2>
 8006204:	2301      	movs	r3, #1
 8006206:	4652      	mov	r2, sl
 8006208:	4649      	mov	r1, r9
 800620a:	4638      	mov	r0, r7
 800620c:	47c0      	blx	r8
 800620e:	3001      	adds	r0, #1
 8006210:	d103      	bne.n	800621a <_printf_common+0xb6>
 8006212:	f04f 30ff 	mov.w	r0, #4294967295
 8006216:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800621a:	3501      	adds	r5, #1
 800621c:	e7c1      	b.n	80061a2 <_printf_common+0x3e>
 800621e:	2030      	movs	r0, #48	; 0x30
 8006220:	18e1      	adds	r1, r4, r3
 8006222:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006226:	1c5a      	adds	r2, r3, #1
 8006228:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800622c:	4422      	add	r2, r4
 800622e:	3302      	adds	r3, #2
 8006230:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006234:	e7c2      	b.n	80061bc <_printf_common+0x58>
 8006236:	2301      	movs	r3, #1
 8006238:	4622      	mov	r2, r4
 800623a:	4649      	mov	r1, r9
 800623c:	4638      	mov	r0, r7
 800623e:	47c0      	blx	r8
 8006240:	3001      	adds	r0, #1
 8006242:	d0e6      	beq.n	8006212 <_printf_common+0xae>
 8006244:	3601      	adds	r6, #1
 8006246:	e7d9      	b.n	80061fc <_printf_common+0x98>

08006248 <_printf_i>:
 8006248:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800624c:	7e0f      	ldrb	r7, [r1, #24]
 800624e:	4691      	mov	r9, r2
 8006250:	2f78      	cmp	r7, #120	; 0x78
 8006252:	4680      	mov	r8, r0
 8006254:	460c      	mov	r4, r1
 8006256:	469a      	mov	sl, r3
 8006258:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800625a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800625e:	d807      	bhi.n	8006270 <_printf_i+0x28>
 8006260:	2f62      	cmp	r7, #98	; 0x62
 8006262:	d80a      	bhi.n	800627a <_printf_i+0x32>
 8006264:	2f00      	cmp	r7, #0
 8006266:	f000 80d5 	beq.w	8006414 <_printf_i+0x1cc>
 800626a:	2f58      	cmp	r7, #88	; 0x58
 800626c:	f000 80c1 	beq.w	80063f2 <_printf_i+0x1aa>
 8006270:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006274:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006278:	e03a      	b.n	80062f0 <_printf_i+0xa8>
 800627a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800627e:	2b15      	cmp	r3, #21
 8006280:	d8f6      	bhi.n	8006270 <_printf_i+0x28>
 8006282:	a101      	add	r1, pc, #4	; (adr r1, 8006288 <_printf_i+0x40>)
 8006284:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006288:	080062e1 	.word	0x080062e1
 800628c:	080062f5 	.word	0x080062f5
 8006290:	08006271 	.word	0x08006271
 8006294:	08006271 	.word	0x08006271
 8006298:	08006271 	.word	0x08006271
 800629c:	08006271 	.word	0x08006271
 80062a0:	080062f5 	.word	0x080062f5
 80062a4:	08006271 	.word	0x08006271
 80062a8:	08006271 	.word	0x08006271
 80062ac:	08006271 	.word	0x08006271
 80062b0:	08006271 	.word	0x08006271
 80062b4:	080063fb 	.word	0x080063fb
 80062b8:	08006321 	.word	0x08006321
 80062bc:	080063b5 	.word	0x080063b5
 80062c0:	08006271 	.word	0x08006271
 80062c4:	08006271 	.word	0x08006271
 80062c8:	0800641d 	.word	0x0800641d
 80062cc:	08006271 	.word	0x08006271
 80062d0:	08006321 	.word	0x08006321
 80062d4:	08006271 	.word	0x08006271
 80062d8:	08006271 	.word	0x08006271
 80062dc:	080063bd 	.word	0x080063bd
 80062e0:	682b      	ldr	r3, [r5, #0]
 80062e2:	1d1a      	adds	r2, r3, #4
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	602a      	str	r2, [r5, #0]
 80062e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80062ec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80062f0:	2301      	movs	r3, #1
 80062f2:	e0a0      	b.n	8006436 <_printf_i+0x1ee>
 80062f4:	6820      	ldr	r0, [r4, #0]
 80062f6:	682b      	ldr	r3, [r5, #0]
 80062f8:	0607      	lsls	r7, r0, #24
 80062fa:	f103 0104 	add.w	r1, r3, #4
 80062fe:	6029      	str	r1, [r5, #0]
 8006300:	d501      	bpl.n	8006306 <_printf_i+0xbe>
 8006302:	681e      	ldr	r6, [r3, #0]
 8006304:	e003      	b.n	800630e <_printf_i+0xc6>
 8006306:	0646      	lsls	r6, r0, #25
 8006308:	d5fb      	bpl.n	8006302 <_printf_i+0xba>
 800630a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800630e:	2e00      	cmp	r6, #0
 8006310:	da03      	bge.n	800631a <_printf_i+0xd2>
 8006312:	232d      	movs	r3, #45	; 0x2d
 8006314:	4276      	negs	r6, r6
 8006316:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800631a:	230a      	movs	r3, #10
 800631c:	4859      	ldr	r0, [pc, #356]	; (8006484 <_printf_i+0x23c>)
 800631e:	e012      	b.n	8006346 <_printf_i+0xfe>
 8006320:	682b      	ldr	r3, [r5, #0]
 8006322:	6820      	ldr	r0, [r4, #0]
 8006324:	1d19      	adds	r1, r3, #4
 8006326:	6029      	str	r1, [r5, #0]
 8006328:	0605      	lsls	r5, r0, #24
 800632a:	d501      	bpl.n	8006330 <_printf_i+0xe8>
 800632c:	681e      	ldr	r6, [r3, #0]
 800632e:	e002      	b.n	8006336 <_printf_i+0xee>
 8006330:	0641      	lsls	r1, r0, #25
 8006332:	d5fb      	bpl.n	800632c <_printf_i+0xe4>
 8006334:	881e      	ldrh	r6, [r3, #0]
 8006336:	2f6f      	cmp	r7, #111	; 0x6f
 8006338:	bf0c      	ite	eq
 800633a:	2308      	moveq	r3, #8
 800633c:	230a      	movne	r3, #10
 800633e:	4851      	ldr	r0, [pc, #324]	; (8006484 <_printf_i+0x23c>)
 8006340:	2100      	movs	r1, #0
 8006342:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006346:	6865      	ldr	r5, [r4, #4]
 8006348:	2d00      	cmp	r5, #0
 800634a:	bfa8      	it	ge
 800634c:	6821      	ldrge	r1, [r4, #0]
 800634e:	60a5      	str	r5, [r4, #8]
 8006350:	bfa4      	itt	ge
 8006352:	f021 0104 	bicge.w	r1, r1, #4
 8006356:	6021      	strge	r1, [r4, #0]
 8006358:	b90e      	cbnz	r6, 800635e <_printf_i+0x116>
 800635a:	2d00      	cmp	r5, #0
 800635c:	d04b      	beq.n	80063f6 <_printf_i+0x1ae>
 800635e:	4615      	mov	r5, r2
 8006360:	fbb6 f1f3 	udiv	r1, r6, r3
 8006364:	fb03 6711 	mls	r7, r3, r1, r6
 8006368:	5dc7      	ldrb	r7, [r0, r7]
 800636a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800636e:	4637      	mov	r7, r6
 8006370:	42bb      	cmp	r3, r7
 8006372:	460e      	mov	r6, r1
 8006374:	d9f4      	bls.n	8006360 <_printf_i+0x118>
 8006376:	2b08      	cmp	r3, #8
 8006378:	d10b      	bne.n	8006392 <_printf_i+0x14a>
 800637a:	6823      	ldr	r3, [r4, #0]
 800637c:	07de      	lsls	r6, r3, #31
 800637e:	d508      	bpl.n	8006392 <_printf_i+0x14a>
 8006380:	6923      	ldr	r3, [r4, #16]
 8006382:	6861      	ldr	r1, [r4, #4]
 8006384:	4299      	cmp	r1, r3
 8006386:	bfde      	ittt	le
 8006388:	2330      	movle	r3, #48	; 0x30
 800638a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800638e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006392:	1b52      	subs	r2, r2, r5
 8006394:	6122      	str	r2, [r4, #16]
 8006396:	464b      	mov	r3, r9
 8006398:	4621      	mov	r1, r4
 800639a:	4640      	mov	r0, r8
 800639c:	f8cd a000 	str.w	sl, [sp]
 80063a0:	aa03      	add	r2, sp, #12
 80063a2:	f7ff fedf 	bl	8006164 <_printf_common>
 80063a6:	3001      	adds	r0, #1
 80063a8:	d14a      	bne.n	8006440 <_printf_i+0x1f8>
 80063aa:	f04f 30ff 	mov.w	r0, #4294967295
 80063ae:	b004      	add	sp, #16
 80063b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063b4:	6823      	ldr	r3, [r4, #0]
 80063b6:	f043 0320 	orr.w	r3, r3, #32
 80063ba:	6023      	str	r3, [r4, #0]
 80063bc:	2778      	movs	r7, #120	; 0x78
 80063be:	4832      	ldr	r0, [pc, #200]	; (8006488 <_printf_i+0x240>)
 80063c0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80063c4:	6823      	ldr	r3, [r4, #0]
 80063c6:	6829      	ldr	r1, [r5, #0]
 80063c8:	061f      	lsls	r7, r3, #24
 80063ca:	f851 6b04 	ldr.w	r6, [r1], #4
 80063ce:	d402      	bmi.n	80063d6 <_printf_i+0x18e>
 80063d0:	065f      	lsls	r7, r3, #25
 80063d2:	bf48      	it	mi
 80063d4:	b2b6      	uxthmi	r6, r6
 80063d6:	07df      	lsls	r7, r3, #31
 80063d8:	bf48      	it	mi
 80063da:	f043 0320 	orrmi.w	r3, r3, #32
 80063de:	6029      	str	r1, [r5, #0]
 80063e0:	bf48      	it	mi
 80063e2:	6023      	strmi	r3, [r4, #0]
 80063e4:	b91e      	cbnz	r6, 80063ee <_printf_i+0x1a6>
 80063e6:	6823      	ldr	r3, [r4, #0]
 80063e8:	f023 0320 	bic.w	r3, r3, #32
 80063ec:	6023      	str	r3, [r4, #0]
 80063ee:	2310      	movs	r3, #16
 80063f0:	e7a6      	b.n	8006340 <_printf_i+0xf8>
 80063f2:	4824      	ldr	r0, [pc, #144]	; (8006484 <_printf_i+0x23c>)
 80063f4:	e7e4      	b.n	80063c0 <_printf_i+0x178>
 80063f6:	4615      	mov	r5, r2
 80063f8:	e7bd      	b.n	8006376 <_printf_i+0x12e>
 80063fa:	682b      	ldr	r3, [r5, #0]
 80063fc:	6826      	ldr	r6, [r4, #0]
 80063fe:	1d18      	adds	r0, r3, #4
 8006400:	6961      	ldr	r1, [r4, #20]
 8006402:	6028      	str	r0, [r5, #0]
 8006404:	0635      	lsls	r5, r6, #24
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	d501      	bpl.n	800640e <_printf_i+0x1c6>
 800640a:	6019      	str	r1, [r3, #0]
 800640c:	e002      	b.n	8006414 <_printf_i+0x1cc>
 800640e:	0670      	lsls	r0, r6, #25
 8006410:	d5fb      	bpl.n	800640a <_printf_i+0x1c2>
 8006412:	8019      	strh	r1, [r3, #0]
 8006414:	2300      	movs	r3, #0
 8006416:	4615      	mov	r5, r2
 8006418:	6123      	str	r3, [r4, #16]
 800641a:	e7bc      	b.n	8006396 <_printf_i+0x14e>
 800641c:	682b      	ldr	r3, [r5, #0]
 800641e:	2100      	movs	r1, #0
 8006420:	1d1a      	adds	r2, r3, #4
 8006422:	602a      	str	r2, [r5, #0]
 8006424:	681d      	ldr	r5, [r3, #0]
 8006426:	6862      	ldr	r2, [r4, #4]
 8006428:	4628      	mov	r0, r5
 800642a:	f000 fb0c 	bl	8006a46 <memchr>
 800642e:	b108      	cbz	r0, 8006434 <_printf_i+0x1ec>
 8006430:	1b40      	subs	r0, r0, r5
 8006432:	6060      	str	r0, [r4, #4]
 8006434:	6863      	ldr	r3, [r4, #4]
 8006436:	6123      	str	r3, [r4, #16]
 8006438:	2300      	movs	r3, #0
 800643a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800643e:	e7aa      	b.n	8006396 <_printf_i+0x14e>
 8006440:	462a      	mov	r2, r5
 8006442:	4649      	mov	r1, r9
 8006444:	4640      	mov	r0, r8
 8006446:	6923      	ldr	r3, [r4, #16]
 8006448:	47d0      	blx	sl
 800644a:	3001      	adds	r0, #1
 800644c:	d0ad      	beq.n	80063aa <_printf_i+0x162>
 800644e:	6823      	ldr	r3, [r4, #0]
 8006450:	079b      	lsls	r3, r3, #30
 8006452:	d413      	bmi.n	800647c <_printf_i+0x234>
 8006454:	68e0      	ldr	r0, [r4, #12]
 8006456:	9b03      	ldr	r3, [sp, #12]
 8006458:	4298      	cmp	r0, r3
 800645a:	bfb8      	it	lt
 800645c:	4618      	movlt	r0, r3
 800645e:	e7a6      	b.n	80063ae <_printf_i+0x166>
 8006460:	2301      	movs	r3, #1
 8006462:	4632      	mov	r2, r6
 8006464:	4649      	mov	r1, r9
 8006466:	4640      	mov	r0, r8
 8006468:	47d0      	blx	sl
 800646a:	3001      	adds	r0, #1
 800646c:	d09d      	beq.n	80063aa <_printf_i+0x162>
 800646e:	3501      	adds	r5, #1
 8006470:	68e3      	ldr	r3, [r4, #12]
 8006472:	9903      	ldr	r1, [sp, #12]
 8006474:	1a5b      	subs	r3, r3, r1
 8006476:	42ab      	cmp	r3, r5
 8006478:	dcf2      	bgt.n	8006460 <_printf_i+0x218>
 800647a:	e7eb      	b.n	8006454 <_printf_i+0x20c>
 800647c:	2500      	movs	r5, #0
 800647e:	f104 0619 	add.w	r6, r4, #25
 8006482:	e7f5      	b.n	8006470 <_printf_i+0x228>
 8006484:	0800a0dc 	.word	0x0800a0dc
 8006488:	0800a0ed 	.word	0x0800a0ed

0800648c <std>:
 800648c:	2300      	movs	r3, #0
 800648e:	b510      	push	{r4, lr}
 8006490:	4604      	mov	r4, r0
 8006492:	e9c0 3300 	strd	r3, r3, [r0]
 8006496:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800649a:	6083      	str	r3, [r0, #8]
 800649c:	8181      	strh	r1, [r0, #12]
 800649e:	6643      	str	r3, [r0, #100]	; 0x64
 80064a0:	81c2      	strh	r2, [r0, #14]
 80064a2:	6183      	str	r3, [r0, #24]
 80064a4:	4619      	mov	r1, r3
 80064a6:	2208      	movs	r2, #8
 80064a8:	305c      	adds	r0, #92	; 0x5c
 80064aa:	f000 f9f7 	bl	800689c <memset>
 80064ae:	4b0d      	ldr	r3, [pc, #52]	; (80064e4 <std+0x58>)
 80064b0:	6224      	str	r4, [r4, #32]
 80064b2:	6263      	str	r3, [r4, #36]	; 0x24
 80064b4:	4b0c      	ldr	r3, [pc, #48]	; (80064e8 <std+0x5c>)
 80064b6:	62a3      	str	r3, [r4, #40]	; 0x28
 80064b8:	4b0c      	ldr	r3, [pc, #48]	; (80064ec <std+0x60>)
 80064ba:	62e3      	str	r3, [r4, #44]	; 0x2c
 80064bc:	4b0c      	ldr	r3, [pc, #48]	; (80064f0 <std+0x64>)
 80064be:	6323      	str	r3, [r4, #48]	; 0x30
 80064c0:	4b0c      	ldr	r3, [pc, #48]	; (80064f4 <std+0x68>)
 80064c2:	429c      	cmp	r4, r3
 80064c4:	d006      	beq.n	80064d4 <std+0x48>
 80064c6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80064ca:	4294      	cmp	r4, r2
 80064cc:	d002      	beq.n	80064d4 <std+0x48>
 80064ce:	33d0      	adds	r3, #208	; 0xd0
 80064d0:	429c      	cmp	r4, r3
 80064d2:	d105      	bne.n	80064e0 <std+0x54>
 80064d4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80064d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80064dc:	f000 bab0 	b.w	8006a40 <__retarget_lock_init_recursive>
 80064e0:	bd10      	pop	{r4, pc}
 80064e2:	bf00      	nop
 80064e4:	080066ed 	.word	0x080066ed
 80064e8:	0800670f 	.word	0x0800670f
 80064ec:	08006747 	.word	0x08006747
 80064f0:	0800676b 	.word	0x0800676b
 80064f4:	20002b18 	.word	0x20002b18

080064f8 <stdio_exit_handler>:
 80064f8:	4a02      	ldr	r2, [pc, #8]	; (8006504 <stdio_exit_handler+0xc>)
 80064fa:	4903      	ldr	r1, [pc, #12]	; (8006508 <stdio_exit_handler+0x10>)
 80064fc:	4803      	ldr	r0, [pc, #12]	; (800650c <stdio_exit_handler+0x14>)
 80064fe:	f000 b869 	b.w	80065d4 <_fwalk_sglue>
 8006502:	bf00      	nop
 8006504:	20000010 	.word	0x20000010
 8006508:	080083c9 	.word	0x080083c9
 800650c:	2000001c 	.word	0x2000001c

08006510 <cleanup_stdio>:
 8006510:	6841      	ldr	r1, [r0, #4]
 8006512:	4b0c      	ldr	r3, [pc, #48]	; (8006544 <cleanup_stdio+0x34>)
 8006514:	b510      	push	{r4, lr}
 8006516:	4299      	cmp	r1, r3
 8006518:	4604      	mov	r4, r0
 800651a:	d001      	beq.n	8006520 <cleanup_stdio+0x10>
 800651c:	f001 ff54 	bl	80083c8 <_fflush_r>
 8006520:	68a1      	ldr	r1, [r4, #8]
 8006522:	4b09      	ldr	r3, [pc, #36]	; (8006548 <cleanup_stdio+0x38>)
 8006524:	4299      	cmp	r1, r3
 8006526:	d002      	beq.n	800652e <cleanup_stdio+0x1e>
 8006528:	4620      	mov	r0, r4
 800652a:	f001 ff4d 	bl	80083c8 <_fflush_r>
 800652e:	68e1      	ldr	r1, [r4, #12]
 8006530:	4b06      	ldr	r3, [pc, #24]	; (800654c <cleanup_stdio+0x3c>)
 8006532:	4299      	cmp	r1, r3
 8006534:	d004      	beq.n	8006540 <cleanup_stdio+0x30>
 8006536:	4620      	mov	r0, r4
 8006538:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800653c:	f001 bf44 	b.w	80083c8 <_fflush_r>
 8006540:	bd10      	pop	{r4, pc}
 8006542:	bf00      	nop
 8006544:	20002b18 	.word	0x20002b18
 8006548:	20002b80 	.word	0x20002b80
 800654c:	20002be8 	.word	0x20002be8

08006550 <global_stdio_init.part.0>:
 8006550:	b510      	push	{r4, lr}
 8006552:	4b0b      	ldr	r3, [pc, #44]	; (8006580 <global_stdio_init.part.0+0x30>)
 8006554:	4c0b      	ldr	r4, [pc, #44]	; (8006584 <global_stdio_init.part.0+0x34>)
 8006556:	4a0c      	ldr	r2, [pc, #48]	; (8006588 <global_stdio_init.part.0+0x38>)
 8006558:	4620      	mov	r0, r4
 800655a:	601a      	str	r2, [r3, #0]
 800655c:	2104      	movs	r1, #4
 800655e:	2200      	movs	r2, #0
 8006560:	f7ff ff94 	bl	800648c <std>
 8006564:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006568:	2201      	movs	r2, #1
 800656a:	2109      	movs	r1, #9
 800656c:	f7ff ff8e 	bl	800648c <std>
 8006570:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006574:	2202      	movs	r2, #2
 8006576:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800657a:	2112      	movs	r1, #18
 800657c:	f7ff bf86 	b.w	800648c <std>
 8006580:	20002c50 	.word	0x20002c50
 8006584:	20002b18 	.word	0x20002b18
 8006588:	080064f9 	.word	0x080064f9

0800658c <__sfp_lock_acquire>:
 800658c:	4801      	ldr	r0, [pc, #4]	; (8006594 <__sfp_lock_acquire+0x8>)
 800658e:	f000 ba58 	b.w	8006a42 <__retarget_lock_acquire_recursive>
 8006592:	bf00      	nop
 8006594:	20002c59 	.word	0x20002c59

08006598 <__sfp_lock_release>:
 8006598:	4801      	ldr	r0, [pc, #4]	; (80065a0 <__sfp_lock_release+0x8>)
 800659a:	f000 ba53 	b.w	8006a44 <__retarget_lock_release_recursive>
 800659e:	bf00      	nop
 80065a0:	20002c59 	.word	0x20002c59

080065a4 <__sinit>:
 80065a4:	b510      	push	{r4, lr}
 80065a6:	4604      	mov	r4, r0
 80065a8:	f7ff fff0 	bl	800658c <__sfp_lock_acquire>
 80065ac:	6a23      	ldr	r3, [r4, #32]
 80065ae:	b11b      	cbz	r3, 80065b8 <__sinit+0x14>
 80065b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065b4:	f7ff bff0 	b.w	8006598 <__sfp_lock_release>
 80065b8:	4b04      	ldr	r3, [pc, #16]	; (80065cc <__sinit+0x28>)
 80065ba:	6223      	str	r3, [r4, #32]
 80065bc:	4b04      	ldr	r3, [pc, #16]	; (80065d0 <__sinit+0x2c>)
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d1f5      	bne.n	80065b0 <__sinit+0xc>
 80065c4:	f7ff ffc4 	bl	8006550 <global_stdio_init.part.0>
 80065c8:	e7f2      	b.n	80065b0 <__sinit+0xc>
 80065ca:	bf00      	nop
 80065cc:	08006511 	.word	0x08006511
 80065d0:	20002c50 	.word	0x20002c50

080065d4 <_fwalk_sglue>:
 80065d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80065d8:	4607      	mov	r7, r0
 80065da:	4688      	mov	r8, r1
 80065dc:	4614      	mov	r4, r2
 80065de:	2600      	movs	r6, #0
 80065e0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80065e4:	f1b9 0901 	subs.w	r9, r9, #1
 80065e8:	d505      	bpl.n	80065f6 <_fwalk_sglue+0x22>
 80065ea:	6824      	ldr	r4, [r4, #0]
 80065ec:	2c00      	cmp	r4, #0
 80065ee:	d1f7      	bne.n	80065e0 <_fwalk_sglue+0xc>
 80065f0:	4630      	mov	r0, r6
 80065f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80065f6:	89ab      	ldrh	r3, [r5, #12]
 80065f8:	2b01      	cmp	r3, #1
 80065fa:	d907      	bls.n	800660c <_fwalk_sglue+0x38>
 80065fc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006600:	3301      	adds	r3, #1
 8006602:	d003      	beq.n	800660c <_fwalk_sglue+0x38>
 8006604:	4629      	mov	r1, r5
 8006606:	4638      	mov	r0, r7
 8006608:	47c0      	blx	r8
 800660a:	4306      	orrs	r6, r0
 800660c:	3568      	adds	r5, #104	; 0x68
 800660e:	e7e9      	b.n	80065e4 <_fwalk_sglue+0x10>

08006610 <iprintf>:
 8006610:	b40f      	push	{r0, r1, r2, r3}
 8006612:	b507      	push	{r0, r1, r2, lr}
 8006614:	4906      	ldr	r1, [pc, #24]	; (8006630 <iprintf+0x20>)
 8006616:	ab04      	add	r3, sp, #16
 8006618:	6808      	ldr	r0, [r1, #0]
 800661a:	f853 2b04 	ldr.w	r2, [r3], #4
 800661e:	6881      	ldr	r1, [r0, #8]
 8006620:	9301      	str	r3, [sp, #4]
 8006622:	f001 fd35 	bl	8008090 <_vfiprintf_r>
 8006626:	b003      	add	sp, #12
 8006628:	f85d eb04 	ldr.w	lr, [sp], #4
 800662c:	b004      	add	sp, #16
 800662e:	4770      	bx	lr
 8006630:	20000068 	.word	0x20000068

08006634 <_puts_r>:
 8006634:	6a03      	ldr	r3, [r0, #32]
 8006636:	b570      	push	{r4, r5, r6, lr}
 8006638:	4605      	mov	r5, r0
 800663a:	460e      	mov	r6, r1
 800663c:	6884      	ldr	r4, [r0, #8]
 800663e:	b90b      	cbnz	r3, 8006644 <_puts_r+0x10>
 8006640:	f7ff ffb0 	bl	80065a4 <__sinit>
 8006644:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006646:	07db      	lsls	r3, r3, #31
 8006648:	d405      	bmi.n	8006656 <_puts_r+0x22>
 800664a:	89a3      	ldrh	r3, [r4, #12]
 800664c:	0598      	lsls	r0, r3, #22
 800664e:	d402      	bmi.n	8006656 <_puts_r+0x22>
 8006650:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006652:	f000 f9f6 	bl	8006a42 <__retarget_lock_acquire_recursive>
 8006656:	89a3      	ldrh	r3, [r4, #12]
 8006658:	0719      	lsls	r1, r3, #28
 800665a:	d513      	bpl.n	8006684 <_puts_r+0x50>
 800665c:	6923      	ldr	r3, [r4, #16]
 800665e:	b18b      	cbz	r3, 8006684 <_puts_r+0x50>
 8006660:	3e01      	subs	r6, #1
 8006662:	68a3      	ldr	r3, [r4, #8]
 8006664:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006668:	3b01      	subs	r3, #1
 800666a:	60a3      	str	r3, [r4, #8]
 800666c:	b9e9      	cbnz	r1, 80066aa <_puts_r+0x76>
 800666e:	2b00      	cmp	r3, #0
 8006670:	da2e      	bge.n	80066d0 <_puts_r+0x9c>
 8006672:	4622      	mov	r2, r4
 8006674:	210a      	movs	r1, #10
 8006676:	4628      	mov	r0, r5
 8006678:	f000 f87b 	bl	8006772 <__swbuf_r>
 800667c:	3001      	adds	r0, #1
 800667e:	d007      	beq.n	8006690 <_puts_r+0x5c>
 8006680:	250a      	movs	r5, #10
 8006682:	e007      	b.n	8006694 <_puts_r+0x60>
 8006684:	4621      	mov	r1, r4
 8006686:	4628      	mov	r0, r5
 8006688:	f000 f8b0 	bl	80067ec <__swsetup_r>
 800668c:	2800      	cmp	r0, #0
 800668e:	d0e7      	beq.n	8006660 <_puts_r+0x2c>
 8006690:	f04f 35ff 	mov.w	r5, #4294967295
 8006694:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006696:	07da      	lsls	r2, r3, #31
 8006698:	d405      	bmi.n	80066a6 <_puts_r+0x72>
 800669a:	89a3      	ldrh	r3, [r4, #12]
 800669c:	059b      	lsls	r3, r3, #22
 800669e:	d402      	bmi.n	80066a6 <_puts_r+0x72>
 80066a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80066a2:	f000 f9cf 	bl	8006a44 <__retarget_lock_release_recursive>
 80066a6:	4628      	mov	r0, r5
 80066a8:	bd70      	pop	{r4, r5, r6, pc}
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	da04      	bge.n	80066b8 <_puts_r+0x84>
 80066ae:	69a2      	ldr	r2, [r4, #24]
 80066b0:	429a      	cmp	r2, r3
 80066b2:	dc06      	bgt.n	80066c2 <_puts_r+0x8e>
 80066b4:	290a      	cmp	r1, #10
 80066b6:	d004      	beq.n	80066c2 <_puts_r+0x8e>
 80066b8:	6823      	ldr	r3, [r4, #0]
 80066ba:	1c5a      	adds	r2, r3, #1
 80066bc:	6022      	str	r2, [r4, #0]
 80066be:	7019      	strb	r1, [r3, #0]
 80066c0:	e7cf      	b.n	8006662 <_puts_r+0x2e>
 80066c2:	4622      	mov	r2, r4
 80066c4:	4628      	mov	r0, r5
 80066c6:	f000 f854 	bl	8006772 <__swbuf_r>
 80066ca:	3001      	adds	r0, #1
 80066cc:	d1c9      	bne.n	8006662 <_puts_r+0x2e>
 80066ce:	e7df      	b.n	8006690 <_puts_r+0x5c>
 80066d0:	250a      	movs	r5, #10
 80066d2:	6823      	ldr	r3, [r4, #0]
 80066d4:	1c5a      	adds	r2, r3, #1
 80066d6:	6022      	str	r2, [r4, #0]
 80066d8:	701d      	strb	r5, [r3, #0]
 80066da:	e7db      	b.n	8006694 <_puts_r+0x60>

080066dc <puts>:
 80066dc:	4b02      	ldr	r3, [pc, #8]	; (80066e8 <puts+0xc>)
 80066de:	4601      	mov	r1, r0
 80066e0:	6818      	ldr	r0, [r3, #0]
 80066e2:	f7ff bfa7 	b.w	8006634 <_puts_r>
 80066e6:	bf00      	nop
 80066e8:	20000068 	.word	0x20000068

080066ec <__sread>:
 80066ec:	b510      	push	{r4, lr}
 80066ee:	460c      	mov	r4, r1
 80066f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066f4:	f000 f956 	bl	80069a4 <_read_r>
 80066f8:	2800      	cmp	r0, #0
 80066fa:	bfab      	itete	ge
 80066fc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80066fe:	89a3      	ldrhlt	r3, [r4, #12]
 8006700:	181b      	addge	r3, r3, r0
 8006702:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006706:	bfac      	ite	ge
 8006708:	6563      	strge	r3, [r4, #84]	; 0x54
 800670a:	81a3      	strhlt	r3, [r4, #12]
 800670c:	bd10      	pop	{r4, pc}

0800670e <__swrite>:
 800670e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006712:	461f      	mov	r7, r3
 8006714:	898b      	ldrh	r3, [r1, #12]
 8006716:	4605      	mov	r5, r0
 8006718:	05db      	lsls	r3, r3, #23
 800671a:	460c      	mov	r4, r1
 800671c:	4616      	mov	r6, r2
 800671e:	d505      	bpl.n	800672c <__swrite+0x1e>
 8006720:	2302      	movs	r3, #2
 8006722:	2200      	movs	r2, #0
 8006724:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006728:	f000 f92a 	bl	8006980 <_lseek_r>
 800672c:	89a3      	ldrh	r3, [r4, #12]
 800672e:	4632      	mov	r2, r6
 8006730:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006734:	81a3      	strh	r3, [r4, #12]
 8006736:	4628      	mov	r0, r5
 8006738:	463b      	mov	r3, r7
 800673a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800673e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006742:	f000 b941 	b.w	80069c8 <_write_r>

08006746 <__sseek>:
 8006746:	b510      	push	{r4, lr}
 8006748:	460c      	mov	r4, r1
 800674a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800674e:	f000 f917 	bl	8006980 <_lseek_r>
 8006752:	1c43      	adds	r3, r0, #1
 8006754:	89a3      	ldrh	r3, [r4, #12]
 8006756:	bf15      	itete	ne
 8006758:	6560      	strne	r0, [r4, #84]	; 0x54
 800675a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800675e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006762:	81a3      	strheq	r3, [r4, #12]
 8006764:	bf18      	it	ne
 8006766:	81a3      	strhne	r3, [r4, #12]
 8006768:	bd10      	pop	{r4, pc}

0800676a <__sclose>:
 800676a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800676e:	f000 b8a1 	b.w	80068b4 <_close_r>

08006772 <__swbuf_r>:
 8006772:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006774:	460e      	mov	r6, r1
 8006776:	4614      	mov	r4, r2
 8006778:	4605      	mov	r5, r0
 800677a:	b118      	cbz	r0, 8006784 <__swbuf_r+0x12>
 800677c:	6a03      	ldr	r3, [r0, #32]
 800677e:	b90b      	cbnz	r3, 8006784 <__swbuf_r+0x12>
 8006780:	f7ff ff10 	bl	80065a4 <__sinit>
 8006784:	69a3      	ldr	r3, [r4, #24]
 8006786:	60a3      	str	r3, [r4, #8]
 8006788:	89a3      	ldrh	r3, [r4, #12]
 800678a:	071a      	lsls	r2, r3, #28
 800678c:	d525      	bpl.n	80067da <__swbuf_r+0x68>
 800678e:	6923      	ldr	r3, [r4, #16]
 8006790:	b31b      	cbz	r3, 80067da <__swbuf_r+0x68>
 8006792:	6823      	ldr	r3, [r4, #0]
 8006794:	6922      	ldr	r2, [r4, #16]
 8006796:	b2f6      	uxtb	r6, r6
 8006798:	1a98      	subs	r0, r3, r2
 800679a:	6963      	ldr	r3, [r4, #20]
 800679c:	4637      	mov	r7, r6
 800679e:	4283      	cmp	r3, r0
 80067a0:	dc04      	bgt.n	80067ac <__swbuf_r+0x3a>
 80067a2:	4621      	mov	r1, r4
 80067a4:	4628      	mov	r0, r5
 80067a6:	f001 fe0f 	bl	80083c8 <_fflush_r>
 80067aa:	b9e0      	cbnz	r0, 80067e6 <__swbuf_r+0x74>
 80067ac:	68a3      	ldr	r3, [r4, #8]
 80067ae:	3b01      	subs	r3, #1
 80067b0:	60a3      	str	r3, [r4, #8]
 80067b2:	6823      	ldr	r3, [r4, #0]
 80067b4:	1c5a      	adds	r2, r3, #1
 80067b6:	6022      	str	r2, [r4, #0]
 80067b8:	701e      	strb	r6, [r3, #0]
 80067ba:	6962      	ldr	r2, [r4, #20]
 80067bc:	1c43      	adds	r3, r0, #1
 80067be:	429a      	cmp	r2, r3
 80067c0:	d004      	beq.n	80067cc <__swbuf_r+0x5a>
 80067c2:	89a3      	ldrh	r3, [r4, #12]
 80067c4:	07db      	lsls	r3, r3, #31
 80067c6:	d506      	bpl.n	80067d6 <__swbuf_r+0x64>
 80067c8:	2e0a      	cmp	r6, #10
 80067ca:	d104      	bne.n	80067d6 <__swbuf_r+0x64>
 80067cc:	4621      	mov	r1, r4
 80067ce:	4628      	mov	r0, r5
 80067d0:	f001 fdfa 	bl	80083c8 <_fflush_r>
 80067d4:	b938      	cbnz	r0, 80067e6 <__swbuf_r+0x74>
 80067d6:	4638      	mov	r0, r7
 80067d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80067da:	4621      	mov	r1, r4
 80067dc:	4628      	mov	r0, r5
 80067de:	f000 f805 	bl	80067ec <__swsetup_r>
 80067e2:	2800      	cmp	r0, #0
 80067e4:	d0d5      	beq.n	8006792 <__swbuf_r+0x20>
 80067e6:	f04f 37ff 	mov.w	r7, #4294967295
 80067ea:	e7f4      	b.n	80067d6 <__swbuf_r+0x64>

080067ec <__swsetup_r>:
 80067ec:	b538      	push	{r3, r4, r5, lr}
 80067ee:	4b2a      	ldr	r3, [pc, #168]	; (8006898 <__swsetup_r+0xac>)
 80067f0:	4605      	mov	r5, r0
 80067f2:	6818      	ldr	r0, [r3, #0]
 80067f4:	460c      	mov	r4, r1
 80067f6:	b118      	cbz	r0, 8006800 <__swsetup_r+0x14>
 80067f8:	6a03      	ldr	r3, [r0, #32]
 80067fa:	b90b      	cbnz	r3, 8006800 <__swsetup_r+0x14>
 80067fc:	f7ff fed2 	bl	80065a4 <__sinit>
 8006800:	89a3      	ldrh	r3, [r4, #12]
 8006802:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006806:	0718      	lsls	r0, r3, #28
 8006808:	d422      	bmi.n	8006850 <__swsetup_r+0x64>
 800680a:	06d9      	lsls	r1, r3, #27
 800680c:	d407      	bmi.n	800681e <__swsetup_r+0x32>
 800680e:	2309      	movs	r3, #9
 8006810:	602b      	str	r3, [r5, #0]
 8006812:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006816:	f04f 30ff 	mov.w	r0, #4294967295
 800681a:	81a3      	strh	r3, [r4, #12]
 800681c:	e034      	b.n	8006888 <__swsetup_r+0x9c>
 800681e:	0758      	lsls	r0, r3, #29
 8006820:	d512      	bpl.n	8006848 <__swsetup_r+0x5c>
 8006822:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006824:	b141      	cbz	r1, 8006838 <__swsetup_r+0x4c>
 8006826:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800682a:	4299      	cmp	r1, r3
 800682c:	d002      	beq.n	8006834 <__swsetup_r+0x48>
 800682e:	4628      	mov	r0, r5
 8006830:	f000 ff92 	bl	8007758 <_free_r>
 8006834:	2300      	movs	r3, #0
 8006836:	6363      	str	r3, [r4, #52]	; 0x34
 8006838:	89a3      	ldrh	r3, [r4, #12]
 800683a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800683e:	81a3      	strh	r3, [r4, #12]
 8006840:	2300      	movs	r3, #0
 8006842:	6063      	str	r3, [r4, #4]
 8006844:	6923      	ldr	r3, [r4, #16]
 8006846:	6023      	str	r3, [r4, #0]
 8006848:	89a3      	ldrh	r3, [r4, #12]
 800684a:	f043 0308 	orr.w	r3, r3, #8
 800684e:	81a3      	strh	r3, [r4, #12]
 8006850:	6923      	ldr	r3, [r4, #16]
 8006852:	b94b      	cbnz	r3, 8006868 <__swsetup_r+0x7c>
 8006854:	89a3      	ldrh	r3, [r4, #12]
 8006856:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800685a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800685e:	d003      	beq.n	8006868 <__swsetup_r+0x7c>
 8006860:	4621      	mov	r1, r4
 8006862:	4628      	mov	r0, r5
 8006864:	f001 fdfd 	bl	8008462 <__smakebuf_r>
 8006868:	89a0      	ldrh	r0, [r4, #12]
 800686a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800686e:	f010 0301 	ands.w	r3, r0, #1
 8006872:	d00a      	beq.n	800688a <__swsetup_r+0x9e>
 8006874:	2300      	movs	r3, #0
 8006876:	60a3      	str	r3, [r4, #8]
 8006878:	6963      	ldr	r3, [r4, #20]
 800687a:	425b      	negs	r3, r3
 800687c:	61a3      	str	r3, [r4, #24]
 800687e:	6923      	ldr	r3, [r4, #16]
 8006880:	b943      	cbnz	r3, 8006894 <__swsetup_r+0xa8>
 8006882:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006886:	d1c4      	bne.n	8006812 <__swsetup_r+0x26>
 8006888:	bd38      	pop	{r3, r4, r5, pc}
 800688a:	0781      	lsls	r1, r0, #30
 800688c:	bf58      	it	pl
 800688e:	6963      	ldrpl	r3, [r4, #20]
 8006890:	60a3      	str	r3, [r4, #8]
 8006892:	e7f4      	b.n	800687e <__swsetup_r+0x92>
 8006894:	2000      	movs	r0, #0
 8006896:	e7f7      	b.n	8006888 <__swsetup_r+0x9c>
 8006898:	20000068 	.word	0x20000068

0800689c <memset>:
 800689c:	4603      	mov	r3, r0
 800689e:	4402      	add	r2, r0
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d100      	bne.n	80068a6 <memset+0xa>
 80068a4:	4770      	bx	lr
 80068a6:	f803 1b01 	strb.w	r1, [r3], #1
 80068aa:	e7f9      	b.n	80068a0 <memset+0x4>

080068ac <_localeconv_r>:
 80068ac:	4800      	ldr	r0, [pc, #0]	; (80068b0 <_localeconv_r+0x4>)
 80068ae:	4770      	bx	lr
 80068b0:	2000015c 	.word	0x2000015c

080068b4 <_close_r>:
 80068b4:	b538      	push	{r3, r4, r5, lr}
 80068b6:	2300      	movs	r3, #0
 80068b8:	4d05      	ldr	r5, [pc, #20]	; (80068d0 <_close_r+0x1c>)
 80068ba:	4604      	mov	r4, r0
 80068bc:	4608      	mov	r0, r1
 80068be:	602b      	str	r3, [r5, #0]
 80068c0:	f7fc fd7a 	bl	80033b8 <_close>
 80068c4:	1c43      	adds	r3, r0, #1
 80068c6:	d102      	bne.n	80068ce <_close_r+0x1a>
 80068c8:	682b      	ldr	r3, [r5, #0]
 80068ca:	b103      	cbz	r3, 80068ce <_close_r+0x1a>
 80068cc:	6023      	str	r3, [r4, #0]
 80068ce:	bd38      	pop	{r3, r4, r5, pc}
 80068d0:	20002c54 	.word	0x20002c54

080068d4 <_reclaim_reent>:
 80068d4:	4b29      	ldr	r3, [pc, #164]	; (800697c <_reclaim_reent+0xa8>)
 80068d6:	b570      	push	{r4, r5, r6, lr}
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	4604      	mov	r4, r0
 80068dc:	4283      	cmp	r3, r0
 80068de:	d04b      	beq.n	8006978 <_reclaim_reent+0xa4>
 80068e0:	69c3      	ldr	r3, [r0, #28]
 80068e2:	b143      	cbz	r3, 80068f6 <_reclaim_reent+0x22>
 80068e4:	68db      	ldr	r3, [r3, #12]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d144      	bne.n	8006974 <_reclaim_reent+0xa0>
 80068ea:	69e3      	ldr	r3, [r4, #28]
 80068ec:	6819      	ldr	r1, [r3, #0]
 80068ee:	b111      	cbz	r1, 80068f6 <_reclaim_reent+0x22>
 80068f0:	4620      	mov	r0, r4
 80068f2:	f000 ff31 	bl	8007758 <_free_r>
 80068f6:	6961      	ldr	r1, [r4, #20]
 80068f8:	b111      	cbz	r1, 8006900 <_reclaim_reent+0x2c>
 80068fa:	4620      	mov	r0, r4
 80068fc:	f000 ff2c 	bl	8007758 <_free_r>
 8006900:	69e1      	ldr	r1, [r4, #28]
 8006902:	b111      	cbz	r1, 800690a <_reclaim_reent+0x36>
 8006904:	4620      	mov	r0, r4
 8006906:	f000 ff27 	bl	8007758 <_free_r>
 800690a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800690c:	b111      	cbz	r1, 8006914 <_reclaim_reent+0x40>
 800690e:	4620      	mov	r0, r4
 8006910:	f000 ff22 	bl	8007758 <_free_r>
 8006914:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006916:	b111      	cbz	r1, 800691e <_reclaim_reent+0x4a>
 8006918:	4620      	mov	r0, r4
 800691a:	f000 ff1d 	bl	8007758 <_free_r>
 800691e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8006920:	b111      	cbz	r1, 8006928 <_reclaim_reent+0x54>
 8006922:	4620      	mov	r0, r4
 8006924:	f000 ff18 	bl	8007758 <_free_r>
 8006928:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800692a:	b111      	cbz	r1, 8006932 <_reclaim_reent+0x5e>
 800692c:	4620      	mov	r0, r4
 800692e:	f000 ff13 	bl	8007758 <_free_r>
 8006932:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8006934:	b111      	cbz	r1, 800693c <_reclaim_reent+0x68>
 8006936:	4620      	mov	r0, r4
 8006938:	f000 ff0e 	bl	8007758 <_free_r>
 800693c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800693e:	b111      	cbz	r1, 8006946 <_reclaim_reent+0x72>
 8006940:	4620      	mov	r0, r4
 8006942:	f000 ff09 	bl	8007758 <_free_r>
 8006946:	6a23      	ldr	r3, [r4, #32]
 8006948:	b1b3      	cbz	r3, 8006978 <_reclaim_reent+0xa4>
 800694a:	4620      	mov	r0, r4
 800694c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006950:	4718      	bx	r3
 8006952:	5949      	ldr	r1, [r1, r5]
 8006954:	b941      	cbnz	r1, 8006968 <_reclaim_reent+0x94>
 8006956:	3504      	adds	r5, #4
 8006958:	69e3      	ldr	r3, [r4, #28]
 800695a:	2d80      	cmp	r5, #128	; 0x80
 800695c:	68d9      	ldr	r1, [r3, #12]
 800695e:	d1f8      	bne.n	8006952 <_reclaim_reent+0x7e>
 8006960:	4620      	mov	r0, r4
 8006962:	f000 fef9 	bl	8007758 <_free_r>
 8006966:	e7c0      	b.n	80068ea <_reclaim_reent+0x16>
 8006968:	680e      	ldr	r6, [r1, #0]
 800696a:	4620      	mov	r0, r4
 800696c:	f000 fef4 	bl	8007758 <_free_r>
 8006970:	4631      	mov	r1, r6
 8006972:	e7ef      	b.n	8006954 <_reclaim_reent+0x80>
 8006974:	2500      	movs	r5, #0
 8006976:	e7ef      	b.n	8006958 <_reclaim_reent+0x84>
 8006978:	bd70      	pop	{r4, r5, r6, pc}
 800697a:	bf00      	nop
 800697c:	20000068 	.word	0x20000068

08006980 <_lseek_r>:
 8006980:	b538      	push	{r3, r4, r5, lr}
 8006982:	4604      	mov	r4, r0
 8006984:	4608      	mov	r0, r1
 8006986:	4611      	mov	r1, r2
 8006988:	2200      	movs	r2, #0
 800698a:	4d05      	ldr	r5, [pc, #20]	; (80069a0 <_lseek_r+0x20>)
 800698c:	602a      	str	r2, [r5, #0]
 800698e:	461a      	mov	r2, r3
 8006990:	f7fc fd36 	bl	8003400 <_lseek>
 8006994:	1c43      	adds	r3, r0, #1
 8006996:	d102      	bne.n	800699e <_lseek_r+0x1e>
 8006998:	682b      	ldr	r3, [r5, #0]
 800699a:	b103      	cbz	r3, 800699e <_lseek_r+0x1e>
 800699c:	6023      	str	r3, [r4, #0]
 800699e:	bd38      	pop	{r3, r4, r5, pc}
 80069a0:	20002c54 	.word	0x20002c54

080069a4 <_read_r>:
 80069a4:	b538      	push	{r3, r4, r5, lr}
 80069a6:	4604      	mov	r4, r0
 80069a8:	4608      	mov	r0, r1
 80069aa:	4611      	mov	r1, r2
 80069ac:	2200      	movs	r2, #0
 80069ae:	4d05      	ldr	r5, [pc, #20]	; (80069c4 <_read_r+0x20>)
 80069b0:	602a      	str	r2, [r5, #0]
 80069b2:	461a      	mov	r2, r3
 80069b4:	f7fc fce3 	bl	800337e <_read>
 80069b8:	1c43      	adds	r3, r0, #1
 80069ba:	d102      	bne.n	80069c2 <_read_r+0x1e>
 80069bc:	682b      	ldr	r3, [r5, #0]
 80069be:	b103      	cbz	r3, 80069c2 <_read_r+0x1e>
 80069c0:	6023      	str	r3, [r4, #0]
 80069c2:	bd38      	pop	{r3, r4, r5, pc}
 80069c4:	20002c54 	.word	0x20002c54

080069c8 <_write_r>:
 80069c8:	b538      	push	{r3, r4, r5, lr}
 80069ca:	4604      	mov	r4, r0
 80069cc:	4608      	mov	r0, r1
 80069ce:	4611      	mov	r1, r2
 80069d0:	2200      	movs	r2, #0
 80069d2:	4d05      	ldr	r5, [pc, #20]	; (80069e8 <_write_r+0x20>)
 80069d4:	602a      	str	r2, [r5, #0]
 80069d6:	461a      	mov	r2, r3
 80069d8:	f7fc f9c8 	bl	8002d6c <_write>
 80069dc:	1c43      	adds	r3, r0, #1
 80069de:	d102      	bne.n	80069e6 <_write_r+0x1e>
 80069e0:	682b      	ldr	r3, [r5, #0]
 80069e2:	b103      	cbz	r3, 80069e6 <_write_r+0x1e>
 80069e4:	6023      	str	r3, [r4, #0]
 80069e6:	bd38      	pop	{r3, r4, r5, pc}
 80069e8:	20002c54 	.word	0x20002c54

080069ec <__errno>:
 80069ec:	4b01      	ldr	r3, [pc, #4]	; (80069f4 <__errno+0x8>)
 80069ee:	6818      	ldr	r0, [r3, #0]
 80069f0:	4770      	bx	lr
 80069f2:	bf00      	nop
 80069f4:	20000068 	.word	0x20000068

080069f8 <__libc_init_array>:
 80069f8:	b570      	push	{r4, r5, r6, lr}
 80069fa:	2600      	movs	r6, #0
 80069fc:	4d0c      	ldr	r5, [pc, #48]	; (8006a30 <__libc_init_array+0x38>)
 80069fe:	4c0d      	ldr	r4, [pc, #52]	; (8006a34 <__libc_init_array+0x3c>)
 8006a00:	1b64      	subs	r4, r4, r5
 8006a02:	10a4      	asrs	r4, r4, #2
 8006a04:	42a6      	cmp	r6, r4
 8006a06:	d109      	bne.n	8006a1c <__libc_init_array+0x24>
 8006a08:	f002 fdf8 	bl	80095fc <_init>
 8006a0c:	2600      	movs	r6, #0
 8006a0e:	4d0a      	ldr	r5, [pc, #40]	; (8006a38 <__libc_init_array+0x40>)
 8006a10:	4c0a      	ldr	r4, [pc, #40]	; (8006a3c <__libc_init_array+0x44>)
 8006a12:	1b64      	subs	r4, r4, r5
 8006a14:	10a4      	asrs	r4, r4, #2
 8006a16:	42a6      	cmp	r6, r4
 8006a18:	d105      	bne.n	8006a26 <__libc_init_array+0x2e>
 8006a1a:	bd70      	pop	{r4, r5, r6, pc}
 8006a1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a20:	4798      	blx	r3
 8006a22:	3601      	adds	r6, #1
 8006a24:	e7ee      	b.n	8006a04 <__libc_init_array+0xc>
 8006a26:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a2a:	4798      	blx	r3
 8006a2c:	3601      	adds	r6, #1
 8006a2e:	e7f2      	b.n	8006a16 <__libc_init_array+0x1e>
 8006a30:	0800a470 	.word	0x0800a470
 8006a34:	0800a470 	.word	0x0800a470
 8006a38:	0800a470 	.word	0x0800a470
 8006a3c:	0800a474 	.word	0x0800a474

08006a40 <__retarget_lock_init_recursive>:
 8006a40:	4770      	bx	lr

08006a42 <__retarget_lock_acquire_recursive>:
 8006a42:	4770      	bx	lr

08006a44 <__retarget_lock_release_recursive>:
 8006a44:	4770      	bx	lr

08006a46 <memchr>:
 8006a46:	4603      	mov	r3, r0
 8006a48:	b510      	push	{r4, lr}
 8006a4a:	b2c9      	uxtb	r1, r1
 8006a4c:	4402      	add	r2, r0
 8006a4e:	4293      	cmp	r3, r2
 8006a50:	4618      	mov	r0, r3
 8006a52:	d101      	bne.n	8006a58 <memchr+0x12>
 8006a54:	2000      	movs	r0, #0
 8006a56:	e003      	b.n	8006a60 <memchr+0x1a>
 8006a58:	7804      	ldrb	r4, [r0, #0]
 8006a5a:	3301      	adds	r3, #1
 8006a5c:	428c      	cmp	r4, r1
 8006a5e:	d1f6      	bne.n	8006a4e <memchr+0x8>
 8006a60:	bd10      	pop	{r4, pc}

08006a62 <memcpy>:
 8006a62:	440a      	add	r2, r1
 8006a64:	4291      	cmp	r1, r2
 8006a66:	f100 33ff 	add.w	r3, r0, #4294967295
 8006a6a:	d100      	bne.n	8006a6e <memcpy+0xc>
 8006a6c:	4770      	bx	lr
 8006a6e:	b510      	push	{r4, lr}
 8006a70:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006a74:	4291      	cmp	r1, r2
 8006a76:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006a7a:	d1f9      	bne.n	8006a70 <memcpy+0xe>
 8006a7c:	bd10      	pop	{r4, pc}

08006a7e <quorem>:
 8006a7e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a82:	6903      	ldr	r3, [r0, #16]
 8006a84:	690c      	ldr	r4, [r1, #16]
 8006a86:	4607      	mov	r7, r0
 8006a88:	42a3      	cmp	r3, r4
 8006a8a:	db7f      	blt.n	8006b8c <quorem+0x10e>
 8006a8c:	3c01      	subs	r4, #1
 8006a8e:	f100 0514 	add.w	r5, r0, #20
 8006a92:	f101 0814 	add.w	r8, r1, #20
 8006a96:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006a9a:	9301      	str	r3, [sp, #4]
 8006a9c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006aa0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006aa4:	3301      	adds	r3, #1
 8006aa6:	429a      	cmp	r2, r3
 8006aa8:	fbb2 f6f3 	udiv	r6, r2, r3
 8006aac:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006ab0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006ab4:	d331      	bcc.n	8006b1a <quorem+0x9c>
 8006ab6:	f04f 0e00 	mov.w	lr, #0
 8006aba:	4640      	mov	r0, r8
 8006abc:	46ac      	mov	ip, r5
 8006abe:	46f2      	mov	sl, lr
 8006ac0:	f850 2b04 	ldr.w	r2, [r0], #4
 8006ac4:	b293      	uxth	r3, r2
 8006ac6:	fb06 e303 	mla	r3, r6, r3, lr
 8006aca:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006ace:	0c1a      	lsrs	r2, r3, #16
 8006ad0:	b29b      	uxth	r3, r3
 8006ad2:	fb06 220e 	mla	r2, r6, lr, r2
 8006ad6:	ebaa 0303 	sub.w	r3, sl, r3
 8006ada:	f8dc a000 	ldr.w	sl, [ip]
 8006ade:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006ae2:	fa1f fa8a 	uxth.w	sl, sl
 8006ae6:	4453      	add	r3, sl
 8006ae8:	f8dc a000 	ldr.w	sl, [ip]
 8006aec:	b292      	uxth	r2, r2
 8006aee:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006af2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006af6:	b29b      	uxth	r3, r3
 8006af8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006afc:	4581      	cmp	r9, r0
 8006afe:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006b02:	f84c 3b04 	str.w	r3, [ip], #4
 8006b06:	d2db      	bcs.n	8006ac0 <quorem+0x42>
 8006b08:	f855 300b 	ldr.w	r3, [r5, fp]
 8006b0c:	b92b      	cbnz	r3, 8006b1a <quorem+0x9c>
 8006b0e:	9b01      	ldr	r3, [sp, #4]
 8006b10:	3b04      	subs	r3, #4
 8006b12:	429d      	cmp	r5, r3
 8006b14:	461a      	mov	r2, r3
 8006b16:	d32d      	bcc.n	8006b74 <quorem+0xf6>
 8006b18:	613c      	str	r4, [r7, #16]
 8006b1a:	4638      	mov	r0, r7
 8006b1c:	f001 f992 	bl	8007e44 <__mcmp>
 8006b20:	2800      	cmp	r0, #0
 8006b22:	db23      	blt.n	8006b6c <quorem+0xee>
 8006b24:	4629      	mov	r1, r5
 8006b26:	2000      	movs	r0, #0
 8006b28:	3601      	adds	r6, #1
 8006b2a:	f858 2b04 	ldr.w	r2, [r8], #4
 8006b2e:	f8d1 c000 	ldr.w	ip, [r1]
 8006b32:	b293      	uxth	r3, r2
 8006b34:	1ac3      	subs	r3, r0, r3
 8006b36:	0c12      	lsrs	r2, r2, #16
 8006b38:	fa1f f08c 	uxth.w	r0, ip
 8006b3c:	4403      	add	r3, r0
 8006b3e:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8006b42:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006b46:	b29b      	uxth	r3, r3
 8006b48:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006b4c:	45c1      	cmp	r9, r8
 8006b4e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006b52:	f841 3b04 	str.w	r3, [r1], #4
 8006b56:	d2e8      	bcs.n	8006b2a <quorem+0xac>
 8006b58:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006b5c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006b60:	b922      	cbnz	r2, 8006b6c <quorem+0xee>
 8006b62:	3b04      	subs	r3, #4
 8006b64:	429d      	cmp	r5, r3
 8006b66:	461a      	mov	r2, r3
 8006b68:	d30a      	bcc.n	8006b80 <quorem+0x102>
 8006b6a:	613c      	str	r4, [r7, #16]
 8006b6c:	4630      	mov	r0, r6
 8006b6e:	b003      	add	sp, #12
 8006b70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b74:	6812      	ldr	r2, [r2, #0]
 8006b76:	3b04      	subs	r3, #4
 8006b78:	2a00      	cmp	r2, #0
 8006b7a:	d1cd      	bne.n	8006b18 <quorem+0x9a>
 8006b7c:	3c01      	subs	r4, #1
 8006b7e:	e7c8      	b.n	8006b12 <quorem+0x94>
 8006b80:	6812      	ldr	r2, [r2, #0]
 8006b82:	3b04      	subs	r3, #4
 8006b84:	2a00      	cmp	r2, #0
 8006b86:	d1f0      	bne.n	8006b6a <quorem+0xec>
 8006b88:	3c01      	subs	r4, #1
 8006b8a:	e7eb      	b.n	8006b64 <quorem+0xe6>
 8006b8c:	2000      	movs	r0, #0
 8006b8e:	e7ee      	b.n	8006b6e <quorem+0xf0>

08006b90 <_dtoa_r>:
 8006b90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b94:	4616      	mov	r6, r2
 8006b96:	461f      	mov	r7, r3
 8006b98:	69c4      	ldr	r4, [r0, #28]
 8006b9a:	b099      	sub	sp, #100	; 0x64
 8006b9c:	4605      	mov	r5, r0
 8006b9e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006ba2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8006ba6:	b974      	cbnz	r4, 8006bc6 <_dtoa_r+0x36>
 8006ba8:	2010      	movs	r0, #16
 8006baa:	f000 fe1d 	bl	80077e8 <malloc>
 8006bae:	4602      	mov	r2, r0
 8006bb0:	61e8      	str	r0, [r5, #28]
 8006bb2:	b920      	cbnz	r0, 8006bbe <_dtoa_r+0x2e>
 8006bb4:	21ef      	movs	r1, #239	; 0xef
 8006bb6:	4bac      	ldr	r3, [pc, #688]	; (8006e68 <_dtoa_r+0x2d8>)
 8006bb8:	48ac      	ldr	r0, [pc, #688]	; (8006e6c <_dtoa_r+0x2dc>)
 8006bba:	f001 fcc1 	bl	8008540 <__assert_func>
 8006bbe:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006bc2:	6004      	str	r4, [r0, #0]
 8006bc4:	60c4      	str	r4, [r0, #12]
 8006bc6:	69eb      	ldr	r3, [r5, #28]
 8006bc8:	6819      	ldr	r1, [r3, #0]
 8006bca:	b151      	cbz	r1, 8006be2 <_dtoa_r+0x52>
 8006bcc:	685a      	ldr	r2, [r3, #4]
 8006bce:	2301      	movs	r3, #1
 8006bd0:	4093      	lsls	r3, r2
 8006bd2:	604a      	str	r2, [r1, #4]
 8006bd4:	608b      	str	r3, [r1, #8]
 8006bd6:	4628      	mov	r0, r5
 8006bd8:	f000 fefa 	bl	80079d0 <_Bfree>
 8006bdc:	2200      	movs	r2, #0
 8006bde:	69eb      	ldr	r3, [r5, #28]
 8006be0:	601a      	str	r2, [r3, #0]
 8006be2:	1e3b      	subs	r3, r7, #0
 8006be4:	bfaf      	iteee	ge
 8006be6:	2300      	movge	r3, #0
 8006be8:	2201      	movlt	r2, #1
 8006bea:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006bee:	9305      	strlt	r3, [sp, #20]
 8006bf0:	bfa8      	it	ge
 8006bf2:	f8c8 3000 	strge.w	r3, [r8]
 8006bf6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8006bfa:	4b9d      	ldr	r3, [pc, #628]	; (8006e70 <_dtoa_r+0x2e0>)
 8006bfc:	bfb8      	it	lt
 8006bfe:	f8c8 2000 	strlt.w	r2, [r8]
 8006c02:	ea33 0309 	bics.w	r3, r3, r9
 8006c06:	d119      	bne.n	8006c3c <_dtoa_r+0xac>
 8006c08:	f242 730f 	movw	r3, #9999	; 0x270f
 8006c0c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006c0e:	6013      	str	r3, [r2, #0]
 8006c10:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006c14:	4333      	orrs	r3, r6
 8006c16:	f000 8589 	beq.w	800772c <_dtoa_r+0xb9c>
 8006c1a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006c1c:	b953      	cbnz	r3, 8006c34 <_dtoa_r+0xa4>
 8006c1e:	4b95      	ldr	r3, [pc, #596]	; (8006e74 <_dtoa_r+0x2e4>)
 8006c20:	e023      	b.n	8006c6a <_dtoa_r+0xda>
 8006c22:	4b95      	ldr	r3, [pc, #596]	; (8006e78 <_dtoa_r+0x2e8>)
 8006c24:	9303      	str	r3, [sp, #12]
 8006c26:	3308      	adds	r3, #8
 8006c28:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006c2a:	6013      	str	r3, [r2, #0]
 8006c2c:	9803      	ldr	r0, [sp, #12]
 8006c2e:	b019      	add	sp, #100	; 0x64
 8006c30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c34:	4b8f      	ldr	r3, [pc, #572]	; (8006e74 <_dtoa_r+0x2e4>)
 8006c36:	9303      	str	r3, [sp, #12]
 8006c38:	3303      	adds	r3, #3
 8006c3a:	e7f5      	b.n	8006c28 <_dtoa_r+0x98>
 8006c3c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006c40:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8006c44:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006c48:	2200      	movs	r2, #0
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	f7f9 feac 	bl	80009a8 <__aeabi_dcmpeq>
 8006c50:	4680      	mov	r8, r0
 8006c52:	b160      	cbz	r0, 8006c6e <_dtoa_r+0xde>
 8006c54:	2301      	movs	r3, #1
 8006c56:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006c58:	6013      	str	r3, [r2, #0]
 8006c5a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	f000 8562 	beq.w	8007726 <_dtoa_r+0xb96>
 8006c62:	4b86      	ldr	r3, [pc, #536]	; (8006e7c <_dtoa_r+0x2ec>)
 8006c64:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006c66:	6013      	str	r3, [r2, #0]
 8006c68:	3b01      	subs	r3, #1
 8006c6a:	9303      	str	r3, [sp, #12]
 8006c6c:	e7de      	b.n	8006c2c <_dtoa_r+0x9c>
 8006c6e:	ab16      	add	r3, sp, #88	; 0x58
 8006c70:	9301      	str	r3, [sp, #4]
 8006c72:	ab17      	add	r3, sp, #92	; 0x5c
 8006c74:	9300      	str	r3, [sp, #0]
 8006c76:	4628      	mov	r0, r5
 8006c78:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006c7c:	f001 f98a 	bl	8007f94 <__d2b>
 8006c80:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006c84:	4682      	mov	sl, r0
 8006c86:	2c00      	cmp	r4, #0
 8006c88:	d07e      	beq.n	8006d88 <_dtoa_r+0x1f8>
 8006c8a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006c8e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006c90:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8006c94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006c98:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8006c9c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006ca0:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8006ca4:	4619      	mov	r1, r3
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	4b75      	ldr	r3, [pc, #468]	; (8006e80 <_dtoa_r+0x2f0>)
 8006caa:	f7f9 fa5d 	bl	8000168 <__aeabi_dsub>
 8006cae:	a368      	add	r3, pc, #416	; (adr r3, 8006e50 <_dtoa_r+0x2c0>)
 8006cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cb4:	f7f9 fc10 	bl	80004d8 <__aeabi_dmul>
 8006cb8:	a367      	add	r3, pc, #412	; (adr r3, 8006e58 <_dtoa_r+0x2c8>)
 8006cba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cbe:	f7f9 fa55 	bl	800016c <__adddf3>
 8006cc2:	4606      	mov	r6, r0
 8006cc4:	4620      	mov	r0, r4
 8006cc6:	460f      	mov	r7, r1
 8006cc8:	f7f9 fb9c 	bl	8000404 <__aeabi_i2d>
 8006ccc:	a364      	add	r3, pc, #400	; (adr r3, 8006e60 <_dtoa_r+0x2d0>)
 8006cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cd2:	f7f9 fc01 	bl	80004d8 <__aeabi_dmul>
 8006cd6:	4602      	mov	r2, r0
 8006cd8:	460b      	mov	r3, r1
 8006cda:	4630      	mov	r0, r6
 8006cdc:	4639      	mov	r1, r7
 8006cde:	f7f9 fa45 	bl	800016c <__adddf3>
 8006ce2:	4606      	mov	r6, r0
 8006ce4:	460f      	mov	r7, r1
 8006ce6:	f7f9 fea7 	bl	8000a38 <__aeabi_d2iz>
 8006cea:	2200      	movs	r2, #0
 8006cec:	4683      	mov	fp, r0
 8006cee:	2300      	movs	r3, #0
 8006cf0:	4630      	mov	r0, r6
 8006cf2:	4639      	mov	r1, r7
 8006cf4:	f7f9 fe62 	bl	80009bc <__aeabi_dcmplt>
 8006cf8:	b148      	cbz	r0, 8006d0e <_dtoa_r+0x17e>
 8006cfa:	4658      	mov	r0, fp
 8006cfc:	f7f9 fb82 	bl	8000404 <__aeabi_i2d>
 8006d00:	4632      	mov	r2, r6
 8006d02:	463b      	mov	r3, r7
 8006d04:	f7f9 fe50 	bl	80009a8 <__aeabi_dcmpeq>
 8006d08:	b908      	cbnz	r0, 8006d0e <_dtoa_r+0x17e>
 8006d0a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006d0e:	f1bb 0f16 	cmp.w	fp, #22
 8006d12:	d857      	bhi.n	8006dc4 <_dtoa_r+0x234>
 8006d14:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006d18:	4b5a      	ldr	r3, [pc, #360]	; (8006e84 <_dtoa_r+0x2f4>)
 8006d1a:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006d1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d22:	f7f9 fe4b 	bl	80009bc <__aeabi_dcmplt>
 8006d26:	2800      	cmp	r0, #0
 8006d28:	d04e      	beq.n	8006dc8 <_dtoa_r+0x238>
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006d30:	930f      	str	r3, [sp, #60]	; 0x3c
 8006d32:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006d34:	1b1b      	subs	r3, r3, r4
 8006d36:	1e5a      	subs	r2, r3, #1
 8006d38:	bf46      	itte	mi
 8006d3a:	f1c3 0901 	rsbmi	r9, r3, #1
 8006d3e:	2300      	movmi	r3, #0
 8006d40:	f04f 0900 	movpl.w	r9, #0
 8006d44:	9209      	str	r2, [sp, #36]	; 0x24
 8006d46:	bf48      	it	mi
 8006d48:	9309      	strmi	r3, [sp, #36]	; 0x24
 8006d4a:	f1bb 0f00 	cmp.w	fp, #0
 8006d4e:	db3d      	blt.n	8006dcc <_dtoa_r+0x23c>
 8006d50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d52:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8006d56:	445b      	add	r3, fp
 8006d58:	9309      	str	r3, [sp, #36]	; 0x24
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	930a      	str	r3, [sp, #40]	; 0x28
 8006d5e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006d60:	2b09      	cmp	r3, #9
 8006d62:	d867      	bhi.n	8006e34 <_dtoa_r+0x2a4>
 8006d64:	2b05      	cmp	r3, #5
 8006d66:	bfc4      	itt	gt
 8006d68:	3b04      	subgt	r3, #4
 8006d6a:	9322      	strgt	r3, [sp, #136]	; 0x88
 8006d6c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006d6e:	bfc8      	it	gt
 8006d70:	2400      	movgt	r4, #0
 8006d72:	f1a3 0302 	sub.w	r3, r3, #2
 8006d76:	bfd8      	it	le
 8006d78:	2401      	movle	r4, #1
 8006d7a:	2b03      	cmp	r3, #3
 8006d7c:	f200 8086 	bhi.w	8006e8c <_dtoa_r+0x2fc>
 8006d80:	e8df f003 	tbb	[pc, r3]
 8006d84:	5637392c 	.word	0x5637392c
 8006d88:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8006d8c:	441c      	add	r4, r3
 8006d8e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8006d92:	2b20      	cmp	r3, #32
 8006d94:	bfc1      	itttt	gt
 8006d96:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006d9a:	fa09 f903 	lslgt.w	r9, r9, r3
 8006d9e:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 8006da2:	fa26 f303 	lsrgt.w	r3, r6, r3
 8006da6:	bfd6      	itet	le
 8006da8:	f1c3 0320 	rsble	r3, r3, #32
 8006dac:	ea49 0003 	orrgt.w	r0, r9, r3
 8006db0:	fa06 f003 	lslle.w	r0, r6, r3
 8006db4:	f7f9 fb16 	bl	80003e4 <__aeabi_ui2d>
 8006db8:	2201      	movs	r2, #1
 8006dba:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8006dbe:	3c01      	subs	r4, #1
 8006dc0:	9213      	str	r2, [sp, #76]	; 0x4c
 8006dc2:	e76f      	b.n	8006ca4 <_dtoa_r+0x114>
 8006dc4:	2301      	movs	r3, #1
 8006dc6:	e7b3      	b.n	8006d30 <_dtoa_r+0x1a0>
 8006dc8:	900f      	str	r0, [sp, #60]	; 0x3c
 8006dca:	e7b2      	b.n	8006d32 <_dtoa_r+0x1a2>
 8006dcc:	f1cb 0300 	rsb	r3, fp, #0
 8006dd0:	930a      	str	r3, [sp, #40]	; 0x28
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	eba9 090b 	sub.w	r9, r9, fp
 8006dd8:	930e      	str	r3, [sp, #56]	; 0x38
 8006dda:	e7c0      	b.n	8006d5e <_dtoa_r+0x1ce>
 8006ddc:	2300      	movs	r3, #0
 8006dde:	930b      	str	r3, [sp, #44]	; 0x2c
 8006de0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	dc55      	bgt.n	8006e92 <_dtoa_r+0x302>
 8006de6:	2301      	movs	r3, #1
 8006de8:	461a      	mov	r2, r3
 8006dea:	9306      	str	r3, [sp, #24]
 8006dec:	9308      	str	r3, [sp, #32]
 8006dee:	9223      	str	r2, [sp, #140]	; 0x8c
 8006df0:	e00b      	b.n	8006e0a <_dtoa_r+0x27a>
 8006df2:	2301      	movs	r3, #1
 8006df4:	e7f3      	b.n	8006dde <_dtoa_r+0x24e>
 8006df6:	2300      	movs	r3, #0
 8006df8:	930b      	str	r3, [sp, #44]	; 0x2c
 8006dfa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006dfc:	445b      	add	r3, fp
 8006dfe:	9306      	str	r3, [sp, #24]
 8006e00:	3301      	adds	r3, #1
 8006e02:	2b01      	cmp	r3, #1
 8006e04:	9308      	str	r3, [sp, #32]
 8006e06:	bfb8      	it	lt
 8006e08:	2301      	movlt	r3, #1
 8006e0a:	2100      	movs	r1, #0
 8006e0c:	2204      	movs	r2, #4
 8006e0e:	69e8      	ldr	r0, [r5, #28]
 8006e10:	f102 0614 	add.w	r6, r2, #20
 8006e14:	429e      	cmp	r6, r3
 8006e16:	d940      	bls.n	8006e9a <_dtoa_r+0x30a>
 8006e18:	6041      	str	r1, [r0, #4]
 8006e1a:	4628      	mov	r0, r5
 8006e1c:	f000 fd98 	bl	8007950 <_Balloc>
 8006e20:	9003      	str	r0, [sp, #12]
 8006e22:	2800      	cmp	r0, #0
 8006e24:	d13c      	bne.n	8006ea0 <_dtoa_r+0x310>
 8006e26:	4602      	mov	r2, r0
 8006e28:	f240 11af 	movw	r1, #431	; 0x1af
 8006e2c:	4b16      	ldr	r3, [pc, #88]	; (8006e88 <_dtoa_r+0x2f8>)
 8006e2e:	e6c3      	b.n	8006bb8 <_dtoa_r+0x28>
 8006e30:	2301      	movs	r3, #1
 8006e32:	e7e1      	b.n	8006df8 <_dtoa_r+0x268>
 8006e34:	2401      	movs	r4, #1
 8006e36:	2300      	movs	r3, #0
 8006e38:	940b      	str	r4, [sp, #44]	; 0x2c
 8006e3a:	9322      	str	r3, [sp, #136]	; 0x88
 8006e3c:	f04f 33ff 	mov.w	r3, #4294967295
 8006e40:	2200      	movs	r2, #0
 8006e42:	9306      	str	r3, [sp, #24]
 8006e44:	9308      	str	r3, [sp, #32]
 8006e46:	2312      	movs	r3, #18
 8006e48:	e7d1      	b.n	8006dee <_dtoa_r+0x25e>
 8006e4a:	bf00      	nop
 8006e4c:	f3af 8000 	nop.w
 8006e50:	636f4361 	.word	0x636f4361
 8006e54:	3fd287a7 	.word	0x3fd287a7
 8006e58:	8b60c8b3 	.word	0x8b60c8b3
 8006e5c:	3fc68a28 	.word	0x3fc68a28
 8006e60:	509f79fb 	.word	0x509f79fb
 8006e64:	3fd34413 	.word	0x3fd34413
 8006e68:	0800a10b 	.word	0x0800a10b
 8006e6c:	0800a122 	.word	0x0800a122
 8006e70:	7ff00000 	.word	0x7ff00000
 8006e74:	0800a107 	.word	0x0800a107
 8006e78:	0800a0fe 	.word	0x0800a0fe
 8006e7c:	0800a0db 	.word	0x0800a0db
 8006e80:	3ff80000 	.word	0x3ff80000
 8006e84:	0800a210 	.word	0x0800a210
 8006e88:	0800a17a 	.word	0x0800a17a
 8006e8c:	2301      	movs	r3, #1
 8006e8e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e90:	e7d4      	b.n	8006e3c <_dtoa_r+0x2ac>
 8006e92:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006e94:	9306      	str	r3, [sp, #24]
 8006e96:	9308      	str	r3, [sp, #32]
 8006e98:	e7b7      	b.n	8006e0a <_dtoa_r+0x27a>
 8006e9a:	3101      	adds	r1, #1
 8006e9c:	0052      	lsls	r2, r2, #1
 8006e9e:	e7b7      	b.n	8006e10 <_dtoa_r+0x280>
 8006ea0:	69eb      	ldr	r3, [r5, #28]
 8006ea2:	9a03      	ldr	r2, [sp, #12]
 8006ea4:	601a      	str	r2, [r3, #0]
 8006ea6:	9b08      	ldr	r3, [sp, #32]
 8006ea8:	2b0e      	cmp	r3, #14
 8006eaa:	f200 80a8 	bhi.w	8006ffe <_dtoa_r+0x46e>
 8006eae:	2c00      	cmp	r4, #0
 8006eb0:	f000 80a5 	beq.w	8006ffe <_dtoa_r+0x46e>
 8006eb4:	f1bb 0f00 	cmp.w	fp, #0
 8006eb8:	dd34      	ble.n	8006f24 <_dtoa_r+0x394>
 8006eba:	4b9a      	ldr	r3, [pc, #616]	; (8007124 <_dtoa_r+0x594>)
 8006ebc:	f00b 020f 	and.w	r2, fp, #15
 8006ec0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006ec4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006ec8:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006ecc:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006ed0:	ea4f 142b 	mov.w	r4, fp, asr #4
 8006ed4:	d016      	beq.n	8006f04 <_dtoa_r+0x374>
 8006ed6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006eda:	4b93      	ldr	r3, [pc, #588]	; (8007128 <_dtoa_r+0x598>)
 8006edc:	2703      	movs	r7, #3
 8006ede:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006ee2:	f7f9 fc23 	bl	800072c <__aeabi_ddiv>
 8006ee6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006eea:	f004 040f 	and.w	r4, r4, #15
 8006eee:	4e8e      	ldr	r6, [pc, #568]	; (8007128 <_dtoa_r+0x598>)
 8006ef0:	b954      	cbnz	r4, 8006f08 <_dtoa_r+0x378>
 8006ef2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006ef6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006efa:	f7f9 fc17 	bl	800072c <__aeabi_ddiv>
 8006efe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006f02:	e029      	b.n	8006f58 <_dtoa_r+0x3c8>
 8006f04:	2702      	movs	r7, #2
 8006f06:	e7f2      	b.n	8006eee <_dtoa_r+0x35e>
 8006f08:	07e1      	lsls	r1, r4, #31
 8006f0a:	d508      	bpl.n	8006f1e <_dtoa_r+0x38e>
 8006f0c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006f10:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006f14:	f7f9 fae0 	bl	80004d8 <__aeabi_dmul>
 8006f18:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006f1c:	3701      	adds	r7, #1
 8006f1e:	1064      	asrs	r4, r4, #1
 8006f20:	3608      	adds	r6, #8
 8006f22:	e7e5      	b.n	8006ef0 <_dtoa_r+0x360>
 8006f24:	f000 80a5 	beq.w	8007072 <_dtoa_r+0x4e2>
 8006f28:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006f2c:	f1cb 0400 	rsb	r4, fp, #0
 8006f30:	4b7c      	ldr	r3, [pc, #496]	; (8007124 <_dtoa_r+0x594>)
 8006f32:	f004 020f 	and.w	r2, r4, #15
 8006f36:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f3e:	f7f9 facb 	bl	80004d8 <__aeabi_dmul>
 8006f42:	2702      	movs	r7, #2
 8006f44:	2300      	movs	r3, #0
 8006f46:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006f4a:	4e77      	ldr	r6, [pc, #476]	; (8007128 <_dtoa_r+0x598>)
 8006f4c:	1124      	asrs	r4, r4, #4
 8006f4e:	2c00      	cmp	r4, #0
 8006f50:	f040 8084 	bne.w	800705c <_dtoa_r+0x4cc>
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d1d2      	bne.n	8006efe <_dtoa_r+0x36e>
 8006f58:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006f5c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006f60:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	f000 8087 	beq.w	8007076 <_dtoa_r+0x4e6>
 8006f68:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	4b6f      	ldr	r3, [pc, #444]	; (800712c <_dtoa_r+0x59c>)
 8006f70:	f7f9 fd24 	bl	80009bc <__aeabi_dcmplt>
 8006f74:	2800      	cmp	r0, #0
 8006f76:	d07e      	beq.n	8007076 <_dtoa_r+0x4e6>
 8006f78:	9b08      	ldr	r3, [sp, #32]
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d07b      	beq.n	8007076 <_dtoa_r+0x4e6>
 8006f7e:	9b06      	ldr	r3, [sp, #24]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	dd38      	ble.n	8006ff6 <_dtoa_r+0x466>
 8006f84:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006f88:	2200      	movs	r2, #0
 8006f8a:	4b69      	ldr	r3, [pc, #420]	; (8007130 <_dtoa_r+0x5a0>)
 8006f8c:	f7f9 faa4 	bl	80004d8 <__aeabi_dmul>
 8006f90:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006f94:	9c06      	ldr	r4, [sp, #24]
 8006f96:	f10b 38ff 	add.w	r8, fp, #4294967295
 8006f9a:	3701      	adds	r7, #1
 8006f9c:	4638      	mov	r0, r7
 8006f9e:	f7f9 fa31 	bl	8000404 <__aeabi_i2d>
 8006fa2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006fa6:	f7f9 fa97 	bl	80004d8 <__aeabi_dmul>
 8006faa:	2200      	movs	r2, #0
 8006fac:	4b61      	ldr	r3, [pc, #388]	; (8007134 <_dtoa_r+0x5a4>)
 8006fae:	f7f9 f8dd 	bl	800016c <__adddf3>
 8006fb2:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8006fb6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006fba:	9611      	str	r6, [sp, #68]	; 0x44
 8006fbc:	2c00      	cmp	r4, #0
 8006fbe:	d15d      	bne.n	800707c <_dtoa_r+0x4ec>
 8006fc0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006fc4:	2200      	movs	r2, #0
 8006fc6:	4b5c      	ldr	r3, [pc, #368]	; (8007138 <_dtoa_r+0x5a8>)
 8006fc8:	f7f9 f8ce 	bl	8000168 <__aeabi_dsub>
 8006fcc:	4602      	mov	r2, r0
 8006fce:	460b      	mov	r3, r1
 8006fd0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006fd4:	4633      	mov	r3, r6
 8006fd6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006fd8:	f7f9 fd0e 	bl	80009f8 <__aeabi_dcmpgt>
 8006fdc:	2800      	cmp	r0, #0
 8006fde:	f040 8295 	bne.w	800750c <_dtoa_r+0x97c>
 8006fe2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006fe6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006fe8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8006fec:	f7f9 fce6 	bl	80009bc <__aeabi_dcmplt>
 8006ff0:	2800      	cmp	r0, #0
 8006ff2:	f040 8289 	bne.w	8007508 <_dtoa_r+0x978>
 8006ff6:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8006ffa:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006ffe:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007000:	2b00      	cmp	r3, #0
 8007002:	f2c0 8151 	blt.w	80072a8 <_dtoa_r+0x718>
 8007006:	f1bb 0f0e 	cmp.w	fp, #14
 800700a:	f300 814d 	bgt.w	80072a8 <_dtoa_r+0x718>
 800700e:	4b45      	ldr	r3, [pc, #276]	; (8007124 <_dtoa_r+0x594>)
 8007010:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007014:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007018:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800701c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800701e:	2b00      	cmp	r3, #0
 8007020:	f280 80da 	bge.w	80071d8 <_dtoa_r+0x648>
 8007024:	9b08      	ldr	r3, [sp, #32]
 8007026:	2b00      	cmp	r3, #0
 8007028:	f300 80d6 	bgt.w	80071d8 <_dtoa_r+0x648>
 800702c:	f040 826b 	bne.w	8007506 <_dtoa_r+0x976>
 8007030:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007034:	2200      	movs	r2, #0
 8007036:	4b40      	ldr	r3, [pc, #256]	; (8007138 <_dtoa_r+0x5a8>)
 8007038:	f7f9 fa4e 	bl	80004d8 <__aeabi_dmul>
 800703c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007040:	f7f9 fcd0 	bl	80009e4 <__aeabi_dcmpge>
 8007044:	9c08      	ldr	r4, [sp, #32]
 8007046:	4626      	mov	r6, r4
 8007048:	2800      	cmp	r0, #0
 800704a:	f040 8241 	bne.w	80074d0 <_dtoa_r+0x940>
 800704e:	2331      	movs	r3, #49	; 0x31
 8007050:	9f03      	ldr	r7, [sp, #12]
 8007052:	f10b 0b01 	add.w	fp, fp, #1
 8007056:	f807 3b01 	strb.w	r3, [r7], #1
 800705a:	e23d      	b.n	80074d8 <_dtoa_r+0x948>
 800705c:	07e2      	lsls	r2, r4, #31
 800705e:	d505      	bpl.n	800706c <_dtoa_r+0x4dc>
 8007060:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007064:	f7f9 fa38 	bl	80004d8 <__aeabi_dmul>
 8007068:	2301      	movs	r3, #1
 800706a:	3701      	adds	r7, #1
 800706c:	1064      	asrs	r4, r4, #1
 800706e:	3608      	adds	r6, #8
 8007070:	e76d      	b.n	8006f4e <_dtoa_r+0x3be>
 8007072:	2702      	movs	r7, #2
 8007074:	e770      	b.n	8006f58 <_dtoa_r+0x3c8>
 8007076:	46d8      	mov	r8, fp
 8007078:	9c08      	ldr	r4, [sp, #32]
 800707a:	e78f      	b.n	8006f9c <_dtoa_r+0x40c>
 800707c:	9903      	ldr	r1, [sp, #12]
 800707e:	4b29      	ldr	r3, [pc, #164]	; (8007124 <_dtoa_r+0x594>)
 8007080:	4421      	add	r1, r4
 8007082:	9112      	str	r1, [sp, #72]	; 0x48
 8007084:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007086:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800708a:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800708e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007092:	2900      	cmp	r1, #0
 8007094:	d054      	beq.n	8007140 <_dtoa_r+0x5b0>
 8007096:	2000      	movs	r0, #0
 8007098:	4928      	ldr	r1, [pc, #160]	; (800713c <_dtoa_r+0x5ac>)
 800709a:	f7f9 fb47 	bl	800072c <__aeabi_ddiv>
 800709e:	463b      	mov	r3, r7
 80070a0:	4632      	mov	r2, r6
 80070a2:	f7f9 f861 	bl	8000168 <__aeabi_dsub>
 80070a6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80070aa:	9f03      	ldr	r7, [sp, #12]
 80070ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80070b0:	f7f9 fcc2 	bl	8000a38 <__aeabi_d2iz>
 80070b4:	4604      	mov	r4, r0
 80070b6:	f7f9 f9a5 	bl	8000404 <__aeabi_i2d>
 80070ba:	4602      	mov	r2, r0
 80070bc:	460b      	mov	r3, r1
 80070be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80070c2:	f7f9 f851 	bl	8000168 <__aeabi_dsub>
 80070c6:	4602      	mov	r2, r0
 80070c8:	460b      	mov	r3, r1
 80070ca:	3430      	adds	r4, #48	; 0x30
 80070cc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80070d0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80070d4:	f807 4b01 	strb.w	r4, [r7], #1
 80070d8:	f7f9 fc70 	bl	80009bc <__aeabi_dcmplt>
 80070dc:	2800      	cmp	r0, #0
 80070de:	d173      	bne.n	80071c8 <_dtoa_r+0x638>
 80070e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80070e4:	2000      	movs	r0, #0
 80070e6:	4911      	ldr	r1, [pc, #68]	; (800712c <_dtoa_r+0x59c>)
 80070e8:	f7f9 f83e 	bl	8000168 <__aeabi_dsub>
 80070ec:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80070f0:	f7f9 fc64 	bl	80009bc <__aeabi_dcmplt>
 80070f4:	2800      	cmp	r0, #0
 80070f6:	f040 80b6 	bne.w	8007266 <_dtoa_r+0x6d6>
 80070fa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80070fc:	429f      	cmp	r7, r3
 80070fe:	f43f af7a 	beq.w	8006ff6 <_dtoa_r+0x466>
 8007102:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007106:	2200      	movs	r2, #0
 8007108:	4b09      	ldr	r3, [pc, #36]	; (8007130 <_dtoa_r+0x5a0>)
 800710a:	f7f9 f9e5 	bl	80004d8 <__aeabi_dmul>
 800710e:	2200      	movs	r2, #0
 8007110:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007114:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007118:	4b05      	ldr	r3, [pc, #20]	; (8007130 <_dtoa_r+0x5a0>)
 800711a:	f7f9 f9dd 	bl	80004d8 <__aeabi_dmul>
 800711e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007122:	e7c3      	b.n	80070ac <_dtoa_r+0x51c>
 8007124:	0800a210 	.word	0x0800a210
 8007128:	0800a1e8 	.word	0x0800a1e8
 800712c:	3ff00000 	.word	0x3ff00000
 8007130:	40240000 	.word	0x40240000
 8007134:	401c0000 	.word	0x401c0000
 8007138:	40140000 	.word	0x40140000
 800713c:	3fe00000 	.word	0x3fe00000
 8007140:	4630      	mov	r0, r6
 8007142:	4639      	mov	r1, r7
 8007144:	f7f9 f9c8 	bl	80004d8 <__aeabi_dmul>
 8007148:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800714a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800714e:	9c03      	ldr	r4, [sp, #12]
 8007150:	9314      	str	r3, [sp, #80]	; 0x50
 8007152:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007156:	f7f9 fc6f 	bl	8000a38 <__aeabi_d2iz>
 800715a:	9015      	str	r0, [sp, #84]	; 0x54
 800715c:	f7f9 f952 	bl	8000404 <__aeabi_i2d>
 8007160:	4602      	mov	r2, r0
 8007162:	460b      	mov	r3, r1
 8007164:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007168:	f7f8 fffe 	bl	8000168 <__aeabi_dsub>
 800716c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800716e:	4606      	mov	r6, r0
 8007170:	3330      	adds	r3, #48	; 0x30
 8007172:	f804 3b01 	strb.w	r3, [r4], #1
 8007176:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007178:	460f      	mov	r7, r1
 800717a:	429c      	cmp	r4, r3
 800717c:	f04f 0200 	mov.w	r2, #0
 8007180:	d124      	bne.n	80071cc <_dtoa_r+0x63c>
 8007182:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007186:	4baf      	ldr	r3, [pc, #700]	; (8007444 <_dtoa_r+0x8b4>)
 8007188:	f7f8 fff0 	bl	800016c <__adddf3>
 800718c:	4602      	mov	r2, r0
 800718e:	460b      	mov	r3, r1
 8007190:	4630      	mov	r0, r6
 8007192:	4639      	mov	r1, r7
 8007194:	f7f9 fc30 	bl	80009f8 <__aeabi_dcmpgt>
 8007198:	2800      	cmp	r0, #0
 800719a:	d163      	bne.n	8007264 <_dtoa_r+0x6d4>
 800719c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80071a0:	2000      	movs	r0, #0
 80071a2:	49a8      	ldr	r1, [pc, #672]	; (8007444 <_dtoa_r+0x8b4>)
 80071a4:	f7f8 ffe0 	bl	8000168 <__aeabi_dsub>
 80071a8:	4602      	mov	r2, r0
 80071aa:	460b      	mov	r3, r1
 80071ac:	4630      	mov	r0, r6
 80071ae:	4639      	mov	r1, r7
 80071b0:	f7f9 fc04 	bl	80009bc <__aeabi_dcmplt>
 80071b4:	2800      	cmp	r0, #0
 80071b6:	f43f af1e 	beq.w	8006ff6 <_dtoa_r+0x466>
 80071ba:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80071bc:	1e7b      	subs	r3, r7, #1
 80071be:	9314      	str	r3, [sp, #80]	; 0x50
 80071c0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80071c4:	2b30      	cmp	r3, #48	; 0x30
 80071c6:	d0f8      	beq.n	80071ba <_dtoa_r+0x62a>
 80071c8:	46c3      	mov	fp, r8
 80071ca:	e03b      	b.n	8007244 <_dtoa_r+0x6b4>
 80071cc:	4b9e      	ldr	r3, [pc, #632]	; (8007448 <_dtoa_r+0x8b8>)
 80071ce:	f7f9 f983 	bl	80004d8 <__aeabi_dmul>
 80071d2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80071d6:	e7bc      	b.n	8007152 <_dtoa_r+0x5c2>
 80071d8:	9f03      	ldr	r7, [sp, #12]
 80071da:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80071de:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80071e2:	4640      	mov	r0, r8
 80071e4:	4649      	mov	r1, r9
 80071e6:	f7f9 faa1 	bl	800072c <__aeabi_ddiv>
 80071ea:	f7f9 fc25 	bl	8000a38 <__aeabi_d2iz>
 80071ee:	4604      	mov	r4, r0
 80071f0:	f7f9 f908 	bl	8000404 <__aeabi_i2d>
 80071f4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80071f8:	f7f9 f96e 	bl	80004d8 <__aeabi_dmul>
 80071fc:	4602      	mov	r2, r0
 80071fe:	460b      	mov	r3, r1
 8007200:	4640      	mov	r0, r8
 8007202:	4649      	mov	r1, r9
 8007204:	f7f8 ffb0 	bl	8000168 <__aeabi_dsub>
 8007208:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800720c:	f807 6b01 	strb.w	r6, [r7], #1
 8007210:	9e03      	ldr	r6, [sp, #12]
 8007212:	f8dd c020 	ldr.w	ip, [sp, #32]
 8007216:	1bbe      	subs	r6, r7, r6
 8007218:	45b4      	cmp	ip, r6
 800721a:	4602      	mov	r2, r0
 800721c:	460b      	mov	r3, r1
 800721e:	d136      	bne.n	800728e <_dtoa_r+0x6fe>
 8007220:	f7f8 ffa4 	bl	800016c <__adddf3>
 8007224:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007228:	4680      	mov	r8, r0
 800722a:	4689      	mov	r9, r1
 800722c:	f7f9 fbe4 	bl	80009f8 <__aeabi_dcmpgt>
 8007230:	bb58      	cbnz	r0, 800728a <_dtoa_r+0x6fa>
 8007232:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007236:	4640      	mov	r0, r8
 8007238:	4649      	mov	r1, r9
 800723a:	f7f9 fbb5 	bl	80009a8 <__aeabi_dcmpeq>
 800723e:	b108      	cbz	r0, 8007244 <_dtoa_r+0x6b4>
 8007240:	07e3      	lsls	r3, r4, #31
 8007242:	d422      	bmi.n	800728a <_dtoa_r+0x6fa>
 8007244:	4651      	mov	r1, sl
 8007246:	4628      	mov	r0, r5
 8007248:	f000 fbc2 	bl	80079d0 <_Bfree>
 800724c:	2300      	movs	r3, #0
 800724e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007250:	703b      	strb	r3, [r7, #0]
 8007252:	f10b 0301 	add.w	r3, fp, #1
 8007256:	6013      	str	r3, [r2, #0]
 8007258:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800725a:	2b00      	cmp	r3, #0
 800725c:	f43f ace6 	beq.w	8006c2c <_dtoa_r+0x9c>
 8007260:	601f      	str	r7, [r3, #0]
 8007262:	e4e3      	b.n	8006c2c <_dtoa_r+0x9c>
 8007264:	4627      	mov	r7, r4
 8007266:	463b      	mov	r3, r7
 8007268:	461f      	mov	r7, r3
 800726a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800726e:	2a39      	cmp	r2, #57	; 0x39
 8007270:	d107      	bne.n	8007282 <_dtoa_r+0x6f2>
 8007272:	9a03      	ldr	r2, [sp, #12]
 8007274:	429a      	cmp	r2, r3
 8007276:	d1f7      	bne.n	8007268 <_dtoa_r+0x6d8>
 8007278:	2230      	movs	r2, #48	; 0x30
 800727a:	9903      	ldr	r1, [sp, #12]
 800727c:	f108 0801 	add.w	r8, r8, #1
 8007280:	700a      	strb	r2, [r1, #0]
 8007282:	781a      	ldrb	r2, [r3, #0]
 8007284:	3201      	adds	r2, #1
 8007286:	701a      	strb	r2, [r3, #0]
 8007288:	e79e      	b.n	80071c8 <_dtoa_r+0x638>
 800728a:	46d8      	mov	r8, fp
 800728c:	e7eb      	b.n	8007266 <_dtoa_r+0x6d6>
 800728e:	2200      	movs	r2, #0
 8007290:	4b6d      	ldr	r3, [pc, #436]	; (8007448 <_dtoa_r+0x8b8>)
 8007292:	f7f9 f921 	bl	80004d8 <__aeabi_dmul>
 8007296:	2200      	movs	r2, #0
 8007298:	2300      	movs	r3, #0
 800729a:	4680      	mov	r8, r0
 800729c:	4689      	mov	r9, r1
 800729e:	f7f9 fb83 	bl	80009a8 <__aeabi_dcmpeq>
 80072a2:	2800      	cmp	r0, #0
 80072a4:	d09b      	beq.n	80071de <_dtoa_r+0x64e>
 80072a6:	e7cd      	b.n	8007244 <_dtoa_r+0x6b4>
 80072a8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80072aa:	2a00      	cmp	r2, #0
 80072ac:	f000 80c4 	beq.w	8007438 <_dtoa_r+0x8a8>
 80072b0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80072b2:	2a01      	cmp	r2, #1
 80072b4:	f300 80a8 	bgt.w	8007408 <_dtoa_r+0x878>
 80072b8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80072ba:	2a00      	cmp	r2, #0
 80072bc:	f000 80a0 	beq.w	8007400 <_dtoa_r+0x870>
 80072c0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80072c4:	464f      	mov	r7, r9
 80072c6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80072c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80072ca:	2101      	movs	r1, #1
 80072cc:	441a      	add	r2, r3
 80072ce:	4628      	mov	r0, r5
 80072d0:	4499      	add	r9, r3
 80072d2:	9209      	str	r2, [sp, #36]	; 0x24
 80072d4:	f000 fc32 	bl	8007b3c <__i2b>
 80072d8:	4606      	mov	r6, r0
 80072da:	b15f      	cbz	r7, 80072f4 <_dtoa_r+0x764>
 80072dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072de:	2b00      	cmp	r3, #0
 80072e0:	dd08      	ble.n	80072f4 <_dtoa_r+0x764>
 80072e2:	42bb      	cmp	r3, r7
 80072e4:	bfa8      	it	ge
 80072e6:	463b      	movge	r3, r7
 80072e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80072ea:	eba9 0903 	sub.w	r9, r9, r3
 80072ee:	1aff      	subs	r7, r7, r3
 80072f0:	1ad3      	subs	r3, r2, r3
 80072f2:	9309      	str	r3, [sp, #36]	; 0x24
 80072f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072f6:	b1f3      	cbz	r3, 8007336 <_dtoa_r+0x7a6>
 80072f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	f000 80a0 	beq.w	8007440 <_dtoa_r+0x8b0>
 8007300:	2c00      	cmp	r4, #0
 8007302:	dd10      	ble.n	8007326 <_dtoa_r+0x796>
 8007304:	4631      	mov	r1, r6
 8007306:	4622      	mov	r2, r4
 8007308:	4628      	mov	r0, r5
 800730a:	f000 fcd5 	bl	8007cb8 <__pow5mult>
 800730e:	4652      	mov	r2, sl
 8007310:	4601      	mov	r1, r0
 8007312:	4606      	mov	r6, r0
 8007314:	4628      	mov	r0, r5
 8007316:	f000 fc27 	bl	8007b68 <__multiply>
 800731a:	4680      	mov	r8, r0
 800731c:	4651      	mov	r1, sl
 800731e:	4628      	mov	r0, r5
 8007320:	f000 fb56 	bl	80079d0 <_Bfree>
 8007324:	46c2      	mov	sl, r8
 8007326:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007328:	1b1a      	subs	r2, r3, r4
 800732a:	d004      	beq.n	8007336 <_dtoa_r+0x7a6>
 800732c:	4651      	mov	r1, sl
 800732e:	4628      	mov	r0, r5
 8007330:	f000 fcc2 	bl	8007cb8 <__pow5mult>
 8007334:	4682      	mov	sl, r0
 8007336:	2101      	movs	r1, #1
 8007338:	4628      	mov	r0, r5
 800733a:	f000 fbff 	bl	8007b3c <__i2b>
 800733e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007340:	4604      	mov	r4, r0
 8007342:	2b00      	cmp	r3, #0
 8007344:	f340 8082 	ble.w	800744c <_dtoa_r+0x8bc>
 8007348:	461a      	mov	r2, r3
 800734a:	4601      	mov	r1, r0
 800734c:	4628      	mov	r0, r5
 800734e:	f000 fcb3 	bl	8007cb8 <__pow5mult>
 8007352:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007354:	4604      	mov	r4, r0
 8007356:	2b01      	cmp	r3, #1
 8007358:	dd7b      	ble.n	8007452 <_dtoa_r+0x8c2>
 800735a:	f04f 0800 	mov.w	r8, #0
 800735e:	6923      	ldr	r3, [r4, #16]
 8007360:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007364:	6918      	ldr	r0, [r3, #16]
 8007366:	f000 fb9b 	bl	8007aa0 <__hi0bits>
 800736a:	f1c0 0020 	rsb	r0, r0, #32
 800736e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007370:	4418      	add	r0, r3
 8007372:	f010 001f 	ands.w	r0, r0, #31
 8007376:	f000 8092 	beq.w	800749e <_dtoa_r+0x90e>
 800737a:	f1c0 0320 	rsb	r3, r0, #32
 800737e:	2b04      	cmp	r3, #4
 8007380:	f340 8085 	ble.w	800748e <_dtoa_r+0x8fe>
 8007384:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007386:	f1c0 001c 	rsb	r0, r0, #28
 800738a:	4403      	add	r3, r0
 800738c:	4481      	add	r9, r0
 800738e:	4407      	add	r7, r0
 8007390:	9309      	str	r3, [sp, #36]	; 0x24
 8007392:	f1b9 0f00 	cmp.w	r9, #0
 8007396:	dd05      	ble.n	80073a4 <_dtoa_r+0x814>
 8007398:	4651      	mov	r1, sl
 800739a:	464a      	mov	r2, r9
 800739c:	4628      	mov	r0, r5
 800739e:	f000 fce5 	bl	8007d6c <__lshift>
 80073a2:	4682      	mov	sl, r0
 80073a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	dd05      	ble.n	80073b6 <_dtoa_r+0x826>
 80073aa:	4621      	mov	r1, r4
 80073ac:	461a      	mov	r2, r3
 80073ae:	4628      	mov	r0, r5
 80073b0:	f000 fcdc 	bl	8007d6c <__lshift>
 80073b4:	4604      	mov	r4, r0
 80073b6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d072      	beq.n	80074a2 <_dtoa_r+0x912>
 80073bc:	4621      	mov	r1, r4
 80073be:	4650      	mov	r0, sl
 80073c0:	f000 fd40 	bl	8007e44 <__mcmp>
 80073c4:	2800      	cmp	r0, #0
 80073c6:	da6c      	bge.n	80074a2 <_dtoa_r+0x912>
 80073c8:	2300      	movs	r3, #0
 80073ca:	4651      	mov	r1, sl
 80073cc:	220a      	movs	r2, #10
 80073ce:	4628      	mov	r0, r5
 80073d0:	f000 fb20 	bl	8007a14 <__multadd>
 80073d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80073d6:	4682      	mov	sl, r0
 80073d8:	f10b 3bff 	add.w	fp, fp, #4294967295
 80073dc:	2b00      	cmp	r3, #0
 80073de:	f000 81ac 	beq.w	800773a <_dtoa_r+0xbaa>
 80073e2:	2300      	movs	r3, #0
 80073e4:	4631      	mov	r1, r6
 80073e6:	220a      	movs	r2, #10
 80073e8:	4628      	mov	r0, r5
 80073ea:	f000 fb13 	bl	8007a14 <__multadd>
 80073ee:	9b06      	ldr	r3, [sp, #24]
 80073f0:	4606      	mov	r6, r0
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	f300 8093 	bgt.w	800751e <_dtoa_r+0x98e>
 80073f8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80073fa:	2b02      	cmp	r3, #2
 80073fc:	dc59      	bgt.n	80074b2 <_dtoa_r+0x922>
 80073fe:	e08e      	b.n	800751e <_dtoa_r+0x98e>
 8007400:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007402:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007406:	e75d      	b.n	80072c4 <_dtoa_r+0x734>
 8007408:	9b08      	ldr	r3, [sp, #32]
 800740a:	1e5c      	subs	r4, r3, #1
 800740c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800740e:	42a3      	cmp	r3, r4
 8007410:	bfbf      	itttt	lt
 8007412:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007414:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8007416:	1ae3      	sublt	r3, r4, r3
 8007418:	18d2      	addlt	r2, r2, r3
 800741a:	bfa8      	it	ge
 800741c:	1b1c      	subge	r4, r3, r4
 800741e:	9b08      	ldr	r3, [sp, #32]
 8007420:	bfbe      	ittt	lt
 8007422:	940a      	strlt	r4, [sp, #40]	; 0x28
 8007424:	920e      	strlt	r2, [sp, #56]	; 0x38
 8007426:	2400      	movlt	r4, #0
 8007428:	2b00      	cmp	r3, #0
 800742a:	bfb5      	itete	lt
 800742c:	eba9 0703 	sublt.w	r7, r9, r3
 8007430:	464f      	movge	r7, r9
 8007432:	2300      	movlt	r3, #0
 8007434:	9b08      	ldrge	r3, [sp, #32]
 8007436:	e747      	b.n	80072c8 <_dtoa_r+0x738>
 8007438:	464f      	mov	r7, r9
 800743a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800743c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800743e:	e74c      	b.n	80072da <_dtoa_r+0x74a>
 8007440:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007442:	e773      	b.n	800732c <_dtoa_r+0x79c>
 8007444:	3fe00000 	.word	0x3fe00000
 8007448:	40240000 	.word	0x40240000
 800744c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800744e:	2b01      	cmp	r3, #1
 8007450:	dc18      	bgt.n	8007484 <_dtoa_r+0x8f4>
 8007452:	9b04      	ldr	r3, [sp, #16]
 8007454:	b9b3      	cbnz	r3, 8007484 <_dtoa_r+0x8f4>
 8007456:	9b05      	ldr	r3, [sp, #20]
 8007458:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800745c:	b993      	cbnz	r3, 8007484 <_dtoa_r+0x8f4>
 800745e:	9b05      	ldr	r3, [sp, #20]
 8007460:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007464:	0d1b      	lsrs	r3, r3, #20
 8007466:	051b      	lsls	r3, r3, #20
 8007468:	b17b      	cbz	r3, 800748a <_dtoa_r+0x8fa>
 800746a:	f04f 0801 	mov.w	r8, #1
 800746e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007470:	f109 0901 	add.w	r9, r9, #1
 8007474:	3301      	adds	r3, #1
 8007476:	9309      	str	r3, [sp, #36]	; 0x24
 8007478:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800747a:	2b00      	cmp	r3, #0
 800747c:	f47f af6f 	bne.w	800735e <_dtoa_r+0x7ce>
 8007480:	2001      	movs	r0, #1
 8007482:	e774      	b.n	800736e <_dtoa_r+0x7de>
 8007484:	f04f 0800 	mov.w	r8, #0
 8007488:	e7f6      	b.n	8007478 <_dtoa_r+0x8e8>
 800748a:	4698      	mov	r8, r3
 800748c:	e7f4      	b.n	8007478 <_dtoa_r+0x8e8>
 800748e:	d080      	beq.n	8007392 <_dtoa_r+0x802>
 8007490:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007492:	331c      	adds	r3, #28
 8007494:	441a      	add	r2, r3
 8007496:	4499      	add	r9, r3
 8007498:	441f      	add	r7, r3
 800749a:	9209      	str	r2, [sp, #36]	; 0x24
 800749c:	e779      	b.n	8007392 <_dtoa_r+0x802>
 800749e:	4603      	mov	r3, r0
 80074a0:	e7f6      	b.n	8007490 <_dtoa_r+0x900>
 80074a2:	9b08      	ldr	r3, [sp, #32]
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	dc34      	bgt.n	8007512 <_dtoa_r+0x982>
 80074a8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80074aa:	2b02      	cmp	r3, #2
 80074ac:	dd31      	ble.n	8007512 <_dtoa_r+0x982>
 80074ae:	9b08      	ldr	r3, [sp, #32]
 80074b0:	9306      	str	r3, [sp, #24]
 80074b2:	9b06      	ldr	r3, [sp, #24]
 80074b4:	b963      	cbnz	r3, 80074d0 <_dtoa_r+0x940>
 80074b6:	4621      	mov	r1, r4
 80074b8:	2205      	movs	r2, #5
 80074ba:	4628      	mov	r0, r5
 80074bc:	f000 faaa 	bl	8007a14 <__multadd>
 80074c0:	4601      	mov	r1, r0
 80074c2:	4604      	mov	r4, r0
 80074c4:	4650      	mov	r0, sl
 80074c6:	f000 fcbd 	bl	8007e44 <__mcmp>
 80074ca:	2800      	cmp	r0, #0
 80074cc:	f73f adbf 	bgt.w	800704e <_dtoa_r+0x4be>
 80074d0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80074d2:	9f03      	ldr	r7, [sp, #12]
 80074d4:	ea6f 0b03 	mvn.w	fp, r3
 80074d8:	f04f 0800 	mov.w	r8, #0
 80074dc:	4621      	mov	r1, r4
 80074de:	4628      	mov	r0, r5
 80074e0:	f000 fa76 	bl	80079d0 <_Bfree>
 80074e4:	2e00      	cmp	r6, #0
 80074e6:	f43f aead 	beq.w	8007244 <_dtoa_r+0x6b4>
 80074ea:	f1b8 0f00 	cmp.w	r8, #0
 80074ee:	d005      	beq.n	80074fc <_dtoa_r+0x96c>
 80074f0:	45b0      	cmp	r8, r6
 80074f2:	d003      	beq.n	80074fc <_dtoa_r+0x96c>
 80074f4:	4641      	mov	r1, r8
 80074f6:	4628      	mov	r0, r5
 80074f8:	f000 fa6a 	bl	80079d0 <_Bfree>
 80074fc:	4631      	mov	r1, r6
 80074fe:	4628      	mov	r0, r5
 8007500:	f000 fa66 	bl	80079d0 <_Bfree>
 8007504:	e69e      	b.n	8007244 <_dtoa_r+0x6b4>
 8007506:	2400      	movs	r4, #0
 8007508:	4626      	mov	r6, r4
 800750a:	e7e1      	b.n	80074d0 <_dtoa_r+0x940>
 800750c:	46c3      	mov	fp, r8
 800750e:	4626      	mov	r6, r4
 8007510:	e59d      	b.n	800704e <_dtoa_r+0x4be>
 8007512:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007514:	2b00      	cmp	r3, #0
 8007516:	f000 80c8 	beq.w	80076aa <_dtoa_r+0xb1a>
 800751a:	9b08      	ldr	r3, [sp, #32]
 800751c:	9306      	str	r3, [sp, #24]
 800751e:	2f00      	cmp	r7, #0
 8007520:	dd05      	ble.n	800752e <_dtoa_r+0x99e>
 8007522:	4631      	mov	r1, r6
 8007524:	463a      	mov	r2, r7
 8007526:	4628      	mov	r0, r5
 8007528:	f000 fc20 	bl	8007d6c <__lshift>
 800752c:	4606      	mov	r6, r0
 800752e:	f1b8 0f00 	cmp.w	r8, #0
 8007532:	d05b      	beq.n	80075ec <_dtoa_r+0xa5c>
 8007534:	4628      	mov	r0, r5
 8007536:	6871      	ldr	r1, [r6, #4]
 8007538:	f000 fa0a 	bl	8007950 <_Balloc>
 800753c:	4607      	mov	r7, r0
 800753e:	b928      	cbnz	r0, 800754c <_dtoa_r+0x9bc>
 8007540:	4602      	mov	r2, r0
 8007542:	f240 21ef 	movw	r1, #751	; 0x2ef
 8007546:	4b81      	ldr	r3, [pc, #516]	; (800774c <_dtoa_r+0xbbc>)
 8007548:	f7ff bb36 	b.w	8006bb8 <_dtoa_r+0x28>
 800754c:	6932      	ldr	r2, [r6, #16]
 800754e:	f106 010c 	add.w	r1, r6, #12
 8007552:	3202      	adds	r2, #2
 8007554:	0092      	lsls	r2, r2, #2
 8007556:	300c      	adds	r0, #12
 8007558:	f7ff fa83 	bl	8006a62 <memcpy>
 800755c:	2201      	movs	r2, #1
 800755e:	4639      	mov	r1, r7
 8007560:	4628      	mov	r0, r5
 8007562:	f000 fc03 	bl	8007d6c <__lshift>
 8007566:	46b0      	mov	r8, r6
 8007568:	4606      	mov	r6, r0
 800756a:	9b03      	ldr	r3, [sp, #12]
 800756c:	9a03      	ldr	r2, [sp, #12]
 800756e:	3301      	adds	r3, #1
 8007570:	9308      	str	r3, [sp, #32]
 8007572:	9b06      	ldr	r3, [sp, #24]
 8007574:	4413      	add	r3, r2
 8007576:	930b      	str	r3, [sp, #44]	; 0x2c
 8007578:	9b04      	ldr	r3, [sp, #16]
 800757a:	f003 0301 	and.w	r3, r3, #1
 800757e:	930a      	str	r3, [sp, #40]	; 0x28
 8007580:	9b08      	ldr	r3, [sp, #32]
 8007582:	4621      	mov	r1, r4
 8007584:	3b01      	subs	r3, #1
 8007586:	4650      	mov	r0, sl
 8007588:	9304      	str	r3, [sp, #16]
 800758a:	f7ff fa78 	bl	8006a7e <quorem>
 800758e:	4641      	mov	r1, r8
 8007590:	9006      	str	r0, [sp, #24]
 8007592:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007596:	4650      	mov	r0, sl
 8007598:	f000 fc54 	bl	8007e44 <__mcmp>
 800759c:	4632      	mov	r2, r6
 800759e:	9009      	str	r0, [sp, #36]	; 0x24
 80075a0:	4621      	mov	r1, r4
 80075a2:	4628      	mov	r0, r5
 80075a4:	f000 fc6a 	bl	8007e7c <__mdiff>
 80075a8:	68c2      	ldr	r2, [r0, #12]
 80075aa:	4607      	mov	r7, r0
 80075ac:	bb02      	cbnz	r2, 80075f0 <_dtoa_r+0xa60>
 80075ae:	4601      	mov	r1, r0
 80075b0:	4650      	mov	r0, sl
 80075b2:	f000 fc47 	bl	8007e44 <__mcmp>
 80075b6:	4602      	mov	r2, r0
 80075b8:	4639      	mov	r1, r7
 80075ba:	4628      	mov	r0, r5
 80075bc:	920c      	str	r2, [sp, #48]	; 0x30
 80075be:	f000 fa07 	bl	80079d0 <_Bfree>
 80075c2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80075c4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80075c6:	9f08      	ldr	r7, [sp, #32]
 80075c8:	ea43 0102 	orr.w	r1, r3, r2
 80075cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075ce:	4319      	orrs	r1, r3
 80075d0:	d110      	bne.n	80075f4 <_dtoa_r+0xa64>
 80075d2:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80075d6:	d029      	beq.n	800762c <_dtoa_r+0xa9c>
 80075d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075da:	2b00      	cmp	r3, #0
 80075dc:	dd02      	ble.n	80075e4 <_dtoa_r+0xa54>
 80075de:	9b06      	ldr	r3, [sp, #24]
 80075e0:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80075e4:	9b04      	ldr	r3, [sp, #16]
 80075e6:	f883 9000 	strb.w	r9, [r3]
 80075ea:	e777      	b.n	80074dc <_dtoa_r+0x94c>
 80075ec:	4630      	mov	r0, r6
 80075ee:	e7ba      	b.n	8007566 <_dtoa_r+0x9d6>
 80075f0:	2201      	movs	r2, #1
 80075f2:	e7e1      	b.n	80075b8 <_dtoa_r+0xa28>
 80075f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	db04      	blt.n	8007604 <_dtoa_r+0xa74>
 80075fa:	9922      	ldr	r1, [sp, #136]	; 0x88
 80075fc:	430b      	orrs	r3, r1
 80075fe:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007600:	430b      	orrs	r3, r1
 8007602:	d120      	bne.n	8007646 <_dtoa_r+0xab6>
 8007604:	2a00      	cmp	r2, #0
 8007606:	dded      	ble.n	80075e4 <_dtoa_r+0xa54>
 8007608:	4651      	mov	r1, sl
 800760a:	2201      	movs	r2, #1
 800760c:	4628      	mov	r0, r5
 800760e:	f000 fbad 	bl	8007d6c <__lshift>
 8007612:	4621      	mov	r1, r4
 8007614:	4682      	mov	sl, r0
 8007616:	f000 fc15 	bl	8007e44 <__mcmp>
 800761a:	2800      	cmp	r0, #0
 800761c:	dc03      	bgt.n	8007626 <_dtoa_r+0xa96>
 800761e:	d1e1      	bne.n	80075e4 <_dtoa_r+0xa54>
 8007620:	f019 0f01 	tst.w	r9, #1
 8007624:	d0de      	beq.n	80075e4 <_dtoa_r+0xa54>
 8007626:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800762a:	d1d8      	bne.n	80075de <_dtoa_r+0xa4e>
 800762c:	2339      	movs	r3, #57	; 0x39
 800762e:	9a04      	ldr	r2, [sp, #16]
 8007630:	7013      	strb	r3, [r2, #0]
 8007632:	463b      	mov	r3, r7
 8007634:	461f      	mov	r7, r3
 8007636:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800763a:	3b01      	subs	r3, #1
 800763c:	2a39      	cmp	r2, #57	; 0x39
 800763e:	d06b      	beq.n	8007718 <_dtoa_r+0xb88>
 8007640:	3201      	adds	r2, #1
 8007642:	701a      	strb	r2, [r3, #0]
 8007644:	e74a      	b.n	80074dc <_dtoa_r+0x94c>
 8007646:	2a00      	cmp	r2, #0
 8007648:	dd07      	ble.n	800765a <_dtoa_r+0xaca>
 800764a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800764e:	d0ed      	beq.n	800762c <_dtoa_r+0xa9c>
 8007650:	9a04      	ldr	r2, [sp, #16]
 8007652:	f109 0301 	add.w	r3, r9, #1
 8007656:	7013      	strb	r3, [r2, #0]
 8007658:	e740      	b.n	80074dc <_dtoa_r+0x94c>
 800765a:	9b08      	ldr	r3, [sp, #32]
 800765c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800765e:	f803 9c01 	strb.w	r9, [r3, #-1]
 8007662:	4293      	cmp	r3, r2
 8007664:	d042      	beq.n	80076ec <_dtoa_r+0xb5c>
 8007666:	4651      	mov	r1, sl
 8007668:	2300      	movs	r3, #0
 800766a:	220a      	movs	r2, #10
 800766c:	4628      	mov	r0, r5
 800766e:	f000 f9d1 	bl	8007a14 <__multadd>
 8007672:	45b0      	cmp	r8, r6
 8007674:	4682      	mov	sl, r0
 8007676:	f04f 0300 	mov.w	r3, #0
 800767a:	f04f 020a 	mov.w	r2, #10
 800767e:	4641      	mov	r1, r8
 8007680:	4628      	mov	r0, r5
 8007682:	d107      	bne.n	8007694 <_dtoa_r+0xb04>
 8007684:	f000 f9c6 	bl	8007a14 <__multadd>
 8007688:	4680      	mov	r8, r0
 800768a:	4606      	mov	r6, r0
 800768c:	9b08      	ldr	r3, [sp, #32]
 800768e:	3301      	adds	r3, #1
 8007690:	9308      	str	r3, [sp, #32]
 8007692:	e775      	b.n	8007580 <_dtoa_r+0x9f0>
 8007694:	f000 f9be 	bl	8007a14 <__multadd>
 8007698:	4631      	mov	r1, r6
 800769a:	4680      	mov	r8, r0
 800769c:	2300      	movs	r3, #0
 800769e:	220a      	movs	r2, #10
 80076a0:	4628      	mov	r0, r5
 80076a2:	f000 f9b7 	bl	8007a14 <__multadd>
 80076a6:	4606      	mov	r6, r0
 80076a8:	e7f0      	b.n	800768c <_dtoa_r+0xafc>
 80076aa:	9b08      	ldr	r3, [sp, #32]
 80076ac:	9306      	str	r3, [sp, #24]
 80076ae:	9f03      	ldr	r7, [sp, #12]
 80076b0:	4621      	mov	r1, r4
 80076b2:	4650      	mov	r0, sl
 80076b4:	f7ff f9e3 	bl	8006a7e <quorem>
 80076b8:	9b03      	ldr	r3, [sp, #12]
 80076ba:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80076be:	f807 9b01 	strb.w	r9, [r7], #1
 80076c2:	1afa      	subs	r2, r7, r3
 80076c4:	9b06      	ldr	r3, [sp, #24]
 80076c6:	4293      	cmp	r3, r2
 80076c8:	dd07      	ble.n	80076da <_dtoa_r+0xb4a>
 80076ca:	4651      	mov	r1, sl
 80076cc:	2300      	movs	r3, #0
 80076ce:	220a      	movs	r2, #10
 80076d0:	4628      	mov	r0, r5
 80076d2:	f000 f99f 	bl	8007a14 <__multadd>
 80076d6:	4682      	mov	sl, r0
 80076d8:	e7ea      	b.n	80076b0 <_dtoa_r+0xb20>
 80076da:	9b06      	ldr	r3, [sp, #24]
 80076dc:	f04f 0800 	mov.w	r8, #0
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	bfcc      	ite	gt
 80076e4:	461f      	movgt	r7, r3
 80076e6:	2701      	movle	r7, #1
 80076e8:	9b03      	ldr	r3, [sp, #12]
 80076ea:	441f      	add	r7, r3
 80076ec:	4651      	mov	r1, sl
 80076ee:	2201      	movs	r2, #1
 80076f0:	4628      	mov	r0, r5
 80076f2:	f000 fb3b 	bl	8007d6c <__lshift>
 80076f6:	4621      	mov	r1, r4
 80076f8:	4682      	mov	sl, r0
 80076fa:	f000 fba3 	bl	8007e44 <__mcmp>
 80076fe:	2800      	cmp	r0, #0
 8007700:	dc97      	bgt.n	8007632 <_dtoa_r+0xaa2>
 8007702:	d102      	bne.n	800770a <_dtoa_r+0xb7a>
 8007704:	f019 0f01 	tst.w	r9, #1
 8007708:	d193      	bne.n	8007632 <_dtoa_r+0xaa2>
 800770a:	463b      	mov	r3, r7
 800770c:	461f      	mov	r7, r3
 800770e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007712:	2a30      	cmp	r2, #48	; 0x30
 8007714:	d0fa      	beq.n	800770c <_dtoa_r+0xb7c>
 8007716:	e6e1      	b.n	80074dc <_dtoa_r+0x94c>
 8007718:	9a03      	ldr	r2, [sp, #12]
 800771a:	429a      	cmp	r2, r3
 800771c:	d18a      	bne.n	8007634 <_dtoa_r+0xaa4>
 800771e:	2331      	movs	r3, #49	; 0x31
 8007720:	f10b 0b01 	add.w	fp, fp, #1
 8007724:	e797      	b.n	8007656 <_dtoa_r+0xac6>
 8007726:	4b0a      	ldr	r3, [pc, #40]	; (8007750 <_dtoa_r+0xbc0>)
 8007728:	f7ff ba9f 	b.w	8006c6a <_dtoa_r+0xda>
 800772c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800772e:	2b00      	cmp	r3, #0
 8007730:	f47f aa77 	bne.w	8006c22 <_dtoa_r+0x92>
 8007734:	4b07      	ldr	r3, [pc, #28]	; (8007754 <_dtoa_r+0xbc4>)
 8007736:	f7ff ba98 	b.w	8006c6a <_dtoa_r+0xda>
 800773a:	9b06      	ldr	r3, [sp, #24]
 800773c:	2b00      	cmp	r3, #0
 800773e:	dcb6      	bgt.n	80076ae <_dtoa_r+0xb1e>
 8007740:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007742:	2b02      	cmp	r3, #2
 8007744:	f73f aeb5 	bgt.w	80074b2 <_dtoa_r+0x922>
 8007748:	e7b1      	b.n	80076ae <_dtoa_r+0xb1e>
 800774a:	bf00      	nop
 800774c:	0800a17a 	.word	0x0800a17a
 8007750:	0800a0da 	.word	0x0800a0da
 8007754:	0800a0fe 	.word	0x0800a0fe

08007758 <_free_r>:
 8007758:	b538      	push	{r3, r4, r5, lr}
 800775a:	4605      	mov	r5, r0
 800775c:	2900      	cmp	r1, #0
 800775e:	d040      	beq.n	80077e2 <_free_r+0x8a>
 8007760:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007764:	1f0c      	subs	r4, r1, #4
 8007766:	2b00      	cmp	r3, #0
 8007768:	bfb8      	it	lt
 800776a:	18e4      	addlt	r4, r4, r3
 800776c:	f000 f8e4 	bl	8007938 <__malloc_lock>
 8007770:	4a1c      	ldr	r2, [pc, #112]	; (80077e4 <_free_r+0x8c>)
 8007772:	6813      	ldr	r3, [r2, #0]
 8007774:	b933      	cbnz	r3, 8007784 <_free_r+0x2c>
 8007776:	6063      	str	r3, [r4, #4]
 8007778:	6014      	str	r4, [r2, #0]
 800777a:	4628      	mov	r0, r5
 800777c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007780:	f000 b8e0 	b.w	8007944 <__malloc_unlock>
 8007784:	42a3      	cmp	r3, r4
 8007786:	d908      	bls.n	800779a <_free_r+0x42>
 8007788:	6820      	ldr	r0, [r4, #0]
 800778a:	1821      	adds	r1, r4, r0
 800778c:	428b      	cmp	r3, r1
 800778e:	bf01      	itttt	eq
 8007790:	6819      	ldreq	r1, [r3, #0]
 8007792:	685b      	ldreq	r3, [r3, #4]
 8007794:	1809      	addeq	r1, r1, r0
 8007796:	6021      	streq	r1, [r4, #0]
 8007798:	e7ed      	b.n	8007776 <_free_r+0x1e>
 800779a:	461a      	mov	r2, r3
 800779c:	685b      	ldr	r3, [r3, #4]
 800779e:	b10b      	cbz	r3, 80077a4 <_free_r+0x4c>
 80077a0:	42a3      	cmp	r3, r4
 80077a2:	d9fa      	bls.n	800779a <_free_r+0x42>
 80077a4:	6811      	ldr	r1, [r2, #0]
 80077a6:	1850      	adds	r0, r2, r1
 80077a8:	42a0      	cmp	r0, r4
 80077aa:	d10b      	bne.n	80077c4 <_free_r+0x6c>
 80077ac:	6820      	ldr	r0, [r4, #0]
 80077ae:	4401      	add	r1, r0
 80077b0:	1850      	adds	r0, r2, r1
 80077b2:	4283      	cmp	r3, r0
 80077b4:	6011      	str	r1, [r2, #0]
 80077b6:	d1e0      	bne.n	800777a <_free_r+0x22>
 80077b8:	6818      	ldr	r0, [r3, #0]
 80077ba:	685b      	ldr	r3, [r3, #4]
 80077bc:	4408      	add	r0, r1
 80077be:	6010      	str	r0, [r2, #0]
 80077c0:	6053      	str	r3, [r2, #4]
 80077c2:	e7da      	b.n	800777a <_free_r+0x22>
 80077c4:	d902      	bls.n	80077cc <_free_r+0x74>
 80077c6:	230c      	movs	r3, #12
 80077c8:	602b      	str	r3, [r5, #0]
 80077ca:	e7d6      	b.n	800777a <_free_r+0x22>
 80077cc:	6820      	ldr	r0, [r4, #0]
 80077ce:	1821      	adds	r1, r4, r0
 80077d0:	428b      	cmp	r3, r1
 80077d2:	bf01      	itttt	eq
 80077d4:	6819      	ldreq	r1, [r3, #0]
 80077d6:	685b      	ldreq	r3, [r3, #4]
 80077d8:	1809      	addeq	r1, r1, r0
 80077da:	6021      	streq	r1, [r4, #0]
 80077dc:	6063      	str	r3, [r4, #4]
 80077de:	6054      	str	r4, [r2, #4]
 80077e0:	e7cb      	b.n	800777a <_free_r+0x22>
 80077e2:	bd38      	pop	{r3, r4, r5, pc}
 80077e4:	20002c5c 	.word	0x20002c5c

080077e8 <malloc>:
 80077e8:	4b02      	ldr	r3, [pc, #8]	; (80077f4 <malloc+0xc>)
 80077ea:	4601      	mov	r1, r0
 80077ec:	6818      	ldr	r0, [r3, #0]
 80077ee:	f000 b823 	b.w	8007838 <_malloc_r>
 80077f2:	bf00      	nop
 80077f4:	20000068 	.word	0x20000068

080077f8 <sbrk_aligned>:
 80077f8:	b570      	push	{r4, r5, r6, lr}
 80077fa:	4e0e      	ldr	r6, [pc, #56]	; (8007834 <sbrk_aligned+0x3c>)
 80077fc:	460c      	mov	r4, r1
 80077fe:	6831      	ldr	r1, [r6, #0]
 8007800:	4605      	mov	r5, r0
 8007802:	b911      	cbnz	r1, 800780a <sbrk_aligned+0x12>
 8007804:	f000 fe8c 	bl	8008520 <_sbrk_r>
 8007808:	6030      	str	r0, [r6, #0]
 800780a:	4621      	mov	r1, r4
 800780c:	4628      	mov	r0, r5
 800780e:	f000 fe87 	bl	8008520 <_sbrk_r>
 8007812:	1c43      	adds	r3, r0, #1
 8007814:	d00a      	beq.n	800782c <sbrk_aligned+0x34>
 8007816:	1cc4      	adds	r4, r0, #3
 8007818:	f024 0403 	bic.w	r4, r4, #3
 800781c:	42a0      	cmp	r0, r4
 800781e:	d007      	beq.n	8007830 <sbrk_aligned+0x38>
 8007820:	1a21      	subs	r1, r4, r0
 8007822:	4628      	mov	r0, r5
 8007824:	f000 fe7c 	bl	8008520 <_sbrk_r>
 8007828:	3001      	adds	r0, #1
 800782a:	d101      	bne.n	8007830 <sbrk_aligned+0x38>
 800782c:	f04f 34ff 	mov.w	r4, #4294967295
 8007830:	4620      	mov	r0, r4
 8007832:	bd70      	pop	{r4, r5, r6, pc}
 8007834:	20002c60 	.word	0x20002c60

08007838 <_malloc_r>:
 8007838:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800783c:	1ccd      	adds	r5, r1, #3
 800783e:	f025 0503 	bic.w	r5, r5, #3
 8007842:	3508      	adds	r5, #8
 8007844:	2d0c      	cmp	r5, #12
 8007846:	bf38      	it	cc
 8007848:	250c      	movcc	r5, #12
 800784a:	2d00      	cmp	r5, #0
 800784c:	4607      	mov	r7, r0
 800784e:	db01      	blt.n	8007854 <_malloc_r+0x1c>
 8007850:	42a9      	cmp	r1, r5
 8007852:	d905      	bls.n	8007860 <_malloc_r+0x28>
 8007854:	230c      	movs	r3, #12
 8007856:	2600      	movs	r6, #0
 8007858:	603b      	str	r3, [r7, #0]
 800785a:	4630      	mov	r0, r6
 800785c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007860:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007934 <_malloc_r+0xfc>
 8007864:	f000 f868 	bl	8007938 <__malloc_lock>
 8007868:	f8d8 3000 	ldr.w	r3, [r8]
 800786c:	461c      	mov	r4, r3
 800786e:	bb5c      	cbnz	r4, 80078c8 <_malloc_r+0x90>
 8007870:	4629      	mov	r1, r5
 8007872:	4638      	mov	r0, r7
 8007874:	f7ff ffc0 	bl	80077f8 <sbrk_aligned>
 8007878:	1c43      	adds	r3, r0, #1
 800787a:	4604      	mov	r4, r0
 800787c:	d155      	bne.n	800792a <_malloc_r+0xf2>
 800787e:	f8d8 4000 	ldr.w	r4, [r8]
 8007882:	4626      	mov	r6, r4
 8007884:	2e00      	cmp	r6, #0
 8007886:	d145      	bne.n	8007914 <_malloc_r+0xdc>
 8007888:	2c00      	cmp	r4, #0
 800788a:	d048      	beq.n	800791e <_malloc_r+0xe6>
 800788c:	6823      	ldr	r3, [r4, #0]
 800788e:	4631      	mov	r1, r6
 8007890:	4638      	mov	r0, r7
 8007892:	eb04 0903 	add.w	r9, r4, r3
 8007896:	f000 fe43 	bl	8008520 <_sbrk_r>
 800789a:	4581      	cmp	r9, r0
 800789c:	d13f      	bne.n	800791e <_malloc_r+0xe6>
 800789e:	6821      	ldr	r1, [r4, #0]
 80078a0:	4638      	mov	r0, r7
 80078a2:	1a6d      	subs	r5, r5, r1
 80078a4:	4629      	mov	r1, r5
 80078a6:	f7ff ffa7 	bl	80077f8 <sbrk_aligned>
 80078aa:	3001      	adds	r0, #1
 80078ac:	d037      	beq.n	800791e <_malloc_r+0xe6>
 80078ae:	6823      	ldr	r3, [r4, #0]
 80078b0:	442b      	add	r3, r5
 80078b2:	6023      	str	r3, [r4, #0]
 80078b4:	f8d8 3000 	ldr.w	r3, [r8]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d038      	beq.n	800792e <_malloc_r+0xf6>
 80078bc:	685a      	ldr	r2, [r3, #4]
 80078be:	42a2      	cmp	r2, r4
 80078c0:	d12b      	bne.n	800791a <_malloc_r+0xe2>
 80078c2:	2200      	movs	r2, #0
 80078c4:	605a      	str	r2, [r3, #4]
 80078c6:	e00f      	b.n	80078e8 <_malloc_r+0xb0>
 80078c8:	6822      	ldr	r2, [r4, #0]
 80078ca:	1b52      	subs	r2, r2, r5
 80078cc:	d41f      	bmi.n	800790e <_malloc_r+0xd6>
 80078ce:	2a0b      	cmp	r2, #11
 80078d0:	d917      	bls.n	8007902 <_malloc_r+0xca>
 80078d2:	1961      	adds	r1, r4, r5
 80078d4:	42a3      	cmp	r3, r4
 80078d6:	6025      	str	r5, [r4, #0]
 80078d8:	bf18      	it	ne
 80078da:	6059      	strne	r1, [r3, #4]
 80078dc:	6863      	ldr	r3, [r4, #4]
 80078de:	bf08      	it	eq
 80078e0:	f8c8 1000 	streq.w	r1, [r8]
 80078e4:	5162      	str	r2, [r4, r5]
 80078e6:	604b      	str	r3, [r1, #4]
 80078e8:	4638      	mov	r0, r7
 80078ea:	f104 060b 	add.w	r6, r4, #11
 80078ee:	f000 f829 	bl	8007944 <__malloc_unlock>
 80078f2:	f026 0607 	bic.w	r6, r6, #7
 80078f6:	1d23      	adds	r3, r4, #4
 80078f8:	1af2      	subs	r2, r6, r3
 80078fa:	d0ae      	beq.n	800785a <_malloc_r+0x22>
 80078fc:	1b9b      	subs	r3, r3, r6
 80078fe:	50a3      	str	r3, [r4, r2]
 8007900:	e7ab      	b.n	800785a <_malloc_r+0x22>
 8007902:	42a3      	cmp	r3, r4
 8007904:	6862      	ldr	r2, [r4, #4]
 8007906:	d1dd      	bne.n	80078c4 <_malloc_r+0x8c>
 8007908:	f8c8 2000 	str.w	r2, [r8]
 800790c:	e7ec      	b.n	80078e8 <_malloc_r+0xb0>
 800790e:	4623      	mov	r3, r4
 8007910:	6864      	ldr	r4, [r4, #4]
 8007912:	e7ac      	b.n	800786e <_malloc_r+0x36>
 8007914:	4634      	mov	r4, r6
 8007916:	6876      	ldr	r6, [r6, #4]
 8007918:	e7b4      	b.n	8007884 <_malloc_r+0x4c>
 800791a:	4613      	mov	r3, r2
 800791c:	e7cc      	b.n	80078b8 <_malloc_r+0x80>
 800791e:	230c      	movs	r3, #12
 8007920:	4638      	mov	r0, r7
 8007922:	603b      	str	r3, [r7, #0]
 8007924:	f000 f80e 	bl	8007944 <__malloc_unlock>
 8007928:	e797      	b.n	800785a <_malloc_r+0x22>
 800792a:	6025      	str	r5, [r4, #0]
 800792c:	e7dc      	b.n	80078e8 <_malloc_r+0xb0>
 800792e:	605b      	str	r3, [r3, #4]
 8007930:	deff      	udf	#255	; 0xff
 8007932:	bf00      	nop
 8007934:	20002c5c 	.word	0x20002c5c

08007938 <__malloc_lock>:
 8007938:	4801      	ldr	r0, [pc, #4]	; (8007940 <__malloc_lock+0x8>)
 800793a:	f7ff b882 	b.w	8006a42 <__retarget_lock_acquire_recursive>
 800793e:	bf00      	nop
 8007940:	20002c58 	.word	0x20002c58

08007944 <__malloc_unlock>:
 8007944:	4801      	ldr	r0, [pc, #4]	; (800794c <__malloc_unlock+0x8>)
 8007946:	f7ff b87d 	b.w	8006a44 <__retarget_lock_release_recursive>
 800794a:	bf00      	nop
 800794c:	20002c58 	.word	0x20002c58

08007950 <_Balloc>:
 8007950:	b570      	push	{r4, r5, r6, lr}
 8007952:	69c6      	ldr	r6, [r0, #28]
 8007954:	4604      	mov	r4, r0
 8007956:	460d      	mov	r5, r1
 8007958:	b976      	cbnz	r6, 8007978 <_Balloc+0x28>
 800795a:	2010      	movs	r0, #16
 800795c:	f7ff ff44 	bl	80077e8 <malloc>
 8007960:	4602      	mov	r2, r0
 8007962:	61e0      	str	r0, [r4, #28]
 8007964:	b920      	cbnz	r0, 8007970 <_Balloc+0x20>
 8007966:	216b      	movs	r1, #107	; 0x6b
 8007968:	4b17      	ldr	r3, [pc, #92]	; (80079c8 <_Balloc+0x78>)
 800796a:	4818      	ldr	r0, [pc, #96]	; (80079cc <_Balloc+0x7c>)
 800796c:	f000 fde8 	bl	8008540 <__assert_func>
 8007970:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007974:	6006      	str	r6, [r0, #0]
 8007976:	60c6      	str	r6, [r0, #12]
 8007978:	69e6      	ldr	r6, [r4, #28]
 800797a:	68f3      	ldr	r3, [r6, #12]
 800797c:	b183      	cbz	r3, 80079a0 <_Balloc+0x50>
 800797e:	69e3      	ldr	r3, [r4, #28]
 8007980:	68db      	ldr	r3, [r3, #12]
 8007982:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007986:	b9b8      	cbnz	r0, 80079b8 <_Balloc+0x68>
 8007988:	2101      	movs	r1, #1
 800798a:	fa01 f605 	lsl.w	r6, r1, r5
 800798e:	1d72      	adds	r2, r6, #5
 8007990:	4620      	mov	r0, r4
 8007992:	0092      	lsls	r2, r2, #2
 8007994:	f000 fdf2 	bl	800857c <_calloc_r>
 8007998:	b160      	cbz	r0, 80079b4 <_Balloc+0x64>
 800799a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800799e:	e00e      	b.n	80079be <_Balloc+0x6e>
 80079a0:	2221      	movs	r2, #33	; 0x21
 80079a2:	2104      	movs	r1, #4
 80079a4:	4620      	mov	r0, r4
 80079a6:	f000 fde9 	bl	800857c <_calloc_r>
 80079aa:	69e3      	ldr	r3, [r4, #28]
 80079ac:	60f0      	str	r0, [r6, #12]
 80079ae:	68db      	ldr	r3, [r3, #12]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d1e4      	bne.n	800797e <_Balloc+0x2e>
 80079b4:	2000      	movs	r0, #0
 80079b6:	bd70      	pop	{r4, r5, r6, pc}
 80079b8:	6802      	ldr	r2, [r0, #0]
 80079ba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80079be:	2300      	movs	r3, #0
 80079c0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80079c4:	e7f7      	b.n	80079b6 <_Balloc+0x66>
 80079c6:	bf00      	nop
 80079c8:	0800a10b 	.word	0x0800a10b
 80079cc:	0800a18b 	.word	0x0800a18b

080079d0 <_Bfree>:
 80079d0:	b570      	push	{r4, r5, r6, lr}
 80079d2:	69c6      	ldr	r6, [r0, #28]
 80079d4:	4605      	mov	r5, r0
 80079d6:	460c      	mov	r4, r1
 80079d8:	b976      	cbnz	r6, 80079f8 <_Bfree+0x28>
 80079da:	2010      	movs	r0, #16
 80079dc:	f7ff ff04 	bl	80077e8 <malloc>
 80079e0:	4602      	mov	r2, r0
 80079e2:	61e8      	str	r0, [r5, #28]
 80079e4:	b920      	cbnz	r0, 80079f0 <_Bfree+0x20>
 80079e6:	218f      	movs	r1, #143	; 0x8f
 80079e8:	4b08      	ldr	r3, [pc, #32]	; (8007a0c <_Bfree+0x3c>)
 80079ea:	4809      	ldr	r0, [pc, #36]	; (8007a10 <_Bfree+0x40>)
 80079ec:	f000 fda8 	bl	8008540 <__assert_func>
 80079f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80079f4:	6006      	str	r6, [r0, #0]
 80079f6:	60c6      	str	r6, [r0, #12]
 80079f8:	b13c      	cbz	r4, 8007a0a <_Bfree+0x3a>
 80079fa:	69eb      	ldr	r3, [r5, #28]
 80079fc:	6862      	ldr	r2, [r4, #4]
 80079fe:	68db      	ldr	r3, [r3, #12]
 8007a00:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007a04:	6021      	str	r1, [r4, #0]
 8007a06:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007a0a:	bd70      	pop	{r4, r5, r6, pc}
 8007a0c:	0800a10b 	.word	0x0800a10b
 8007a10:	0800a18b 	.word	0x0800a18b

08007a14 <__multadd>:
 8007a14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a18:	4607      	mov	r7, r0
 8007a1a:	460c      	mov	r4, r1
 8007a1c:	461e      	mov	r6, r3
 8007a1e:	2000      	movs	r0, #0
 8007a20:	690d      	ldr	r5, [r1, #16]
 8007a22:	f101 0c14 	add.w	ip, r1, #20
 8007a26:	f8dc 3000 	ldr.w	r3, [ip]
 8007a2a:	3001      	adds	r0, #1
 8007a2c:	b299      	uxth	r1, r3
 8007a2e:	fb02 6101 	mla	r1, r2, r1, r6
 8007a32:	0c1e      	lsrs	r6, r3, #16
 8007a34:	0c0b      	lsrs	r3, r1, #16
 8007a36:	fb02 3306 	mla	r3, r2, r6, r3
 8007a3a:	b289      	uxth	r1, r1
 8007a3c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007a40:	4285      	cmp	r5, r0
 8007a42:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007a46:	f84c 1b04 	str.w	r1, [ip], #4
 8007a4a:	dcec      	bgt.n	8007a26 <__multadd+0x12>
 8007a4c:	b30e      	cbz	r6, 8007a92 <__multadd+0x7e>
 8007a4e:	68a3      	ldr	r3, [r4, #8]
 8007a50:	42ab      	cmp	r3, r5
 8007a52:	dc19      	bgt.n	8007a88 <__multadd+0x74>
 8007a54:	6861      	ldr	r1, [r4, #4]
 8007a56:	4638      	mov	r0, r7
 8007a58:	3101      	adds	r1, #1
 8007a5a:	f7ff ff79 	bl	8007950 <_Balloc>
 8007a5e:	4680      	mov	r8, r0
 8007a60:	b928      	cbnz	r0, 8007a6e <__multadd+0x5a>
 8007a62:	4602      	mov	r2, r0
 8007a64:	21ba      	movs	r1, #186	; 0xba
 8007a66:	4b0c      	ldr	r3, [pc, #48]	; (8007a98 <__multadd+0x84>)
 8007a68:	480c      	ldr	r0, [pc, #48]	; (8007a9c <__multadd+0x88>)
 8007a6a:	f000 fd69 	bl	8008540 <__assert_func>
 8007a6e:	6922      	ldr	r2, [r4, #16]
 8007a70:	f104 010c 	add.w	r1, r4, #12
 8007a74:	3202      	adds	r2, #2
 8007a76:	0092      	lsls	r2, r2, #2
 8007a78:	300c      	adds	r0, #12
 8007a7a:	f7fe fff2 	bl	8006a62 <memcpy>
 8007a7e:	4621      	mov	r1, r4
 8007a80:	4638      	mov	r0, r7
 8007a82:	f7ff ffa5 	bl	80079d0 <_Bfree>
 8007a86:	4644      	mov	r4, r8
 8007a88:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007a8c:	3501      	adds	r5, #1
 8007a8e:	615e      	str	r6, [r3, #20]
 8007a90:	6125      	str	r5, [r4, #16]
 8007a92:	4620      	mov	r0, r4
 8007a94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a98:	0800a17a 	.word	0x0800a17a
 8007a9c:	0800a18b 	.word	0x0800a18b

08007aa0 <__hi0bits>:
 8007aa0:	0c02      	lsrs	r2, r0, #16
 8007aa2:	0412      	lsls	r2, r2, #16
 8007aa4:	4603      	mov	r3, r0
 8007aa6:	b9ca      	cbnz	r2, 8007adc <__hi0bits+0x3c>
 8007aa8:	0403      	lsls	r3, r0, #16
 8007aaa:	2010      	movs	r0, #16
 8007aac:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007ab0:	bf04      	itt	eq
 8007ab2:	021b      	lsleq	r3, r3, #8
 8007ab4:	3008      	addeq	r0, #8
 8007ab6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007aba:	bf04      	itt	eq
 8007abc:	011b      	lsleq	r3, r3, #4
 8007abe:	3004      	addeq	r0, #4
 8007ac0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007ac4:	bf04      	itt	eq
 8007ac6:	009b      	lsleq	r3, r3, #2
 8007ac8:	3002      	addeq	r0, #2
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	db05      	blt.n	8007ada <__hi0bits+0x3a>
 8007ace:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8007ad2:	f100 0001 	add.w	r0, r0, #1
 8007ad6:	bf08      	it	eq
 8007ad8:	2020      	moveq	r0, #32
 8007ada:	4770      	bx	lr
 8007adc:	2000      	movs	r0, #0
 8007ade:	e7e5      	b.n	8007aac <__hi0bits+0xc>

08007ae0 <__lo0bits>:
 8007ae0:	6803      	ldr	r3, [r0, #0]
 8007ae2:	4602      	mov	r2, r0
 8007ae4:	f013 0007 	ands.w	r0, r3, #7
 8007ae8:	d00b      	beq.n	8007b02 <__lo0bits+0x22>
 8007aea:	07d9      	lsls	r1, r3, #31
 8007aec:	d421      	bmi.n	8007b32 <__lo0bits+0x52>
 8007aee:	0798      	lsls	r0, r3, #30
 8007af0:	bf49      	itett	mi
 8007af2:	085b      	lsrmi	r3, r3, #1
 8007af4:	089b      	lsrpl	r3, r3, #2
 8007af6:	2001      	movmi	r0, #1
 8007af8:	6013      	strmi	r3, [r2, #0]
 8007afa:	bf5c      	itt	pl
 8007afc:	2002      	movpl	r0, #2
 8007afe:	6013      	strpl	r3, [r2, #0]
 8007b00:	4770      	bx	lr
 8007b02:	b299      	uxth	r1, r3
 8007b04:	b909      	cbnz	r1, 8007b0a <__lo0bits+0x2a>
 8007b06:	2010      	movs	r0, #16
 8007b08:	0c1b      	lsrs	r3, r3, #16
 8007b0a:	b2d9      	uxtb	r1, r3
 8007b0c:	b909      	cbnz	r1, 8007b12 <__lo0bits+0x32>
 8007b0e:	3008      	adds	r0, #8
 8007b10:	0a1b      	lsrs	r3, r3, #8
 8007b12:	0719      	lsls	r1, r3, #28
 8007b14:	bf04      	itt	eq
 8007b16:	091b      	lsreq	r3, r3, #4
 8007b18:	3004      	addeq	r0, #4
 8007b1a:	0799      	lsls	r1, r3, #30
 8007b1c:	bf04      	itt	eq
 8007b1e:	089b      	lsreq	r3, r3, #2
 8007b20:	3002      	addeq	r0, #2
 8007b22:	07d9      	lsls	r1, r3, #31
 8007b24:	d403      	bmi.n	8007b2e <__lo0bits+0x4e>
 8007b26:	085b      	lsrs	r3, r3, #1
 8007b28:	f100 0001 	add.w	r0, r0, #1
 8007b2c:	d003      	beq.n	8007b36 <__lo0bits+0x56>
 8007b2e:	6013      	str	r3, [r2, #0]
 8007b30:	4770      	bx	lr
 8007b32:	2000      	movs	r0, #0
 8007b34:	4770      	bx	lr
 8007b36:	2020      	movs	r0, #32
 8007b38:	4770      	bx	lr
	...

08007b3c <__i2b>:
 8007b3c:	b510      	push	{r4, lr}
 8007b3e:	460c      	mov	r4, r1
 8007b40:	2101      	movs	r1, #1
 8007b42:	f7ff ff05 	bl	8007950 <_Balloc>
 8007b46:	4602      	mov	r2, r0
 8007b48:	b928      	cbnz	r0, 8007b56 <__i2b+0x1a>
 8007b4a:	f240 1145 	movw	r1, #325	; 0x145
 8007b4e:	4b04      	ldr	r3, [pc, #16]	; (8007b60 <__i2b+0x24>)
 8007b50:	4804      	ldr	r0, [pc, #16]	; (8007b64 <__i2b+0x28>)
 8007b52:	f000 fcf5 	bl	8008540 <__assert_func>
 8007b56:	2301      	movs	r3, #1
 8007b58:	6144      	str	r4, [r0, #20]
 8007b5a:	6103      	str	r3, [r0, #16]
 8007b5c:	bd10      	pop	{r4, pc}
 8007b5e:	bf00      	nop
 8007b60:	0800a17a 	.word	0x0800a17a
 8007b64:	0800a18b 	.word	0x0800a18b

08007b68 <__multiply>:
 8007b68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b6c:	4691      	mov	r9, r2
 8007b6e:	690a      	ldr	r2, [r1, #16]
 8007b70:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007b74:	460c      	mov	r4, r1
 8007b76:	429a      	cmp	r2, r3
 8007b78:	bfbe      	ittt	lt
 8007b7a:	460b      	movlt	r3, r1
 8007b7c:	464c      	movlt	r4, r9
 8007b7e:	4699      	movlt	r9, r3
 8007b80:	6927      	ldr	r7, [r4, #16]
 8007b82:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007b86:	68a3      	ldr	r3, [r4, #8]
 8007b88:	6861      	ldr	r1, [r4, #4]
 8007b8a:	eb07 060a 	add.w	r6, r7, sl
 8007b8e:	42b3      	cmp	r3, r6
 8007b90:	b085      	sub	sp, #20
 8007b92:	bfb8      	it	lt
 8007b94:	3101      	addlt	r1, #1
 8007b96:	f7ff fedb 	bl	8007950 <_Balloc>
 8007b9a:	b930      	cbnz	r0, 8007baa <__multiply+0x42>
 8007b9c:	4602      	mov	r2, r0
 8007b9e:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8007ba2:	4b43      	ldr	r3, [pc, #268]	; (8007cb0 <__multiply+0x148>)
 8007ba4:	4843      	ldr	r0, [pc, #268]	; (8007cb4 <__multiply+0x14c>)
 8007ba6:	f000 fccb 	bl	8008540 <__assert_func>
 8007baa:	f100 0514 	add.w	r5, r0, #20
 8007bae:	462b      	mov	r3, r5
 8007bb0:	2200      	movs	r2, #0
 8007bb2:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007bb6:	4543      	cmp	r3, r8
 8007bb8:	d321      	bcc.n	8007bfe <__multiply+0x96>
 8007bba:	f104 0314 	add.w	r3, r4, #20
 8007bbe:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007bc2:	f109 0314 	add.w	r3, r9, #20
 8007bc6:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007bca:	9202      	str	r2, [sp, #8]
 8007bcc:	1b3a      	subs	r2, r7, r4
 8007bce:	3a15      	subs	r2, #21
 8007bd0:	f022 0203 	bic.w	r2, r2, #3
 8007bd4:	3204      	adds	r2, #4
 8007bd6:	f104 0115 	add.w	r1, r4, #21
 8007bda:	428f      	cmp	r7, r1
 8007bdc:	bf38      	it	cc
 8007bde:	2204      	movcc	r2, #4
 8007be0:	9201      	str	r2, [sp, #4]
 8007be2:	9a02      	ldr	r2, [sp, #8]
 8007be4:	9303      	str	r3, [sp, #12]
 8007be6:	429a      	cmp	r2, r3
 8007be8:	d80c      	bhi.n	8007c04 <__multiply+0x9c>
 8007bea:	2e00      	cmp	r6, #0
 8007bec:	dd03      	ble.n	8007bf6 <__multiply+0x8e>
 8007bee:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d05a      	beq.n	8007cac <__multiply+0x144>
 8007bf6:	6106      	str	r6, [r0, #16]
 8007bf8:	b005      	add	sp, #20
 8007bfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bfe:	f843 2b04 	str.w	r2, [r3], #4
 8007c02:	e7d8      	b.n	8007bb6 <__multiply+0x4e>
 8007c04:	f8b3 a000 	ldrh.w	sl, [r3]
 8007c08:	f1ba 0f00 	cmp.w	sl, #0
 8007c0c:	d023      	beq.n	8007c56 <__multiply+0xee>
 8007c0e:	46a9      	mov	r9, r5
 8007c10:	f04f 0c00 	mov.w	ip, #0
 8007c14:	f104 0e14 	add.w	lr, r4, #20
 8007c18:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007c1c:	f8d9 1000 	ldr.w	r1, [r9]
 8007c20:	fa1f fb82 	uxth.w	fp, r2
 8007c24:	b289      	uxth	r1, r1
 8007c26:	fb0a 110b 	mla	r1, sl, fp, r1
 8007c2a:	4461      	add	r1, ip
 8007c2c:	f8d9 c000 	ldr.w	ip, [r9]
 8007c30:	0c12      	lsrs	r2, r2, #16
 8007c32:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8007c36:	fb0a c202 	mla	r2, sl, r2, ip
 8007c3a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007c3e:	b289      	uxth	r1, r1
 8007c40:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007c44:	4577      	cmp	r7, lr
 8007c46:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007c4a:	f849 1b04 	str.w	r1, [r9], #4
 8007c4e:	d8e3      	bhi.n	8007c18 <__multiply+0xb0>
 8007c50:	9a01      	ldr	r2, [sp, #4]
 8007c52:	f845 c002 	str.w	ip, [r5, r2]
 8007c56:	9a03      	ldr	r2, [sp, #12]
 8007c58:	3304      	adds	r3, #4
 8007c5a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007c5e:	f1b9 0f00 	cmp.w	r9, #0
 8007c62:	d021      	beq.n	8007ca8 <__multiply+0x140>
 8007c64:	46ae      	mov	lr, r5
 8007c66:	f04f 0a00 	mov.w	sl, #0
 8007c6a:	6829      	ldr	r1, [r5, #0]
 8007c6c:	f104 0c14 	add.w	ip, r4, #20
 8007c70:	f8bc b000 	ldrh.w	fp, [ip]
 8007c74:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007c78:	b289      	uxth	r1, r1
 8007c7a:	fb09 220b 	mla	r2, r9, fp, r2
 8007c7e:	4452      	add	r2, sl
 8007c80:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007c84:	f84e 1b04 	str.w	r1, [lr], #4
 8007c88:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007c8c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007c90:	f8be 1000 	ldrh.w	r1, [lr]
 8007c94:	4567      	cmp	r7, ip
 8007c96:	fb09 110a 	mla	r1, r9, sl, r1
 8007c9a:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8007c9e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007ca2:	d8e5      	bhi.n	8007c70 <__multiply+0x108>
 8007ca4:	9a01      	ldr	r2, [sp, #4]
 8007ca6:	50a9      	str	r1, [r5, r2]
 8007ca8:	3504      	adds	r5, #4
 8007caa:	e79a      	b.n	8007be2 <__multiply+0x7a>
 8007cac:	3e01      	subs	r6, #1
 8007cae:	e79c      	b.n	8007bea <__multiply+0x82>
 8007cb0:	0800a17a 	.word	0x0800a17a
 8007cb4:	0800a18b 	.word	0x0800a18b

08007cb8 <__pow5mult>:
 8007cb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007cbc:	4615      	mov	r5, r2
 8007cbe:	f012 0203 	ands.w	r2, r2, #3
 8007cc2:	4606      	mov	r6, r0
 8007cc4:	460f      	mov	r7, r1
 8007cc6:	d007      	beq.n	8007cd8 <__pow5mult+0x20>
 8007cc8:	4c25      	ldr	r4, [pc, #148]	; (8007d60 <__pow5mult+0xa8>)
 8007cca:	3a01      	subs	r2, #1
 8007ccc:	2300      	movs	r3, #0
 8007cce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007cd2:	f7ff fe9f 	bl	8007a14 <__multadd>
 8007cd6:	4607      	mov	r7, r0
 8007cd8:	10ad      	asrs	r5, r5, #2
 8007cda:	d03d      	beq.n	8007d58 <__pow5mult+0xa0>
 8007cdc:	69f4      	ldr	r4, [r6, #28]
 8007cde:	b97c      	cbnz	r4, 8007d00 <__pow5mult+0x48>
 8007ce0:	2010      	movs	r0, #16
 8007ce2:	f7ff fd81 	bl	80077e8 <malloc>
 8007ce6:	4602      	mov	r2, r0
 8007ce8:	61f0      	str	r0, [r6, #28]
 8007cea:	b928      	cbnz	r0, 8007cf8 <__pow5mult+0x40>
 8007cec:	f240 11b3 	movw	r1, #435	; 0x1b3
 8007cf0:	4b1c      	ldr	r3, [pc, #112]	; (8007d64 <__pow5mult+0xac>)
 8007cf2:	481d      	ldr	r0, [pc, #116]	; (8007d68 <__pow5mult+0xb0>)
 8007cf4:	f000 fc24 	bl	8008540 <__assert_func>
 8007cf8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007cfc:	6004      	str	r4, [r0, #0]
 8007cfe:	60c4      	str	r4, [r0, #12]
 8007d00:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8007d04:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007d08:	b94c      	cbnz	r4, 8007d1e <__pow5mult+0x66>
 8007d0a:	f240 2171 	movw	r1, #625	; 0x271
 8007d0e:	4630      	mov	r0, r6
 8007d10:	f7ff ff14 	bl	8007b3c <__i2b>
 8007d14:	2300      	movs	r3, #0
 8007d16:	4604      	mov	r4, r0
 8007d18:	f8c8 0008 	str.w	r0, [r8, #8]
 8007d1c:	6003      	str	r3, [r0, #0]
 8007d1e:	f04f 0900 	mov.w	r9, #0
 8007d22:	07eb      	lsls	r3, r5, #31
 8007d24:	d50a      	bpl.n	8007d3c <__pow5mult+0x84>
 8007d26:	4639      	mov	r1, r7
 8007d28:	4622      	mov	r2, r4
 8007d2a:	4630      	mov	r0, r6
 8007d2c:	f7ff ff1c 	bl	8007b68 <__multiply>
 8007d30:	4680      	mov	r8, r0
 8007d32:	4639      	mov	r1, r7
 8007d34:	4630      	mov	r0, r6
 8007d36:	f7ff fe4b 	bl	80079d0 <_Bfree>
 8007d3a:	4647      	mov	r7, r8
 8007d3c:	106d      	asrs	r5, r5, #1
 8007d3e:	d00b      	beq.n	8007d58 <__pow5mult+0xa0>
 8007d40:	6820      	ldr	r0, [r4, #0]
 8007d42:	b938      	cbnz	r0, 8007d54 <__pow5mult+0x9c>
 8007d44:	4622      	mov	r2, r4
 8007d46:	4621      	mov	r1, r4
 8007d48:	4630      	mov	r0, r6
 8007d4a:	f7ff ff0d 	bl	8007b68 <__multiply>
 8007d4e:	6020      	str	r0, [r4, #0]
 8007d50:	f8c0 9000 	str.w	r9, [r0]
 8007d54:	4604      	mov	r4, r0
 8007d56:	e7e4      	b.n	8007d22 <__pow5mult+0x6a>
 8007d58:	4638      	mov	r0, r7
 8007d5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d5e:	bf00      	nop
 8007d60:	0800a2d8 	.word	0x0800a2d8
 8007d64:	0800a10b 	.word	0x0800a10b
 8007d68:	0800a18b 	.word	0x0800a18b

08007d6c <__lshift>:
 8007d6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d70:	460c      	mov	r4, r1
 8007d72:	4607      	mov	r7, r0
 8007d74:	4691      	mov	r9, r2
 8007d76:	6923      	ldr	r3, [r4, #16]
 8007d78:	6849      	ldr	r1, [r1, #4]
 8007d7a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007d7e:	68a3      	ldr	r3, [r4, #8]
 8007d80:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007d84:	f108 0601 	add.w	r6, r8, #1
 8007d88:	42b3      	cmp	r3, r6
 8007d8a:	db0b      	blt.n	8007da4 <__lshift+0x38>
 8007d8c:	4638      	mov	r0, r7
 8007d8e:	f7ff fddf 	bl	8007950 <_Balloc>
 8007d92:	4605      	mov	r5, r0
 8007d94:	b948      	cbnz	r0, 8007daa <__lshift+0x3e>
 8007d96:	4602      	mov	r2, r0
 8007d98:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8007d9c:	4b27      	ldr	r3, [pc, #156]	; (8007e3c <__lshift+0xd0>)
 8007d9e:	4828      	ldr	r0, [pc, #160]	; (8007e40 <__lshift+0xd4>)
 8007da0:	f000 fbce 	bl	8008540 <__assert_func>
 8007da4:	3101      	adds	r1, #1
 8007da6:	005b      	lsls	r3, r3, #1
 8007da8:	e7ee      	b.n	8007d88 <__lshift+0x1c>
 8007daa:	2300      	movs	r3, #0
 8007dac:	f100 0114 	add.w	r1, r0, #20
 8007db0:	f100 0210 	add.w	r2, r0, #16
 8007db4:	4618      	mov	r0, r3
 8007db6:	4553      	cmp	r3, sl
 8007db8:	db33      	blt.n	8007e22 <__lshift+0xb6>
 8007dba:	6920      	ldr	r0, [r4, #16]
 8007dbc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007dc0:	f104 0314 	add.w	r3, r4, #20
 8007dc4:	f019 091f 	ands.w	r9, r9, #31
 8007dc8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007dcc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007dd0:	d02b      	beq.n	8007e2a <__lshift+0xbe>
 8007dd2:	468a      	mov	sl, r1
 8007dd4:	2200      	movs	r2, #0
 8007dd6:	f1c9 0e20 	rsb	lr, r9, #32
 8007dda:	6818      	ldr	r0, [r3, #0]
 8007ddc:	fa00 f009 	lsl.w	r0, r0, r9
 8007de0:	4310      	orrs	r0, r2
 8007de2:	f84a 0b04 	str.w	r0, [sl], #4
 8007de6:	f853 2b04 	ldr.w	r2, [r3], #4
 8007dea:	459c      	cmp	ip, r3
 8007dec:	fa22 f20e 	lsr.w	r2, r2, lr
 8007df0:	d8f3      	bhi.n	8007dda <__lshift+0x6e>
 8007df2:	ebac 0304 	sub.w	r3, ip, r4
 8007df6:	3b15      	subs	r3, #21
 8007df8:	f023 0303 	bic.w	r3, r3, #3
 8007dfc:	3304      	adds	r3, #4
 8007dfe:	f104 0015 	add.w	r0, r4, #21
 8007e02:	4584      	cmp	ip, r0
 8007e04:	bf38      	it	cc
 8007e06:	2304      	movcc	r3, #4
 8007e08:	50ca      	str	r2, [r1, r3]
 8007e0a:	b10a      	cbz	r2, 8007e10 <__lshift+0xa4>
 8007e0c:	f108 0602 	add.w	r6, r8, #2
 8007e10:	3e01      	subs	r6, #1
 8007e12:	4638      	mov	r0, r7
 8007e14:	4621      	mov	r1, r4
 8007e16:	612e      	str	r6, [r5, #16]
 8007e18:	f7ff fdda 	bl	80079d0 <_Bfree>
 8007e1c:	4628      	mov	r0, r5
 8007e1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e22:	f842 0f04 	str.w	r0, [r2, #4]!
 8007e26:	3301      	adds	r3, #1
 8007e28:	e7c5      	b.n	8007db6 <__lshift+0x4a>
 8007e2a:	3904      	subs	r1, #4
 8007e2c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e30:	459c      	cmp	ip, r3
 8007e32:	f841 2f04 	str.w	r2, [r1, #4]!
 8007e36:	d8f9      	bhi.n	8007e2c <__lshift+0xc0>
 8007e38:	e7ea      	b.n	8007e10 <__lshift+0xa4>
 8007e3a:	bf00      	nop
 8007e3c:	0800a17a 	.word	0x0800a17a
 8007e40:	0800a18b 	.word	0x0800a18b

08007e44 <__mcmp>:
 8007e44:	4603      	mov	r3, r0
 8007e46:	690a      	ldr	r2, [r1, #16]
 8007e48:	6900      	ldr	r0, [r0, #16]
 8007e4a:	b530      	push	{r4, r5, lr}
 8007e4c:	1a80      	subs	r0, r0, r2
 8007e4e:	d10d      	bne.n	8007e6c <__mcmp+0x28>
 8007e50:	3314      	adds	r3, #20
 8007e52:	3114      	adds	r1, #20
 8007e54:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007e58:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007e5c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007e60:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007e64:	4295      	cmp	r5, r2
 8007e66:	d002      	beq.n	8007e6e <__mcmp+0x2a>
 8007e68:	d304      	bcc.n	8007e74 <__mcmp+0x30>
 8007e6a:	2001      	movs	r0, #1
 8007e6c:	bd30      	pop	{r4, r5, pc}
 8007e6e:	42a3      	cmp	r3, r4
 8007e70:	d3f4      	bcc.n	8007e5c <__mcmp+0x18>
 8007e72:	e7fb      	b.n	8007e6c <__mcmp+0x28>
 8007e74:	f04f 30ff 	mov.w	r0, #4294967295
 8007e78:	e7f8      	b.n	8007e6c <__mcmp+0x28>
	...

08007e7c <__mdiff>:
 8007e7c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e80:	460d      	mov	r5, r1
 8007e82:	4607      	mov	r7, r0
 8007e84:	4611      	mov	r1, r2
 8007e86:	4628      	mov	r0, r5
 8007e88:	4614      	mov	r4, r2
 8007e8a:	f7ff ffdb 	bl	8007e44 <__mcmp>
 8007e8e:	1e06      	subs	r6, r0, #0
 8007e90:	d111      	bne.n	8007eb6 <__mdiff+0x3a>
 8007e92:	4631      	mov	r1, r6
 8007e94:	4638      	mov	r0, r7
 8007e96:	f7ff fd5b 	bl	8007950 <_Balloc>
 8007e9a:	4602      	mov	r2, r0
 8007e9c:	b928      	cbnz	r0, 8007eaa <__mdiff+0x2e>
 8007e9e:	f240 2137 	movw	r1, #567	; 0x237
 8007ea2:	4b3a      	ldr	r3, [pc, #232]	; (8007f8c <__mdiff+0x110>)
 8007ea4:	483a      	ldr	r0, [pc, #232]	; (8007f90 <__mdiff+0x114>)
 8007ea6:	f000 fb4b 	bl	8008540 <__assert_func>
 8007eaa:	2301      	movs	r3, #1
 8007eac:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007eb0:	4610      	mov	r0, r2
 8007eb2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007eb6:	bfa4      	itt	ge
 8007eb8:	4623      	movge	r3, r4
 8007eba:	462c      	movge	r4, r5
 8007ebc:	4638      	mov	r0, r7
 8007ebe:	6861      	ldr	r1, [r4, #4]
 8007ec0:	bfa6      	itte	ge
 8007ec2:	461d      	movge	r5, r3
 8007ec4:	2600      	movge	r6, #0
 8007ec6:	2601      	movlt	r6, #1
 8007ec8:	f7ff fd42 	bl	8007950 <_Balloc>
 8007ecc:	4602      	mov	r2, r0
 8007ece:	b918      	cbnz	r0, 8007ed8 <__mdiff+0x5c>
 8007ed0:	f240 2145 	movw	r1, #581	; 0x245
 8007ed4:	4b2d      	ldr	r3, [pc, #180]	; (8007f8c <__mdiff+0x110>)
 8007ed6:	e7e5      	b.n	8007ea4 <__mdiff+0x28>
 8007ed8:	f102 0814 	add.w	r8, r2, #20
 8007edc:	46c2      	mov	sl, r8
 8007ede:	f04f 0c00 	mov.w	ip, #0
 8007ee2:	6927      	ldr	r7, [r4, #16]
 8007ee4:	60c6      	str	r6, [r0, #12]
 8007ee6:	692e      	ldr	r6, [r5, #16]
 8007ee8:	f104 0014 	add.w	r0, r4, #20
 8007eec:	f105 0914 	add.w	r9, r5, #20
 8007ef0:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8007ef4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007ef8:	3410      	adds	r4, #16
 8007efa:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8007efe:	f859 3b04 	ldr.w	r3, [r9], #4
 8007f02:	fa1f f18b 	uxth.w	r1, fp
 8007f06:	4461      	add	r1, ip
 8007f08:	fa1f fc83 	uxth.w	ip, r3
 8007f0c:	0c1b      	lsrs	r3, r3, #16
 8007f0e:	eba1 010c 	sub.w	r1, r1, ip
 8007f12:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007f16:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007f1a:	b289      	uxth	r1, r1
 8007f1c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8007f20:	454e      	cmp	r6, r9
 8007f22:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8007f26:	f84a 1b04 	str.w	r1, [sl], #4
 8007f2a:	d8e6      	bhi.n	8007efa <__mdiff+0x7e>
 8007f2c:	1b73      	subs	r3, r6, r5
 8007f2e:	3b15      	subs	r3, #21
 8007f30:	f023 0303 	bic.w	r3, r3, #3
 8007f34:	3515      	adds	r5, #21
 8007f36:	3304      	adds	r3, #4
 8007f38:	42ae      	cmp	r6, r5
 8007f3a:	bf38      	it	cc
 8007f3c:	2304      	movcc	r3, #4
 8007f3e:	4418      	add	r0, r3
 8007f40:	4443      	add	r3, r8
 8007f42:	461e      	mov	r6, r3
 8007f44:	4605      	mov	r5, r0
 8007f46:	4575      	cmp	r5, lr
 8007f48:	d30e      	bcc.n	8007f68 <__mdiff+0xec>
 8007f4a:	f10e 0103 	add.w	r1, lr, #3
 8007f4e:	1a09      	subs	r1, r1, r0
 8007f50:	f021 0103 	bic.w	r1, r1, #3
 8007f54:	3803      	subs	r0, #3
 8007f56:	4586      	cmp	lr, r0
 8007f58:	bf38      	it	cc
 8007f5a:	2100      	movcc	r1, #0
 8007f5c:	440b      	add	r3, r1
 8007f5e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007f62:	b189      	cbz	r1, 8007f88 <__mdiff+0x10c>
 8007f64:	6117      	str	r7, [r2, #16]
 8007f66:	e7a3      	b.n	8007eb0 <__mdiff+0x34>
 8007f68:	f855 8b04 	ldr.w	r8, [r5], #4
 8007f6c:	fa1f f188 	uxth.w	r1, r8
 8007f70:	4461      	add	r1, ip
 8007f72:	140c      	asrs	r4, r1, #16
 8007f74:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007f78:	b289      	uxth	r1, r1
 8007f7a:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007f7e:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8007f82:	f846 1b04 	str.w	r1, [r6], #4
 8007f86:	e7de      	b.n	8007f46 <__mdiff+0xca>
 8007f88:	3f01      	subs	r7, #1
 8007f8a:	e7e8      	b.n	8007f5e <__mdiff+0xe2>
 8007f8c:	0800a17a 	.word	0x0800a17a
 8007f90:	0800a18b 	.word	0x0800a18b

08007f94 <__d2b>:
 8007f94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007f96:	2101      	movs	r1, #1
 8007f98:	4617      	mov	r7, r2
 8007f9a:	461c      	mov	r4, r3
 8007f9c:	9e08      	ldr	r6, [sp, #32]
 8007f9e:	f7ff fcd7 	bl	8007950 <_Balloc>
 8007fa2:	4605      	mov	r5, r0
 8007fa4:	b930      	cbnz	r0, 8007fb4 <__d2b+0x20>
 8007fa6:	4602      	mov	r2, r0
 8007fa8:	f240 310f 	movw	r1, #783	; 0x30f
 8007fac:	4b22      	ldr	r3, [pc, #136]	; (8008038 <__d2b+0xa4>)
 8007fae:	4823      	ldr	r0, [pc, #140]	; (800803c <__d2b+0xa8>)
 8007fb0:	f000 fac6 	bl	8008540 <__assert_func>
 8007fb4:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8007fb8:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8007fbc:	bb24      	cbnz	r4, 8008008 <__d2b+0x74>
 8007fbe:	2f00      	cmp	r7, #0
 8007fc0:	9301      	str	r3, [sp, #4]
 8007fc2:	d026      	beq.n	8008012 <__d2b+0x7e>
 8007fc4:	4668      	mov	r0, sp
 8007fc6:	9700      	str	r7, [sp, #0]
 8007fc8:	f7ff fd8a 	bl	8007ae0 <__lo0bits>
 8007fcc:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007fd0:	b1e8      	cbz	r0, 800800e <__d2b+0x7a>
 8007fd2:	f1c0 0320 	rsb	r3, r0, #32
 8007fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8007fda:	430b      	orrs	r3, r1
 8007fdc:	40c2      	lsrs	r2, r0
 8007fde:	616b      	str	r3, [r5, #20]
 8007fe0:	9201      	str	r2, [sp, #4]
 8007fe2:	9b01      	ldr	r3, [sp, #4]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	bf14      	ite	ne
 8007fe8:	2102      	movne	r1, #2
 8007fea:	2101      	moveq	r1, #1
 8007fec:	61ab      	str	r3, [r5, #24]
 8007fee:	6129      	str	r1, [r5, #16]
 8007ff0:	b1bc      	cbz	r4, 8008022 <__d2b+0x8e>
 8007ff2:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8007ff6:	4404      	add	r4, r0
 8007ff8:	6034      	str	r4, [r6, #0]
 8007ffa:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007ffe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008000:	6018      	str	r0, [r3, #0]
 8008002:	4628      	mov	r0, r5
 8008004:	b003      	add	sp, #12
 8008006:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008008:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800800c:	e7d7      	b.n	8007fbe <__d2b+0x2a>
 800800e:	6169      	str	r1, [r5, #20]
 8008010:	e7e7      	b.n	8007fe2 <__d2b+0x4e>
 8008012:	a801      	add	r0, sp, #4
 8008014:	f7ff fd64 	bl	8007ae0 <__lo0bits>
 8008018:	9b01      	ldr	r3, [sp, #4]
 800801a:	2101      	movs	r1, #1
 800801c:	616b      	str	r3, [r5, #20]
 800801e:	3020      	adds	r0, #32
 8008020:	e7e5      	b.n	8007fee <__d2b+0x5a>
 8008022:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008026:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 800802a:	6030      	str	r0, [r6, #0]
 800802c:	6918      	ldr	r0, [r3, #16]
 800802e:	f7ff fd37 	bl	8007aa0 <__hi0bits>
 8008032:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8008036:	e7e2      	b.n	8007ffe <__d2b+0x6a>
 8008038:	0800a17a 	.word	0x0800a17a
 800803c:	0800a18b 	.word	0x0800a18b

08008040 <__sfputc_r>:
 8008040:	6893      	ldr	r3, [r2, #8]
 8008042:	b410      	push	{r4}
 8008044:	3b01      	subs	r3, #1
 8008046:	2b00      	cmp	r3, #0
 8008048:	6093      	str	r3, [r2, #8]
 800804a:	da07      	bge.n	800805c <__sfputc_r+0x1c>
 800804c:	6994      	ldr	r4, [r2, #24]
 800804e:	42a3      	cmp	r3, r4
 8008050:	db01      	blt.n	8008056 <__sfputc_r+0x16>
 8008052:	290a      	cmp	r1, #10
 8008054:	d102      	bne.n	800805c <__sfputc_r+0x1c>
 8008056:	bc10      	pop	{r4}
 8008058:	f7fe bb8b 	b.w	8006772 <__swbuf_r>
 800805c:	6813      	ldr	r3, [r2, #0]
 800805e:	1c58      	adds	r0, r3, #1
 8008060:	6010      	str	r0, [r2, #0]
 8008062:	7019      	strb	r1, [r3, #0]
 8008064:	4608      	mov	r0, r1
 8008066:	bc10      	pop	{r4}
 8008068:	4770      	bx	lr

0800806a <__sfputs_r>:
 800806a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800806c:	4606      	mov	r6, r0
 800806e:	460f      	mov	r7, r1
 8008070:	4614      	mov	r4, r2
 8008072:	18d5      	adds	r5, r2, r3
 8008074:	42ac      	cmp	r4, r5
 8008076:	d101      	bne.n	800807c <__sfputs_r+0x12>
 8008078:	2000      	movs	r0, #0
 800807a:	e007      	b.n	800808c <__sfputs_r+0x22>
 800807c:	463a      	mov	r2, r7
 800807e:	4630      	mov	r0, r6
 8008080:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008084:	f7ff ffdc 	bl	8008040 <__sfputc_r>
 8008088:	1c43      	adds	r3, r0, #1
 800808a:	d1f3      	bne.n	8008074 <__sfputs_r+0xa>
 800808c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008090 <_vfiprintf_r>:
 8008090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008094:	460d      	mov	r5, r1
 8008096:	4614      	mov	r4, r2
 8008098:	4698      	mov	r8, r3
 800809a:	4606      	mov	r6, r0
 800809c:	b09d      	sub	sp, #116	; 0x74
 800809e:	b118      	cbz	r0, 80080a8 <_vfiprintf_r+0x18>
 80080a0:	6a03      	ldr	r3, [r0, #32]
 80080a2:	b90b      	cbnz	r3, 80080a8 <_vfiprintf_r+0x18>
 80080a4:	f7fe fa7e 	bl	80065a4 <__sinit>
 80080a8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80080aa:	07d9      	lsls	r1, r3, #31
 80080ac:	d405      	bmi.n	80080ba <_vfiprintf_r+0x2a>
 80080ae:	89ab      	ldrh	r3, [r5, #12]
 80080b0:	059a      	lsls	r2, r3, #22
 80080b2:	d402      	bmi.n	80080ba <_vfiprintf_r+0x2a>
 80080b4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80080b6:	f7fe fcc4 	bl	8006a42 <__retarget_lock_acquire_recursive>
 80080ba:	89ab      	ldrh	r3, [r5, #12]
 80080bc:	071b      	lsls	r3, r3, #28
 80080be:	d501      	bpl.n	80080c4 <_vfiprintf_r+0x34>
 80080c0:	692b      	ldr	r3, [r5, #16]
 80080c2:	b99b      	cbnz	r3, 80080ec <_vfiprintf_r+0x5c>
 80080c4:	4629      	mov	r1, r5
 80080c6:	4630      	mov	r0, r6
 80080c8:	f7fe fb90 	bl	80067ec <__swsetup_r>
 80080cc:	b170      	cbz	r0, 80080ec <_vfiprintf_r+0x5c>
 80080ce:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80080d0:	07dc      	lsls	r4, r3, #31
 80080d2:	d504      	bpl.n	80080de <_vfiprintf_r+0x4e>
 80080d4:	f04f 30ff 	mov.w	r0, #4294967295
 80080d8:	b01d      	add	sp, #116	; 0x74
 80080da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080de:	89ab      	ldrh	r3, [r5, #12]
 80080e0:	0598      	lsls	r0, r3, #22
 80080e2:	d4f7      	bmi.n	80080d4 <_vfiprintf_r+0x44>
 80080e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80080e6:	f7fe fcad 	bl	8006a44 <__retarget_lock_release_recursive>
 80080ea:	e7f3      	b.n	80080d4 <_vfiprintf_r+0x44>
 80080ec:	2300      	movs	r3, #0
 80080ee:	9309      	str	r3, [sp, #36]	; 0x24
 80080f0:	2320      	movs	r3, #32
 80080f2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80080f6:	2330      	movs	r3, #48	; 0x30
 80080f8:	f04f 0901 	mov.w	r9, #1
 80080fc:	f8cd 800c 	str.w	r8, [sp, #12]
 8008100:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 80082b0 <_vfiprintf_r+0x220>
 8008104:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008108:	4623      	mov	r3, r4
 800810a:	469a      	mov	sl, r3
 800810c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008110:	b10a      	cbz	r2, 8008116 <_vfiprintf_r+0x86>
 8008112:	2a25      	cmp	r2, #37	; 0x25
 8008114:	d1f9      	bne.n	800810a <_vfiprintf_r+0x7a>
 8008116:	ebba 0b04 	subs.w	fp, sl, r4
 800811a:	d00b      	beq.n	8008134 <_vfiprintf_r+0xa4>
 800811c:	465b      	mov	r3, fp
 800811e:	4622      	mov	r2, r4
 8008120:	4629      	mov	r1, r5
 8008122:	4630      	mov	r0, r6
 8008124:	f7ff ffa1 	bl	800806a <__sfputs_r>
 8008128:	3001      	adds	r0, #1
 800812a:	f000 80a9 	beq.w	8008280 <_vfiprintf_r+0x1f0>
 800812e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008130:	445a      	add	r2, fp
 8008132:	9209      	str	r2, [sp, #36]	; 0x24
 8008134:	f89a 3000 	ldrb.w	r3, [sl]
 8008138:	2b00      	cmp	r3, #0
 800813a:	f000 80a1 	beq.w	8008280 <_vfiprintf_r+0x1f0>
 800813e:	2300      	movs	r3, #0
 8008140:	f04f 32ff 	mov.w	r2, #4294967295
 8008144:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008148:	f10a 0a01 	add.w	sl, sl, #1
 800814c:	9304      	str	r3, [sp, #16]
 800814e:	9307      	str	r3, [sp, #28]
 8008150:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008154:	931a      	str	r3, [sp, #104]	; 0x68
 8008156:	4654      	mov	r4, sl
 8008158:	2205      	movs	r2, #5
 800815a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800815e:	4854      	ldr	r0, [pc, #336]	; (80082b0 <_vfiprintf_r+0x220>)
 8008160:	f7fe fc71 	bl	8006a46 <memchr>
 8008164:	9a04      	ldr	r2, [sp, #16]
 8008166:	b9d8      	cbnz	r0, 80081a0 <_vfiprintf_r+0x110>
 8008168:	06d1      	lsls	r1, r2, #27
 800816a:	bf44      	itt	mi
 800816c:	2320      	movmi	r3, #32
 800816e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008172:	0713      	lsls	r3, r2, #28
 8008174:	bf44      	itt	mi
 8008176:	232b      	movmi	r3, #43	; 0x2b
 8008178:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800817c:	f89a 3000 	ldrb.w	r3, [sl]
 8008180:	2b2a      	cmp	r3, #42	; 0x2a
 8008182:	d015      	beq.n	80081b0 <_vfiprintf_r+0x120>
 8008184:	4654      	mov	r4, sl
 8008186:	2000      	movs	r0, #0
 8008188:	f04f 0c0a 	mov.w	ip, #10
 800818c:	9a07      	ldr	r2, [sp, #28]
 800818e:	4621      	mov	r1, r4
 8008190:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008194:	3b30      	subs	r3, #48	; 0x30
 8008196:	2b09      	cmp	r3, #9
 8008198:	d94d      	bls.n	8008236 <_vfiprintf_r+0x1a6>
 800819a:	b1b0      	cbz	r0, 80081ca <_vfiprintf_r+0x13a>
 800819c:	9207      	str	r2, [sp, #28]
 800819e:	e014      	b.n	80081ca <_vfiprintf_r+0x13a>
 80081a0:	eba0 0308 	sub.w	r3, r0, r8
 80081a4:	fa09 f303 	lsl.w	r3, r9, r3
 80081a8:	4313      	orrs	r3, r2
 80081aa:	46a2      	mov	sl, r4
 80081ac:	9304      	str	r3, [sp, #16]
 80081ae:	e7d2      	b.n	8008156 <_vfiprintf_r+0xc6>
 80081b0:	9b03      	ldr	r3, [sp, #12]
 80081b2:	1d19      	adds	r1, r3, #4
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	9103      	str	r1, [sp, #12]
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	bfbb      	ittet	lt
 80081bc:	425b      	neglt	r3, r3
 80081be:	f042 0202 	orrlt.w	r2, r2, #2
 80081c2:	9307      	strge	r3, [sp, #28]
 80081c4:	9307      	strlt	r3, [sp, #28]
 80081c6:	bfb8      	it	lt
 80081c8:	9204      	strlt	r2, [sp, #16]
 80081ca:	7823      	ldrb	r3, [r4, #0]
 80081cc:	2b2e      	cmp	r3, #46	; 0x2e
 80081ce:	d10c      	bne.n	80081ea <_vfiprintf_r+0x15a>
 80081d0:	7863      	ldrb	r3, [r4, #1]
 80081d2:	2b2a      	cmp	r3, #42	; 0x2a
 80081d4:	d134      	bne.n	8008240 <_vfiprintf_r+0x1b0>
 80081d6:	9b03      	ldr	r3, [sp, #12]
 80081d8:	3402      	adds	r4, #2
 80081da:	1d1a      	adds	r2, r3, #4
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	9203      	str	r2, [sp, #12]
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	bfb8      	it	lt
 80081e4:	f04f 33ff 	movlt.w	r3, #4294967295
 80081e8:	9305      	str	r3, [sp, #20]
 80081ea:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80082b4 <_vfiprintf_r+0x224>
 80081ee:	2203      	movs	r2, #3
 80081f0:	4650      	mov	r0, sl
 80081f2:	7821      	ldrb	r1, [r4, #0]
 80081f4:	f7fe fc27 	bl	8006a46 <memchr>
 80081f8:	b138      	cbz	r0, 800820a <_vfiprintf_r+0x17a>
 80081fa:	2240      	movs	r2, #64	; 0x40
 80081fc:	9b04      	ldr	r3, [sp, #16]
 80081fe:	eba0 000a 	sub.w	r0, r0, sl
 8008202:	4082      	lsls	r2, r0
 8008204:	4313      	orrs	r3, r2
 8008206:	3401      	adds	r4, #1
 8008208:	9304      	str	r3, [sp, #16]
 800820a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800820e:	2206      	movs	r2, #6
 8008210:	4829      	ldr	r0, [pc, #164]	; (80082b8 <_vfiprintf_r+0x228>)
 8008212:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008216:	f7fe fc16 	bl	8006a46 <memchr>
 800821a:	2800      	cmp	r0, #0
 800821c:	d03f      	beq.n	800829e <_vfiprintf_r+0x20e>
 800821e:	4b27      	ldr	r3, [pc, #156]	; (80082bc <_vfiprintf_r+0x22c>)
 8008220:	bb1b      	cbnz	r3, 800826a <_vfiprintf_r+0x1da>
 8008222:	9b03      	ldr	r3, [sp, #12]
 8008224:	3307      	adds	r3, #7
 8008226:	f023 0307 	bic.w	r3, r3, #7
 800822a:	3308      	adds	r3, #8
 800822c:	9303      	str	r3, [sp, #12]
 800822e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008230:	443b      	add	r3, r7
 8008232:	9309      	str	r3, [sp, #36]	; 0x24
 8008234:	e768      	b.n	8008108 <_vfiprintf_r+0x78>
 8008236:	460c      	mov	r4, r1
 8008238:	2001      	movs	r0, #1
 800823a:	fb0c 3202 	mla	r2, ip, r2, r3
 800823e:	e7a6      	b.n	800818e <_vfiprintf_r+0xfe>
 8008240:	2300      	movs	r3, #0
 8008242:	f04f 0c0a 	mov.w	ip, #10
 8008246:	4619      	mov	r1, r3
 8008248:	3401      	adds	r4, #1
 800824a:	9305      	str	r3, [sp, #20]
 800824c:	4620      	mov	r0, r4
 800824e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008252:	3a30      	subs	r2, #48	; 0x30
 8008254:	2a09      	cmp	r2, #9
 8008256:	d903      	bls.n	8008260 <_vfiprintf_r+0x1d0>
 8008258:	2b00      	cmp	r3, #0
 800825a:	d0c6      	beq.n	80081ea <_vfiprintf_r+0x15a>
 800825c:	9105      	str	r1, [sp, #20]
 800825e:	e7c4      	b.n	80081ea <_vfiprintf_r+0x15a>
 8008260:	4604      	mov	r4, r0
 8008262:	2301      	movs	r3, #1
 8008264:	fb0c 2101 	mla	r1, ip, r1, r2
 8008268:	e7f0      	b.n	800824c <_vfiprintf_r+0x1bc>
 800826a:	ab03      	add	r3, sp, #12
 800826c:	9300      	str	r3, [sp, #0]
 800826e:	462a      	mov	r2, r5
 8008270:	4630      	mov	r0, r6
 8008272:	4b13      	ldr	r3, [pc, #76]	; (80082c0 <_vfiprintf_r+0x230>)
 8008274:	a904      	add	r1, sp, #16
 8008276:	f7fd fd47 	bl	8005d08 <_printf_float>
 800827a:	4607      	mov	r7, r0
 800827c:	1c78      	adds	r0, r7, #1
 800827e:	d1d6      	bne.n	800822e <_vfiprintf_r+0x19e>
 8008280:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008282:	07d9      	lsls	r1, r3, #31
 8008284:	d405      	bmi.n	8008292 <_vfiprintf_r+0x202>
 8008286:	89ab      	ldrh	r3, [r5, #12]
 8008288:	059a      	lsls	r2, r3, #22
 800828a:	d402      	bmi.n	8008292 <_vfiprintf_r+0x202>
 800828c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800828e:	f7fe fbd9 	bl	8006a44 <__retarget_lock_release_recursive>
 8008292:	89ab      	ldrh	r3, [r5, #12]
 8008294:	065b      	lsls	r3, r3, #25
 8008296:	f53f af1d 	bmi.w	80080d4 <_vfiprintf_r+0x44>
 800829a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800829c:	e71c      	b.n	80080d8 <_vfiprintf_r+0x48>
 800829e:	ab03      	add	r3, sp, #12
 80082a0:	9300      	str	r3, [sp, #0]
 80082a2:	462a      	mov	r2, r5
 80082a4:	4630      	mov	r0, r6
 80082a6:	4b06      	ldr	r3, [pc, #24]	; (80082c0 <_vfiprintf_r+0x230>)
 80082a8:	a904      	add	r1, sp, #16
 80082aa:	f7fd ffcd 	bl	8006248 <_printf_i>
 80082ae:	e7e4      	b.n	800827a <_vfiprintf_r+0x1ea>
 80082b0:	0800a2e4 	.word	0x0800a2e4
 80082b4:	0800a2ea 	.word	0x0800a2ea
 80082b8:	0800a2ee 	.word	0x0800a2ee
 80082bc:	08005d09 	.word	0x08005d09
 80082c0:	0800806b 	.word	0x0800806b

080082c4 <__sflush_r>:
 80082c4:	898a      	ldrh	r2, [r1, #12]
 80082c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082c8:	4605      	mov	r5, r0
 80082ca:	0710      	lsls	r0, r2, #28
 80082cc:	460c      	mov	r4, r1
 80082ce:	d457      	bmi.n	8008380 <__sflush_r+0xbc>
 80082d0:	684b      	ldr	r3, [r1, #4]
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	dc04      	bgt.n	80082e0 <__sflush_r+0x1c>
 80082d6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80082d8:	2b00      	cmp	r3, #0
 80082da:	dc01      	bgt.n	80082e0 <__sflush_r+0x1c>
 80082dc:	2000      	movs	r0, #0
 80082de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80082e0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80082e2:	2e00      	cmp	r6, #0
 80082e4:	d0fa      	beq.n	80082dc <__sflush_r+0x18>
 80082e6:	2300      	movs	r3, #0
 80082e8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80082ec:	682f      	ldr	r7, [r5, #0]
 80082ee:	6a21      	ldr	r1, [r4, #32]
 80082f0:	602b      	str	r3, [r5, #0]
 80082f2:	d032      	beq.n	800835a <__sflush_r+0x96>
 80082f4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80082f6:	89a3      	ldrh	r3, [r4, #12]
 80082f8:	075a      	lsls	r2, r3, #29
 80082fa:	d505      	bpl.n	8008308 <__sflush_r+0x44>
 80082fc:	6863      	ldr	r3, [r4, #4]
 80082fe:	1ac0      	subs	r0, r0, r3
 8008300:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008302:	b10b      	cbz	r3, 8008308 <__sflush_r+0x44>
 8008304:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008306:	1ac0      	subs	r0, r0, r3
 8008308:	2300      	movs	r3, #0
 800830a:	4602      	mov	r2, r0
 800830c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800830e:	4628      	mov	r0, r5
 8008310:	6a21      	ldr	r1, [r4, #32]
 8008312:	47b0      	blx	r6
 8008314:	1c43      	adds	r3, r0, #1
 8008316:	89a3      	ldrh	r3, [r4, #12]
 8008318:	d106      	bne.n	8008328 <__sflush_r+0x64>
 800831a:	6829      	ldr	r1, [r5, #0]
 800831c:	291d      	cmp	r1, #29
 800831e:	d82b      	bhi.n	8008378 <__sflush_r+0xb4>
 8008320:	4a28      	ldr	r2, [pc, #160]	; (80083c4 <__sflush_r+0x100>)
 8008322:	410a      	asrs	r2, r1
 8008324:	07d6      	lsls	r6, r2, #31
 8008326:	d427      	bmi.n	8008378 <__sflush_r+0xb4>
 8008328:	2200      	movs	r2, #0
 800832a:	6062      	str	r2, [r4, #4]
 800832c:	6922      	ldr	r2, [r4, #16]
 800832e:	04d9      	lsls	r1, r3, #19
 8008330:	6022      	str	r2, [r4, #0]
 8008332:	d504      	bpl.n	800833e <__sflush_r+0x7a>
 8008334:	1c42      	adds	r2, r0, #1
 8008336:	d101      	bne.n	800833c <__sflush_r+0x78>
 8008338:	682b      	ldr	r3, [r5, #0]
 800833a:	b903      	cbnz	r3, 800833e <__sflush_r+0x7a>
 800833c:	6560      	str	r0, [r4, #84]	; 0x54
 800833e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008340:	602f      	str	r7, [r5, #0]
 8008342:	2900      	cmp	r1, #0
 8008344:	d0ca      	beq.n	80082dc <__sflush_r+0x18>
 8008346:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800834a:	4299      	cmp	r1, r3
 800834c:	d002      	beq.n	8008354 <__sflush_r+0x90>
 800834e:	4628      	mov	r0, r5
 8008350:	f7ff fa02 	bl	8007758 <_free_r>
 8008354:	2000      	movs	r0, #0
 8008356:	6360      	str	r0, [r4, #52]	; 0x34
 8008358:	e7c1      	b.n	80082de <__sflush_r+0x1a>
 800835a:	2301      	movs	r3, #1
 800835c:	4628      	mov	r0, r5
 800835e:	47b0      	blx	r6
 8008360:	1c41      	adds	r1, r0, #1
 8008362:	d1c8      	bne.n	80082f6 <__sflush_r+0x32>
 8008364:	682b      	ldr	r3, [r5, #0]
 8008366:	2b00      	cmp	r3, #0
 8008368:	d0c5      	beq.n	80082f6 <__sflush_r+0x32>
 800836a:	2b1d      	cmp	r3, #29
 800836c:	d001      	beq.n	8008372 <__sflush_r+0xae>
 800836e:	2b16      	cmp	r3, #22
 8008370:	d101      	bne.n	8008376 <__sflush_r+0xb2>
 8008372:	602f      	str	r7, [r5, #0]
 8008374:	e7b2      	b.n	80082dc <__sflush_r+0x18>
 8008376:	89a3      	ldrh	r3, [r4, #12]
 8008378:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800837c:	81a3      	strh	r3, [r4, #12]
 800837e:	e7ae      	b.n	80082de <__sflush_r+0x1a>
 8008380:	690f      	ldr	r7, [r1, #16]
 8008382:	2f00      	cmp	r7, #0
 8008384:	d0aa      	beq.n	80082dc <__sflush_r+0x18>
 8008386:	0793      	lsls	r3, r2, #30
 8008388:	bf18      	it	ne
 800838a:	2300      	movne	r3, #0
 800838c:	680e      	ldr	r6, [r1, #0]
 800838e:	bf08      	it	eq
 8008390:	694b      	ldreq	r3, [r1, #20]
 8008392:	1bf6      	subs	r6, r6, r7
 8008394:	600f      	str	r7, [r1, #0]
 8008396:	608b      	str	r3, [r1, #8]
 8008398:	2e00      	cmp	r6, #0
 800839a:	dd9f      	ble.n	80082dc <__sflush_r+0x18>
 800839c:	4633      	mov	r3, r6
 800839e:	463a      	mov	r2, r7
 80083a0:	4628      	mov	r0, r5
 80083a2:	6a21      	ldr	r1, [r4, #32]
 80083a4:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80083a8:	47e0      	blx	ip
 80083aa:	2800      	cmp	r0, #0
 80083ac:	dc06      	bgt.n	80083bc <__sflush_r+0xf8>
 80083ae:	89a3      	ldrh	r3, [r4, #12]
 80083b0:	f04f 30ff 	mov.w	r0, #4294967295
 80083b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80083b8:	81a3      	strh	r3, [r4, #12]
 80083ba:	e790      	b.n	80082de <__sflush_r+0x1a>
 80083bc:	4407      	add	r7, r0
 80083be:	1a36      	subs	r6, r6, r0
 80083c0:	e7ea      	b.n	8008398 <__sflush_r+0xd4>
 80083c2:	bf00      	nop
 80083c4:	dfbffffe 	.word	0xdfbffffe

080083c8 <_fflush_r>:
 80083c8:	b538      	push	{r3, r4, r5, lr}
 80083ca:	690b      	ldr	r3, [r1, #16]
 80083cc:	4605      	mov	r5, r0
 80083ce:	460c      	mov	r4, r1
 80083d0:	b913      	cbnz	r3, 80083d8 <_fflush_r+0x10>
 80083d2:	2500      	movs	r5, #0
 80083d4:	4628      	mov	r0, r5
 80083d6:	bd38      	pop	{r3, r4, r5, pc}
 80083d8:	b118      	cbz	r0, 80083e2 <_fflush_r+0x1a>
 80083da:	6a03      	ldr	r3, [r0, #32]
 80083dc:	b90b      	cbnz	r3, 80083e2 <_fflush_r+0x1a>
 80083de:	f7fe f8e1 	bl	80065a4 <__sinit>
 80083e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d0f3      	beq.n	80083d2 <_fflush_r+0xa>
 80083ea:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80083ec:	07d0      	lsls	r0, r2, #31
 80083ee:	d404      	bmi.n	80083fa <_fflush_r+0x32>
 80083f0:	0599      	lsls	r1, r3, #22
 80083f2:	d402      	bmi.n	80083fa <_fflush_r+0x32>
 80083f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80083f6:	f7fe fb24 	bl	8006a42 <__retarget_lock_acquire_recursive>
 80083fa:	4628      	mov	r0, r5
 80083fc:	4621      	mov	r1, r4
 80083fe:	f7ff ff61 	bl	80082c4 <__sflush_r>
 8008402:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008404:	4605      	mov	r5, r0
 8008406:	07da      	lsls	r2, r3, #31
 8008408:	d4e4      	bmi.n	80083d4 <_fflush_r+0xc>
 800840a:	89a3      	ldrh	r3, [r4, #12]
 800840c:	059b      	lsls	r3, r3, #22
 800840e:	d4e1      	bmi.n	80083d4 <_fflush_r+0xc>
 8008410:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008412:	f7fe fb17 	bl	8006a44 <__retarget_lock_release_recursive>
 8008416:	e7dd      	b.n	80083d4 <_fflush_r+0xc>

08008418 <__swhatbuf_r>:
 8008418:	b570      	push	{r4, r5, r6, lr}
 800841a:	460c      	mov	r4, r1
 800841c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008420:	4615      	mov	r5, r2
 8008422:	2900      	cmp	r1, #0
 8008424:	461e      	mov	r6, r3
 8008426:	b096      	sub	sp, #88	; 0x58
 8008428:	da0c      	bge.n	8008444 <__swhatbuf_r+0x2c>
 800842a:	89a3      	ldrh	r3, [r4, #12]
 800842c:	2100      	movs	r1, #0
 800842e:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008432:	bf0c      	ite	eq
 8008434:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008438:	2340      	movne	r3, #64	; 0x40
 800843a:	2000      	movs	r0, #0
 800843c:	6031      	str	r1, [r6, #0]
 800843e:	602b      	str	r3, [r5, #0]
 8008440:	b016      	add	sp, #88	; 0x58
 8008442:	bd70      	pop	{r4, r5, r6, pc}
 8008444:	466a      	mov	r2, sp
 8008446:	f000 f849 	bl	80084dc <_fstat_r>
 800844a:	2800      	cmp	r0, #0
 800844c:	dbed      	blt.n	800842a <__swhatbuf_r+0x12>
 800844e:	9901      	ldr	r1, [sp, #4]
 8008450:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008454:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008458:	4259      	negs	r1, r3
 800845a:	4159      	adcs	r1, r3
 800845c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008460:	e7eb      	b.n	800843a <__swhatbuf_r+0x22>

08008462 <__smakebuf_r>:
 8008462:	898b      	ldrh	r3, [r1, #12]
 8008464:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008466:	079d      	lsls	r5, r3, #30
 8008468:	4606      	mov	r6, r0
 800846a:	460c      	mov	r4, r1
 800846c:	d507      	bpl.n	800847e <__smakebuf_r+0x1c>
 800846e:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008472:	6023      	str	r3, [r4, #0]
 8008474:	6123      	str	r3, [r4, #16]
 8008476:	2301      	movs	r3, #1
 8008478:	6163      	str	r3, [r4, #20]
 800847a:	b002      	add	sp, #8
 800847c:	bd70      	pop	{r4, r5, r6, pc}
 800847e:	466a      	mov	r2, sp
 8008480:	ab01      	add	r3, sp, #4
 8008482:	f7ff ffc9 	bl	8008418 <__swhatbuf_r>
 8008486:	9900      	ldr	r1, [sp, #0]
 8008488:	4605      	mov	r5, r0
 800848a:	4630      	mov	r0, r6
 800848c:	f7ff f9d4 	bl	8007838 <_malloc_r>
 8008490:	b948      	cbnz	r0, 80084a6 <__smakebuf_r+0x44>
 8008492:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008496:	059a      	lsls	r2, r3, #22
 8008498:	d4ef      	bmi.n	800847a <__smakebuf_r+0x18>
 800849a:	f023 0303 	bic.w	r3, r3, #3
 800849e:	f043 0302 	orr.w	r3, r3, #2
 80084a2:	81a3      	strh	r3, [r4, #12]
 80084a4:	e7e3      	b.n	800846e <__smakebuf_r+0xc>
 80084a6:	89a3      	ldrh	r3, [r4, #12]
 80084a8:	6020      	str	r0, [r4, #0]
 80084aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80084ae:	81a3      	strh	r3, [r4, #12]
 80084b0:	9b00      	ldr	r3, [sp, #0]
 80084b2:	6120      	str	r0, [r4, #16]
 80084b4:	6163      	str	r3, [r4, #20]
 80084b6:	9b01      	ldr	r3, [sp, #4]
 80084b8:	b15b      	cbz	r3, 80084d2 <__smakebuf_r+0x70>
 80084ba:	4630      	mov	r0, r6
 80084bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80084c0:	f000 f81e 	bl	8008500 <_isatty_r>
 80084c4:	b128      	cbz	r0, 80084d2 <__smakebuf_r+0x70>
 80084c6:	89a3      	ldrh	r3, [r4, #12]
 80084c8:	f023 0303 	bic.w	r3, r3, #3
 80084cc:	f043 0301 	orr.w	r3, r3, #1
 80084d0:	81a3      	strh	r3, [r4, #12]
 80084d2:	89a3      	ldrh	r3, [r4, #12]
 80084d4:	431d      	orrs	r5, r3
 80084d6:	81a5      	strh	r5, [r4, #12]
 80084d8:	e7cf      	b.n	800847a <__smakebuf_r+0x18>
	...

080084dc <_fstat_r>:
 80084dc:	b538      	push	{r3, r4, r5, lr}
 80084de:	2300      	movs	r3, #0
 80084e0:	4d06      	ldr	r5, [pc, #24]	; (80084fc <_fstat_r+0x20>)
 80084e2:	4604      	mov	r4, r0
 80084e4:	4608      	mov	r0, r1
 80084e6:	4611      	mov	r1, r2
 80084e8:	602b      	str	r3, [r5, #0]
 80084ea:	f7fa ff70 	bl	80033ce <_fstat>
 80084ee:	1c43      	adds	r3, r0, #1
 80084f0:	d102      	bne.n	80084f8 <_fstat_r+0x1c>
 80084f2:	682b      	ldr	r3, [r5, #0]
 80084f4:	b103      	cbz	r3, 80084f8 <_fstat_r+0x1c>
 80084f6:	6023      	str	r3, [r4, #0]
 80084f8:	bd38      	pop	{r3, r4, r5, pc}
 80084fa:	bf00      	nop
 80084fc:	20002c54 	.word	0x20002c54

08008500 <_isatty_r>:
 8008500:	b538      	push	{r3, r4, r5, lr}
 8008502:	2300      	movs	r3, #0
 8008504:	4d05      	ldr	r5, [pc, #20]	; (800851c <_isatty_r+0x1c>)
 8008506:	4604      	mov	r4, r0
 8008508:	4608      	mov	r0, r1
 800850a:	602b      	str	r3, [r5, #0]
 800850c:	f7fa ff6e 	bl	80033ec <_isatty>
 8008510:	1c43      	adds	r3, r0, #1
 8008512:	d102      	bne.n	800851a <_isatty_r+0x1a>
 8008514:	682b      	ldr	r3, [r5, #0]
 8008516:	b103      	cbz	r3, 800851a <_isatty_r+0x1a>
 8008518:	6023      	str	r3, [r4, #0]
 800851a:	bd38      	pop	{r3, r4, r5, pc}
 800851c:	20002c54 	.word	0x20002c54

08008520 <_sbrk_r>:
 8008520:	b538      	push	{r3, r4, r5, lr}
 8008522:	2300      	movs	r3, #0
 8008524:	4d05      	ldr	r5, [pc, #20]	; (800853c <_sbrk_r+0x1c>)
 8008526:	4604      	mov	r4, r0
 8008528:	4608      	mov	r0, r1
 800852a:	602b      	str	r3, [r5, #0]
 800852c:	f7fa ff74 	bl	8003418 <_sbrk>
 8008530:	1c43      	adds	r3, r0, #1
 8008532:	d102      	bne.n	800853a <_sbrk_r+0x1a>
 8008534:	682b      	ldr	r3, [r5, #0]
 8008536:	b103      	cbz	r3, 800853a <_sbrk_r+0x1a>
 8008538:	6023      	str	r3, [r4, #0]
 800853a:	bd38      	pop	{r3, r4, r5, pc}
 800853c:	20002c54 	.word	0x20002c54

08008540 <__assert_func>:
 8008540:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008542:	4614      	mov	r4, r2
 8008544:	461a      	mov	r2, r3
 8008546:	4b09      	ldr	r3, [pc, #36]	; (800856c <__assert_func+0x2c>)
 8008548:	4605      	mov	r5, r0
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	68d8      	ldr	r0, [r3, #12]
 800854e:	b14c      	cbz	r4, 8008564 <__assert_func+0x24>
 8008550:	4b07      	ldr	r3, [pc, #28]	; (8008570 <__assert_func+0x30>)
 8008552:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008556:	9100      	str	r1, [sp, #0]
 8008558:	462b      	mov	r3, r5
 800855a:	4906      	ldr	r1, [pc, #24]	; (8008574 <__assert_func+0x34>)
 800855c:	f000 f842 	bl	80085e4 <fiprintf>
 8008560:	f000 f852 	bl	8008608 <abort>
 8008564:	4b04      	ldr	r3, [pc, #16]	; (8008578 <__assert_func+0x38>)
 8008566:	461c      	mov	r4, r3
 8008568:	e7f3      	b.n	8008552 <__assert_func+0x12>
 800856a:	bf00      	nop
 800856c:	20000068 	.word	0x20000068
 8008570:	0800a2ff 	.word	0x0800a2ff
 8008574:	0800a30c 	.word	0x0800a30c
 8008578:	0800a33a 	.word	0x0800a33a

0800857c <_calloc_r>:
 800857c:	b570      	push	{r4, r5, r6, lr}
 800857e:	fba1 5402 	umull	r5, r4, r1, r2
 8008582:	b934      	cbnz	r4, 8008592 <_calloc_r+0x16>
 8008584:	4629      	mov	r1, r5
 8008586:	f7ff f957 	bl	8007838 <_malloc_r>
 800858a:	4606      	mov	r6, r0
 800858c:	b928      	cbnz	r0, 800859a <_calloc_r+0x1e>
 800858e:	4630      	mov	r0, r6
 8008590:	bd70      	pop	{r4, r5, r6, pc}
 8008592:	220c      	movs	r2, #12
 8008594:	2600      	movs	r6, #0
 8008596:	6002      	str	r2, [r0, #0]
 8008598:	e7f9      	b.n	800858e <_calloc_r+0x12>
 800859a:	462a      	mov	r2, r5
 800859c:	4621      	mov	r1, r4
 800859e:	f7fe f97d 	bl	800689c <memset>
 80085a2:	e7f4      	b.n	800858e <_calloc_r+0x12>

080085a4 <__ascii_mbtowc>:
 80085a4:	b082      	sub	sp, #8
 80085a6:	b901      	cbnz	r1, 80085aa <__ascii_mbtowc+0x6>
 80085a8:	a901      	add	r1, sp, #4
 80085aa:	b142      	cbz	r2, 80085be <__ascii_mbtowc+0x1a>
 80085ac:	b14b      	cbz	r3, 80085c2 <__ascii_mbtowc+0x1e>
 80085ae:	7813      	ldrb	r3, [r2, #0]
 80085b0:	600b      	str	r3, [r1, #0]
 80085b2:	7812      	ldrb	r2, [r2, #0]
 80085b4:	1e10      	subs	r0, r2, #0
 80085b6:	bf18      	it	ne
 80085b8:	2001      	movne	r0, #1
 80085ba:	b002      	add	sp, #8
 80085bc:	4770      	bx	lr
 80085be:	4610      	mov	r0, r2
 80085c0:	e7fb      	b.n	80085ba <__ascii_mbtowc+0x16>
 80085c2:	f06f 0001 	mvn.w	r0, #1
 80085c6:	e7f8      	b.n	80085ba <__ascii_mbtowc+0x16>

080085c8 <__ascii_wctomb>:
 80085c8:	4603      	mov	r3, r0
 80085ca:	4608      	mov	r0, r1
 80085cc:	b141      	cbz	r1, 80085e0 <__ascii_wctomb+0x18>
 80085ce:	2aff      	cmp	r2, #255	; 0xff
 80085d0:	d904      	bls.n	80085dc <__ascii_wctomb+0x14>
 80085d2:	228a      	movs	r2, #138	; 0x8a
 80085d4:	f04f 30ff 	mov.w	r0, #4294967295
 80085d8:	601a      	str	r2, [r3, #0]
 80085da:	4770      	bx	lr
 80085dc:	2001      	movs	r0, #1
 80085de:	700a      	strb	r2, [r1, #0]
 80085e0:	4770      	bx	lr
	...

080085e4 <fiprintf>:
 80085e4:	b40e      	push	{r1, r2, r3}
 80085e6:	b503      	push	{r0, r1, lr}
 80085e8:	4601      	mov	r1, r0
 80085ea:	ab03      	add	r3, sp, #12
 80085ec:	4805      	ldr	r0, [pc, #20]	; (8008604 <fiprintf+0x20>)
 80085ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80085f2:	6800      	ldr	r0, [r0, #0]
 80085f4:	9301      	str	r3, [sp, #4]
 80085f6:	f7ff fd4b 	bl	8008090 <_vfiprintf_r>
 80085fa:	b002      	add	sp, #8
 80085fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8008600:	b003      	add	sp, #12
 8008602:	4770      	bx	lr
 8008604:	20000068 	.word	0x20000068

08008608 <abort>:
 8008608:	2006      	movs	r0, #6
 800860a:	b508      	push	{r3, lr}
 800860c:	f000 f82c 	bl	8008668 <raise>
 8008610:	2001      	movs	r0, #1
 8008612:	f7fa feaa 	bl	800336a <_exit>

08008616 <_raise_r>:
 8008616:	291f      	cmp	r1, #31
 8008618:	b538      	push	{r3, r4, r5, lr}
 800861a:	4604      	mov	r4, r0
 800861c:	460d      	mov	r5, r1
 800861e:	d904      	bls.n	800862a <_raise_r+0x14>
 8008620:	2316      	movs	r3, #22
 8008622:	6003      	str	r3, [r0, #0]
 8008624:	f04f 30ff 	mov.w	r0, #4294967295
 8008628:	bd38      	pop	{r3, r4, r5, pc}
 800862a:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800862c:	b112      	cbz	r2, 8008634 <_raise_r+0x1e>
 800862e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008632:	b94b      	cbnz	r3, 8008648 <_raise_r+0x32>
 8008634:	4620      	mov	r0, r4
 8008636:	f000 f831 	bl	800869c <_getpid_r>
 800863a:	462a      	mov	r2, r5
 800863c:	4601      	mov	r1, r0
 800863e:	4620      	mov	r0, r4
 8008640:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008644:	f000 b818 	b.w	8008678 <_kill_r>
 8008648:	2b01      	cmp	r3, #1
 800864a:	d00a      	beq.n	8008662 <_raise_r+0x4c>
 800864c:	1c59      	adds	r1, r3, #1
 800864e:	d103      	bne.n	8008658 <_raise_r+0x42>
 8008650:	2316      	movs	r3, #22
 8008652:	6003      	str	r3, [r0, #0]
 8008654:	2001      	movs	r0, #1
 8008656:	e7e7      	b.n	8008628 <_raise_r+0x12>
 8008658:	2400      	movs	r4, #0
 800865a:	4628      	mov	r0, r5
 800865c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008660:	4798      	blx	r3
 8008662:	2000      	movs	r0, #0
 8008664:	e7e0      	b.n	8008628 <_raise_r+0x12>
	...

08008668 <raise>:
 8008668:	4b02      	ldr	r3, [pc, #8]	; (8008674 <raise+0xc>)
 800866a:	4601      	mov	r1, r0
 800866c:	6818      	ldr	r0, [r3, #0]
 800866e:	f7ff bfd2 	b.w	8008616 <_raise_r>
 8008672:	bf00      	nop
 8008674:	20000068 	.word	0x20000068

08008678 <_kill_r>:
 8008678:	b538      	push	{r3, r4, r5, lr}
 800867a:	2300      	movs	r3, #0
 800867c:	4d06      	ldr	r5, [pc, #24]	; (8008698 <_kill_r+0x20>)
 800867e:	4604      	mov	r4, r0
 8008680:	4608      	mov	r0, r1
 8008682:	4611      	mov	r1, r2
 8008684:	602b      	str	r3, [r5, #0]
 8008686:	f7fa fe60 	bl	800334a <_kill>
 800868a:	1c43      	adds	r3, r0, #1
 800868c:	d102      	bne.n	8008694 <_kill_r+0x1c>
 800868e:	682b      	ldr	r3, [r5, #0]
 8008690:	b103      	cbz	r3, 8008694 <_kill_r+0x1c>
 8008692:	6023      	str	r3, [r4, #0]
 8008694:	bd38      	pop	{r3, r4, r5, pc}
 8008696:	bf00      	nop
 8008698:	20002c54 	.word	0x20002c54

0800869c <_getpid_r>:
 800869c:	f7fa be4e 	b.w	800333c <_getpid>

080086a0 <pow>:
 80086a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80086a4:	4614      	mov	r4, r2
 80086a6:	461d      	mov	r5, r3
 80086a8:	4680      	mov	r8, r0
 80086aa:	4689      	mov	r9, r1
 80086ac:	f000 f9e4 	bl	8008a78 <__ieee754_pow>
 80086b0:	4622      	mov	r2, r4
 80086b2:	4606      	mov	r6, r0
 80086b4:	460f      	mov	r7, r1
 80086b6:	462b      	mov	r3, r5
 80086b8:	4620      	mov	r0, r4
 80086ba:	4629      	mov	r1, r5
 80086bc:	f7f8 f9a6 	bl	8000a0c <__aeabi_dcmpun>
 80086c0:	bbc8      	cbnz	r0, 8008736 <pow+0x96>
 80086c2:	2200      	movs	r2, #0
 80086c4:	2300      	movs	r3, #0
 80086c6:	4640      	mov	r0, r8
 80086c8:	4649      	mov	r1, r9
 80086ca:	f7f8 f96d 	bl	80009a8 <__aeabi_dcmpeq>
 80086ce:	b1b8      	cbz	r0, 8008700 <pow+0x60>
 80086d0:	2200      	movs	r2, #0
 80086d2:	2300      	movs	r3, #0
 80086d4:	4620      	mov	r0, r4
 80086d6:	4629      	mov	r1, r5
 80086d8:	f7f8 f966 	bl	80009a8 <__aeabi_dcmpeq>
 80086dc:	2800      	cmp	r0, #0
 80086de:	d141      	bne.n	8008764 <pow+0xc4>
 80086e0:	4620      	mov	r0, r4
 80086e2:	4629      	mov	r1, r5
 80086e4:	f000 f868 	bl	80087b8 <finite>
 80086e8:	b328      	cbz	r0, 8008736 <pow+0x96>
 80086ea:	2200      	movs	r2, #0
 80086ec:	2300      	movs	r3, #0
 80086ee:	4620      	mov	r0, r4
 80086f0:	4629      	mov	r1, r5
 80086f2:	f7f8 f963 	bl	80009bc <__aeabi_dcmplt>
 80086f6:	b1f0      	cbz	r0, 8008736 <pow+0x96>
 80086f8:	f7fe f978 	bl	80069ec <__errno>
 80086fc:	2322      	movs	r3, #34	; 0x22
 80086fe:	e019      	b.n	8008734 <pow+0x94>
 8008700:	4630      	mov	r0, r6
 8008702:	4639      	mov	r1, r7
 8008704:	f000 f858 	bl	80087b8 <finite>
 8008708:	b9c8      	cbnz	r0, 800873e <pow+0x9e>
 800870a:	4640      	mov	r0, r8
 800870c:	4649      	mov	r1, r9
 800870e:	f000 f853 	bl	80087b8 <finite>
 8008712:	b1a0      	cbz	r0, 800873e <pow+0x9e>
 8008714:	4620      	mov	r0, r4
 8008716:	4629      	mov	r1, r5
 8008718:	f000 f84e 	bl	80087b8 <finite>
 800871c:	b178      	cbz	r0, 800873e <pow+0x9e>
 800871e:	4632      	mov	r2, r6
 8008720:	463b      	mov	r3, r7
 8008722:	4630      	mov	r0, r6
 8008724:	4639      	mov	r1, r7
 8008726:	f7f8 f971 	bl	8000a0c <__aeabi_dcmpun>
 800872a:	2800      	cmp	r0, #0
 800872c:	d0e4      	beq.n	80086f8 <pow+0x58>
 800872e:	f7fe f95d 	bl	80069ec <__errno>
 8008732:	2321      	movs	r3, #33	; 0x21
 8008734:	6003      	str	r3, [r0, #0]
 8008736:	4630      	mov	r0, r6
 8008738:	4639      	mov	r1, r7
 800873a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800873e:	2200      	movs	r2, #0
 8008740:	2300      	movs	r3, #0
 8008742:	4630      	mov	r0, r6
 8008744:	4639      	mov	r1, r7
 8008746:	f7f8 f92f 	bl	80009a8 <__aeabi_dcmpeq>
 800874a:	2800      	cmp	r0, #0
 800874c:	d0f3      	beq.n	8008736 <pow+0x96>
 800874e:	4640      	mov	r0, r8
 8008750:	4649      	mov	r1, r9
 8008752:	f000 f831 	bl	80087b8 <finite>
 8008756:	2800      	cmp	r0, #0
 8008758:	d0ed      	beq.n	8008736 <pow+0x96>
 800875a:	4620      	mov	r0, r4
 800875c:	4629      	mov	r1, r5
 800875e:	f000 f82b 	bl	80087b8 <finite>
 8008762:	e7c8      	b.n	80086f6 <pow+0x56>
 8008764:	2600      	movs	r6, #0
 8008766:	4f01      	ldr	r7, [pc, #4]	; (800876c <pow+0xcc>)
 8008768:	e7e5      	b.n	8008736 <pow+0x96>
 800876a:	bf00      	nop
 800876c:	3ff00000 	.word	0x3ff00000

08008770 <sqrt>:
 8008770:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008772:	4606      	mov	r6, r0
 8008774:	460f      	mov	r7, r1
 8008776:	f000 f825 	bl	80087c4 <__ieee754_sqrt>
 800877a:	4632      	mov	r2, r6
 800877c:	4604      	mov	r4, r0
 800877e:	460d      	mov	r5, r1
 8008780:	463b      	mov	r3, r7
 8008782:	4630      	mov	r0, r6
 8008784:	4639      	mov	r1, r7
 8008786:	f7f8 f941 	bl	8000a0c <__aeabi_dcmpun>
 800878a:	b990      	cbnz	r0, 80087b2 <sqrt+0x42>
 800878c:	2200      	movs	r2, #0
 800878e:	2300      	movs	r3, #0
 8008790:	4630      	mov	r0, r6
 8008792:	4639      	mov	r1, r7
 8008794:	f7f8 f912 	bl	80009bc <__aeabi_dcmplt>
 8008798:	b158      	cbz	r0, 80087b2 <sqrt+0x42>
 800879a:	f7fe f927 	bl	80069ec <__errno>
 800879e:	2321      	movs	r3, #33	; 0x21
 80087a0:	2200      	movs	r2, #0
 80087a2:	6003      	str	r3, [r0, #0]
 80087a4:	2300      	movs	r3, #0
 80087a6:	4610      	mov	r0, r2
 80087a8:	4619      	mov	r1, r3
 80087aa:	f7f7 ffbf 	bl	800072c <__aeabi_ddiv>
 80087ae:	4604      	mov	r4, r0
 80087b0:	460d      	mov	r5, r1
 80087b2:	4620      	mov	r0, r4
 80087b4:	4629      	mov	r1, r5
 80087b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080087b8 <finite>:
 80087b8:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 80087bc:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80087c0:	0fc0      	lsrs	r0, r0, #31
 80087c2:	4770      	bx	lr

080087c4 <__ieee754_sqrt>:
 80087c4:	f8df c1a0 	ldr.w	ip, [pc, #416]	; 8008968 <__ieee754_sqrt+0x1a4>
 80087c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087cc:	ea3c 0c01 	bics.w	ip, ip, r1
 80087d0:	460b      	mov	r3, r1
 80087d2:	4606      	mov	r6, r0
 80087d4:	460d      	mov	r5, r1
 80087d6:	460a      	mov	r2, r1
 80087d8:	4604      	mov	r4, r0
 80087da:	d10e      	bne.n	80087fa <__ieee754_sqrt+0x36>
 80087dc:	4602      	mov	r2, r0
 80087de:	f7f7 fe7b 	bl	80004d8 <__aeabi_dmul>
 80087e2:	4602      	mov	r2, r0
 80087e4:	460b      	mov	r3, r1
 80087e6:	4630      	mov	r0, r6
 80087e8:	4629      	mov	r1, r5
 80087ea:	f7f7 fcbf 	bl	800016c <__adddf3>
 80087ee:	4606      	mov	r6, r0
 80087f0:	460d      	mov	r5, r1
 80087f2:	4630      	mov	r0, r6
 80087f4:	4629      	mov	r1, r5
 80087f6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087fa:	2900      	cmp	r1, #0
 80087fc:	dc0d      	bgt.n	800881a <__ieee754_sqrt+0x56>
 80087fe:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8008802:	ea5c 0c00 	orrs.w	ip, ip, r0
 8008806:	d0f4      	beq.n	80087f2 <__ieee754_sqrt+0x2e>
 8008808:	b139      	cbz	r1, 800881a <__ieee754_sqrt+0x56>
 800880a:	4602      	mov	r2, r0
 800880c:	f7f7 fcac 	bl	8000168 <__aeabi_dsub>
 8008810:	4602      	mov	r2, r0
 8008812:	460b      	mov	r3, r1
 8008814:	f7f7 ff8a 	bl	800072c <__aeabi_ddiv>
 8008818:	e7e9      	b.n	80087ee <__ieee754_sqrt+0x2a>
 800881a:	1512      	asrs	r2, r2, #20
 800881c:	f000 8089 	beq.w	8008932 <__ieee754_sqrt+0x16e>
 8008820:	2500      	movs	r5, #0
 8008822:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008826:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800882a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800882e:	07d2      	lsls	r2, r2, #31
 8008830:	bf5c      	itt	pl
 8008832:	005b      	lslpl	r3, r3, #1
 8008834:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 8008838:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800883c:	bf58      	it	pl
 800883e:	0064      	lslpl	r4, r4, #1
 8008840:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8008844:	0062      	lsls	r2, r4, #1
 8008846:	2016      	movs	r0, #22
 8008848:	4629      	mov	r1, r5
 800884a:	f44f 1400 	mov.w	r4, #2097152	; 0x200000
 800884e:	1076      	asrs	r6, r6, #1
 8008850:	190f      	adds	r7, r1, r4
 8008852:	429f      	cmp	r7, r3
 8008854:	bfde      	ittt	le
 8008856:	1bdb      	suble	r3, r3, r7
 8008858:	1939      	addle	r1, r7, r4
 800885a:	192d      	addle	r5, r5, r4
 800885c:	005b      	lsls	r3, r3, #1
 800885e:	3801      	subs	r0, #1
 8008860:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8008864:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8008868:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800886c:	d1f0      	bne.n	8008850 <__ieee754_sqrt+0x8c>
 800886e:	4604      	mov	r4, r0
 8008870:	2720      	movs	r7, #32
 8008872:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8008876:	428b      	cmp	r3, r1
 8008878:	eb0c 0e00 	add.w	lr, ip, r0
 800887c:	dc02      	bgt.n	8008884 <__ieee754_sqrt+0xc0>
 800887e:	d113      	bne.n	80088a8 <__ieee754_sqrt+0xe4>
 8008880:	4596      	cmp	lr, r2
 8008882:	d811      	bhi.n	80088a8 <__ieee754_sqrt+0xe4>
 8008884:	f1be 0f00 	cmp.w	lr, #0
 8008888:	eb0e 000c 	add.w	r0, lr, ip
 800888c:	da56      	bge.n	800893c <__ieee754_sqrt+0x178>
 800888e:	2800      	cmp	r0, #0
 8008890:	db54      	blt.n	800893c <__ieee754_sqrt+0x178>
 8008892:	f101 0801 	add.w	r8, r1, #1
 8008896:	1a5b      	subs	r3, r3, r1
 8008898:	4641      	mov	r1, r8
 800889a:	4596      	cmp	lr, r2
 800889c:	bf88      	it	hi
 800889e:	f103 33ff 	addhi.w	r3, r3, #4294967295
 80088a2:	eba2 020e 	sub.w	r2, r2, lr
 80088a6:	4464      	add	r4, ip
 80088a8:	005b      	lsls	r3, r3, #1
 80088aa:	3f01      	subs	r7, #1
 80088ac:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 80088b0:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 80088b4:	ea4f 0242 	mov.w	r2, r2, lsl #1
 80088b8:	d1dd      	bne.n	8008876 <__ieee754_sqrt+0xb2>
 80088ba:	4313      	orrs	r3, r2
 80088bc:	d01b      	beq.n	80088f6 <__ieee754_sqrt+0x132>
 80088be:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800896c <__ieee754_sqrt+0x1a8>
 80088c2:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 8008970 <__ieee754_sqrt+0x1ac>
 80088c6:	e9da 0100 	ldrd	r0, r1, [sl]
 80088ca:	e9db 2300 	ldrd	r2, r3, [fp]
 80088ce:	f7f7 fc4b 	bl	8000168 <__aeabi_dsub>
 80088d2:	e9da 8900 	ldrd	r8, r9, [sl]
 80088d6:	4602      	mov	r2, r0
 80088d8:	460b      	mov	r3, r1
 80088da:	4640      	mov	r0, r8
 80088dc:	4649      	mov	r1, r9
 80088de:	f7f8 f877 	bl	80009d0 <__aeabi_dcmple>
 80088e2:	b140      	cbz	r0, 80088f6 <__ieee754_sqrt+0x132>
 80088e4:	e9da 0100 	ldrd	r0, r1, [sl]
 80088e8:	e9db 2300 	ldrd	r2, r3, [fp]
 80088ec:	f1b4 3fff 	cmp.w	r4, #4294967295
 80088f0:	d126      	bne.n	8008940 <__ieee754_sqrt+0x17c>
 80088f2:	463c      	mov	r4, r7
 80088f4:	3501      	adds	r5, #1
 80088f6:	106b      	asrs	r3, r5, #1
 80088f8:	0864      	lsrs	r4, r4, #1
 80088fa:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80088fe:	07ea      	lsls	r2, r5, #31
 8008900:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8008904:	bf48      	it	mi
 8008906:	f044 4400 	orrmi.w	r4, r4, #2147483648	; 0x80000000
 800890a:	4620      	mov	r0, r4
 800890c:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 8008910:	e76d      	b.n	80087ee <__ieee754_sqrt+0x2a>
 8008912:	0ae3      	lsrs	r3, r4, #11
 8008914:	3915      	subs	r1, #21
 8008916:	0564      	lsls	r4, r4, #21
 8008918:	2b00      	cmp	r3, #0
 800891a:	d0fa      	beq.n	8008912 <__ieee754_sqrt+0x14e>
 800891c:	02d8      	lsls	r0, r3, #11
 800891e:	d50a      	bpl.n	8008936 <__ieee754_sqrt+0x172>
 8008920:	f1c2 0020 	rsb	r0, r2, #32
 8008924:	fa24 f000 	lsr.w	r0, r4, r0
 8008928:	1e55      	subs	r5, r2, #1
 800892a:	4094      	lsls	r4, r2
 800892c:	4303      	orrs	r3, r0
 800892e:	1b4a      	subs	r2, r1, r5
 8008930:	e776      	b.n	8008820 <__ieee754_sqrt+0x5c>
 8008932:	4611      	mov	r1, r2
 8008934:	e7f0      	b.n	8008918 <__ieee754_sqrt+0x154>
 8008936:	005b      	lsls	r3, r3, #1
 8008938:	3201      	adds	r2, #1
 800893a:	e7ef      	b.n	800891c <__ieee754_sqrt+0x158>
 800893c:	4688      	mov	r8, r1
 800893e:	e7aa      	b.n	8008896 <__ieee754_sqrt+0xd2>
 8008940:	f7f7 fc14 	bl	800016c <__adddf3>
 8008944:	e9da 8900 	ldrd	r8, r9, [sl]
 8008948:	4602      	mov	r2, r0
 800894a:	460b      	mov	r3, r1
 800894c:	4640      	mov	r0, r8
 800894e:	4649      	mov	r1, r9
 8008950:	f7f8 f834 	bl	80009bc <__aeabi_dcmplt>
 8008954:	b120      	cbz	r0, 8008960 <__ieee754_sqrt+0x19c>
 8008956:	1ca1      	adds	r1, r4, #2
 8008958:	bf08      	it	eq
 800895a:	3501      	addeq	r5, #1
 800895c:	3402      	adds	r4, #2
 800895e:	e7ca      	b.n	80088f6 <__ieee754_sqrt+0x132>
 8008960:	3401      	adds	r4, #1
 8008962:	f024 0401 	bic.w	r4, r4, #1
 8008966:	e7c6      	b.n	80088f6 <__ieee754_sqrt+0x132>
 8008968:	7ff00000 	.word	0x7ff00000
 800896c:	200001d8 	.word	0x200001d8
 8008970:	200001e0 	.word	0x200001e0
 8008974:	00000000 	.word	0x00000000

08008978 <floor>:
 8008978:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800897c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008980:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8008984:	2e13      	cmp	r6, #19
 8008986:	460b      	mov	r3, r1
 8008988:	4607      	mov	r7, r0
 800898a:	460c      	mov	r4, r1
 800898c:	4605      	mov	r5, r0
 800898e:	dc32      	bgt.n	80089f6 <floor+0x7e>
 8008990:	2e00      	cmp	r6, #0
 8008992:	da14      	bge.n	80089be <floor+0x46>
 8008994:	a334      	add	r3, pc, #208	; (adr r3, 8008a68 <floor+0xf0>)
 8008996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800899a:	f7f7 fbe7 	bl	800016c <__adddf3>
 800899e:	2200      	movs	r2, #0
 80089a0:	2300      	movs	r3, #0
 80089a2:	f7f8 f829 	bl	80009f8 <__aeabi_dcmpgt>
 80089a6:	b138      	cbz	r0, 80089b8 <floor+0x40>
 80089a8:	2c00      	cmp	r4, #0
 80089aa:	da56      	bge.n	8008a5a <floor+0xe2>
 80089ac:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 80089b0:	4325      	orrs	r5, r4
 80089b2:	d055      	beq.n	8008a60 <floor+0xe8>
 80089b4:	2500      	movs	r5, #0
 80089b6:	4c2e      	ldr	r4, [pc, #184]	; (8008a70 <floor+0xf8>)
 80089b8:	4623      	mov	r3, r4
 80089ba:	462f      	mov	r7, r5
 80089bc:	e025      	b.n	8008a0a <floor+0x92>
 80089be:	4a2d      	ldr	r2, [pc, #180]	; (8008a74 <floor+0xfc>)
 80089c0:	fa42 f806 	asr.w	r8, r2, r6
 80089c4:	ea01 0208 	and.w	r2, r1, r8
 80089c8:	4302      	orrs	r2, r0
 80089ca:	d01e      	beq.n	8008a0a <floor+0x92>
 80089cc:	a326      	add	r3, pc, #152	; (adr r3, 8008a68 <floor+0xf0>)
 80089ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089d2:	f7f7 fbcb 	bl	800016c <__adddf3>
 80089d6:	2200      	movs	r2, #0
 80089d8:	2300      	movs	r3, #0
 80089da:	f7f8 f80d 	bl	80009f8 <__aeabi_dcmpgt>
 80089de:	2800      	cmp	r0, #0
 80089e0:	d0ea      	beq.n	80089b8 <floor+0x40>
 80089e2:	2c00      	cmp	r4, #0
 80089e4:	bfbe      	ittt	lt
 80089e6:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80089ea:	4133      	asrlt	r3, r6
 80089ec:	18e4      	addlt	r4, r4, r3
 80089ee:	2500      	movs	r5, #0
 80089f0:	ea24 0408 	bic.w	r4, r4, r8
 80089f4:	e7e0      	b.n	80089b8 <floor+0x40>
 80089f6:	2e33      	cmp	r6, #51	; 0x33
 80089f8:	dd0b      	ble.n	8008a12 <floor+0x9a>
 80089fa:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80089fe:	d104      	bne.n	8008a0a <floor+0x92>
 8008a00:	4602      	mov	r2, r0
 8008a02:	f7f7 fbb3 	bl	800016c <__adddf3>
 8008a06:	4607      	mov	r7, r0
 8008a08:	460b      	mov	r3, r1
 8008a0a:	4638      	mov	r0, r7
 8008a0c:	4619      	mov	r1, r3
 8008a0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a12:	f04f 38ff 	mov.w	r8, #4294967295
 8008a16:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 8008a1a:	fa28 f802 	lsr.w	r8, r8, r2
 8008a1e:	ea10 0f08 	tst.w	r0, r8
 8008a22:	d0f2      	beq.n	8008a0a <floor+0x92>
 8008a24:	a310      	add	r3, pc, #64	; (adr r3, 8008a68 <floor+0xf0>)
 8008a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a2a:	f7f7 fb9f 	bl	800016c <__adddf3>
 8008a2e:	2200      	movs	r2, #0
 8008a30:	2300      	movs	r3, #0
 8008a32:	f7f7 ffe1 	bl	80009f8 <__aeabi_dcmpgt>
 8008a36:	2800      	cmp	r0, #0
 8008a38:	d0be      	beq.n	80089b8 <floor+0x40>
 8008a3a:	2c00      	cmp	r4, #0
 8008a3c:	da0a      	bge.n	8008a54 <floor+0xdc>
 8008a3e:	2e14      	cmp	r6, #20
 8008a40:	d101      	bne.n	8008a46 <floor+0xce>
 8008a42:	3401      	adds	r4, #1
 8008a44:	e006      	b.n	8008a54 <floor+0xdc>
 8008a46:	2301      	movs	r3, #1
 8008a48:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8008a4c:	40b3      	lsls	r3, r6
 8008a4e:	441d      	add	r5, r3
 8008a50:	42af      	cmp	r7, r5
 8008a52:	d8f6      	bhi.n	8008a42 <floor+0xca>
 8008a54:	ea25 0508 	bic.w	r5, r5, r8
 8008a58:	e7ae      	b.n	80089b8 <floor+0x40>
 8008a5a:	2500      	movs	r5, #0
 8008a5c:	462c      	mov	r4, r5
 8008a5e:	e7ab      	b.n	80089b8 <floor+0x40>
 8008a60:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8008a64:	e7a8      	b.n	80089b8 <floor+0x40>
 8008a66:	bf00      	nop
 8008a68:	8800759c 	.word	0x8800759c
 8008a6c:	7e37e43c 	.word	0x7e37e43c
 8008a70:	bff00000 	.word	0xbff00000
 8008a74:	000fffff 	.word	0x000fffff

08008a78 <__ieee754_pow>:
 8008a78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a7c:	b093      	sub	sp, #76	; 0x4c
 8008a7e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008a82:	e9dd 2702 	ldrd	r2, r7, [sp, #8]
 8008a86:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 8008a8a:	4689      	mov	r9, r1
 8008a8c:	ea56 0102 	orrs.w	r1, r6, r2
 8008a90:	4680      	mov	r8, r0
 8008a92:	d111      	bne.n	8008ab8 <__ieee754_pow+0x40>
 8008a94:	1803      	adds	r3, r0, r0
 8008a96:	f489 2200 	eor.w	r2, r9, #524288	; 0x80000
 8008a9a:	4152      	adcs	r2, r2
 8008a9c:	4299      	cmp	r1, r3
 8008a9e:	4b82      	ldr	r3, [pc, #520]	; (8008ca8 <__ieee754_pow+0x230>)
 8008aa0:	4193      	sbcs	r3, r2
 8008aa2:	f080 84ba 	bcs.w	800941a <__ieee754_pow+0x9a2>
 8008aa6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008aaa:	4640      	mov	r0, r8
 8008aac:	4649      	mov	r1, r9
 8008aae:	f7f7 fb5d 	bl	800016c <__adddf3>
 8008ab2:	4683      	mov	fp, r0
 8008ab4:	468c      	mov	ip, r1
 8008ab6:	e06f      	b.n	8008b98 <__ieee754_pow+0x120>
 8008ab8:	4b7c      	ldr	r3, [pc, #496]	; (8008cac <__ieee754_pow+0x234>)
 8008aba:	f029 4400 	bic.w	r4, r9, #2147483648	; 0x80000000
 8008abe:	429c      	cmp	r4, r3
 8008ac0:	464d      	mov	r5, r9
 8008ac2:	4682      	mov	sl, r0
 8008ac4:	dc06      	bgt.n	8008ad4 <__ieee754_pow+0x5c>
 8008ac6:	d101      	bne.n	8008acc <__ieee754_pow+0x54>
 8008ac8:	2800      	cmp	r0, #0
 8008aca:	d1ec      	bne.n	8008aa6 <__ieee754_pow+0x2e>
 8008acc:	429e      	cmp	r6, r3
 8008ace:	dc01      	bgt.n	8008ad4 <__ieee754_pow+0x5c>
 8008ad0:	d10f      	bne.n	8008af2 <__ieee754_pow+0x7a>
 8008ad2:	b172      	cbz	r2, 8008af2 <__ieee754_pow+0x7a>
 8008ad4:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8008ad8:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8008adc:	ea55 050a 	orrs.w	r5, r5, sl
 8008ae0:	d1e1      	bne.n	8008aa6 <__ieee754_pow+0x2e>
 8008ae2:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8008ae6:	18db      	adds	r3, r3, r3
 8008ae8:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8008aec:	4152      	adcs	r2, r2
 8008aee:	429d      	cmp	r5, r3
 8008af0:	e7d5      	b.n	8008a9e <__ieee754_pow+0x26>
 8008af2:	2d00      	cmp	r5, #0
 8008af4:	da39      	bge.n	8008b6a <__ieee754_pow+0xf2>
 8008af6:	4b6e      	ldr	r3, [pc, #440]	; (8008cb0 <__ieee754_pow+0x238>)
 8008af8:	429e      	cmp	r6, r3
 8008afa:	dc52      	bgt.n	8008ba2 <__ieee754_pow+0x12a>
 8008afc:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8008b00:	429e      	cmp	r6, r3
 8008b02:	f340 849d 	ble.w	8009440 <__ieee754_pow+0x9c8>
 8008b06:	1533      	asrs	r3, r6, #20
 8008b08:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8008b0c:	2b14      	cmp	r3, #20
 8008b0e:	dd0f      	ble.n	8008b30 <__ieee754_pow+0xb8>
 8008b10:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8008b14:	fa22 f103 	lsr.w	r1, r2, r3
 8008b18:	fa01 f303 	lsl.w	r3, r1, r3
 8008b1c:	4293      	cmp	r3, r2
 8008b1e:	f040 848f 	bne.w	8009440 <__ieee754_pow+0x9c8>
 8008b22:	f001 0101 	and.w	r1, r1, #1
 8008b26:	f1c1 0302 	rsb	r3, r1, #2
 8008b2a:	9300      	str	r3, [sp, #0]
 8008b2c:	b182      	cbz	r2, 8008b50 <__ieee754_pow+0xd8>
 8008b2e:	e05d      	b.n	8008bec <__ieee754_pow+0x174>
 8008b30:	2a00      	cmp	r2, #0
 8008b32:	d159      	bne.n	8008be8 <__ieee754_pow+0x170>
 8008b34:	f1c3 0314 	rsb	r3, r3, #20
 8008b38:	fa46 f103 	asr.w	r1, r6, r3
 8008b3c:	fa01 f303 	lsl.w	r3, r1, r3
 8008b40:	42b3      	cmp	r3, r6
 8008b42:	f040 847a 	bne.w	800943a <__ieee754_pow+0x9c2>
 8008b46:	f001 0101 	and.w	r1, r1, #1
 8008b4a:	f1c1 0302 	rsb	r3, r1, #2
 8008b4e:	9300      	str	r3, [sp, #0]
 8008b50:	4b58      	ldr	r3, [pc, #352]	; (8008cb4 <__ieee754_pow+0x23c>)
 8008b52:	429e      	cmp	r6, r3
 8008b54:	d132      	bne.n	8008bbc <__ieee754_pow+0x144>
 8008b56:	2f00      	cmp	r7, #0
 8008b58:	f280 846b 	bge.w	8009432 <__ieee754_pow+0x9ba>
 8008b5c:	4642      	mov	r2, r8
 8008b5e:	464b      	mov	r3, r9
 8008b60:	2000      	movs	r0, #0
 8008b62:	4954      	ldr	r1, [pc, #336]	; (8008cb4 <__ieee754_pow+0x23c>)
 8008b64:	f7f7 fde2 	bl	800072c <__aeabi_ddiv>
 8008b68:	e7a3      	b.n	8008ab2 <__ieee754_pow+0x3a>
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	9300      	str	r3, [sp, #0]
 8008b6e:	2a00      	cmp	r2, #0
 8008b70:	d13c      	bne.n	8008bec <__ieee754_pow+0x174>
 8008b72:	4b4e      	ldr	r3, [pc, #312]	; (8008cac <__ieee754_pow+0x234>)
 8008b74:	429e      	cmp	r6, r3
 8008b76:	d1eb      	bne.n	8008b50 <__ieee754_pow+0xd8>
 8008b78:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8008b7c:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8008b80:	ea53 030a 	orrs.w	r3, r3, sl
 8008b84:	f000 8449 	beq.w	800941a <__ieee754_pow+0x9a2>
 8008b88:	4b4b      	ldr	r3, [pc, #300]	; (8008cb8 <__ieee754_pow+0x240>)
 8008b8a:	429c      	cmp	r4, r3
 8008b8c:	dd0b      	ble.n	8008ba6 <__ieee754_pow+0x12e>
 8008b8e:	2f00      	cmp	r7, #0
 8008b90:	f2c0 8449 	blt.w	8009426 <__ieee754_pow+0x9ae>
 8008b94:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 8008b98:	4658      	mov	r0, fp
 8008b9a:	4661      	mov	r1, ip
 8008b9c:	b013      	add	sp, #76	; 0x4c
 8008b9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ba2:	2302      	movs	r3, #2
 8008ba4:	e7e2      	b.n	8008b6c <__ieee754_pow+0xf4>
 8008ba6:	2f00      	cmp	r7, #0
 8008ba8:	f04f 0b00 	mov.w	fp, #0
 8008bac:	f04f 0c00 	mov.w	ip, #0
 8008bb0:	daf2      	bge.n	8008b98 <__ieee754_pow+0x120>
 8008bb2:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 8008bb6:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 8008bba:	e7ed      	b.n	8008b98 <__ieee754_pow+0x120>
 8008bbc:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 8008bc0:	d106      	bne.n	8008bd0 <__ieee754_pow+0x158>
 8008bc2:	4642      	mov	r2, r8
 8008bc4:	464b      	mov	r3, r9
 8008bc6:	4640      	mov	r0, r8
 8008bc8:	4649      	mov	r1, r9
 8008bca:	f7f7 fc85 	bl	80004d8 <__aeabi_dmul>
 8008bce:	e770      	b.n	8008ab2 <__ieee754_pow+0x3a>
 8008bd0:	4b3a      	ldr	r3, [pc, #232]	; (8008cbc <__ieee754_pow+0x244>)
 8008bd2:	429f      	cmp	r7, r3
 8008bd4:	d10a      	bne.n	8008bec <__ieee754_pow+0x174>
 8008bd6:	2d00      	cmp	r5, #0
 8008bd8:	db08      	blt.n	8008bec <__ieee754_pow+0x174>
 8008bda:	4640      	mov	r0, r8
 8008bdc:	4649      	mov	r1, r9
 8008bde:	b013      	add	sp, #76	; 0x4c
 8008be0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008be4:	f7ff bdee 	b.w	80087c4 <__ieee754_sqrt>
 8008be8:	2300      	movs	r3, #0
 8008bea:	9300      	str	r3, [sp, #0]
 8008bec:	4640      	mov	r0, r8
 8008bee:	4649      	mov	r1, r9
 8008bf0:	f000 fc58 	bl	80094a4 <fabs>
 8008bf4:	4683      	mov	fp, r0
 8008bf6:	468c      	mov	ip, r1
 8008bf8:	f1ba 0f00 	cmp.w	sl, #0
 8008bfc:	d128      	bne.n	8008c50 <__ieee754_pow+0x1d8>
 8008bfe:	b124      	cbz	r4, 8008c0a <__ieee754_pow+0x192>
 8008c00:	4b2c      	ldr	r3, [pc, #176]	; (8008cb4 <__ieee754_pow+0x23c>)
 8008c02:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8008c06:	429a      	cmp	r2, r3
 8008c08:	d122      	bne.n	8008c50 <__ieee754_pow+0x1d8>
 8008c0a:	2f00      	cmp	r7, #0
 8008c0c:	da07      	bge.n	8008c1e <__ieee754_pow+0x1a6>
 8008c0e:	465a      	mov	r2, fp
 8008c10:	4663      	mov	r3, ip
 8008c12:	2000      	movs	r0, #0
 8008c14:	4927      	ldr	r1, [pc, #156]	; (8008cb4 <__ieee754_pow+0x23c>)
 8008c16:	f7f7 fd89 	bl	800072c <__aeabi_ddiv>
 8008c1a:	4683      	mov	fp, r0
 8008c1c:	468c      	mov	ip, r1
 8008c1e:	2d00      	cmp	r5, #0
 8008c20:	daba      	bge.n	8008b98 <__ieee754_pow+0x120>
 8008c22:	9b00      	ldr	r3, [sp, #0]
 8008c24:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8008c28:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8008c2c:	431c      	orrs	r4, r3
 8008c2e:	d108      	bne.n	8008c42 <__ieee754_pow+0x1ca>
 8008c30:	465a      	mov	r2, fp
 8008c32:	4663      	mov	r3, ip
 8008c34:	4658      	mov	r0, fp
 8008c36:	4661      	mov	r1, ip
 8008c38:	f7f7 fa96 	bl	8000168 <__aeabi_dsub>
 8008c3c:	4602      	mov	r2, r0
 8008c3e:	460b      	mov	r3, r1
 8008c40:	e790      	b.n	8008b64 <__ieee754_pow+0xec>
 8008c42:	9b00      	ldr	r3, [sp, #0]
 8008c44:	2b01      	cmp	r3, #1
 8008c46:	d1a7      	bne.n	8008b98 <__ieee754_pow+0x120>
 8008c48:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 8008c4c:	469c      	mov	ip, r3
 8008c4e:	e7a3      	b.n	8008b98 <__ieee754_pow+0x120>
 8008c50:	0feb      	lsrs	r3, r5, #31
 8008c52:	3b01      	subs	r3, #1
 8008c54:	930c      	str	r3, [sp, #48]	; 0x30
 8008c56:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008c58:	9b00      	ldr	r3, [sp, #0]
 8008c5a:	4313      	orrs	r3, r2
 8008c5c:	d104      	bne.n	8008c68 <__ieee754_pow+0x1f0>
 8008c5e:	4642      	mov	r2, r8
 8008c60:	464b      	mov	r3, r9
 8008c62:	4640      	mov	r0, r8
 8008c64:	4649      	mov	r1, r9
 8008c66:	e7e7      	b.n	8008c38 <__ieee754_pow+0x1c0>
 8008c68:	4b15      	ldr	r3, [pc, #84]	; (8008cc0 <__ieee754_pow+0x248>)
 8008c6a:	429e      	cmp	r6, r3
 8008c6c:	f340 80f6 	ble.w	8008e5c <__ieee754_pow+0x3e4>
 8008c70:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8008c74:	429e      	cmp	r6, r3
 8008c76:	4b10      	ldr	r3, [pc, #64]	; (8008cb8 <__ieee754_pow+0x240>)
 8008c78:	dd09      	ble.n	8008c8e <__ieee754_pow+0x216>
 8008c7a:	429c      	cmp	r4, r3
 8008c7c:	dc0c      	bgt.n	8008c98 <__ieee754_pow+0x220>
 8008c7e:	2f00      	cmp	r7, #0
 8008c80:	da0c      	bge.n	8008c9c <__ieee754_pow+0x224>
 8008c82:	2000      	movs	r0, #0
 8008c84:	b013      	add	sp, #76	; 0x4c
 8008c86:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c8a:	f000 bcb2 	b.w	80095f2 <__math_oflow>
 8008c8e:	429c      	cmp	r4, r3
 8008c90:	dbf5      	blt.n	8008c7e <__ieee754_pow+0x206>
 8008c92:	4b08      	ldr	r3, [pc, #32]	; (8008cb4 <__ieee754_pow+0x23c>)
 8008c94:	429c      	cmp	r4, r3
 8008c96:	dd15      	ble.n	8008cc4 <__ieee754_pow+0x24c>
 8008c98:	2f00      	cmp	r7, #0
 8008c9a:	dcf2      	bgt.n	8008c82 <__ieee754_pow+0x20a>
 8008c9c:	2000      	movs	r0, #0
 8008c9e:	b013      	add	sp, #76	; 0x4c
 8008ca0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ca4:	f000 bca0 	b.w	80095e8 <__math_uflow>
 8008ca8:	fff00000 	.word	0xfff00000
 8008cac:	7ff00000 	.word	0x7ff00000
 8008cb0:	433fffff 	.word	0x433fffff
 8008cb4:	3ff00000 	.word	0x3ff00000
 8008cb8:	3fefffff 	.word	0x3fefffff
 8008cbc:	3fe00000 	.word	0x3fe00000
 8008cc0:	41e00000 	.word	0x41e00000
 8008cc4:	4661      	mov	r1, ip
 8008cc6:	2200      	movs	r2, #0
 8008cc8:	4658      	mov	r0, fp
 8008cca:	4b5f      	ldr	r3, [pc, #380]	; (8008e48 <__ieee754_pow+0x3d0>)
 8008ccc:	f7f7 fa4c 	bl	8000168 <__aeabi_dsub>
 8008cd0:	a355      	add	r3, pc, #340	; (adr r3, 8008e28 <__ieee754_pow+0x3b0>)
 8008cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cd6:	4604      	mov	r4, r0
 8008cd8:	460d      	mov	r5, r1
 8008cda:	f7f7 fbfd 	bl	80004d8 <__aeabi_dmul>
 8008cde:	a354      	add	r3, pc, #336	; (adr r3, 8008e30 <__ieee754_pow+0x3b8>)
 8008ce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ce4:	4606      	mov	r6, r0
 8008ce6:	460f      	mov	r7, r1
 8008ce8:	4620      	mov	r0, r4
 8008cea:	4629      	mov	r1, r5
 8008cec:	f7f7 fbf4 	bl	80004d8 <__aeabi_dmul>
 8008cf0:	2200      	movs	r2, #0
 8008cf2:	4682      	mov	sl, r0
 8008cf4:	468b      	mov	fp, r1
 8008cf6:	4620      	mov	r0, r4
 8008cf8:	4629      	mov	r1, r5
 8008cfa:	4b54      	ldr	r3, [pc, #336]	; (8008e4c <__ieee754_pow+0x3d4>)
 8008cfc:	f7f7 fbec 	bl	80004d8 <__aeabi_dmul>
 8008d00:	4602      	mov	r2, r0
 8008d02:	460b      	mov	r3, r1
 8008d04:	a14c      	add	r1, pc, #304	; (adr r1, 8008e38 <__ieee754_pow+0x3c0>)
 8008d06:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d0a:	f7f7 fa2d 	bl	8000168 <__aeabi_dsub>
 8008d0e:	4622      	mov	r2, r4
 8008d10:	462b      	mov	r3, r5
 8008d12:	f7f7 fbe1 	bl	80004d8 <__aeabi_dmul>
 8008d16:	4602      	mov	r2, r0
 8008d18:	460b      	mov	r3, r1
 8008d1a:	2000      	movs	r0, #0
 8008d1c:	494c      	ldr	r1, [pc, #304]	; (8008e50 <__ieee754_pow+0x3d8>)
 8008d1e:	f7f7 fa23 	bl	8000168 <__aeabi_dsub>
 8008d22:	4622      	mov	r2, r4
 8008d24:	462b      	mov	r3, r5
 8008d26:	4680      	mov	r8, r0
 8008d28:	4689      	mov	r9, r1
 8008d2a:	4620      	mov	r0, r4
 8008d2c:	4629      	mov	r1, r5
 8008d2e:	f7f7 fbd3 	bl	80004d8 <__aeabi_dmul>
 8008d32:	4602      	mov	r2, r0
 8008d34:	460b      	mov	r3, r1
 8008d36:	4640      	mov	r0, r8
 8008d38:	4649      	mov	r1, r9
 8008d3a:	f7f7 fbcd 	bl	80004d8 <__aeabi_dmul>
 8008d3e:	a340      	add	r3, pc, #256	; (adr r3, 8008e40 <__ieee754_pow+0x3c8>)
 8008d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d44:	f7f7 fbc8 	bl	80004d8 <__aeabi_dmul>
 8008d48:	4602      	mov	r2, r0
 8008d4a:	460b      	mov	r3, r1
 8008d4c:	4650      	mov	r0, sl
 8008d4e:	4659      	mov	r1, fp
 8008d50:	f7f7 fa0a 	bl	8000168 <__aeabi_dsub>
 8008d54:	4602      	mov	r2, r0
 8008d56:	460b      	mov	r3, r1
 8008d58:	4604      	mov	r4, r0
 8008d5a:	460d      	mov	r5, r1
 8008d5c:	4630      	mov	r0, r6
 8008d5e:	4639      	mov	r1, r7
 8008d60:	f7f7 fa04 	bl	800016c <__adddf3>
 8008d64:	2000      	movs	r0, #0
 8008d66:	4632      	mov	r2, r6
 8008d68:	463b      	mov	r3, r7
 8008d6a:	4682      	mov	sl, r0
 8008d6c:	468b      	mov	fp, r1
 8008d6e:	f7f7 f9fb 	bl	8000168 <__aeabi_dsub>
 8008d72:	4602      	mov	r2, r0
 8008d74:	460b      	mov	r3, r1
 8008d76:	4620      	mov	r0, r4
 8008d78:	4629      	mov	r1, r5
 8008d7a:	f7f7 f9f5 	bl	8000168 <__aeabi_dsub>
 8008d7e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008d82:	9b00      	ldr	r3, [sp, #0]
 8008d84:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008d86:	3b01      	subs	r3, #1
 8008d88:	4313      	orrs	r3, r2
 8008d8a:	f04f 0600 	mov.w	r6, #0
 8008d8e:	f04f 0200 	mov.w	r2, #0
 8008d92:	bf0c      	ite	eq
 8008d94:	4b2f      	ldreq	r3, [pc, #188]	; (8008e54 <__ieee754_pow+0x3dc>)
 8008d96:	4b2c      	ldrne	r3, [pc, #176]	; (8008e48 <__ieee754_pow+0x3d0>)
 8008d98:	4604      	mov	r4, r0
 8008d9a:	460d      	mov	r5, r1
 8008d9c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008da0:	e9cd 2300 	strd	r2, r3, [sp]
 8008da4:	4632      	mov	r2, r6
 8008da6:	463b      	mov	r3, r7
 8008da8:	f7f7 f9de 	bl	8000168 <__aeabi_dsub>
 8008dac:	4652      	mov	r2, sl
 8008dae:	465b      	mov	r3, fp
 8008db0:	f7f7 fb92 	bl	80004d8 <__aeabi_dmul>
 8008db4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008db8:	4680      	mov	r8, r0
 8008dba:	4689      	mov	r9, r1
 8008dbc:	4620      	mov	r0, r4
 8008dbe:	4629      	mov	r1, r5
 8008dc0:	f7f7 fb8a 	bl	80004d8 <__aeabi_dmul>
 8008dc4:	4602      	mov	r2, r0
 8008dc6:	460b      	mov	r3, r1
 8008dc8:	4640      	mov	r0, r8
 8008dca:	4649      	mov	r1, r9
 8008dcc:	f7f7 f9ce 	bl	800016c <__adddf3>
 8008dd0:	4632      	mov	r2, r6
 8008dd2:	463b      	mov	r3, r7
 8008dd4:	4680      	mov	r8, r0
 8008dd6:	4689      	mov	r9, r1
 8008dd8:	4650      	mov	r0, sl
 8008dda:	4659      	mov	r1, fp
 8008ddc:	f7f7 fb7c 	bl	80004d8 <__aeabi_dmul>
 8008de0:	4604      	mov	r4, r0
 8008de2:	460d      	mov	r5, r1
 8008de4:	460b      	mov	r3, r1
 8008de6:	4602      	mov	r2, r0
 8008de8:	4649      	mov	r1, r9
 8008dea:	4640      	mov	r0, r8
 8008dec:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8008df0:	f7f7 f9bc 	bl	800016c <__adddf3>
 8008df4:	4b18      	ldr	r3, [pc, #96]	; (8008e58 <__ieee754_pow+0x3e0>)
 8008df6:	4682      	mov	sl, r0
 8008df8:	4299      	cmp	r1, r3
 8008dfa:	460f      	mov	r7, r1
 8008dfc:	460e      	mov	r6, r1
 8008dfe:	f340 82e7 	ble.w	80093d0 <__ieee754_pow+0x958>
 8008e02:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8008e06:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8008e0a:	4303      	orrs	r3, r0
 8008e0c:	f000 81e2 	beq.w	80091d4 <__ieee754_pow+0x75c>
 8008e10:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008e14:	2200      	movs	r2, #0
 8008e16:	2300      	movs	r3, #0
 8008e18:	f7f7 fdd0 	bl	80009bc <__aeabi_dcmplt>
 8008e1c:	3800      	subs	r0, #0
 8008e1e:	bf18      	it	ne
 8008e20:	2001      	movne	r0, #1
 8008e22:	e72f      	b.n	8008c84 <__ieee754_pow+0x20c>
 8008e24:	f3af 8000 	nop.w
 8008e28:	60000000 	.word	0x60000000
 8008e2c:	3ff71547 	.word	0x3ff71547
 8008e30:	f85ddf44 	.word	0xf85ddf44
 8008e34:	3e54ae0b 	.word	0x3e54ae0b
 8008e38:	55555555 	.word	0x55555555
 8008e3c:	3fd55555 	.word	0x3fd55555
 8008e40:	652b82fe 	.word	0x652b82fe
 8008e44:	3ff71547 	.word	0x3ff71547
 8008e48:	3ff00000 	.word	0x3ff00000
 8008e4c:	3fd00000 	.word	0x3fd00000
 8008e50:	3fe00000 	.word	0x3fe00000
 8008e54:	bff00000 	.word	0xbff00000
 8008e58:	408fffff 	.word	0x408fffff
 8008e5c:	4bd4      	ldr	r3, [pc, #848]	; (80091b0 <__ieee754_pow+0x738>)
 8008e5e:	2200      	movs	r2, #0
 8008e60:	402b      	ands	r3, r5
 8008e62:	b943      	cbnz	r3, 8008e76 <__ieee754_pow+0x3fe>
 8008e64:	4658      	mov	r0, fp
 8008e66:	4661      	mov	r1, ip
 8008e68:	4bd2      	ldr	r3, [pc, #840]	; (80091b4 <__ieee754_pow+0x73c>)
 8008e6a:	f7f7 fb35 	bl	80004d8 <__aeabi_dmul>
 8008e6e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8008e72:	4683      	mov	fp, r0
 8008e74:	460c      	mov	r4, r1
 8008e76:	1523      	asrs	r3, r4, #20
 8008e78:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8008e7c:	4413      	add	r3, r2
 8008e7e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008e80:	4bcd      	ldr	r3, [pc, #820]	; (80091b8 <__ieee754_pow+0x740>)
 8008e82:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8008e86:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8008e8a:	429c      	cmp	r4, r3
 8008e8c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8008e90:	dd08      	ble.n	8008ea4 <__ieee754_pow+0x42c>
 8008e92:	4bca      	ldr	r3, [pc, #808]	; (80091bc <__ieee754_pow+0x744>)
 8008e94:	429c      	cmp	r4, r3
 8008e96:	f340 8164 	ble.w	8009162 <__ieee754_pow+0x6ea>
 8008e9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e9c:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8008ea0:	3301      	adds	r3, #1
 8008ea2:	930b      	str	r3, [sp, #44]	; 0x2c
 8008ea4:	2600      	movs	r6, #0
 8008ea6:	00f3      	lsls	r3, r6, #3
 8008ea8:	930d      	str	r3, [sp, #52]	; 0x34
 8008eaa:	4bc5      	ldr	r3, [pc, #788]	; (80091c0 <__ieee754_pow+0x748>)
 8008eac:	4658      	mov	r0, fp
 8008eae:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008eb2:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008eb6:	4629      	mov	r1, r5
 8008eb8:	461a      	mov	r2, r3
 8008eba:	e9cd 3408 	strd	r3, r4, [sp, #32]
 8008ebe:	4623      	mov	r3, r4
 8008ec0:	f7f7 f952 	bl	8000168 <__aeabi_dsub>
 8008ec4:	46da      	mov	sl, fp
 8008ec6:	462b      	mov	r3, r5
 8008ec8:	4652      	mov	r2, sl
 8008eca:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8008ece:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008ed2:	f7f7 f94b 	bl	800016c <__adddf3>
 8008ed6:	4602      	mov	r2, r0
 8008ed8:	460b      	mov	r3, r1
 8008eda:	2000      	movs	r0, #0
 8008edc:	49b9      	ldr	r1, [pc, #740]	; (80091c4 <__ieee754_pow+0x74c>)
 8008ede:	f7f7 fc25 	bl	800072c <__aeabi_ddiv>
 8008ee2:	4602      	mov	r2, r0
 8008ee4:	460b      	mov	r3, r1
 8008ee6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008eea:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8008eee:	f7f7 faf3 	bl	80004d8 <__aeabi_dmul>
 8008ef2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008ef6:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 8008efa:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008efe:	2300      	movs	r3, #0
 8008f00:	2200      	movs	r2, #0
 8008f02:	46ab      	mov	fp, r5
 8008f04:	106d      	asrs	r5, r5, #1
 8008f06:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8008f0a:	9304      	str	r3, [sp, #16]
 8008f0c:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8008f10:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8008f14:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 8008f18:	4640      	mov	r0, r8
 8008f1a:	4649      	mov	r1, r9
 8008f1c:	4614      	mov	r4, r2
 8008f1e:	461d      	mov	r5, r3
 8008f20:	f7f7 fada 	bl	80004d8 <__aeabi_dmul>
 8008f24:	4602      	mov	r2, r0
 8008f26:	460b      	mov	r3, r1
 8008f28:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8008f2c:	f7f7 f91c 	bl	8000168 <__aeabi_dsub>
 8008f30:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008f34:	4606      	mov	r6, r0
 8008f36:	460f      	mov	r7, r1
 8008f38:	4620      	mov	r0, r4
 8008f3a:	4629      	mov	r1, r5
 8008f3c:	f7f7 f914 	bl	8000168 <__aeabi_dsub>
 8008f40:	4602      	mov	r2, r0
 8008f42:	460b      	mov	r3, r1
 8008f44:	4650      	mov	r0, sl
 8008f46:	4659      	mov	r1, fp
 8008f48:	f7f7 f90e 	bl	8000168 <__aeabi_dsub>
 8008f4c:	4642      	mov	r2, r8
 8008f4e:	464b      	mov	r3, r9
 8008f50:	f7f7 fac2 	bl	80004d8 <__aeabi_dmul>
 8008f54:	4602      	mov	r2, r0
 8008f56:	460b      	mov	r3, r1
 8008f58:	4630      	mov	r0, r6
 8008f5a:	4639      	mov	r1, r7
 8008f5c:	f7f7 f904 	bl	8000168 <__aeabi_dsub>
 8008f60:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008f64:	f7f7 fab8 	bl	80004d8 <__aeabi_dmul>
 8008f68:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008f6c:	4682      	mov	sl, r0
 8008f6e:	468b      	mov	fp, r1
 8008f70:	4610      	mov	r0, r2
 8008f72:	4619      	mov	r1, r3
 8008f74:	f7f7 fab0 	bl	80004d8 <__aeabi_dmul>
 8008f78:	a37b      	add	r3, pc, #492	; (adr r3, 8009168 <__ieee754_pow+0x6f0>)
 8008f7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f7e:	4604      	mov	r4, r0
 8008f80:	460d      	mov	r5, r1
 8008f82:	f7f7 faa9 	bl	80004d8 <__aeabi_dmul>
 8008f86:	a37a      	add	r3, pc, #488	; (adr r3, 8009170 <__ieee754_pow+0x6f8>)
 8008f88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f8c:	f7f7 f8ee 	bl	800016c <__adddf3>
 8008f90:	4622      	mov	r2, r4
 8008f92:	462b      	mov	r3, r5
 8008f94:	f7f7 faa0 	bl	80004d8 <__aeabi_dmul>
 8008f98:	a377      	add	r3, pc, #476	; (adr r3, 8009178 <__ieee754_pow+0x700>)
 8008f9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f9e:	f7f7 f8e5 	bl	800016c <__adddf3>
 8008fa2:	4622      	mov	r2, r4
 8008fa4:	462b      	mov	r3, r5
 8008fa6:	f7f7 fa97 	bl	80004d8 <__aeabi_dmul>
 8008faa:	a375      	add	r3, pc, #468	; (adr r3, 8009180 <__ieee754_pow+0x708>)
 8008fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fb0:	f7f7 f8dc 	bl	800016c <__adddf3>
 8008fb4:	4622      	mov	r2, r4
 8008fb6:	462b      	mov	r3, r5
 8008fb8:	f7f7 fa8e 	bl	80004d8 <__aeabi_dmul>
 8008fbc:	a372      	add	r3, pc, #456	; (adr r3, 8009188 <__ieee754_pow+0x710>)
 8008fbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fc2:	f7f7 f8d3 	bl	800016c <__adddf3>
 8008fc6:	4622      	mov	r2, r4
 8008fc8:	462b      	mov	r3, r5
 8008fca:	f7f7 fa85 	bl	80004d8 <__aeabi_dmul>
 8008fce:	a370      	add	r3, pc, #448	; (adr r3, 8009190 <__ieee754_pow+0x718>)
 8008fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fd4:	f7f7 f8ca 	bl	800016c <__adddf3>
 8008fd8:	4622      	mov	r2, r4
 8008fda:	4606      	mov	r6, r0
 8008fdc:	460f      	mov	r7, r1
 8008fde:	462b      	mov	r3, r5
 8008fe0:	4620      	mov	r0, r4
 8008fe2:	4629      	mov	r1, r5
 8008fe4:	f7f7 fa78 	bl	80004d8 <__aeabi_dmul>
 8008fe8:	4602      	mov	r2, r0
 8008fea:	460b      	mov	r3, r1
 8008fec:	4630      	mov	r0, r6
 8008fee:	4639      	mov	r1, r7
 8008ff0:	f7f7 fa72 	bl	80004d8 <__aeabi_dmul>
 8008ff4:	4604      	mov	r4, r0
 8008ff6:	460d      	mov	r5, r1
 8008ff8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008ffc:	4642      	mov	r2, r8
 8008ffe:	464b      	mov	r3, r9
 8009000:	f7f7 f8b4 	bl	800016c <__adddf3>
 8009004:	4652      	mov	r2, sl
 8009006:	465b      	mov	r3, fp
 8009008:	f7f7 fa66 	bl	80004d8 <__aeabi_dmul>
 800900c:	4622      	mov	r2, r4
 800900e:	462b      	mov	r3, r5
 8009010:	f7f7 f8ac 	bl	800016c <__adddf3>
 8009014:	4642      	mov	r2, r8
 8009016:	4606      	mov	r6, r0
 8009018:	460f      	mov	r7, r1
 800901a:	464b      	mov	r3, r9
 800901c:	4640      	mov	r0, r8
 800901e:	4649      	mov	r1, r9
 8009020:	f7f7 fa5a 	bl	80004d8 <__aeabi_dmul>
 8009024:	4602      	mov	r2, r0
 8009026:	460b      	mov	r3, r1
 8009028:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800902c:	2200      	movs	r2, #0
 800902e:	4b66      	ldr	r3, [pc, #408]	; (80091c8 <__ieee754_pow+0x750>)
 8009030:	f7f7 f89c 	bl	800016c <__adddf3>
 8009034:	4632      	mov	r2, r6
 8009036:	463b      	mov	r3, r7
 8009038:	f7f7 f898 	bl	800016c <__adddf3>
 800903c:	2400      	movs	r4, #0
 800903e:	460d      	mov	r5, r1
 8009040:	4622      	mov	r2, r4
 8009042:	460b      	mov	r3, r1
 8009044:	4640      	mov	r0, r8
 8009046:	4649      	mov	r1, r9
 8009048:	f7f7 fa46 	bl	80004d8 <__aeabi_dmul>
 800904c:	2200      	movs	r2, #0
 800904e:	4680      	mov	r8, r0
 8009050:	4689      	mov	r9, r1
 8009052:	4620      	mov	r0, r4
 8009054:	4629      	mov	r1, r5
 8009056:	4b5c      	ldr	r3, [pc, #368]	; (80091c8 <__ieee754_pow+0x750>)
 8009058:	f7f7 f886 	bl	8000168 <__aeabi_dsub>
 800905c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009060:	f7f7 f882 	bl	8000168 <__aeabi_dsub>
 8009064:	4602      	mov	r2, r0
 8009066:	460b      	mov	r3, r1
 8009068:	4630      	mov	r0, r6
 800906a:	4639      	mov	r1, r7
 800906c:	f7f7 f87c 	bl	8000168 <__aeabi_dsub>
 8009070:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009074:	f7f7 fa30 	bl	80004d8 <__aeabi_dmul>
 8009078:	4622      	mov	r2, r4
 800907a:	4606      	mov	r6, r0
 800907c:	460f      	mov	r7, r1
 800907e:	462b      	mov	r3, r5
 8009080:	4650      	mov	r0, sl
 8009082:	4659      	mov	r1, fp
 8009084:	f7f7 fa28 	bl	80004d8 <__aeabi_dmul>
 8009088:	4602      	mov	r2, r0
 800908a:	460b      	mov	r3, r1
 800908c:	4630      	mov	r0, r6
 800908e:	4639      	mov	r1, r7
 8009090:	f7f7 f86c 	bl	800016c <__adddf3>
 8009094:	2400      	movs	r4, #0
 8009096:	4606      	mov	r6, r0
 8009098:	460f      	mov	r7, r1
 800909a:	4602      	mov	r2, r0
 800909c:	460b      	mov	r3, r1
 800909e:	4640      	mov	r0, r8
 80090a0:	4649      	mov	r1, r9
 80090a2:	f7f7 f863 	bl	800016c <__adddf3>
 80090a6:	a33c      	add	r3, pc, #240	; (adr r3, 8009198 <__ieee754_pow+0x720>)
 80090a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090ac:	4620      	mov	r0, r4
 80090ae:	460d      	mov	r5, r1
 80090b0:	f7f7 fa12 	bl	80004d8 <__aeabi_dmul>
 80090b4:	4642      	mov	r2, r8
 80090b6:	464b      	mov	r3, r9
 80090b8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80090bc:	4620      	mov	r0, r4
 80090be:	4629      	mov	r1, r5
 80090c0:	f7f7 f852 	bl	8000168 <__aeabi_dsub>
 80090c4:	4602      	mov	r2, r0
 80090c6:	460b      	mov	r3, r1
 80090c8:	4630      	mov	r0, r6
 80090ca:	4639      	mov	r1, r7
 80090cc:	f7f7 f84c 	bl	8000168 <__aeabi_dsub>
 80090d0:	a333      	add	r3, pc, #204	; (adr r3, 80091a0 <__ieee754_pow+0x728>)
 80090d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090d6:	f7f7 f9ff 	bl	80004d8 <__aeabi_dmul>
 80090da:	a333      	add	r3, pc, #204	; (adr r3, 80091a8 <__ieee754_pow+0x730>)
 80090dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090e0:	4606      	mov	r6, r0
 80090e2:	460f      	mov	r7, r1
 80090e4:	4620      	mov	r0, r4
 80090e6:	4629      	mov	r1, r5
 80090e8:	f7f7 f9f6 	bl	80004d8 <__aeabi_dmul>
 80090ec:	4602      	mov	r2, r0
 80090ee:	460b      	mov	r3, r1
 80090f0:	4630      	mov	r0, r6
 80090f2:	4639      	mov	r1, r7
 80090f4:	f7f7 f83a 	bl	800016c <__adddf3>
 80090f8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80090fa:	4b34      	ldr	r3, [pc, #208]	; (80091cc <__ieee754_pow+0x754>)
 80090fc:	4413      	add	r3, r2
 80090fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009102:	f7f7 f833 	bl	800016c <__adddf3>
 8009106:	4680      	mov	r8, r0
 8009108:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800910a:	4689      	mov	r9, r1
 800910c:	f7f7 f97a 	bl	8000404 <__aeabi_i2d>
 8009110:	4604      	mov	r4, r0
 8009112:	460d      	mov	r5, r1
 8009114:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009118:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800911a:	4b2d      	ldr	r3, [pc, #180]	; (80091d0 <__ieee754_pow+0x758>)
 800911c:	4413      	add	r3, r2
 800911e:	e9d3 6700 	ldrd	r6, r7, [r3]
 8009122:	4642      	mov	r2, r8
 8009124:	464b      	mov	r3, r9
 8009126:	f7f7 f821 	bl	800016c <__adddf3>
 800912a:	4632      	mov	r2, r6
 800912c:	463b      	mov	r3, r7
 800912e:	f7f7 f81d 	bl	800016c <__adddf3>
 8009132:	4622      	mov	r2, r4
 8009134:	462b      	mov	r3, r5
 8009136:	f7f7 f819 	bl	800016c <__adddf3>
 800913a:	2000      	movs	r0, #0
 800913c:	4622      	mov	r2, r4
 800913e:	462b      	mov	r3, r5
 8009140:	4682      	mov	sl, r0
 8009142:	468b      	mov	fp, r1
 8009144:	f7f7 f810 	bl	8000168 <__aeabi_dsub>
 8009148:	4632      	mov	r2, r6
 800914a:	463b      	mov	r3, r7
 800914c:	f7f7 f80c 	bl	8000168 <__aeabi_dsub>
 8009150:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009154:	f7f7 f808 	bl	8000168 <__aeabi_dsub>
 8009158:	4602      	mov	r2, r0
 800915a:	460b      	mov	r3, r1
 800915c:	4640      	mov	r0, r8
 800915e:	4649      	mov	r1, r9
 8009160:	e60b      	b.n	8008d7a <__ieee754_pow+0x302>
 8009162:	2601      	movs	r6, #1
 8009164:	e69f      	b.n	8008ea6 <__ieee754_pow+0x42e>
 8009166:	bf00      	nop
 8009168:	4a454eef 	.word	0x4a454eef
 800916c:	3fca7e28 	.word	0x3fca7e28
 8009170:	93c9db65 	.word	0x93c9db65
 8009174:	3fcd864a 	.word	0x3fcd864a
 8009178:	a91d4101 	.word	0xa91d4101
 800917c:	3fd17460 	.word	0x3fd17460
 8009180:	518f264d 	.word	0x518f264d
 8009184:	3fd55555 	.word	0x3fd55555
 8009188:	db6fabff 	.word	0xdb6fabff
 800918c:	3fdb6db6 	.word	0x3fdb6db6
 8009190:	33333303 	.word	0x33333303
 8009194:	3fe33333 	.word	0x3fe33333
 8009198:	e0000000 	.word	0xe0000000
 800919c:	3feec709 	.word	0x3feec709
 80091a0:	dc3a03fd 	.word	0xdc3a03fd
 80091a4:	3feec709 	.word	0x3feec709
 80091a8:	145b01f5 	.word	0x145b01f5
 80091ac:	be3e2fe0 	.word	0xbe3e2fe0
 80091b0:	7ff00000 	.word	0x7ff00000
 80091b4:	43400000 	.word	0x43400000
 80091b8:	0003988e 	.word	0x0003988e
 80091bc:	000bb679 	.word	0x000bb679
 80091c0:	0800a440 	.word	0x0800a440
 80091c4:	3ff00000 	.word	0x3ff00000
 80091c8:	40080000 	.word	0x40080000
 80091cc:	0800a460 	.word	0x0800a460
 80091d0:	0800a450 	.word	0x0800a450
 80091d4:	a39c      	add	r3, pc, #624	; (adr r3, 8009448 <__ieee754_pow+0x9d0>)
 80091d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091da:	4640      	mov	r0, r8
 80091dc:	4649      	mov	r1, r9
 80091de:	f7f6 ffc5 	bl	800016c <__adddf3>
 80091e2:	4622      	mov	r2, r4
 80091e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80091e8:	462b      	mov	r3, r5
 80091ea:	4650      	mov	r0, sl
 80091ec:	4639      	mov	r1, r7
 80091ee:	f7f6 ffbb 	bl	8000168 <__aeabi_dsub>
 80091f2:	4602      	mov	r2, r0
 80091f4:	460b      	mov	r3, r1
 80091f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80091fa:	f7f7 fbfd 	bl	80009f8 <__aeabi_dcmpgt>
 80091fe:	2800      	cmp	r0, #0
 8009200:	f47f ae06 	bne.w	8008e10 <__ieee754_pow+0x398>
 8009204:	4aa2      	ldr	r2, [pc, #648]	; (8009490 <__ieee754_pow+0xa18>)
 8009206:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 800920a:	4293      	cmp	r3, r2
 800920c:	f340 8100 	ble.w	8009410 <__ieee754_pow+0x998>
 8009210:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8009214:	151b      	asrs	r3, r3, #20
 8009216:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800921a:	fa4a fa03 	asr.w	sl, sl, r3
 800921e:	44b2      	add	sl, r6
 8009220:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8009224:	489b      	ldr	r0, [pc, #620]	; (8009494 <__ieee754_pow+0xa1c>)
 8009226:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800922a:	4108      	asrs	r0, r1
 800922c:	ea00 030a 	and.w	r3, r0, sl
 8009230:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8009234:	f1c1 0114 	rsb	r1, r1, #20
 8009238:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800923c:	fa4a fa01 	asr.w	sl, sl, r1
 8009240:	2e00      	cmp	r6, #0
 8009242:	f04f 0200 	mov.w	r2, #0
 8009246:	4620      	mov	r0, r4
 8009248:	4629      	mov	r1, r5
 800924a:	bfb8      	it	lt
 800924c:	f1ca 0a00 	rsblt	sl, sl, #0
 8009250:	f7f6 ff8a 	bl	8000168 <__aeabi_dsub>
 8009254:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009258:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800925c:	2400      	movs	r4, #0
 800925e:	4642      	mov	r2, r8
 8009260:	464b      	mov	r3, r9
 8009262:	f7f6 ff83 	bl	800016c <__adddf3>
 8009266:	a37a      	add	r3, pc, #488	; (adr r3, 8009450 <__ieee754_pow+0x9d8>)
 8009268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800926c:	4620      	mov	r0, r4
 800926e:	460d      	mov	r5, r1
 8009270:	f7f7 f932 	bl	80004d8 <__aeabi_dmul>
 8009274:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009278:	4606      	mov	r6, r0
 800927a:	460f      	mov	r7, r1
 800927c:	4620      	mov	r0, r4
 800927e:	4629      	mov	r1, r5
 8009280:	f7f6 ff72 	bl	8000168 <__aeabi_dsub>
 8009284:	4602      	mov	r2, r0
 8009286:	460b      	mov	r3, r1
 8009288:	4640      	mov	r0, r8
 800928a:	4649      	mov	r1, r9
 800928c:	f7f6 ff6c 	bl	8000168 <__aeabi_dsub>
 8009290:	a371      	add	r3, pc, #452	; (adr r3, 8009458 <__ieee754_pow+0x9e0>)
 8009292:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009296:	f7f7 f91f 	bl	80004d8 <__aeabi_dmul>
 800929a:	a371      	add	r3, pc, #452	; (adr r3, 8009460 <__ieee754_pow+0x9e8>)
 800929c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092a0:	4680      	mov	r8, r0
 80092a2:	4689      	mov	r9, r1
 80092a4:	4620      	mov	r0, r4
 80092a6:	4629      	mov	r1, r5
 80092a8:	f7f7 f916 	bl	80004d8 <__aeabi_dmul>
 80092ac:	4602      	mov	r2, r0
 80092ae:	460b      	mov	r3, r1
 80092b0:	4640      	mov	r0, r8
 80092b2:	4649      	mov	r1, r9
 80092b4:	f7f6 ff5a 	bl	800016c <__adddf3>
 80092b8:	4604      	mov	r4, r0
 80092ba:	460d      	mov	r5, r1
 80092bc:	4602      	mov	r2, r0
 80092be:	460b      	mov	r3, r1
 80092c0:	4630      	mov	r0, r6
 80092c2:	4639      	mov	r1, r7
 80092c4:	f7f6 ff52 	bl	800016c <__adddf3>
 80092c8:	4632      	mov	r2, r6
 80092ca:	463b      	mov	r3, r7
 80092cc:	4680      	mov	r8, r0
 80092ce:	4689      	mov	r9, r1
 80092d0:	f7f6 ff4a 	bl	8000168 <__aeabi_dsub>
 80092d4:	4602      	mov	r2, r0
 80092d6:	460b      	mov	r3, r1
 80092d8:	4620      	mov	r0, r4
 80092da:	4629      	mov	r1, r5
 80092dc:	f7f6 ff44 	bl	8000168 <__aeabi_dsub>
 80092e0:	4642      	mov	r2, r8
 80092e2:	4606      	mov	r6, r0
 80092e4:	460f      	mov	r7, r1
 80092e6:	464b      	mov	r3, r9
 80092e8:	4640      	mov	r0, r8
 80092ea:	4649      	mov	r1, r9
 80092ec:	f7f7 f8f4 	bl	80004d8 <__aeabi_dmul>
 80092f0:	a35d      	add	r3, pc, #372	; (adr r3, 8009468 <__ieee754_pow+0x9f0>)
 80092f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092f6:	4604      	mov	r4, r0
 80092f8:	460d      	mov	r5, r1
 80092fa:	f7f7 f8ed 	bl	80004d8 <__aeabi_dmul>
 80092fe:	a35c      	add	r3, pc, #368	; (adr r3, 8009470 <__ieee754_pow+0x9f8>)
 8009300:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009304:	f7f6 ff30 	bl	8000168 <__aeabi_dsub>
 8009308:	4622      	mov	r2, r4
 800930a:	462b      	mov	r3, r5
 800930c:	f7f7 f8e4 	bl	80004d8 <__aeabi_dmul>
 8009310:	a359      	add	r3, pc, #356	; (adr r3, 8009478 <__ieee754_pow+0xa00>)
 8009312:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009316:	f7f6 ff29 	bl	800016c <__adddf3>
 800931a:	4622      	mov	r2, r4
 800931c:	462b      	mov	r3, r5
 800931e:	f7f7 f8db 	bl	80004d8 <__aeabi_dmul>
 8009322:	a357      	add	r3, pc, #348	; (adr r3, 8009480 <__ieee754_pow+0xa08>)
 8009324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009328:	f7f6 ff1e 	bl	8000168 <__aeabi_dsub>
 800932c:	4622      	mov	r2, r4
 800932e:	462b      	mov	r3, r5
 8009330:	f7f7 f8d2 	bl	80004d8 <__aeabi_dmul>
 8009334:	a354      	add	r3, pc, #336	; (adr r3, 8009488 <__ieee754_pow+0xa10>)
 8009336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800933a:	f7f6 ff17 	bl	800016c <__adddf3>
 800933e:	4622      	mov	r2, r4
 8009340:	462b      	mov	r3, r5
 8009342:	f7f7 f8c9 	bl	80004d8 <__aeabi_dmul>
 8009346:	4602      	mov	r2, r0
 8009348:	460b      	mov	r3, r1
 800934a:	4640      	mov	r0, r8
 800934c:	4649      	mov	r1, r9
 800934e:	f7f6 ff0b 	bl	8000168 <__aeabi_dsub>
 8009352:	4604      	mov	r4, r0
 8009354:	460d      	mov	r5, r1
 8009356:	4602      	mov	r2, r0
 8009358:	460b      	mov	r3, r1
 800935a:	4640      	mov	r0, r8
 800935c:	4649      	mov	r1, r9
 800935e:	f7f7 f8bb 	bl	80004d8 <__aeabi_dmul>
 8009362:	2200      	movs	r2, #0
 8009364:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009368:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800936c:	4620      	mov	r0, r4
 800936e:	4629      	mov	r1, r5
 8009370:	f7f6 fefa 	bl	8000168 <__aeabi_dsub>
 8009374:	4602      	mov	r2, r0
 8009376:	460b      	mov	r3, r1
 8009378:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800937c:	f7f7 f9d6 	bl	800072c <__aeabi_ddiv>
 8009380:	4632      	mov	r2, r6
 8009382:	4604      	mov	r4, r0
 8009384:	460d      	mov	r5, r1
 8009386:	463b      	mov	r3, r7
 8009388:	4640      	mov	r0, r8
 800938a:	4649      	mov	r1, r9
 800938c:	f7f7 f8a4 	bl	80004d8 <__aeabi_dmul>
 8009390:	4632      	mov	r2, r6
 8009392:	463b      	mov	r3, r7
 8009394:	f7f6 feea 	bl	800016c <__adddf3>
 8009398:	4602      	mov	r2, r0
 800939a:	460b      	mov	r3, r1
 800939c:	4620      	mov	r0, r4
 800939e:	4629      	mov	r1, r5
 80093a0:	f7f6 fee2 	bl	8000168 <__aeabi_dsub>
 80093a4:	4642      	mov	r2, r8
 80093a6:	464b      	mov	r3, r9
 80093a8:	f7f6 fede 	bl	8000168 <__aeabi_dsub>
 80093ac:	4602      	mov	r2, r0
 80093ae:	460b      	mov	r3, r1
 80093b0:	2000      	movs	r0, #0
 80093b2:	4939      	ldr	r1, [pc, #228]	; (8009498 <__ieee754_pow+0xa20>)
 80093b4:	f7f6 fed8 	bl	8000168 <__aeabi_dsub>
 80093b8:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 80093bc:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 80093c0:	da29      	bge.n	8009416 <__ieee754_pow+0x99e>
 80093c2:	4652      	mov	r2, sl
 80093c4:	f000 f874 	bl	80094b0 <scalbn>
 80093c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80093cc:	f7ff bbfd 	b.w	8008bca <__ieee754_pow+0x152>
 80093d0:	4b32      	ldr	r3, [pc, #200]	; (800949c <__ieee754_pow+0xa24>)
 80093d2:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 80093d6:	429f      	cmp	r7, r3
 80093d8:	f77f af14 	ble.w	8009204 <__ieee754_pow+0x78c>
 80093dc:	4b30      	ldr	r3, [pc, #192]	; (80094a0 <__ieee754_pow+0xa28>)
 80093de:	440b      	add	r3, r1
 80093e0:	4303      	orrs	r3, r0
 80093e2:	d009      	beq.n	80093f8 <__ieee754_pow+0x980>
 80093e4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80093e8:	2200      	movs	r2, #0
 80093ea:	2300      	movs	r3, #0
 80093ec:	f7f7 fae6 	bl	80009bc <__aeabi_dcmplt>
 80093f0:	3800      	subs	r0, #0
 80093f2:	bf18      	it	ne
 80093f4:	2001      	movne	r0, #1
 80093f6:	e452      	b.n	8008c9e <__ieee754_pow+0x226>
 80093f8:	4622      	mov	r2, r4
 80093fa:	462b      	mov	r3, r5
 80093fc:	f7f6 feb4 	bl	8000168 <__aeabi_dsub>
 8009400:	4642      	mov	r2, r8
 8009402:	464b      	mov	r3, r9
 8009404:	f7f7 faee 	bl	80009e4 <__aeabi_dcmpge>
 8009408:	2800      	cmp	r0, #0
 800940a:	f43f aefb 	beq.w	8009204 <__ieee754_pow+0x78c>
 800940e:	e7e9      	b.n	80093e4 <__ieee754_pow+0x96c>
 8009410:	f04f 0a00 	mov.w	sl, #0
 8009414:	e720      	b.n	8009258 <__ieee754_pow+0x7e0>
 8009416:	4621      	mov	r1, r4
 8009418:	e7d6      	b.n	80093c8 <__ieee754_pow+0x950>
 800941a:	f04f 0b00 	mov.w	fp, #0
 800941e:	f8df c078 	ldr.w	ip, [pc, #120]	; 8009498 <__ieee754_pow+0xa20>
 8009422:	f7ff bbb9 	b.w	8008b98 <__ieee754_pow+0x120>
 8009426:	f04f 0b00 	mov.w	fp, #0
 800942a:	f04f 0c00 	mov.w	ip, #0
 800942e:	f7ff bbb3 	b.w	8008b98 <__ieee754_pow+0x120>
 8009432:	4640      	mov	r0, r8
 8009434:	4649      	mov	r1, r9
 8009436:	f7ff bb3c 	b.w	8008ab2 <__ieee754_pow+0x3a>
 800943a:	9200      	str	r2, [sp, #0]
 800943c:	f7ff bb88 	b.w	8008b50 <__ieee754_pow+0xd8>
 8009440:	2300      	movs	r3, #0
 8009442:	f7ff bb72 	b.w	8008b2a <__ieee754_pow+0xb2>
 8009446:	bf00      	nop
 8009448:	652b82fe 	.word	0x652b82fe
 800944c:	3c971547 	.word	0x3c971547
 8009450:	00000000 	.word	0x00000000
 8009454:	3fe62e43 	.word	0x3fe62e43
 8009458:	fefa39ef 	.word	0xfefa39ef
 800945c:	3fe62e42 	.word	0x3fe62e42
 8009460:	0ca86c39 	.word	0x0ca86c39
 8009464:	be205c61 	.word	0xbe205c61
 8009468:	72bea4d0 	.word	0x72bea4d0
 800946c:	3e663769 	.word	0x3e663769
 8009470:	c5d26bf1 	.word	0xc5d26bf1
 8009474:	3ebbbd41 	.word	0x3ebbbd41
 8009478:	af25de2c 	.word	0xaf25de2c
 800947c:	3f11566a 	.word	0x3f11566a
 8009480:	16bebd93 	.word	0x16bebd93
 8009484:	3f66c16c 	.word	0x3f66c16c
 8009488:	5555553e 	.word	0x5555553e
 800948c:	3fc55555 	.word	0x3fc55555
 8009490:	3fe00000 	.word	0x3fe00000
 8009494:	fff00000 	.word	0xfff00000
 8009498:	3ff00000 	.word	0x3ff00000
 800949c:	4090cbff 	.word	0x4090cbff
 80094a0:	3f6f3400 	.word	0x3f6f3400

080094a4 <fabs>:
 80094a4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80094a8:	4619      	mov	r1, r3
 80094aa:	4770      	bx	lr
 80094ac:	0000      	movs	r0, r0
	...

080094b0 <scalbn>:
 80094b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094b2:	4616      	mov	r6, r2
 80094b4:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80094b8:	4604      	mov	r4, r0
 80094ba:	460d      	mov	r5, r1
 80094bc:	460b      	mov	r3, r1
 80094be:	b992      	cbnz	r2, 80094e6 <scalbn+0x36>
 80094c0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80094c4:	4303      	orrs	r3, r0
 80094c6:	d03c      	beq.n	8009542 <scalbn+0x92>
 80094c8:	4b31      	ldr	r3, [pc, #196]	; (8009590 <scalbn+0xe0>)
 80094ca:	2200      	movs	r2, #0
 80094cc:	f7f7 f804 	bl	80004d8 <__aeabi_dmul>
 80094d0:	4b30      	ldr	r3, [pc, #192]	; (8009594 <scalbn+0xe4>)
 80094d2:	4604      	mov	r4, r0
 80094d4:	429e      	cmp	r6, r3
 80094d6:	460d      	mov	r5, r1
 80094d8:	da0f      	bge.n	80094fa <scalbn+0x4a>
 80094da:	a329      	add	r3, pc, #164	; (adr r3, 8009580 <scalbn+0xd0>)
 80094dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094e0:	f7f6 fffa 	bl	80004d8 <__aeabi_dmul>
 80094e4:	e006      	b.n	80094f4 <scalbn+0x44>
 80094e6:	f240 77ff 	movw	r7, #2047	; 0x7ff
 80094ea:	42ba      	cmp	r2, r7
 80094ec:	d109      	bne.n	8009502 <scalbn+0x52>
 80094ee:	4602      	mov	r2, r0
 80094f0:	f7f6 fe3c 	bl	800016c <__adddf3>
 80094f4:	4604      	mov	r4, r0
 80094f6:	460d      	mov	r5, r1
 80094f8:	e023      	b.n	8009542 <scalbn+0x92>
 80094fa:	460b      	mov	r3, r1
 80094fc:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8009500:	3a36      	subs	r2, #54	; 0x36
 8009502:	f24c 3150 	movw	r1, #50000	; 0xc350
 8009506:	428e      	cmp	r6, r1
 8009508:	dd0e      	ble.n	8009528 <scalbn+0x78>
 800950a:	a31f      	add	r3, pc, #124	; (adr r3, 8009588 <scalbn+0xd8>)
 800950c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009510:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 8009514:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 8009518:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 800951c:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 8009520:	481d      	ldr	r0, [pc, #116]	; (8009598 <scalbn+0xe8>)
 8009522:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 8009526:	e7db      	b.n	80094e0 <scalbn+0x30>
 8009528:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800952c:	4432      	add	r2, r6
 800952e:	428a      	cmp	r2, r1
 8009530:	dceb      	bgt.n	800950a <scalbn+0x5a>
 8009532:	2a00      	cmp	r2, #0
 8009534:	dd08      	ble.n	8009548 <scalbn+0x98>
 8009536:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800953a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800953e:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009542:	4620      	mov	r0, r4
 8009544:	4629      	mov	r1, r5
 8009546:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009548:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800954c:	da0c      	bge.n	8009568 <scalbn+0xb8>
 800954e:	a30c      	add	r3, pc, #48	; (adr r3, 8009580 <scalbn+0xd0>)
 8009550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009554:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 8009558:	f044 71d2 	orr.w	r1, r4, #27525120	; 0x1a40000
 800955c:	f441 31b7 	orr.w	r1, r1, #93696	; 0x16e00
 8009560:	480e      	ldr	r0, [pc, #56]	; (800959c <scalbn+0xec>)
 8009562:	f041 011f 	orr.w	r1, r1, #31
 8009566:	e7bb      	b.n	80094e0 <scalbn+0x30>
 8009568:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800956c:	3236      	adds	r2, #54	; 0x36
 800956e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009572:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009576:	4620      	mov	r0, r4
 8009578:	4629      	mov	r1, r5
 800957a:	2200      	movs	r2, #0
 800957c:	4b08      	ldr	r3, [pc, #32]	; (80095a0 <scalbn+0xf0>)
 800957e:	e7af      	b.n	80094e0 <scalbn+0x30>
 8009580:	c2f8f359 	.word	0xc2f8f359
 8009584:	01a56e1f 	.word	0x01a56e1f
 8009588:	8800759c 	.word	0x8800759c
 800958c:	7e37e43c 	.word	0x7e37e43c
 8009590:	43500000 	.word	0x43500000
 8009594:	ffff3cb0 	.word	0xffff3cb0
 8009598:	8800759c 	.word	0x8800759c
 800959c:	c2f8f359 	.word	0xc2f8f359
 80095a0:	3c900000 	.word	0x3c900000

080095a4 <with_errno>:
 80095a4:	b570      	push	{r4, r5, r6, lr}
 80095a6:	4604      	mov	r4, r0
 80095a8:	460d      	mov	r5, r1
 80095aa:	4616      	mov	r6, r2
 80095ac:	f7fd fa1e 	bl	80069ec <__errno>
 80095b0:	4629      	mov	r1, r5
 80095b2:	6006      	str	r6, [r0, #0]
 80095b4:	4620      	mov	r0, r4
 80095b6:	bd70      	pop	{r4, r5, r6, pc}

080095b8 <xflow>:
 80095b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80095ba:	4615      	mov	r5, r2
 80095bc:	461c      	mov	r4, r3
 80095be:	b180      	cbz	r0, 80095e2 <xflow+0x2a>
 80095c0:	4610      	mov	r0, r2
 80095c2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80095c6:	e9cd 0100 	strd	r0, r1, [sp]
 80095ca:	e9dd 2300 	ldrd	r2, r3, [sp]
 80095ce:	4628      	mov	r0, r5
 80095d0:	4621      	mov	r1, r4
 80095d2:	f7f6 ff81 	bl	80004d8 <__aeabi_dmul>
 80095d6:	2222      	movs	r2, #34	; 0x22
 80095d8:	b003      	add	sp, #12
 80095da:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80095de:	f7ff bfe1 	b.w	80095a4 <with_errno>
 80095e2:	4610      	mov	r0, r2
 80095e4:	4619      	mov	r1, r3
 80095e6:	e7ee      	b.n	80095c6 <xflow+0xe>

080095e8 <__math_uflow>:
 80095e8:	2200      	movs	r2, #0
 80095ea:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80095ee:	f7ff bfe3 	b.w	80095b8 <xflow>

080095f2 <__math_oflow>:
 80095f2:	2200      	movs	r2, #0
 80095f4:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 80095f8:	f7ff bfde 	b.w	80095b8 <xflow>

080095fc <_init>:
 80095fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095fe:	bf00      	nop
 8009600:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009602:	bc08      	pop	{r3}
 8009604:	469e      	mov	lr, r3
 8009606:	4770      	bx	lr

08009608 <_fini>:
 8009608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800960a:	bf00      	nop
 800960c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800960e:	bc08      	pop	{r3}
 8009610:	469e      	mov	lr, r3
 8009612:	4770      	bx	lr
