/* Generated by Yosys 0.62+55 (git sha1 29a270c4b, g++ 11.5.0 -fPIC -O3) */

module DFFwithByteEnable(clk, resetn, byteena, d, q);
  input clk;
  wire clk;
  input resetn;
  wire resetn;
  input [1:0] byteena;
  wire [1:0] byteena;
  input [15:0] d;
  wire [15:0] d;
  output [15:0] q;
  reg [15:0] q;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  always @(posedge clk)
    if (!resetn) q[2] <= 1'h0;
    else if (_00_) q[2] <= d[2];
  always @(posedge clk)
    if (!resetn) q[3] <= 1'h0;
    else if (_00_) q[3] <= d[3];
  always @(posedge clk)
    if (!resetn) q[4] <= 1'h0;
    else if (_00_) q[4] <= d[4];
  always @(posedge clk)
    if (!resetn) q[5] <= 1'h0;
    else if (_00_) q[5] <= d[5];
  always @(posedge clk)
    if (!resetn) q[6] <= 1'h0;
    else if (_00_) q[6] <= d[6];
  always @(posedge clk)
    if (!resetn) q[7] <= 1'h0;
    else if (_00_) q[7] <= d[7];
  always @(posedge clk)
    if (!resetn) q[8] <= 1'h0;
    else if (_01_) q[8] <= d[8];
  always @(posedge clk)
    if (!resetn) q[9] <= 1'h0;
    else if (_01_) q[9] <= d[9];
  always @(posedge clk)
    if (!resetn) q[10] <= 1'h0;
    else if (_01_) q[10] <= d[10];
  always @(posedge clk)
    if (!resetn) q[11] <= 1'h0;
    else if (_01_) q[11] <= d[11];
  always @(posedge clk)
    if (!resetn) q[12] <= 1'h0;
    else if (_01_) q[12] <= d[12];
  always @(posedge clk)
    if (!resetn) q[13] <= 1'h0;
    else if (_01_) q[13] <= d[13];
  always @(posedge clk)
    if (!resetn) q[14] <= 1'h0;
    else if (_01_) q[14] <= d[14];
  always @(posedge clk)
    if (!resetn) q[15] <= 1'h0;
    else if (_01_) q[15] <= d[15];
  always @(posedge clk)
    if (!resetn) q[0] <= 1'h0;
    else if (_00_) q[0] <= d[0];
  always @(posedge clk)
    if (!resetn) q[1] <= 1'h0;
    else if (_00_) q[1] <= d[1];
  assign _03_ = ~byteena[1];
  assign _02_ = ~byteena[0];
  assign _01_ = _09_ | _07_;
  assign _00_ = _07_ | _08_;
  assign _04_ = byteena[0] | _03_;
  assign _05_ = _02_ | _03_;
  assign _06_ = _02_ | byteena[1];
  assign _09_ = ~_04_;
  assign _07_ = ~_05_;
  assign _08_ = ~_06_;
endmodule
