<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">
<head>
<meta charset="UTF-8"/>
<title>Three-dimensional integrated circuit - Wikipedia</title>
<script>document.documentElement.className="client-js";RLCONF={"wgBreakFrames":!1,"wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRequestId":"XkrftApAIC0AAJ@zm5YAAAAF","wgCSPNonce":!1,"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":!1,"wgNamespaceNumber":0,"wgPageName":"Three-dimensional_integrated_circuit","wgTitle":"Three-dimensional integrated circuit","wgCurRevisionId":940604599,"wgRevisionId":940604599,"wgArticleId":15367982,"wgIsArticle":!0,"wgIsRedirect":!1,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["Webarchive template wayback links","CS1 maint: archived copy as title","CS1 maint: multiple names: authors list","CS1: long volume value",
"All articles with dead external links","Articles with dead external links from February 2020","Articles with permanently dead external links","Integrated circuits","Semiconductor device fabrication","Packaging (microfabrication)","Emerging technologies","Japanese inventions","MOSFETs"],"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgRelevantPageName":"Three-dimensional_integrated_circuit","wgRelevantArticleId":15367982,"wgIsProbablyEditable":!0,"wgRelevantPageIsProbablyEditable":!0,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgMediaViewerOnClick":!0,"wgMediaViewerEnabledByDefault":!0,"wgPopupsReferencePreviews":!1,"wgPopupsConflictsWithNavPopupGadget":!1,"wgVisualEditor":{"pageLanguageCode":"en","pageLanguageDir":"ltr","pageVariantFallbacks":"en"},"wgMFDisplayWikibaseDescriptions":{"search":!0,"nearby":!0,"watchlist":!0,"tagline":!1},"wgWMESchemaEditAttemptStepOversample":!1,"wgULSCurrentAutonym":"English","wgNoticeProject":"wikipedia",
"wgWikibaseItemId":"Q229370","wgCentralAuthMobileDomain":!1,"wgEditSubmitButtonLabelPublish":!0};RLSTATE={"ext.globalCssJs.user.styles":"ready","site.styles":"ready","noscript":"ready","user.styles":"ready","ext.globalCssJs.user":"ready","user":"ready","user.options":"ready","user.tokens":"loading","ext.cite.styles":"ready","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","jquery.makeCollapsible.styles":"ready","mediawiki.toc.styles":"ready","mediawiki.skinning.interface":"ready","skins.vector.styles":"ready","wikibase.client.init":"ready","ext.visualEditor.desktopArticleTarget.noscript":"ready","ext.uls.interlanguage":"ready","ext.wikimediaBadges":"ready"};RLPAGEMODULES=["ext.cite.ux-enhancements","site","mediawiki.page.startup","skins.vector.js","mediawiki.page.ready","jquery.makeCollapsible","mediawiki.toc","ext.gadget.ReferenceTooltips","ext.gadget.watchlist-notice","ext.gadget.DRN-wizard","ext.gadget.charinsert","ext.gadget.refToolbar",
"ext.gadget.extra-toolbar-buttons","ext.gadget.switcher","ext.centralauth.centralautologin","mmv.head","mmv.bootstrap.autostart","ext.popups","ext.visualEditor.desktopArticleTarget.init","ext.visualEditor.targetLoader","ext.eventLogging","ext.wikimediaEvents","ext.navigationTiming","ext.uls.compactlinks","ext.uls.interface","ext.cx.eventlogging.campaigns","ext.quicksurveys.init","ext.centralNotice.geoIP","ext.centralNotice.startUp"];</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.loader.implement("user.tokens@tffin",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});});</script>
<link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=ext.cite.styles%7Cext.uls.interlanguage%7Cext.visualEditor.desktopArticleTarget.noscript%7Cext.wikimediaBadges%7Cjquery.makeCollapsible.styles%7Cmediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.skinning.interface%7Cmediawiki.toc.styles%7Cskins.vector.styles%7Cwikibase.client.init&amp;only=styles&amp;skin=vector"/>
<script async="" src="/w/load.php?lang=en&amp;modules=startup&amp;only=scripts&amp;raw=1&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.35.0-wmf.18"/>
<meta name="referrer" content="origin"/>
<meta name="referrer" content="origin-when-crossorigin"/>
<meta name="referrer" content="origin-when-cross-origin"/>
<link rel="alternate" href="android-app://org.wikipedia/http/en.m.wikipedia.org/wiki/Three-dimensional_integrated_circuit"/>
<link rel="alternate" type="application/x-wiki" title="Edit this page" href="/w/index.php?title=Three-dimensional_integrated_circuit&amp;action=edit"/>
<link rel="edit" title="Edit this page" href="/w/index.php?title=Three-dimensional_integrated_circuit&amp;action=edit"/>
<link rel="apple-touch-icon" href="/static/apple-touch/wikipedia.png"/>
<link rel="shortcut icon" href="/static/favicon/wikipedia.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="Wikipedia (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="//en.wikipedia.org/w/api.php?action=rsd"/>
<link rel="license" href="//creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="canonical" href="https://en.wikipedia.org/wiki/Three-dimensional_integrated_circuit"/>
<link rel="dns-prefetch" href="//login.wikimedia.org"/>
<link rel="dns-prefetch" href="//meta.wikimedia.org" />
<!--[if lt IE 9]><script src="/w/resources/lib/html5shiv/html5shiv.js"></script><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject mw-editable page-Three-dimensional_integrated_circuit rootpage-Three-dimensional_integrated_circuit skin-vector action-view">
<div id="mw-page-base" class="noprint"></div>
<div id="mw-head-base" class="noprint"></div>
<div id="content" class="mw-body" role="main">
	<a id="top"></a>
	<div id="siteNotice" class="mw-body-content"><!-- CentralNotice --></div>
	<div class="mw-indicators mw-body-content">
</div>

	<h1 id="firstHeading" class="firstHeading" lang="en">Three-dimensional integrated circuit</h1>
	
	<div id="bodyContent" class="mw-body-content">
		<div id="siteSub" class="noprint">From Wikipedia, the free encyclopedia</div>
		<div id="contentSub"></div>
		
		
		<div id="jump-to-nav"></div>
		<a class="mw-jump-link" href="#mw-head">Jump to navigation</a>
		<a class="mw-jump-link" href="#p-search">Jump to search</a>
		<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><p>A <b>three-dimensional integrated circuit</b> (<b>3D IC</b>) is a <a href="/wiki/MOSFET" title="MOSFET">MOS</a> (metal-oxide semiconductor) <a href="/wiki/Integrated_circuit" title="Integrated circuit">integrated circuit</a> (IC) manufactured by stacking <a href="/wiki/Silicon_wafer" class="mw-redirect" title="Silicon wafer">silicon wafers</a> or <a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">dies</a> and interconnecting them vertically using, for instance, <a href="/wiki/Through-silicon_via" title="Through-silicon via">through-silicon vias</a> (TSVs) or Cu-Cu connections, so that they behave as a single device to achieve performance improvements at reduced power and smaller footprint than conventional two dimensional processes. The 3D&#160;IC is one of several 3D integration schemes that exploit the z-direction to achieve electrical performance benefits, in <a href="/wiki/Microelectronics" title="Microelectronics">microelectronics</a> and <a href="/wiki/Nanoelectronics" title="Nanoelectronics">nanoelectronics</a>.
</p><p>3D integrated circuits can be classified by their level of interconnect hierarchy at the global (<a href="/wiki/Integrated_circuit_packaging" title="Integrated circuit packaging">package</a>), intermediate (bond pad) and local (<a href="/wiki/Transistor" title="Transistor">transistor</a>) level<sup id="cite_ref-1" class="reference"><a href="#cite_note-1">&#91;1&#93;</a></sup>  In general, 3D integration is a broad term that includes such technologies as 3D wafer-level packaging (3DWLP); 2.5D and 3D interposer-based integration; 3D stacked ICs (3D-SICs), monolithic 3D&#160;ICs; 3D heterogeneous integration; and 3D systems integration.<sup id="cite_ref-2" class="reference"><a href="#cite_note-2">&#91;2&#93;</a></sup><sup id="cite_ref-AutoRE-24_3-0" class="reference"><a href="#cite_note-AutoRE-24-3">&#91;3&#93;</a></sup>
</p><p>International organizations such as the <a rel="nofollow" class="external text" href="http://home.jeita.or.jp/jisso2/english/about/index.html">Jisso Technology Roadmap Committee</a> (JIC) and the <a href="/wiki/International_Technology_Roadmap_for_Semiconductors" title="International Technology Roadmap for Semiconductors">International Technology Roadmap for Semiconductors</a> (ITRS) have worked to classify the various 3D integration technologies to further the establishment of standards and roadmaps of 3D integration.<sup id="cite_ref-4" class="reference"><a href="#cite_note-4">&#91;4&#93;</a></sup> As of the 2010s, 3D&#160;ICs are widely used for <a href="/wiki/NAND_flash" class="mw-redirect" title="NAND flash">NAND</a> <a href="/wiki/Flash_memory" title="Flash memory">flash memory</a> in <a href="/wiki/Mobile_devices" class="mw-redirect" title="Mobile devices">mobile devices</a>.
</p>
<div id="toc" class="toc"><input type="checkbox" role="button" id="toctogglecheckbox" class="toctogglecheckbox" style="display:none" /><div class="toctitle" lang="en" dir="ltr"><h2>Contents</h2><span class="toctogglespan"><label class="toctogglelabel" for="toctogglecheckbox"></label></span></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Types"><span class="tocnumber">1</span> <span class="toctext">Types</span></a>
<ul>
<li class="toclevel-2 tocsection-2"><a href="#3D_ICs_vs._3D_packaging"><span class="tocnumber">1.1</span> <span class="toctext">3D&#160;ICs vs. 3D packaging</span></a></li>
<li class="toclevel-2 tocsection-3"><a href="#3D_SiCs"><span class="tocnumber">1.2</span> <span class="toctext">3D SiCs</span></a></li>
<li class="toclevel-2 tocsection-4"><a href="#Monolithic_3D_ICs"><span class="tocnumber">1.3</span> <span class="toctext">Monolithic 3D ICs</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-5"><a href="#Manufacturing_technologies_for_3D_SiCs"><span class="tocnumber">2</span> <span class="toctext">Manufacturing technologies for 3D SiCs</span></a></li>
<li class="toclevel-1 tocsection-6"><a href="#Benefits"><span class="tocnumber">3</span> <span class="toctext">Benefits</span></a></li>
<li class="toclevel-1 tocsection-7"><a href="#Challenges"><span class="tocnumber">4</span> <span class="toctext">Challenges</span></a></li>
<li class="toclevel-1 tocsection-8"><a href="#Design_styles"><span class="tocnumber">5</span> <span class="toctext">Design styles</span></a></li>
<li class="toclevel-1 tocsection-9"><a href="#History"><span class="tocnumber">6</span> <span class="toctext">History</span></a>
<ul>
<li class="toclevel-2 tocsection-10"><a href="#Demonstrations_(1983–2012)"><span class="tocnumber">6.1</span> <span class="toctext">Demonstrations (1983–2012)</span></a>
<ul>
<li class="toclevel-3 tocsection-11"><a href="#Japan_(1983–2005)"><span class="tocnumber">6.1.1</span> <span class="toctext">Japan (1983–2005)</span></a></li>
<li class="toclevel-3 tocsection-12"><a href="#Europe_(1988–2005)"><span class="tocnumber">6.1.2</span> <span class="toctext">Europe (1988–2005)</span></a></li>
<li class="toclevel-3 tocsection-13"><a href="#United_States_(1999–2012)"><span class="tocnumber">6.1.3</span> <span class="toctext">United States (1999–2012)</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-14"><a href="#Commercial_3D_ICs_(2004–present)"><span class="tocnumber">6.2</span> <span class="toctext">Commercial 3D ICs (2004–present)</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-15"><a href="#See_also"><span class="tocnumber">7</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1 tocsection-16"><a href="#Notes"><span class="tocnumber">8</span> <span class="toctext">Notes</span></a></li>
<li class="toclevel-1 tocsection-17"><a href="#References"><span class="tocnumber">9</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1 tocsection-18"><a href="#Further_reading"><span class="tocnumber">10</span> <span class="toctext">Further reading</span></a></li>
<li class="toclevel-1 tocsection-19"><a href="#External_links"><span class="tocnumber">11</span> <span class="toctext">External links</span></a></li>
</ul>
</div>

<h2><span class="mw-headline" id="Types">Types</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Three-dimensional_integrated_circuit&amp;action=edit&amp;section=1" title="Edit section: Types">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="3D_ICs_vs._3D_packaging">3D&#160;ICs vs. 3D packaging</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Three-dimensional_integrated_circuit&amp;action=edit&amp;section=2" title="Edit section: 3D ICs vs. 3D packaging">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>3D Packaging refers to 3D integration schemes that rely on traditional methods of interconnect such as <a href="/wiki/Wire_bonding" title="Wire bonding">wire bonding</a> and <a href="/wiki/Flip_chip" title="Flip chip">flip chip</a> to achieve vertical stacks. 3D packaging can be disseminated further into 3D <a href="/wiki/System_in_package" title="System in package">system in package</a> (3D SiP) and 3D <a href="/wiki/Wafer_level_package" class="mw-redirect" title="Wafer level package">wafer level package</a> (3D WLP), Stacked memory die interconnected with wire bonds, and <a href="/wiki/Package_on_package" title="Package on package">package on package</a> (PoP) configurations interconnected with either wire bonds, or flip chips are 3D SiPs that have been in mainstream manufacturing for some time and have a well established infrastructure. PoP is used for vertically integrating disparate technologies such as 3D WLP uses wafer level processes such as <a href="/wiki/Redistribution_layer" title="Redistribution layer">redistribution layers</a> (RDL) and wafer bumping processes to form interconnects.
</p><p>2.5D <a href="/wiki/Interposer" title="Interposer">interposer</a> is also a 3D WLP that interconnects die side-side on a silicon, glass or organic interposer using TSVs and RDL. In all types of 3D Packaging, chips in the package communicate using off-chip signaling, much as if they were mounted in separate packages on a normal circuit board.
</p><p>3D&#160;ICs can be divided into 3D Stacked ICs (3D SIC), which refers to stacking IC chips using TSV interconnects, and monolithic 3D&#160;ICs, which use fab processes to realize 3D interconnects at the local levels of the on-chip wiring hierarchy as set forth by the ITRS, this results in direct vertical interconnects between device layers. The first examples of a monolithic approach are seen in <a href="/wiki/Samsung_Electronics" title="Samsung Electronics">Samsung</a>'s 3D <a href="/wiki/V-NAND" class="mw-redirect" title="V-NAND">V-NAND</a> devices.<sup id="cite_ref-5" class="reference"><a href="#cite_note-5">&#91;5&#93;</a></sup>
</p><p>As of the 2010s, 3D&#160;IC packages are widely used for <a href="/wiki/NAND_flash" class="mw-redirect" title="NAND flash">NAND flash</a> memory in <a href="/wiki/Mobile_devices" class="mw-redirect" title="Mobile devices">mobile devices</a>.<sup id="cite_ref-James_6-0" class="reference"><a href="#cite_note-James-6">&#91;6&#93;</a></sup>
</p>
<div class="thumb tright"><div class="thumbinner" style="width:222px;"><a href="/wiki/File:3DS_die_stacking_concept_model.PNG" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/2/25/3DS_die_stacking_concept_model.PNG/220px-3DS_die_stacking_concept_model.PNG" decoding="async" width="220" height="97" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/2/25/3DS_die_stacking_concept_model.PNG/330px-3DS_die_stacking_concept_model.PNG 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/2/25/3DS_die_stacking_concept_model.PNG/440px-3DS_die_stacking_concept_model.PNG 2x" data-file-width="1000" data-file-height="440" /></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:3DS_die_stacking_concept_model.PNG" class="internal" title="Enlarge"></a></div>One master die and three slave dies</div></div></div>
<h3><span class="mw-headline" id="3D_SiCs">3D SiCs</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Three-dimensional_integrated_circuit&amp;action=edit&amp;section=3" title="Edit section: 3D SiCs">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The digital electronics market requires a higher density <a href="/wiki/Semiconductor_memory" title="Semiconductor memory">semiconductor memory</a> chip to cater to recently released <a href="/wiki/Central_processing_unit" title="Central processing unit">CPU</a> components, and the multiple die stacking technique has been suggested as a solution to this problem. <a href="/wiki/JEDEC" title="JEDEC">JEDEC</a> disclosed the upcoming <a href="/wiki/Dynamic_random-access_memory" title="Dynamic random-access memory">DRAM</a> technology includes the "3D SiC" die stacking plan at "Server Memory Forum", November 1–2, 2011, Santa Clara, CA. In August 2014, <a href="/wiki/Samsung_Electronics" title="Samsung Electronics">Samsung Electronics</a> started producing 64<span class="nowrap">&#160;</span>GB <a href="/wiki/SDRAM" class="mw-redirect" title="SDRAM">SDRAM</a> modules for servers based on emerging <a href="/wiki/DDR4" class="mw-redirect" title="DDR4">DDR4</a> (double-data rate 4) memory using 3D TSV package technology.<sup id="cite_ref-7" class="reference"><a href="#cite_note-7">&#91;7&#93;</a></sup> Newer proposed standards for 3D stacked DRAM include Wide I/O, Wide I/O 2, <a href="/wiki/Hybrid_Memory_Cube" title="Hybrid Memory Cube">Hybrid Memory Cube</a>, <a href="/wiki/High_Bandwidth_Memory" title="High Bandwidth Memory">High Bandwidth Memory</a>.
</p>
<h3><span class="mw-headline" id="Monolithic_3D_ICs">Monolithic 3D ICs</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Three-dimensional_integrated_circuit&amp;action=edit&amp;section=4" title="Edit section: Monolithic 3D ICs">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Monolithic 3D ICs are built in layers on a single <a href="/wiki/Wafer_(electronics)" title="Wafer (electronics)">semiconductor wafer</a>, which is then <a href="/wiki/Wafer_dicing" title="Wafer dicing">diced</a> into 3D&#160;ICs. There is only one substrate, hence no need for aligning, thinning, bonding, or <a href="/wiki/Through-silicon_via" title="Through-silicon via">through-silicon vias</a>. Process temperature limitations are addressed by partitioning the transistor fabrication to two phases. A high temperature phase which is done before layer transfer followed by a layer transfer using <a rel="nofollow" class="external text" href="http://www.monolithic3d.com/ion-cut-the-building-block.html">ion-cut</a>, also known as layer transfer, which has been used to produce <a href="/wiki/Silicon_on_insulator" title="Silicon on insulator">Silicon on Insulator (SOI)</a> wafers for the past two decades. Multiple thin (10s–100s nanometer scale) layers of virtually defect-free Silicon can be created by utilizing low temperature (&lt;400℃) bond and cleave techniques, and placed on top of active transistor circuitry. Follow by finalizing the transistors using etch and deposition processes. This monolithic 3D&#160;IC technology has been researched at <a href="/wiki/Stanford_University" title="Stanford University">Stanford University</a> under a <a href="/wiki/DARPA" title="DARPA">DARPA</a>-sponsored grant.
</p><p>CEA-Leti is also developing monolithic 3D&#160;IC approaches, called sequential 3D&#160;IC. In 2014, the French research institute introduced its CoolCube™, a low-temperature process flow that provides a true path to 3DVLSI.<sup id="cite_ref-8" class="reference"><a href="#cite_note-8">&#91;8&#93;</a></sup> At Stanford University, researchers are designing monolithic 3D&#160;ICs using carbon nanotube (CNT) structures vs. silicon using a wafer-scale low temperature CNT transfer processes that can be done at 120℃.<sup id="cite_ref-9" class="reference"><a href="#cite_note-9">&#91;9&#93;</a></sup>
</p><p>In general, monolithic 3D ICs are still a developing technology and are considered by most to be several years away from production.
</p>
<h2><span class="mw-headline" id="Manufacturing_technologies_for_3D_SiCs">Manufacturing technologies for 3D SiCs</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Three-dimensional_integrated_circuit&amp;action=edit&amp;section=5" title="Edit section: Manufacturing technologies for 3D SiCs">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>There are several methods for 3D IC design, including recrystallization and wafer bonding methods. There are two major types of wafer bonding, Cu-Cu connections (copper-to-copper connections)<sup id="cite_ref-Reif_10-0" class="reference"><a href="#cite_note-Reif-10">&#91;10&#93;</a></sup> and <a href="/wiki/Through-silicon_via" title="Through-silicon via">through-silicon via</a> (TSV). As of 2014, a number of memory products such as <a href="/wiki/High_Bandwidth_Memory" title="High Bandwidth Memory">High Bandwidth Memory</a> (HBM) and the <a href="/wiki/Hybrid_Memory_Cube" title="Hybrid Memory Cube">Hybrid Memory Cube</a> have been launched that implement 3D&#160;IC stacking with TSVs. There are a number of key stacking approaches being implemented and explored. These include die-to-die, die-to-wafer, and wafer-to-wafer.
</p>
<dl><dt>Die-to-Die</dt>
<dd>Electronic components are built on multiple die, which are then aligned and bonded. Thinning and TSV creation may be done before or after bonding. One advantage of die-to-die is that each component die can be tested first, so that one bad die does not ruin an entire stack.<sup id="cite_ref-AutoRE-5_11-0" class="reference"><a href="#cite_note-AutoRE-5-11">&#91;11&#93;</a></sup> Moreover, each die in the 3D&#160;IC can be binned beforehand, so that they can be mixed and matched to optimize power consumption and performance (e.g. matching multiple dice from the low power process corner for a mobile application).</dd>
<dt>Die-to-Wafer</dt>
<dd>Electronic components are built on two semiconductor wafers. One wafer is diced; the singulated <a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">dice</a> are aligned and bonded onto die sites of the second wafer. As in the wafer-on-wafer method, thinning and TSV creation are performed either before or after bonding. Additional die may be added to the stacks before dicing.</dd>
<dt>Wafer-to-Wafer</dt>
<dd><a href="/wiki/Electronic_component" title="Electronic component">Electronic components</a> are built on two or more <a href="/wiki/Wafer_(electronics)" title="Wafer (electronics)">semiconductor wafers</a>, which are then aligned, bonded, and <a href="/wiki/Wafer_dicing" title="Wafer dicing">diced</a> into 3D&#160;ICs. Each wafer may be thinned before or after bonding. Vertical <a href="/wiki/Electrical_connection" class="mw-redirect" title="Electrical connection">connections</a> are either built into the wafers before bonding or else created in the stack after bonding. These "<a href="/wiki/Through-silicon_via" title="Through-silicon via">through-silicon vias</a>" (TSVs) pass through the silicon substrate(s) between active layers and/or between an active layer and an external bond pad. Wafer-to-wafer bonding can reduce yields, since if any 1 of <i>N</i> chips in a 3D&#160;IC are defective, the entire 3D&#160;IC will be defective. Moreover, the wafers must be the same size, but many exotic materials (e.g. III-Vs) are manufactured on much smaller wafers than <a href="/wiki/CMOS_logic" class="mw-redirect" title="CMOS logic">CMOS logic</a> or <a href="/wiki/Dynamic_random-access_memory" title="Dynamic random-access memory">DRAM</a> (typically 300&#160;mm), complicating heterogeneous integration.</dd></dl>
<h2><span class="mw-headline" id="Benefits">Benefits</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Three-dimensional_integrated_circuit&amp;action=edit&amp;section=6" title="Edit section: Benefits">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>While traditional <a href="/wiki/CMOS" title="CMOS">CMOS</a> scaling processes improves signal propagation speed, scaling from current manufacturing and chip-design technologies is becoming more difficult and costly, in part because of power-density constraints, and in part because interconnects do not become faster while transistors do.<sup id="cite_ref-AutoRE-6_12-0" class="reference"><a href="#cite_note-AutoRE-6-12">&#91;12&#93;</a></sup> 3D&#160;ICs address the scaling challenge by stacking 2D dies and connecting them in the 3rd dimension. This promises to speed up communication between layered chips, compared to planar layout.<sup id="cite_ref-AutoRE-7_13-0" class="reference"><a href="#cite_note-AutoRE-7-13">&#91;13&#93;</a></sup> 3D&#160;ICs promise many significant benefits, including:
</p>
<dl><dt>Footprint</dt>
<dd>More functionality fits into a small space. This extends <a href="/wiki/Moore%27s_law" title="Moore&#39;s law">Moore's law</a> and enables a new generation of tiny but powerful devices.</dd>
<dt>Cost</dt>
<dd>Partitioning a large chip into multiple smaller dies with 3D stacking can improve the yield and reduce the fabrication cost if individual dies are tested separately.<sup id="cite_ref-AutoRE-8_14-0" class="reference"><a href="#cite_note-AutoRE-8-14">&#91;14&#93;</a></sup><sup id="cite_ref-AutoRE-9_15-0" class="reference"><a href="#cite_note-AutoRE-9-15">&#91;15&#93;</a></sup></dd>
<dt>Heterogeneous integration</dt>
<dd>Circuit layers can be built with different processes, or even on different types of wafers. This means that components can be optimized to a much greater degree than if they were built together on a single wafer. Moreover, components with incompatible manufacturing could be combined in a single 3D&#160;IC.<sup id="cite_ref-AutoRE-10_16-0" class="reference"><a href="#cite_note-AutoRE-10-16">&#91;16&#93;</a></sup><sup id="cite_ref-AutoRE-24_3-1" class="reference"><a href="#cite_note-AutoRE-24-3">&#91;3&#93;</a></sup></dd>
<dt>Shorter interconnect</dt>
<dd>The average wire length is reduced. Common figures reported by researchers are on the order of 10–15%, but this reduction mostly applies to longer interconnect, which may affect circuit delay by a greater amount. Given that 3D wires have much higher capacitance than conventional in-die wires, circuit delay may or may not improve.</dd>
<dt>Power</dt>
<dd>Keeping a signal on-chip can reduce its <a href="/wiki/Power_consumption" class="mw-redirect" title="Power consumption">power consumption</a> by 10–100 times.<sup id="cite_ref-AutoRE-11_17-0" class="reference"><a href="#cite_note-AutoRE-11-17">&#91;17&#93;</a></sup> Shorter wires also reduce power consumption by producing less <a href="/wiki/Parasitic_capacitance" title="Parasitic capacitance">parasitic capacitance</a>.<sup id="cite_ref-AutoRE-12_18-0" class="reference"><a href="#cite_note-AutoRE-12-18">&#91;18&#93;</a></sup> Reducing the power budget leads to less heat generation, extended battery life, and lower cost of operation.</dd>
<dt>Design</dt>
<dd>The vertical dimension adds a higher order of connectivity and offers new design possibilities.<sup id="cite_ref-AutoRE-24_3-2" class="reference"><a href="#cite_note-AutoRE-24-3">&#91;3&#93;</a></sup></dd>
<dt>Circuit security</dt>
<dd>3D integration can achieve <a href="/wiki/Security_through_obscurity" title="Security through obscurity">security through obscurity</a>; the stacked structure complicates attempts to <a href="/wiki/Reverse_engineering" title="Reverse engineering">reverse engineer</a> the circuitry. Sensitive circuits may also be divided among the layers in such a way as to obscure the function of each layer.<sup id="cite_ref-AutoRE-13_19-0" class="reference"><a href="#cite_note-AutoRE-13-19">&#91;19&#93;</a></sup> Moreover, 3D integration allows to integrate dedicated, <a href="/wiki/System_monitor" title="System monitor">system monitor</a>-like features in separate layers.<sup id="cite_ref-AutoRE-24_3-3" class="reference"><a href="#cite_note-AutoRE-24-3">&#91;3&#93;</a></sup> The objective here is to implement some kind of hardware <a href="/wiki/Firewall_(computing)" title="Firewall (computing)">firewall</a> for any commodity components/chips to be monitored at runtime, seeking to protect the whole <a href="/wiki/Electronic_system" class="mw-redirect" title="Electronic system">electronic system</a> against run-time attacks as well as malicious hardware modifications.</dd>
<dt><a href="/wiki/Bandwidth_(signal_processing)" title="Bandwidth (signal processing)">Bandwidth</a></dt>
<dd>3D integration allows large numbers of vertical vias between the layers. This allows construction of wide bandwidth <a href="/wiki/Bus_(computing)" title="Bus (computing)">buses</a> between functional blocks in different layers. A typical example would be a processor+memory 3D stack, with the cache memory stacked on top of the processor. This arrangement allows a bus much wider than the typical 128 or 256 bits between the cache and processor.<sup id="cite_ref-AutoRE-14_20-0" class="reference"><a href="#cite_note-AutoRE-14-20">&#91;20&#93;</a></sup> Wide buses in turn alleviate the <a href="/wiki/Memory_wall" class="mw-redirect" title="Memory wall">memory wall</a> problem.<sup id="cite_ref-AutoRE-15_21-0" class="reference"><a href="#cite_note-AutoRE-15-21">&#91;21&#93;</a></sup></dd></dl>
<h2><span class="mw-headline" id="Challenges">Challenges</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Three-dimensional_integrated_circuit&amp;action=edit&amp;section=7" title="Edit section: Challenges">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Because this technology is new it carries new challenges, including:
</p>
<dl><dt>Cost</dt>
<dd>While cost is a benefit when compared with scaling, it has also been identified as a challenge to the commercialization of 3D&#160;ICs in mainstream consumer applications. However, work is being done to address this. Although 3D technology is new and fairly complex, the cost of the manufacturing process is surprisingly straightforward when broken down into the activities that build up the entire process. By analyzing the combination of activities that lay at the base, cost drivers can be identified. Once the cost drivers are identified, it becomes a less complicated endeavor to determine where the majority of cost comes from and, more importantly, where cost has the potential to be reduced.<sup id="cite_ref-22" class="reference"><a href="#cite_note-22">&#91;22&#93;</a></sup></dd>
<dt>Yield</dt>
<dd>Each extra manufacturing step adds a risk for defects. In order for 3D&#160;ICs to be commercially viable, defects could be repaired or tolerated, or defect density can be improved.<sup id="cite_ref-AutoRE-16_23-0" class="reference"><a href="#cite_note-AutoRE-16-23">&#91;23&#93;</a></sup><sup id="cite_ref-leedt09_24-0" class="reference"><a href="#cite_note-leedt09-24">&#91;24&#93;</a></sup></dd>
<dt>Heat</dt>
<dd>Heat building up within the stack must be dissipated. This is an inevitable issue as electrical proximity correlates with thermal proximity. Specific thermal hotspots must be more carefully managed.</dd>
<dt>Design complexity</dt>
<dd>Taking full advantage of 3D integration requires sophisticated design techniques and new <a href="/wiki/Computer-aided_design" title="Computer-aided design">CAD</a> tools.<sup id="cite_ref-AutoRE-17_25-0" class="reference"><a href="#cite_note-AutoRE-17-25">&#91;25&#93;</a></sup></dd>
<dt>TSV-introduced overhead</dt>
<dd>TSVs are large compared to gates and impact floorplans. At the 45&#160;nm technology node, the area footprint of a 10μm x 10μm TSV is comparable to that of about 50 gates.<sup id="cite_ref-kim09_26-0" class="reference"><a href="#cite_note-kim09-26">&#91;26&#93;</a></sup> Furthermore, manufacturability demands landing pads and keep-out zones which further increase TSV area footprint. Depending on the technology choices, TSVs block some subset of layout resources.<sup id="cite_ref-kim09_26-1" class="reference"><a href="#cite_note-kim09-26">&#91;26&#93;</a></sup> Via-first TSVs are manufactured before metallization, thus occupy the device layer and result in placement obstacles. Via-last TSVs are manufactured after metallization and pass through the chip. Thus, they occupy both the device and metal layers, resulting in placement and routing obstacles. While the usage of TSVs is generally expected to reduce wirelength, this depends on the number of TSVs and their characteristics.<sup id="cite_ref-kim09_26-2" class="reference"><a href="#cite_note-kim09-26">&#91;26&#93;</a></sup> Also, the granularity of inter-die partitioning impacts wirelength. It typically decreases for moderate (blocks with 20-100 modules) and coarse (block-level partitioning) granularities, but increases for fine (gate-level partitioning) granularities.<sup id="cite_ref-kim09_26-3" class="reference"><a href="#cite_note-kim09-26">&#91;26&#93;</a></sup></dd>
<dt>Testing</dt>
<dd>To achieve high overall yield and reduce costs, separate testing of independent dies is essential.<sup id="cite_ref-leedt09_24-1" class="reference"><a href="#cite_note-leedt09-24">&#91;24&#93;</a></sup><sup id="cite_ref-S._Borkar,_2011,_pp._214_27-0" class="reference"><a href="#cite_note-S._Borkar,_2011,_pp._214-27">&#91;27&#93;</a></sup> However, tight integration between adjacent active layers in 3D&#160;ICs entails a significant amount of interconnect between different sections of the same circuit module that were partitioned to different dies. Aside from the massive overhead introduced by required TSVs, sections of such a module, e.g., a multiplier, cannot be independently tested by conventional techniques. This particularly applies to timing-critical paths laid out in 3D.</dd>
<dt>Lack of standards</dt>
<dd>There are few standards for TSV-based 3D&#160;IC design, manufacturing, and packaging, although this issue is being addressed.<sup id="cite_ref-AutoRE-18_28-0" class="reference"><a href="#cite_note-AutoRE-18-28">&#91;28&#93;</a></sup><sup id="cite_ref-AutoRE-19_29-0" class="reference"><a href="#cite_note-AutoRE-19-29">&#91;29&#93;</a></sup> In addition, there are many integration options being explored such as via-last, via-first, via-middle;<sup id="cite_ref-AutoRE-20_30-0" class="reference"><a href="#cite_note-AutoRE-20-30">&#91;30&#93;</a></sup> <a href="/wiki/Interposer" title="Interposer">interposers</a><sup id="cite_ref-AutoRE-21_31-0" class="reference"><a href="#cite_note-AutoRE-21-31">&#91;31&#93;</a></sup> or direct bonding; etc.</dd>
<dt>Heterogeneous integration supply chain</dt>
<dd>In heterogeneously integrated systems, the delay of one part from one of the different parts suppliers delays the delivery of the whole product, and so delays the revenue for each of the 3D&#160;IC part suppliers.</dd>
<dt>Lack of clearly defined ownership</dt>
<dd>It is unclear who should own the 3D&#160;IC integration and packaging/assembly. It could be assembly houses like <a href="/wiki/Advanced_Semiconductor_Engineering" class="mw-redirect" title="Advanced Semiconductor Engineering">ASE</a> or the product <a href="/wiki/OEM" class="mw-redirect" title="OEM">OEMs</a>.</dd></dl>
<h2><span class="mw-headline" id="Design_styles">Design styles</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Three-dimensional_integrated_circuit&amp;action=edit&amp;section=8" title="Edit section: Design styles">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Depending on partitioning granularity, different design styles can be distinguished. Gate-level integration faces multiple challenges and currently appears less practical than block-level integration.<sup id="cite_ref-knechtel11_32-0" class="reference"><a href="#cite_note-knechtel11-32">&#91;32&#93;</a></sup>
</p>
<dl><dt>Gate-level integration</dt>
<dd>This style partitions standard cells between multiple dies. It promises wirelength reduction and great flexibility. However, wirelength reduction may be undermined unless modules of certain minimal size are preserved. On the other hand, its adverse effects include the massive number of necessary TSVs for interconnects. This design style requires 3D <a href="/wiki/Place_and_route" title="Place and route">place-and-route</a> tools, which are unavailable yet. Also, partitioning a design block across multiple dies implies that it cannot be fully <a href="/wiki/Semiconductor_fabrication#Device_test" class="mw-redirect" title="Semiconductor fabrication">tested</a> before die stacking. After die stacking (post-bond testing), a single failed die can render several good dies unusable, undermining yield. This style also amplifies the impact of <a href="/wiki/Process_variation_(semiconductor)" title="Process variation (semiconductor)">process variation</a>, especially inter-die variation. In fact, a 3D layout may yield more poorly than the same circuit laid out in 2D, contrary to the original promise of 3D&#160;IC integration.<sup id="cite_ref-AutoRE-22_33-0" class="reference"><a href="#cite_note-AutoRE-22-33">&#91;33&#93;</a></sup> Furthermore, this design style requires to redesign available Intellectual Property, since existing <a href="/wiki/Semiconductor_intellectual_property_core" title="Semiconductor intellectual property core">IP blocks</a> and EDA tools do not provision for 3D integration.</dd>
<dt>Block-level integration</dt>
<dd>This style assigns entire design blocks to separate dies. Design blocks subsume most of the <a href="/wiki/Netlist" title="Netlist">netlist</a> connectivity and are linked by a small number of global interconnects. Therefore, block-level integration promises to reduce TSV overhead. Sophisticated 3D systems combining heterogeneous dies require distinct manufacturing processes at different technology nodes for fast and low-power random logic, several memory types, analog and RF circuits, etc. Block-level integration, which allows separate and optimized manufacturing processes, thus appears crucial for 3D integration. Furthermore, this style might facilitate the transition from current 2D design towards 3D&#160;IC design. Basically, 3D-aware tools are only needed for partitioning and thermal analysis.<sup id="cite_ref-AutoRE-23_34-0" class="reference"><a href="#cite_note-AutoRE-23-34">&#91;34&#93;</a></sup> Separate dies will be designed using (adapted) 2D tools and 2D blocks. This is motivated by the broad availability of reliable IP blocks. It is more convenient to use available 2D IP blocks and to place the mandatory TSVs in the unoccupied space between blocks instead of redesigning IP blocks and embedding TSVs.<sup id="cite_ref-knechtel11_32-1" class="reference"><a href="#cite_note-knechtel11-32">&#91;32&#93;</a></sup> <a href="/wiki/Design_for_test" class="mw-redirect" title="Design for test">Design-for-testability</a> structures are a key component of IP blocks and can therefore be used to facilitate testing for 3D&#160;ICs. Also, critical paths can be mostly embedded within 2D blocks, which limits the impact of TSV and inter-die variation on manufacturing yield. Finally, modern chip design often requires <a href="/wiki/Engineering_Change_Order#Chip_design" class="mw-redirect" title="Engineering Change Order">last-minute engineering changes</a>. Restricting the impact of such changes to single dies is essential to limit cost.</dd></dl>
<h2><span class="mw-headline" id="History">History</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Three-dimensional_integrated_circuit&amp;action=edit&amp;section=9" title="Edit section: History">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Several years after the <a href="/wiki/MOS_integrated_circuit" class="mw-redirect" title="MOS integrated circuit">MOS integrated circuit</a> (MOS IC) chip was first proposed by <a href="/wiki/Mohamed_Atalla" class="mw-redirect" title="Mohamed Atalla">Mohamed Atalla</a> at <a href="/wiki/Bell_Labs" title="Bell Labs">Bell Labs</a> in 1960,<sup id="cite_ref-Moskowitz_35-0" class="reference"><a href="#cite_note-Moskowitz-35">&#91;35&#93;</a></sup> the concept of a three-dimensional MOS integrated circuit was proposed by <a href="/wiki/Texas_Instruments" title="Texas Instruments">Texas Instruments</a> researchers Robert W. Haisty, Rowland E. Johnson and Edward W. Mehal in 1964.<sup id="cite_ref-36" class="reference"><a href="#cite_note-36">&#91;36&#93;</a></sup> In 1969, the concept of a three-dimensional MOS integrated circuit <a href="/wiki/Memory_chip" class="mw-redirect" title="Memory chip">memory chip</a> was proposed by <a href="/wiki/NEC" title="NEC">NEC</a> researchers Katsuhiro Onoda, Ryo Igarashi, Toshio Wada, Sho Nakanuma and Toru Tsujide.<sup id="cite_ref-37" class="reference"><a href="#cite_note-37">&#91;37&#93;</a></sup>
</p>
<h3><span id="Demonstrations_.281983.E2.80.932012.29"></span><span class="mw-headline" id="Demonstrations_(1983–2012)">Demonstrations (1983–2012)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Three-dimensional_integrated_circuit&amp;action=edit&amp;section=10" title="Edit section: Demonstrations (1983–2012)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<h4><span id="Japan_.281983.E2.80.932005.29"></span><span class="mw-headline" id="Japan_(1983–2005)">Japan (1983–2005)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Three-dimensional_integrated_circuit&amp;action=edit&amp;section=11" title="Edit section: Japan (1983–2005)">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>3D ICs were first successfully demonstrated in <a href="/wiki/1980s_in_Japan" title="1980s in Japan">1980s Japan</a>, where <a href="/wiki/Research_and_development" title="Research and development">research and development</a> (R&amp;D) on 3D&#160;ICs was initiated in 1981 with the "Three Dimensional Circuit Element R&amp;D Project" by the Research and Development Association for Future (New) Electron Devices.<sup id="cite_ref-Kada8_38-0" class="reference"><a href="#cite_note-Kada8-38">&#91;38&#93;</a></sup> There were initially two forms of 3D&#160;IC design being investigated, recrystallization and <a href="/wiki/Wafer_bonding" title="Wafer bonding">wafer bonding</a>, with the earliest successful demonstrations using recrystallization.<sup id="cite_ref-Reif_10-1" class="reference"><a href="#cite_note-Reif-10">&#91;10&#93;</a></sup> In October 1983, a <a href="/wiki/Fujitsu" title="Fujitsu">Fujitsu</a> research team including S. Kawamura, Nobuo Sasaki and T. Iwai successfully <a href="/wiki/Semiconductor_device_fabrication" title="Semiconductor device fabrication">fabricated</a> a three-dimensional <a href="/wiki/Complementary_metal-oxide-semiconductor" class="mw-redirect" title="Complementary metal-oxide-semiconductor">complementary metal-oxide-semiconductor</a> (CMOS) integrated circuit, using laser beam recrystallization. It consisted of a structure in which one type of <a href="/wiki/Transistor" title="Transistor">transistor</a> is fabricated directly above a transistor of the opposite type, with separate gates and an insulator in between. A double-layer of <a href="/wiki/Silicon_nitride" title="Silicon nitride">silicon nitride</a> and <a href="/wiki/Phosphosilicate_glass" title="Phosphosilicate glass">phosphosilicate glass</a> (PSG) film was used as an intermediate insulating layer between the top and bottom devices. This provided the basis for realizing a multi-layered 3D device composed of vertically-stacked transistors, with separate gates and an insulating layer in between.<sup id="cite_ref-39" class="reference"><a href="#cite_note-39">&#91;39&#93;</a></sup> In December 1983, the same Fujitsu research team fabricated a 3D integrated circuit with a <a href="/wiki/Silicon-on-insulator" class="mw-redirect" title="Silicon-on-insulator">silicon-on-insulator</a> (SOI) CMOS structure.<sup id="cite_ref-40" class="reference"><a href="#cite_note-40">&#91;40&#93;</a></sup> The following year, they fabricated a 3D <a href="/wiki/Gate_array" title="Gate array">gate array</a> with vertically-stacked dual SOI/CMOS structure using beam recrystallization.<sup id="cite_ref-41" class="reference"><a href="#cite_note-41">&#91;41&#93;</a></sup>
</p><p>In 1986, <a href="/wiki/Mitsubishi_Electric" title="Mitsubishi Electric">Mitsubishi Electric</a> researchers Yoichi Akasaka and Tadashi Nishimura laid out the basic concepts and proposed technologies for 3D&#160;ICs.<sup id="cite_ref-Garrou_42-0" class="reference"><a href="#cite_note-Garrou-42">&#91;42&#93;</a></sup><sup id="cite_ref-43" class="reference"><a href="#cite_note-43">&#91;43&#93;</a></sup> The following year, a Mitsubishi research team including Nishimura, Akasaka and <a href="/wiki/Osaka_University" title="Osaka University">Osaka University</a> graduate Yasuo Inoue fabricated an <a href="/wiki/Image_signal_processor" class="mw-redirect" title="Image signal processor">image signal processor</a> (ISP) on a 3D&#160;IC, with an array of <a href="/wiki/Photosensors" class="mw-redirect" title="Photosensors">photosensors</a>, CMOS <a href="/wiki/A-to-D_converter" class="mw-redirect" title="A-to-D converter">A-to-D converters</a>, <a href="/wiki/Arithmetic_logic_unit" title="Arithmetic logic unit">arithmetic logic units</a> (ALU) and <a href="/wiki/Shift_registers" class="mw-redirect" title="Shift registers">shift registers</a> arranged in a three-layer structure.<sup id="cite_ref-44" class="reference"><a href="#cite_note-44">&#91;44&#93;</a></sup> In 1989, an <a href="/wiki/NEC" title="NEC">NEC</a> research team led by Yoshihiro Hayashi fabricated a 3D&#160;IC with a four-layer structure using laser beam crystallisation.<sup id="cite_ref-45" class="reference"><a href="#cite_note-45">&#91;45&#93;</a></sup><sup id="cite_ref-Garrou_42-1" class="reference"><a href="#cite_note-Garrou-42">&#91;42&#93;</a></sup> In 1990, a <a href="/wiki/Panasonic" title="Panasonic">Matsushita</a> research team including K. Yamazaki, Y. Itoh and A. Wada fabricated a <a href="/wiki/Parallel_processing_(DSP_implementation)" title="Parallel processing (DSP implementation)">parallel</a> image signal processor on a four-layer 3D&#160;IC, with SOI (<a href="/wiki/Silicon-on-insulator" class="mw-redirect" title="Silicon-on-insulator">silicon-on-insulator</a>) layers formed by laser recrystallization, and the four layers consisting of an <a href="/wiki/Optical_sensor" class="mw-redirect" title="Optical sensor">optical sensor</a>, level detector, <a href="/wiki/Semiconductor_memory" title="Semiconductor memory">memory</a> and ALU.<sup id="cite_ref-46" class="reference"><a href="#cite_note-46">&#91;46&#93;</a></sup>
</p><p>The most common form of 3D IC design is wafer bonding.<sup id="cite_ref-Reif_10-2" class="reference"><a href="#cite_note-Reif-10">&#91;10&#93;</a></sup> Wafer bonding was initially called "cumulatively bonded IC" (CUBIC), which began development in 1981 with the "Three Dimensional Circuit Element R&amp;D Project" in Japan and was completed in 1990 by Yoshihiro Hayashi's NEC research team, who demonstrated a method where several <a href="/wiki/Thin-film" class="mw-redirect" title="Thin-film">thin-film</a> devices are bonded cumulatively, which would allow a large number of device layers. They proposed fabrication of separate devices in separate wafers, reduction in the thickness of the wafers, providing front and back leads, and connecting the thinned <a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">die</a> to each other. They used CUBIC technology to fabricate and test a two active layer device in a top-to-bottom fashion, having a bulk-Si <a href="/wiki/NMOS_FET" class="mw-redirect" title="NMOS FET">NMOS FET</a> lower layer and a thinned NMOS FET upper layer, and proposed CUBIC technology that could fabricate 3D&#160;ICs with more than three active layers.<sup id="cite_ref-Garrou_42-2" class="reference"><a href="#cite_note-Garrou-42">&#91;42&#93;</a></sup><sup id="cite_ref-Kada8_38-1" class="reference"><a href="#cite_note-Kada8-38">&#91;38&#93;</a></sup><sup id="cite_ref-47" class="reference"><a href="#cite_note-47">&#91;47&#93;</a></sup>
</p><p>The first 3D IC stacked chips fabricated with a <a href="/wiki/Through-silicon_via" title="Through-silicon via">through-silicon via</a> (TSV) process were invented in 1980s Japan. <a href="/wiki/Hitachi" title="Hitachi">Hitachi</a> filed a Japanese patent in 1983, followed by Fujitsu in 1984. In 1986, a Japanese patent filed by Fujitsu described a stacked chip structure using TSV.<sup id="cite_ref-Kada8_38-2" class="reference"><a href="#cite_note-Kada8-38">&#91;38&#93;</a></sup> In 1989, Mitsumasa Koyonagi of <a href="/wiki/Tohoku_University" title="Tohoku University">Tohoku University</a> pioneered the technique of wafer-to-wafer bonding with TSV, which he used to fabricate a 3D <a href="/wiki/Large-scale_integration" class="mw-redirect" title="Large-scale integration">LSI</a> chip in 1989.<sup id="cite_ref-Kada8_38-3" class="reference"><a href="#cite_note-Kada8-38">&#91;38&#93;</a></sup><sup id="cite_ref-Fukushima_48-0" class="reference"><a href="#cite_note-Fukushima-48">&#91;48&#93;</a></sup><sup id="cite_ref-49" class="reference"><a href="#cite_note-49">&#91;49&#93;</a></sup> In 1999, the Association of Super-Advanced Electronics Technologies (ASET) in Japan began funding the development of 3D&#160;IC chips using TSV technology, called the "R&amp;D on High Density Electronic System Integration Technology" project.<sup id="cite_ref-Kada8_38-4" class="reference"><a href="#cite_note-Kada8-38">&#91;38&#93;</a></sup><sup id="cite_ref-Takahashi_50-0" class="reference"><a href="#cite_note-Takahashi-50">&#91;50&#93;</a></sup> The term "through-silicon via" (TSV) was coined by Tru-Si Technologies researchers Sergey Savastiouk, O. Siniaguine, and E. Korczynski, who proposed a TSV method for a 3D <a href="/wiki/Wafer-level_packaging" title="Wafer-level packaging">wafer-level packaging</a> (WLP) solution in 2000.<sup id="cite_ref-51" class="reference"><a href="#cite_note-51">&#91;51&#93;</a></sup>
</p><p>The Koyanagi Group at <a href="/wiki/Tohoku_University" title="Tohoku University">Tohoku University</a>, led by Mitsumasa Koyanagi, used TSV technology to fabricate a three-layer <a href="/wiki/Memory_chip" class="mw-redirect" title="Memory chip">memory chip</a> in 2000, a three-layer artificial retina chip in 2001, a three-layer <a href="/wiki/Microprocessor" title="Microprocessor">microprocessor</a> in 2002, and a ten-layer memory chip in 2005.<sup id="cite_ref-Fukushima_48-1" class="reference"><a href="#cite_note-Fukushima-48">&#91;48&#93;</a></sup> The same year, a <a href="/wiki/Stanford_University" title="Stanford University">Stanford University</a> research team consisting of Kaustav Banerjee, Shukri J. Souri, Pawan Kapur and Krishna C. Saraswat presented a novel 3D chip design that exploits the vertical dimension to alleviate the interconnect related problems and facilitates heterogeneous integration of technologies to realize a <a href="/wiki/System-on-a-chip" class="mw-redirect" title="System-on-a-chip">system-on-a-chip</a> (SoC) design.<sup id="cite_ref-52" class="reference"><a href="#cite_note-52">&#91;52&#93;</a></sup><sup id="cite_ref-53" class="reference"><a href="#cite_note-53">&#91;53&#93;</a></sup>
</p><p>In 2001, a <a href="/wiki/Toshiba" title="Toshiba">Toshiba</a> research team including T. Imoto, M. Matsui and C. Takubo developed a "System Block Module" wafer bonding process for manufacturing 3D&#160;IC packages.<sup id="cite_ref-54" class="reference"><a href="#cite_note-54">&#91;54&#93;</a></sup><sup id="cite_ref-55" class="reference"><a href="#cite_note-55">&#91;55&#93;</a></sup>
</p>
<h4><span id="Europe_.281988.E2.80.932005.29"></span><span class="mw-headline" id="Europe_(1988–2005)">Europe (1988–2005)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Three-dimensional_integrated_circuit&amp;action=edit&amp;section=12" title="Edit section: Europe (1988–2005)">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p><a href="/wiki/Fraunhofer_Society" title="Fraunhofer Society">Fraunhofer</a> and <a href="/wiki/Siemens" title="Siemens">Siemens</a> began research on 3D&#160;IC integration in 1987.<sup id="cite_ref-Kada8_38-5" class="reference"><a href="#cite_note-Kada8-38">&#91;38&#93;</a></sup> In 1988, they fabricated 3D CMOS IC devices based on re-crystallization of poly-silicon.<sup id="cite_ref-56" class="reference"><a href="#cite_note-56">&#91;56&#93;</a></sup> In 1997, the inter-chip via (ICV) method was developed by a Fraunhofer–Siemens research team including Peter Ramm, Manfred Engelhardt, Werner Pamler, Christof Landesberger and Armin Klumpp.<sup id="cite_ref-57" class="reference"><a href="#cite_note-57">&#91;57&#93;</a></sup> It was a first industrial 3D&#160;IC process, based on Siemens CMOS fab wafers. A variation of that TSV process was later called TSV-SLID (solid liquid inter-diffusion) technology.<sup id="cite_ref-58" class="reference"><a href="#cite_note-58">&#91;58&#93;</a></sup> It was an approach to 3D&#160;IC design based on low temperature wafer bonding and vertical integration of IC devices using inter-chip vias, which they patented.
</p><p>Ramm went on to develop industry-academic consortia for production of relevant 3D integration technologies. In the German funded cooperative VIC project between Siemens and Fraunhofer, they demonstrated a complete industrial 3D&#160;IC stacking process (1993–1996). With his Siemens and Fraunhofer colleagues, Ramm published results showing the details of key processes such as 3D metallization [T. Grassl, P. Ramm, M. Engelhardt, Z. Gabric, O. Spindler, First International Dielectrics for VLSI/ULSI Interconnection Metallization Conference – DUMIC, Santa Clara, CA, 20-22 Feb, 1995] and at ECTC 1995 they presented early investigations on stacked memory in processors.<sup id="cite_ref-59" class="reference"><a href="#cite_note-59">&#91;59&#93;</a></sup>
</p><p>In the early 2000s, a team of Fraunhofer and Infineon Munich researchers investigated 3D TSV technologies with particular focus on die-to-substrate stacking within the German/Austrian EUREKA project VSI and initiated the European Integrating Projects e-CUBES, as a first European 3D technology platform, and e-BRAINS with a.o., Infineon, Siemens, EPFL, IMEC and Tyndall, where heterogeneous 3D integrated system demonstrators were fabricated and evaluated. A particular focus of the e-BRAINS project was the development of novel low-temperature processes for highly reliable 3D integrated sensor systems.<sup id="cite_ref-60" class="reference"><a href="#cite_note-60">&#91;60&#93;</a></sup>
</p>
<h4><span id="United_States_.281999.E2.80.932012.29"></span><span class="mw-headline" id="United_States_(1999–2012)">United States (1999–2012)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Three-dimensional_integrated_circuit&amp;action=edit&amp;section=13" title="Edit section: United States (1999–2012)">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Copper-to-copper wafer bonding, also called Cu-Cu connections or Cu-Cu wafer bonding, was developed at <a href="/wiki/MIT" class="mw-redirect" title="MIT">MIT</a> by a research team consisting of Andy Fan, Adnan-ur Rahman and Rafael Reif in 1999.<sup id="cite_ref-Reif_10-3" class="reference"><a href="#cite_note-Reif-10">&#91;10&#93;</a></sup><sup id="cite_ref-61" class="reference"><a href="#cite_note-61">&#91;61&#93;</a></sup> Reif and Fan further investigated Cu-Cu wafer bonding with other MIT researchers including Kuan-Neng Chen, Shamik Das, Chuan Seng Tan and Nisha Checka during 2001–2002.<sup id="cite_ref-Reif_10-4" class="reference"><a href="#cite_note-Reif-10">&#91;10&#93;</a></sup> In 2003, <a href="/wiki/DARPA" title="DARPA">DARPA</a> and the Microelectronics Center of North Carolina (MCNC) began funding R&amp;D on 3D&#160;IC technology.<sup id="cite_ref-Kada8_38-6" class="reference"><a href="#cite_note-Kada8-38">&#91;38&#93;</a></sup>
</p><p>In 2004, Tezzaron Semiconductor<sup id="cite_ref-62" class="reference"><a href="#cite_note-62">&#91;62&#93;</a></sup> built working 3D devices from six different designs.<sup id="cite_ref-AutoRE-31_63-0" class="reference"><a href="#cite_note-AutoRE-31-63">&#91;63&#93;</a></sup>  The chips were built in two layers with "via-first" tungsten TSVs for vertical interconnection.  Two wafers were stacked face-to-face and bonded with a copper process.  The top wafer was thinned and the two-wafer stack was then diced into chips.  The first chip tested was a simple memory register, but the most notable of the set was an 8051 processor/memory stack that exhibited much higher speed and lower power consumption than an analogous 2D assembly.
</p><p>In 2004, <a href="/wiki/Intel" title="Intel">Intel</a> presented a 3D version of the <a href="/wiki/Pentium_4" title="Pentium 4">Pentium 4</a> CPU.<sup id="cite_ref-AutoRE-1_64-0" class="reference"><a href="#cite_note-AutoRE-1-64">&#91;64&#93;</a></sup> The chip was manufactured with two dies using face-to-face stacking, which allowed a dense via structure. Backside TSVs are used for I/O and power supply. For the 3D floorplan, designers manually arranged functional blocks in each die aiming for power reduction and performance improvement. Splitting large and high-power blocks and careful rearrangement allowed to limit thermal hotspots. The 3D design provides 15% performance improvement (due to eliminated pipeline stages) and 15% power saving (due to eliminated repeaters and reduced wiring) compared to the 2D Pentium 4.
</p><p>The <a href="/wiki/Teraflops_Research_Chip" title="Teraflops Research Chip">Teraflops Research Chip</a> introduced in 2007 by Intel is an experimental 80-core design with stacked memory. Due to the high demand for memory bandwidth, a traditional I/O approach would consume 10 to 25&#160;W.<sup id="cite_ref-S._Borkar,_2011,_pp._214_27-1" class="reference"><a href="#cite_note-S._Borkar,_2011,_pp._214-27">&#91;27&#93;</a></sup> To improve upon that, Intel designers implemented a TSV-based memory bus. Each core is connected to one memory tile in the <a href="/wiki/Static_random-access_memory" title="Static random-access memory">SRAM</a> die with a link that provides 12&#160;GB/s bandwidth, resulting in a total bandwidth of 1&#160;TB/s while consuming only 2.2&#160;W.
</p><p>An academic implementation of a 3D processor was presented in 2008 at the <a href="/wiki/University_of_Rochester" title="University of Rochester">University of Rochester</a> by Professor Eby Friedman and his students. The chip runs at a 1.4&#160;GHz and it was designed for optimized vertical processing between the stacked chips which gives the 3D processor abilities that the traditional one layered chip could not reach.<sup id="cite_ref-AutoRE-2_65-0" class="reference"><a href="#cite_note-AutoRE-2-65">&#91;65&#93;</a></sup> One challenge in manufacturing of the three-dimensional chip was to make all of the layers work in harmony without any obstacles that would interfere with a piece of information traveling from one layer to another.<sup id="cite_ref-AutoRE-3_66-0" class="reference"><a href="#cite_note-AutoRE-3-66">&#91;66&#93;</a></sup>
</p><p>In ISSCC 2012, two 3D-IC-based multi-core designs using <a href="/wiki/GlobalFoundries" title="GlobalFoundries">GlobalFoundries</a>' 130&#160;nm process and Tezzaron's FaStack technology were presented and demonstrated. 3D-MAPS,<sup id="cite_ref-AutoRE-4_67-0" class="reference"><a href="#cite_note-AutoRE-4-67">&#91;67&#93;</a></sup> a 64 custom core implementation with two-logic-die stack was demonstrated by researchers from the School of Electrical and Computer Engineering at <a href="/wiki/Georgia_Institute_of_Technology" class="mw-redirect" title="Georgia Institute of Technology">Georgia Institute of Technology</a>. The second prototype was from the Department of Electrical Engineering and Computer Science at <a href="/wiki/University_of_Michigan" title="University of Michigan">University of Michigan</a> called Centip3De, a near-threshold design based on ARM Cortex-M3 cores.
</p>
<h3><span id="Commercial_3D_ICs_.282004.E2.80.93present.29"></span><span class="mw-headline" id="Commercial_3D_ICs_(2004–present)">Commercial 3D ICs (2004–present)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Three-dimensional_integrated_circuit&amp;action=edit&amp;section=14" title="Edit section: Commercial 3D ICs (2004–present)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="thumb tright"><div class="thumbinner" style="width:222px;"><a href="/wiki/File:Psp-1000.jpg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/4/46/Psp-1000.jpg/220px-Psp-1000.jpg" decoding="async" width="220" height="125" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/4/46/Psp-1000.jpg/330px-Psp-1000.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/4/46/Psp-1000.jpg/440px-Psp-1000.jpg 2x" data-file-width="3840" data-file-height="2180" /></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:Psp-1000.jpg" class="internal" title="Enlarge"></a></div><a href="/wiki/Sony" title="Sony">Sony</a>'s <a href="/wiki/PlayStation_Portable" title="PlayStation Portable">PlayStation Portable</a> (PSP) <a href="/wiki/Handheld_game_console" title="Handheld game console">handheld game console</a>, released in 2004, is the earliest commercial product to use a 3D&#160;IC, an <a href="/wiki/EDRAM" title="EDRAM">eDRAM</a> <a href="/wiki/Memory_chip" class="mw-redirect" title="Memory chip">memory chip</a> manufactured by <a href="/wiki/Toshiba" title="Toshiba">Toshiba</a> in a 3D <a href="/wiki/System-in-package" class="mw-redirect" title="System-in-package">system-in-package</a>.</div></div></div>
<p>The earliest known commercial use of a 3D&#160;IC chip was in <a href="/wiki/Sony" title="Sony">Sony</a>'s <a href="/wiki/PlayStation_Portable" title="PlayStation Portable">PlayStation Portable</a> (PSP) <a href="/wiki/Handheld_game_console" title="Handheld game console">handheld game console</a>, released in 2004. The <a href="/wiki/PSP_hardware" class="mw-redirect" title="PSP hardware">PSP hardware</a> includes <a href="/wiki/EDRAM" title="EDRAM">eDRAM</a> (embedded <a href="/wiki/Dynamic_random-access_memory" title="Dynamic random-access memory">DRAM</a>) <a href="/wiki/Computer_memory" title="Computer memory">memory</a> manufactured by <a href="/wiki/Toshiba" title="Toshiba">Toshiba</a> in a 3D <a href="/wiki/System-in-package" class="mw-redirect" title="System-in-package">system-in-package</a> chip with two <a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">dies</a> stacked vertically.<sup id="cite_ref-James_6-1" class="reference"><a href="#cite_note-James-6">&#91;6&#93;</a></sup> Toshiba called it "semi-embedded DRAM" at the time, before later calling it a stacked "<a href="/wiki/Package_on_package" title="Package on package">chip-on-chip</a>" (CoC) solution.<sup id="cite_ref-James_6-2" class="reference"><a href="#cite_note-James-6">&#91;6&#93;</a></sup><sup id="cite_ref-68" class="reference"><a href="#cite_note-68">&#91;68&#93;</a></sup>
</p><p>In April 2007, Toshiba commercialized an eight-layer 3D&#160;IC, the 16<span class="nowrap">&#160;</span><a href="/wiki/Gibibyte" title="Gibibyte">GB</a> THGAM <a href="/wiki/Embedded_system" title="Embedded system">embedded</a> <a href="/wiki/NAND_flash" class="mw-redirect" title="NAND flash">NAND flash</a> memory chip, which was manufactured with eight stacked 2<span class="nowrap">&#160;</span>GB NAND flash chips.<sup id="cite_ref-69" class="reference"><a href="#cite_note-69">&#91;69&#93;</a></sup> In September 2007, <a href="/wiki/Hynix" class="mw-redirect" title="Hynix">Hynix</a> introduced 24-layer 3D&#160;IC technology, with a 16<span class="nowrap">&#160;</span>GB flash memory chip that was manufactured with 24 stacked NAND flash chips using a wafer bonding process.<sup id="cite_ref-70" class="reference"><a href="#cite_note-70">&#91;70&#93;</a></sup> Toshiba also used an eight-layer 3D&#160;IC for their 32<span class="nowrap">&#160;</span>GB THGBM flash chip in 2008.<sup id="cite_ref-71" class="reference"><a href="#cite_note-71">&#91;71&#93;</a></sup> In 2010, Toshiba used a 16-layer 3D&#160;IC for their 128<span class="nowrap">&#160;</span>GB THGBM2 flash chip, which was manufactured with 16 stacked 8<span class="nowrap">&#160;</span>GB chips.<sup id="cite_ref-toshiba2010_72-0" class="reference"><a href="#cite_note-toshiba2010-72">&#91;72&#93;</a></sup> In the 2010s, 3D&#160;ICs came into widespread commercial use in the form of <a href="/wiki/Multi-chip_package" class="mw-redirect" title="Multi-chip package">multi-chip package</a> and <a href="/wiki/Package_on_package" title="Package on package">package on package</a> solutions for <a href="/wiki/NAND_flash" class="mw-redirect" title="NAND flash">NAND flash</a> memory in <a href="/wiki/Mobile_devices" class="mw-redirect" title="Mobile devices">mobile devices</a>.<sup id="cite_ref-James_6-3" class="reference"><a href="#cite_note-James-6">&#91;6&#93;</a></sup>
</p><p><a href="/wiki/Elpida_Memory" title="Elpida Memory">Elpida Memory</a> developed the first 8<span class="nowrap">&#160;</span><a href="/wiki/Gibibyte" title="Gibibyte">GB</a> DRAM chip (stacked with four <a href="/wiki/DDR3" class="mw-redirect" title="DDR3">DDR3</a> <a href="/wiki/SDRAM" class="mw-redirect" title="SDRAM">SDRAM</a> dies) in September 2009, and released it in June 2011.<sup id="cite_ref-Kada15_73-0" class="reference"><a href="#cite_note-Kada15-73">&#91;73&#93;</a></sup> <a href="/wiki/TSMC" title="TSMC">TSMC</a> announced plans for 3D&#160;IC production with TSV technology in January 2010.<sup id="cite_ref-Kada15_73-1" class="reference"><a href="#cite_note-Kada15-73">&#91;73&#93;</a></sup> In 2011, <a href="/wiki/SK_Hynix" title="SK Hynix">SK Hynix</a> introduced 16<span class="nowrap">&#160;</span>GB DDR3 SDRAM (<a href="/wiki/40_nanometer" class="mw-redirect" title="40 nanometer">40<span class="nowrap">&#160;</span>nm</a> class) using TSV technology,<sup id="cite_ref-hynix2010s_74-0" class="reference"><a href="#cite_note-hynix2010s-74">&#91;74&#93;</a></sup> <a href="/wiki/Samsung_Electronics" title="Samsung Electronics">Samsung Electronics</a> introduced 3D-stacked 32<span class="nowrap">&#160;</span>GB DDR3 (<a href="/wiki/32_nanometer" class="mw-redirect" title="32 nanometer">30<span class="nowrap">&#160;</span>nm</a> class) based on TSV in September, and then Samsung and <a href="/wiki/Micron_Technology" title="Micron Technology">Micron Technology</a> announced TSV-based <a href="/wiki/Hybrid_Memory_Cube" title="Hybrid Memory Cube">Hybrid Memory Cube</a> (HMC) technology in October.<sup id="cite_ref-Kada15_73-2" class="reference"><a href="#cite_note-Kada15-73">&#91;73&#93;</a></sup>
</p>
<div class="thumb tright"><div class="thumbinner" style="width:222px;"><a href="/wiki/File:High_Bandwidth_Memory_schematic.svg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/b/b5/High_Bandwidth_Memory_schematic.svg/220px-High_Bandwidth_Memory_schematic.svg.png" decoding="async" width="220" height="124" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/b/b5/High_Bandwidth_Memory_schematic.svg/330px-High_Bandwidth_Memory_schematic.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/b/b5/High_Bandwidth_Memory_schematic.svg/440px-High_Bandwidth_Memory_schematic.svg.png 2x" data-file-width="960" data-file-height="540" /></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:High_Bandwidth_Memory_schematic.svg" class="internal" title="Enlarge"></a></div>Cut through a <a href="/wiki/Graphics_card" class="mw-redirect" title="Graphics card">graphics card</a> that uses <a href="/wiki/High_Bandwidth_Memory" title="High Bandwidth Memory">High Bandwidth Memory</a> (HBM), based on <a href="/wiki/Through-silicon_via" title="Through-silicon via">through-silicon via</a> (TSV) 3D&#160;IC technology.</div></div></div>
<p><a href="/wiki/High_Bandwidth_Memory" title="High Bandwidth Memory">High Bandwidth Memory</a> (HBM), developed by Samsung, <a href="/wiki/AMD" class="mw-redirect" title="AMD">AMD</a>, and SK Hynix, uses stacked chips and TSVs. The first HBM memory chip was manufactured by SK Hynix in 2013.<sup id="cite_ref-hynix2010s_74-1" class="reference"><a href="#cite_note-hynix2010s-74">&#91;74&#93;</a></sup> In January 2016, <a href="/wiki/Samsung_Electronics" title="Samsung Electronics">Samsung Electronics</a> announced early mass production of <a href="/wiki/HBM2" class="mw-redirect" title="HBM2">HBM2</a>, at up to 8&#160;GB per stack.<sup id="cite_ref-samsung-hbm2_75-0" class="reference"><a href="#cite_note-samsung-hbm2-75">&#91;75&#93;</a></sup><sup id="cite_ref-extremetech=hbm2_76-0" class="reference"><a href="#cite_note-extremetech=hbm2-76">&#91;76&#93;</a></sup>
</p><p>In 2017, Samsung Electronics combined 3D&#160;IC stacking with its 3D&#160;<a href="/wiki/V-NAND" class="mw-redirect" title="V-NAND">V-NAND</a> technology (based on <a href="/wiki/Charge_trap_flash" title="Charge trap flash">charge trap flash</a> technology), manufacturing its 512<span class="nowrap">&#160;</span>GB KLUFG8R1EM flash memory chip with eight stacked 64-layer V-NAND chips.<sup id="cite_ref-anandtech-samsung-2017_77-0" class="reference"><a href="#cite_note-anandtech-samsung-2017-77">&#91;77&#93;</a></sup> In 2019, Samsung produced a 1<span class="nowrap">&#160;</span><a href="/wiki/Terabyte" title="Terabyte">TB</a> flash chip with 16 stacked V-NAND dies.<sup id="cite_ref-electronicsweekly-samsung_78-0" class="reference"><a href="#cite_note-electronicsweekly-samsung-78">&#91;78&#93;</a></sup><sup id="cite_ref-anandtech-samsung-2018_79-0" class="reference"><a href="#cite_note-anandtech-samsung-2018-79">&#91;79&#93;</a></sup> As of 2018, Intel is considering the use of 3D&#160;ICs to improve performance.<sup id="cite_ref-80" class="reference"><a href="#cite_note-80">&#91;80&#93;</a></sup> As of April 2019, memory devices with 96-layer chips can be bought from more than one manufacturer; with Toshiba having made 96-layer devices in 2018.
</p>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Three-dimensional_integrated_circuit&amp;action=edit&amp;section=15" title="Edit section: See also">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li><a href="/wiki/Charge_trap_flash" title="Charge trap flash">Charge trap flash</a> (CTF)</li>
<li><a href="/wiki/FinFET" title="FinFET">FinFET</a> (3D transistor)</li>
<li><a href="/wiki/MOSFET" title="MOSFET">MOSFET</a></li>
<li><a href="/wiki/Multigate_device" title="Multigate device">Multigate device</a> (MuGFET)</li>
<li><a href="/wiki/V-NAND" class="mw-redirect" title="V-NAND">V-NAND</a> (3D NAND)</li></ul>
<div style="clear:both;"></div>
<h2><span class="mw-headline" id="Notes">Notes</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Three-dimensional_integrated_circuit&amp;action=edit&amp;section=16" title="Edit section: Notes">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="reflist columns references-column-width" style="-moz-column-width: 30em; -webkit-column-width: 30em; column-width: 30em; list-style-type: decimal;">
<ol class="references">
<li id="cite_note-1"><span class="mw-cite-backlink"><b><a href="#cite_ref-1">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.semi.org/cms/groups/public/documents/web_content/ctr_033139.pdf">"SEMI.ORG"</a> <span class="cs1-format">(PDF)</span>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20150924100353/http://www.semi.org/cms/groups/public/documents/web_content/ctr_033139.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on 2015-09-24.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=SEMI.ORG&amp;rft_id=http%3A%2F%2Fwww.semi.org%2Fcms%2Fgroups%2Fpublic%2Fdocuments%2Fweb_content%2Fctr_033139.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><style data-mw-deduplicate="TemplateStyles:r935243608">.mw-parser-output cite.citation{font-style:inherit}.mw-parser-output .citation q{quotes:"\"""\"""'""'"}.mw-parser-output .id-lock-free a,.mw-parser-output .citation .cs1-lock-free a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/6/65/Lock-green.svg/9px-Lock-green.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .id-lock-limited a,.mw-parser-output .id-lock-registration a,.mw-parser-output .citation .cs1-lock-limited a,.mw-parser-output .citation .cs1-lock-registration a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/d/d6/Lock-gray-alt-2.svg/9px-Lock-gray-alt-2.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .id-lock-subscription a,.mw-parser-output .citation .cs1-lock-subscription a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/a/aa/Lock-red-alt-2.svg/9px-Lock-red-alt-2.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .cs1-subscription,.mw-parser-output .cs1-registration{color:#555}.mw-parser-output .cs1-subscription span,.mw-parser-output .cs1-registration span{border-bottom:1px dotted;cursor:help}.mw-parser-output .cs1-ws-icon a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/4/4c/Wikisource-logo.svg/12px-Wikisource-logo.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output code.cs1-code{color:inherit;background:inherit;border:inherit;padding:inherit}.mw-parser-output .cs1-hidden-error{display:none;font-size:100%}.mw-parser-output .cs1-visible-error{font-size:100%}.mw-parser-output .cs1-maint{display:none;color:#33aa33;margin-left:0.3em}.mw-parser-output .cs1-subscription,.mw-parser-output .cs1-registration,.mw-parser-output .cs1-format{font-size:95%}.mw-parser-output .cs1-kern-left,.mw-parser-output .cs1-kern-wl-left{padding-left:0.2em}.mw-parser-output .cs1-kern-right,.mw-parser-output .cs1-kern-wl-right{padding-right:0.2em}</style></span>
</li>
<li id="cite_note-2"><span class="mw-cite-backlink"><b><a href="#cite_ref-2">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.3dincites.com/3d-incites-knowledge-portal/what-is-3d-integration/">"What is 3D Integration? - 3D InCites"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20141230233541/http://www.3dincites.com/3d-incites-knowledge-portal/what-is-3d-integration/">Archived</a> from the original on 2014-12-30.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=What+is+3D+Integration%3F+-+3D+InCites&amp;rft_id=http%3A%2F%2Fwww.3dincites.com%2F3d-incites-knowledge-portal%2Fwhat-is-3d-integration%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-AutoRE-24-3"><span class="mw-cite-backlink">^ <a href="#cite_ref-AutoRE-24_3-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-AutoRE-24_3-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-AutoRE-24_3-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-AutoRE-24_3-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text">J. Knechtel, O. Sinanoglu, I. M. Elfadel, J. Lienig, C. C. N. Sze, <a rel="nofollow" class="external text" href="http://www.ifte.de/mitarbeiter/lienig/IPSJ_Trans_2017.pdf">"Large-Scale 3D Chips: Challenges and Solutions for Design Automation, Testing, and Trustworthy Integration"</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20170807152805/http://www.ifte.de/mitarbeiter/lienig/IPSJ_Trans_2017.pdf">Archived</a> 2017-08-07 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>, in IPSJ Transactions on System LSI Design Methodology, vol. 10, pp. 45–62, Aug. 2017</span>
</li>
<li id="cite_note-4"><span class="mw-cite-backlink"><b><a href="#cite_ref-4">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20141230234546/http://www.itrs.net/Links/2011itrs/2011Chapters/2011Design.pdf">"INTERNATIONAL TECHNOLOGY ROADMAP FOR SEMICONDUCTORS 2011 EDITION"</a> <span class="cs1-format">(PDF)</span>. Archived from <a rel="nofollow" class="external text" href="http://www.itrs.net/Links/2011itrs/2011Chapters/2011Design.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 2014-12-30<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-12-30</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=INTERNATIONAL+TECHNOLOGY+ROADMAP+FOR+SEMICONDUCTORS+2011+EDITION&amp;rft_id=http%3A%2F%2Fwww.itrs.net%2FLinks%2F2011itrs%2F2011Chapters%2F2011Design.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-5"><span class="mw-cite-backlink"><b><a href="#cite_ref-5">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.3dincites.com/2013/08/comparing-samsungs-3d-nand-with-traditional-3d-ics/">"Comparing Samsung's 3D NAND with Traditional 3D ICs"</a>. 2013-08-16.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Comparing+Samsung%27s+3D+NAND+with+Traditional+3D+ICs&amp;rft.date=2013-08-16&amp;rft_id=http%3A%2F%2Fwww.3dincites.com%2F2013%2F08%2Fcomparing-samsungs-3d-nand-with-traditional-3d-ics%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-James-6"><span class="mw-cite-backlink">^ <a href="#cite_ref-James_6-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-James_6-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-James_6-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-James_6-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text"><cite class="citation journal">James, Dick (2014). <a rel="nofollow" class="external text" href="https://www.researchgate.net/publication/271453642">"3D ICs in the real world"</a>. <i>25th Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC 2014)</i>: 113–119. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2FASMC.2014.6846988">10.1109/ASMC.2014.6846988</a>. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-1-4799-3944-2" title="Special:BookSources/978-1-4799-3944-2"><bdi>978-1-4799-3944-2</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=25th+Annual+SEMI+Advanced+Semiconductor+Manufacturing+Conference+%28ASMC+2014%29&amp;rft.atitle=3D+ICs+in+the+real+world&amp;rft.pages=113-119&amp;rft.date=2014&amp;rft_id=info%3Adoi%2F10.1109%2FASMC.2014.6846988&amp;rft.isbn=978-1-4799-3944-2&amp;rft.aulast=James&amp;rft.aufirst=Dick&amp;rft_id=https%3A%2F%2Fwww.researchgate.net%2Fpublication%2F271453642&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-7"><span class="mw-cite-backlink"><b><a href="#cite_ref-7">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.pcworld.com/article/2599700/samsung-starts-production-of-3d-ddr4-dram-modules.html">"Samsung starts production of 3D DDR4 DRAM modules"</a>. 2014-08-27. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20141231012258/http://www.pcworld.com/article/2599700/samsung-starts-production-of-3d-ddr4-dram-modules.html">Archived</a> from the original on 2014-12-31.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Samsung+starts+production+of+3D+DDR4+DRAM+modules&amp;rft.date=2014-08-27&amp;rft_id=http%3A%2F%2Fwww.pcworld.com%2Farticle%2F2599700%2Fsamsung-starts-production-of-3d-ddr4-dram-modules.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-8"><span class="mw-cite-backlink"><b><a href="#cite_ref-8">^</a></b></span> <span class="reference-text"><cite class="citation web">Michallet, Jean-Eric. <a rel="nofollow" class="external text" href="http://www.3dincites.com/2015/03/coolcube-a-true-3dvlsi-alternative-to-scaling/">"CoolCube™: A True 3DVLSI Alternative to Scaling"</a>. <i>www.3DInCites.com</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20160122234232/http://www.3dincites.com/2015/03/coolcube-a-true-3dvlsi-alternative-to-scaling/">Archived</a> from the original on January 22, 2016<span class="reference-accessdate">. Retrieved <span class="nowrap">March 24,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.3DInCites.com&amp;rft.atitle=CoolCube%E2%84%A2%3A+A+True+3DVLSI+Alternative+to+Scaling&amp;rft.aulast=Michallet&amp;rft.aufirst=Jean-Eric&amp;rft_id=http%3A%2F%2Fwww.3dincites.com%2F2015%2F03%2Fcoolcube-a-true-3dvlsi-alternative-to-scaling%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-9"><span class="mw-cite-backlink"><b><a href="#cite_ref-9">^</a></b></span> <span class="reference-text"><cite class="citation web">von Trapp, Francoise (2015-03-16). <a rel="nofollow" class="external text" href="http://www.3dincites.com/2015/03/monolithic-3d-ic-heats-up-at-date-2015/">"Monolithic 3D IC Heats Up at DATE 2015"</a>. <i>3D InCites</i>. 3D InCites. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20150402031755/http://www.3dincites.com/2015/03/monolithic-3d-ic-heats-up-at-date-2015/">Archived</a> from the original on April 2, 2015<span class="reference-accessdate">. Retrieved <span class="nowrap">March 16,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=3D+InCites&amp;rft.atitle=Monolithic+3D+IC+Heats+Up+at+DATE+2015&amp;rft.date=2015-03-16&amp;rft.aulast=von+Trapp&amp;rft.aufirst=Francoise&amp;rft_id=http%3A%2F%2Fwww.3dincites.com%2F2015%2F03%2Fmonolithic-3d-ic-heats-up-at-date-2015%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-Reif-10"><span class="mw-cite-backlink">^ <a href="#cite_ref-Reif_10-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Reif_10-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-Reif_10-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-Reif_10-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-Reif_10-4"><sup><i><b>e</b></i></sup></a></span> <span class="reference-text"><cite class="citation journal">Reif, Rafael; Tan, Chuan Seng; Fan, Andy; Chen, Kuan-Neng; Das, Shamik; Checka, Nisha (2002). <a rel="nofollow" class="external text" href="https://pdfs.semanticscholar.org/e996/825ace86fa01a3492950f2d61fcbf780f515.pdf">"3-D Interconnects Using Cu Wafer Bonding: Technology and Applications"</a> <span class="cs1-format">(PDF)</span>. <i>Advanced Metallization Conference</i>: 37–44<span class="reference-accessdate">. Retrieved <span class="nowrap">15 July</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Advanced+Metallization+Conference&amp;rft.atitle=3-D+Interconnects+Using+Cu+Wafer+Bonding%3A+Technology+and+Applications&amp;rft.pages=37-44&amp;rft.date=2002&amp;rft.aulast=Reif&amp;rft.aufirst=Rafael&amp;rft.au=Tan%2C+Chuan+Seng&amp;rft.au=Fan%2C+Andy&amp;rft.au=Chen%2C+Kuan-Neng&amp;rft.au=Das%2C+Shamik&amp;rft.au=Checka%2C+Nisha&amp;rft_id=https%3A%2F%2Fpdfs.semanticscholar.org%2Fe996%2F825ace86fa01a3492950f2d61fcbf780f515.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-AutoRE-5-11"><span class="mw-cite-backlink"><b><a href="#cite_ref-AutoRE-5_11-0">^</a></b></span> <span class="reference-text">Real World Technologies. "3D Integration: A Revolution in Design". May 2, 2007. <cite class="citation web"><a rel="nofollow" class="external text" href="http://realworldtech.com/page.cfm?ArticleID=RWT050207213241&amp;p=6">"3D Integration: A Revolution in Design"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20101222052241/http://realworldtech.com/page.cfm?ArticleID=RWT050207213241&amp;p=6">Archived</a> from the original on 2010-12-22<span class="reference-accessdate">. Retrieved <span class="nowrap">2011-03-18</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=3D+Integration%3A+A+Revolution+in+Design&amp;rft_id=http%3A%2F%2Frealworldtech.com%2Fpage.cfm%3FArticleID%3DRWT050207213241%26p%3D6&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-AutoRE-6-12"><span class="mw-cite-backlink"><b><a href="#cite_ref-AutoRE-6_12-0">^</a></b></span> <span class="reference-text">Developer, Shed. "3D Processors, Stacking Core". September 20, 2005. <cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20120316002322/http://www.devhardware.com/c/a/Computer-Processors/3D-Processor-Technology/">"Archived copy"</a>. Archived from <a rel="nofollow" class="external text" href="http://www.devhardware.com/c/a/Computer-Processors/3D-Processor-Technology/">the original</a> on 2012-03-16<span class="reference-accessdate">. Retrieved <span class="nowrap">2012-10-29</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Archived+copy&amp;rft_id=http%3A%2F%2Fwww.devhardware.com%2Fc%2Fa%2FComputer-Processors%2F3D-Processor-Technology%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><span class="cs1-maint citation-comment">CS1 maint: archived copy as title (<a href="/wiki/Category:CS1_maint:_archived_copy_as_title" title="Category:CS1 maint: archived copy as title">link</a>)</span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/>,</span>
</li>
<li id="cite_note-AutoRE-7-13"><span class="mw-cite-backlink"><b><a href="#cite_ref-AutoRE-7_13-0">^</a></b></span> <span class="reference-text">Developer, Shed. "3D Processors, Stacking Core". September 20, 2005. <cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20110709015720/http://www.devhardware.com/c/a/Computer-Processors/3D-Processor-Technology/1/">"Archived copy"</a>. Archived from <a rel="nofollow" class="external text" href="http://www.devhardware.com/c/a/Computer-Processors/3D-Processor-Technology/1/">the original</a> on 2011-07-09<span class="reference-accessdate">. Retrieved <span class="nowrap">2011-02-24</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Archived+copy&amp;rft_id=http%3A%2F%2Fwww.devhardware.com%2Fc%2Fa%2FComputer-Processors%2F3D-Processor-Technology%2F1%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><span class="cs1-maint citation-comment">CS1 maint: archived copy as title (<a href="/wiki/Category:CS1_maint:_archived_copy_as_title" title="Category:CS1 maint: archived copy as title">link</a>)</span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-AutoRE-8-14"><span class="mw-cite-backlink"><b><a href="#cite_ref-AutoRE-8_14-0">^</a></b></span> <span class="reference-text">Xiangyu Dong and Yuan Xie, "System-level Cost Analysis and Design Exploration for 3D ICs", Proc. of Asia and South Pacific Design Automation Conference, 2009, <cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20100424202047/http://www.cse.psu.edu/~yuanxie/3d.html">"Archived copy"</a>. Archived from <a rel="nofollow" class="external text" href="http://www.cse.psu.edu/~yuanxie/3d.html">the original</a> on 2010-04-24<span class="reference-accessdate">. Retrieved <span class="nowrap">2010-05-20</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Archived+copy&amp;rft_id=http%3A%2F%2Fwww.cse.psu.edu%2F~yuanxie%2F3d.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><span class="cs1-maint citation-comment">CS1 maint: archived copy as title (<a href="/wiki/Category:CS1_maint:_archived_copy_as_title" title="Category:CS1 maint: archived copy as title">link</a>)</span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-AutoRE-9-15"><span class="mw-cite-backlink"><b><a href="#cite_ref-AutoRE-9_15-0">^</a></b></span> <span class="reference-text">"3D IC Technology Delivers The Total Package" <cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20101031055533/http://electronicdesign.com/article/engineering-essentials/3d_ic_technology_delivers_the_total_package.aspx">"Archived copy"</a>. Archived from <a rel="nofollow" class="external text" href="http://electronicdesign.com/article/engineering-essentials/3d_ic_technology_delivers_the_total_package.aspx">the original</a> on 2010-10-31<span class="reference-accessdate">. Retrieved <span class="nowrap">2011-01-27</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Archived+copy&amp;rft_id=http%3A%2F%2Felectronicdesign.com%2Farticle%2Fengineering-essentials%2F3d_ic_technology_delivers_the_total_package.aspx&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><span class="cs1-maint citation-comment">CS1 maint: archived copy as title (<a href="/wiki/Category:CS1_maint:_archived_copy_as_title" title="Category:CS1 maint: archived copy as title">link</a>)</span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/> Electronic Design July 02, 2010</span>
</li>
<li id="cite_note-AutoRE-10-16"><span class="mw-cite-backlink"><b><a href="#cite_ref-AutoRE-10_16-0">^</a></b></span> <span class="reference-text">James J-Q Lu, Ken Rose, &amp; Susan Vitkavage "3D Integration: Why, What, Who, When?" <cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20080212184059/http://www.future-fab.com/documents.asp?d_ID=4396">"Archived copy"</a>. Archived from <a rel="nofollow" class="external text" href="http://www.future-fab.com/documents.asp?d_ID=4396">the original</a> on 2008-02-12<span class="reference-accessdate">. Retrieved <span class="nowrap">2008-01-22</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Archived+copy&amp;rft_id=http%3A%2F%2Fwww.future-fab.com%2Fdocuments.asp%3Fd_ID%3D4396&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><span class="cs1-maint citation-comment">CS1 maint: archived copy as title (<a href="/wiki/Category:CS1_maint:_archived_copy_as_title" title="Category:CS1 maint: archived copy as title">link</a>)</span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/> Future Fab Intl. Volume 23, 2007</span>
</li>
<li id="cite_note-AutoRE-11-17"><span class="mw-cite-backlink"><b><a href="#cite_ref-AutoRE-11_17-0">^</a></b></span> <span class="reference-text">William J. Dally, "Future Directions for On-Chip Interconnection Networks" page 17, <cite class="citation web"><a rel="nofollow" class="external text" href="http://www.ece.ucdavis.edu/~ocin06/talks/dally.pdf">"Archived copy"</a> <span class="cs1-format">(PDF)</span>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20100612190558/http://www.ece.ucdavis.edu/~ocin06/talks/dally.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on 2010-06-12<span class="reference-accessdate">. Retrieved <span class="nowrap">2008-01-22</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Archived+copy&amp;rft_id=http%3A%2F%2Fwww.ece.ucdavis.edu%2F~ocin06%2Ftalks%2Fdally.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><span class="cs1-maint citation-comment">CS1 maint: archived copy as title (<a href="/wiki/Category:CS1_maint:_archived_copy_as_title" title="Category:CS1 maint: archived copy as title">link</a>)</span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/> Computer Systems Laboratory Stanford University, 2006</span>
</li>
<li id="cite_note-AutoRE-12-18"><span class="mw-cite-backlink"><b><a href="#cite_ref-AutoRE-12_18-0">^</a></b></span> <span class="reference-text">Johnson, R Colin. "3-D chip stacks standardized". July 10, 2008. <cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20120930192649/http://www.eetimes.com/electronics-news/4077835/3-D-chip-stacks-standardized">"Archived copy"</a>. Archived from <a rel="nofollow" class="external text" href="http://www.eetimes.com/electronics-news/4077835/3-D-chip-stacks-standardized">the original</a> on 2012-09-30<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-05-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Archived+copy&amp;rft_id=http%3A%2F%2Fwww.eetimes.com%2Felectronics-news%2F4077835%2F3-D-chip-stacks-standardized&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><span class="cs1-maint citation-comment">CS1 maint: archived copy as title (<a href="/wiki/Category:CS1_maint:_archived_copy_as_title" title="Category:CS1 maint: archived copy as title">link</a>)</span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-AutoRE-13-19"><span class="mw-cite-backlink"><b><a href="#cite_ref-AutoRE-13_19-0">^</a></b></span> <span class="reference-text">"3D-ICs and Integrated Circuit Security" <cite class="citation web"><a rel="nofollow" class="external text" href="http://www.tezzaron.com/about/papers/3D-ICs_and_Integrated_Circuit_Security.pdf">"Archived copy"</a> <span class="cs1-format">(PDF)</span>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20080907062545/http://www.tezzaron.com/about/papers/3D-ICs_and_Integrated_Circuit_Security.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on 2008-09-07<span class="reference-accessdate">. Retrieved <span class="nowrap">2008-02-08</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Archived+copy&amp;rft_id=http%3A%2F%2Fwww.tezzaron.com%2Fabout%2Fpapers%2F3D-ICs_and_Integrated_Circuit_Security.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><span class="cs1-maint citation-comment">CS1 maint: archived copy as title (<a href="/wiki/Category:CS1_maint:_archived_copy_as_title" title="Category:CS1 maint: archived copy as title">link</a>)</span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/> Tezzaron Semiconductor, 2008</span>
</li>
<li id="cite_note-AutoRE-14-20"><span class="mw-cite-backlink"><b><a href="#cite_ref-AutoRE-14_20-0">^</a></b></span> <span class="reference-text">Dong Hyuk Woo, Nak Hee Seong, Dean L. Lewis, and Hsien-Hsin S. Lee. "An Optimized 3D-Stacked Memory Architecture by Exploiting Excessive, High-Density TSV Bandwidth". In Proceedings of the 16th International Symposium on High-Performance Computer Architecture, pp. 429–440, Bangalore, India, January 2010.</span>
</li>
<li id="cite_note-AutoRE-15-21"><span class="mw-cite-backlink"><b><a href="#cite_ref-AutoRE-15_21-0">^</a></b></span> <span class="reference-text">"Predicting the Performance of a 3D Processor-Memory Chip Stack" Jacob, P., McDonald, J.F. et al.Design &amp; Test of Computers, IEEE
Volume 22, Issue 6, Nov.–Dec. 2005 Page(s):540–547</span>
</li>
<li id="cite_note-22"><span class="mw-cite-backlink"><b><a href="#cite_ref-22">^</a></b></span> <span class="reference-text">A. Palesko, The Cost of 3D ICs, 3D InCites Knowledge Portal, January 9, 2015 <cite class="citation web"><a rel="nofollow" class="external text" href="http://www.3dincites.com/2015/01/cost-3d-ics-2/">"The Cost of 3D ICs"</a>. 2015-01-09. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20150109231028/http://www.3dincites.com/2015/01/cost-3d-ics-2/">Archived</a> from the original on 2015-01-09<span class="reference-accessdate">. Retrieved <span class="nowrap">2015-01-09</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+Cost+of+3D+ICs&amp;rft.date=2015-01-09&amp;rft_id=http%3A%2F%2Fwww.3dincites.com%2F2015%2F01%2Fcost-3d-ics-2%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-AutoRE-16-23"><span class="mw-cite-backlink"><b><a href="#cite_ref-AutoRE-16_23-0">^</a></b></span> <span class="reference-text"><cite class="citation web">MazikMedia, Inc, publisher, sites maintained by jamagination (www.jamagination.com). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20140517121030/http://www.future-fab.com/documents.asp?d_ID=4415">"Robert Patti, "Impact of Wafer-Level 3D Stacking on the Yield of ICs". Future Fab Intl. Volume 23, 2007"</a>. Future-fab.com. Archived from <a rel="nofollow" class="external text" href="http://www.future-fab.com/documents.asp?d_ID=4415">the original</a> on 2014-05-17<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-05-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Robert+Patti%2C+%22Impact+of+Wafer-Level+3D+Stacking+on+the+Yield+of+ICs%22.+Future+Fab+Intl.+Volume+23%2C+2007&amp;rft.pub=Future-fab.com&amp;rft.au=MazikMedia%2C+Inc%2C+publisher%2C+sites+maintained+by+jamagination+%28www.jamagination.com%29&amp;rft_id=http%3A%2F%2Fwww.future-fab.com%2Fdocuments.asp%3Fd_ID%3D4415&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><span class="cs1-maint citation-comment">CS1 maint: multiple names: authors list (<a href="/wiki/Category:CS1_maint:_multiple_names:_authors_list" title="Category:CS1 maint: multiple names: authors list">link</a>)</span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-leedt09-24"><span class="mw-cite-backlink">^ <a href="#cite_ref-leedt09_24-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-leedt09_24-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Hsien-Hsin S. Lee and Krishnendu Chakrabarty, "Test challenges for 3D integrated circuits", IEEE Design and Test of Computers, Special issue on 3D IC Design and Test, vol. 26, no. 5, pp. 26–35, Sep/Oct 2009</span>
</li>
<li id="cite_note-AutoRE-17-25"><span class="mw-cite-backlink"><b><a href="#cite_ref-AutoRE-17_25-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.eetasia.com/ART_8800485666_480300_NT_fcb98510.HTM">"<span class="cs1-kern-left">"</span>EDA's big three unready for 3D chip packaging". EE Times Asia, October 25, 2007"</a>. Eetasia.com. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20080718203711/http://www.eetasia.com/ART_8800485666_480300_NT_fcb98510.HTM">Archived</a> from the original on July 18, 2008<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-05-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=%22EDA%27s+big+three+unready+for+3D+chip+packaging%22.+EE+Times+Asia%2C+October+25%2C+2007&amp;rft.pub=Eetasia.com&amp;rft_id=http%3A%2F%2Fwww.eetasia.com%2FART_8800485666_480300_NT_fcb98510.HTM&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-kim09-26"><span class="mw-cite-backlink">^ <a href="#cite_ref-kim09_26-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-kim09_26-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-kim09_26-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-kim09_26-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text">D. H. Kim, S. Mukhopadhyay, S. K. Lim, "Through-silicon-via aware interconnect prediction and optimization for 3D stacked ICs", in Proc. of Int. Workshop Sys.-Level Interconn. Pred., 2009, pp. 85–92.</span>
</li>
<li id="cite_note-S._Borkar,_2011,_pp._214-27"><span class="mw-cite-backlink">^ <a href="#cite_ref-S._Borkar,_2011,_pp._214_27-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-S._Borkar,_2011,_pp._214_27-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">S. Borkar, "3D integration for energy efficient system design", in Proc. Design Autom. Conf., 2011, pp. 214–219.</span>
</li>
<li id="cite_note-AutoRE-18-28"><span class="mw-cite-backlink"><b><a href="#cite_ref-AutoRE-18_28-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20120930192649/http://www.eetimes.com/electronics-news/4077835/3-D-chip-stacks-standardized">"<span class="cs1-kern-left">"</span>3-D chip stacks standardized". EE Times November 7, 2008"</a>. Eetimes.com. 2014-05-09. Archived from <a rel="nofollow" class="external text" href="http://www.eetimes.com/electronics-news/4077835/3-D-chip-stacks-standardized">the original</a> on September 30, 2012<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-05-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=%223-D+chip+stacks+standardized%22.+EE+Times+November+7%2C+2008&amp;rft.pub=Eetimes.com&amp;rft.date=2014-05-09&amp;rft_id=http%3A%2F%2Fwww.eetimes.com%2Felectronics-news%2F4077835%2F3-D-chip-stacks-standardized&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-AutoRE-19-29"><span class="mw-cite-backlink"><b><a href="#cite_ref-AutoRE-19_29-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.semi.org/en/press/CTR_042145?id=highlights">"<span class="cs1-kern-left">"</span>SEMI International Standards Program Forms 3D Stacked IC Standards Committee". SEMI press release December 7, 2010"</a>. Semi.org. 2010-12-07. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20140517121812/http://www.semi.org/en/press/CTR_042145?id=highlights">Archived</a> from the original on May 17, 2014<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-05-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=%22SEMI+International+Standards+Program+Forms+3D+Stacked+IC+Standards+Committee%22.+SEMI+press+release+December+7%2C+2010&amp;rft.pub=Semi.org&amp;rft.date=2010-12-07&amp;rft_id=http%3A%2F%2Fwww.semi.org%2Fen%2Fpress%2FCTR_042145%3Fid%3Dhighlights&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-AutoRE-20-30"><span class="mw-cite-backlink"><b><a href="#cite_ref-AutoRE-20_30-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20140517114521/http://www.i-micronews.com/reports/3D-TSV-Technologies-Scenarios-Via-or-Via-Last-2010-report/108/">"<span class="cs1-kern-left">"</span>ADVANCED PACKAGING: 3D TSV Technologies Scenarios: Via First or Via Last? 2010 report". Yole report, 2010"</a>. I-micronews.com. 2010-01-01. Archived from <a rel="nofollow" class="external text" href="http://www.i-micronews.com/reports/3D-TSV-Technologies-Scenarios-Via-or-Via-Last-2010-report/108/">the original</a> on 2014-05-17<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-05-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=%22ADVANCED+PACKAGING%3A+3D+TSV+Technologies+Scenarios%3A+Via+First+or+Via+Last%3F+2010+report%22.+Yole+report%2C+2010&amp;rft.pub=I-micronews.com&amp;rft.date=2010-01-01&amp;rft_id=http%3A%2F%2Fwww.i-micronews.com%2Freports%2F3D-TSV-Technologies-Scenarios-Via-or-Via-Last-2010-report%2F108%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-AutoRE-21-31"><span class="mw-cite-backlink"><b><a href="#cite_ref-AutoRE-21_31-0">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.electroiq.com/index/display/packaging-article-display/3806393153/articles/advanced-packaging/packaging0/integration/tsv/2010/august/si_-glass_interposers.html">"Si, glass interposers for 3D packaging: analysts' takes". Advanced Packaging August 10, 2010</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20110314192927/http://www.electroiq.com/index/display/packaging-article-display/3806393153/articles/advanced-packaging/packaging0/integration/tsv/2010/august/si_-glass_interposers.html">Archived</a> March 14, 2011, at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a></span>
</li>
<li id="cite_note-knechtel11-32"><span class="mw-cite-backlink">^ <a href="#cite_ref-knechtel11_32-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-knechtel11_32-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">J. Knechtel, I. L. Markov, J. Lienig, <a rel="nofollow" class="external text" href="http://www.ifte.de/mitarbeiter/lienig/TCAD_Feb2012_pp.228-241.pdf">"Assembling 2D Blocks into 3D Chips"</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20160304073535/http://www.ifte.de/mitarbeiter/lienig/TCAD_Feb2012_pp.228-241.pdf">Archived</a> 2016-03-04 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>, in IEEE Trans. on CAD of ICs and Systems, vol. 31, no. 2, pp. 228–241, Feb. 2012</span>
</li>
<li id="cite_note-AutoRE-22-33"><span class="mw-cite-backlink"><b><a href="#cite_ref-AutoRE-22_33-0">^</a></b></span> <span class="reference-text">S. Garg, D. Marculescu, "3D-GCP: An analytical model for the impact of process variations on the critical path delay distribution of 3D ICs", in Proc. Int. Symp. Quality Electron. Des., 2009, pp. 147–155</span>
</li>
<li id="cite_note-AutoRE-23-34"><span class="mw-cite-backlink"><b><a href="#cite_ref-AutoRE-23_34-0">^</a></b></span> <span class="reference-text">L. K. Scheffer, "CAD implications of new interconnect technologies", in Proc. Design Autom. Conf., 2007, pp. 576–581.</span>
</li>
<li id="cite_note-Moskowitz-35"><span class="mw-cite-backlink"><b><a href="#cite_ref-Moskowitz_35-0">^</a></b></span> <span class="reference-text"><cite class="citation book">Moskowitz, Sanford L. (2016). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=2STRDAAAQBAJ&amp;pg=PA165"><i>Advanced Materials Innovation: Managing Global Technology in the 21st century</i></a>. <a href="/wiki/John_Wiley_%26_Sons" class="mw-redirect" title="John Wiley &amp; Sons">John Wiley &amp; Sons</a>. pp.&#160;165–167. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/9780470508923" title="Special:BookSources/9780470508923"><bdi>9780470508923</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Advanced+Materials+Innovation%3A+Managing+Global+Technology+in+the+21st+century&amp;rft.pages=165-167&amp;rft.pub=John+Wiley+%26+Sons&amp;rft.date=2016&amp;rft.isbn=9780470508923&amp;rft.aulast=Moskowitz&amp;rft.aufirst=Sanford+L.&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3D2STRDAAAQBAJ%26pg%3DPA165&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-36"><span class="mw-cite-backlink"><b><a href="#cite_ref-36">^</a></b></span> <span class="reference-text"><span><a rel="nofollow" class="external text" href="//www.google.com/patents/US3613226">U.S. Patent 3,613,226</a></span></span>
</li>
<li id="cite_note-37"><span class="mw-cite-backlink"><b><a href="#cite_ref-37">^</a></b></span> <span class="reference-text"><span><a rel="nofollow" class="external text" href="//www.google.com/patents/US3651490">U.S. Patent 3,651,490</a></span></span>
</li>
<li id="cite_note-Kada8-38"><span class="mw-cite-backlink">^ <a href="#cite_ref-Kada8_38-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Kada8_38-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-Kada8_38-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-Kada8_38-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-Kada8_38-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-Kada8_38-5"><sup><i><b>f</b></i></sup></a> <a href="#cite_ref-Kada8_38-6"><sup><i><b>g</b></i></sup></a></span> <span class="reference-text"><cite class="citation book">Kada, Morihiro (2015). <a rel="nofollow" class="external text" href="https://onecellonelightradio.files.wordpress.com/2018/11/three-dimensional-integration-of-semiconductors-2015.pdf">"Research and Development History of Three-Dimensional Integration Technology"</a> <span class="cs1-format">(PDF)</span>. <i>Three-Dimensional Integration of Semiconductors: Processing, Materials, and Applications</i>. Springer. pp.&#160;8–13. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/9783319186757" title="Special:BookSources/9783319186757"><bdi>9783319186757</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.atitle=Research+and+Development+History+of+Three-Dimensional+Integration+Technology&amp;rft.btitle=Three-Dimensional+Integration+of+Semiconductors%3A+Processing%2C+Materials%2C+and+Applications&amp;rft.pages=8-13&amp;rft.pub=Springer&amp;rft.date=2015&amp;rft.isbn=9783319186757&amp;rft.aulast=Kada&amp;rft.aufirst=Morihiro&amp;rft_id=https%3A%2F%2Fonecellonelightradio.files.wordpress.com%2F2018%2F11%2Fthree-dimensional-integration-of-semiconductors-2015.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-39"><span class="mw-cite-backlink"><b><a href="#cite_ref-39">^</a></b></span> <span class="reference-text"><cite class="citation journal">Kawamura, S.; Sasaki, Nobuo; Iwai, T.; Nakano, M.; Takagi, M. (October 1983). "Three-dimensional CMOS IC's Fabricated by using beam recrystallization". <i>IEEE Electron Device Letters</i>. <b>4</b> (10): 366–368. <a href="/wiki/Bibcode" title="Bibcode">Bibcode</a>:<a rel="nofollow" class="external text" href="https://ui.adsabs.harvard.edu/abs/1983IEDL....4..366K">1983IEDL....4..366K</a>. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2FEDL.1983.25766">10.1109/EDL.1983.25766</a>. <a href="/wiki/International_Standard_Serial_Number" title="International Standard Serial Number">ISSN</a>&#160;<a rel="nofollow" class="external text" href="//www.worldcat.org/issn/0741-3106">0741-3106</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=IEEE+Electron+Device+Letters&amp;rft.atitle=Three-dimensional+CMOS+IC%27s+Fabricated+by+using+beam+recrystallization&amp;rft.volume=4&amp;rft.issue=10&amp;rft.pages=366-368&amp;rft.date=1983-10&amp;rft.issn=0741-3106&amp;rft_id=info%3Adoi%2F10.1109%2FEDL.1983.25766&amp;rft_id=info%3Abibcode%2F1983IEDL....4..366K&amp;rft.aulast=Kawamura&amp;rft.aufirst=S.&amp;rft.au=Sasaki%2C+Nobuo&amp;rft.au=Iwai%2C+T.&amp;rft.au=Nakano%2C+M.&amp;rft.au=Takagi%2C+M.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-40"><span class="mw-cite-backlink"><b><a href="#cite_ref-40">^</a></b></span> <span class="reference-text"><cite class="citation journal">Kawamura, S.; Sasaki, N.; Iwai, T.; Mukai, R.; Nakano, M.; Takagi, M. (December 1983). "3-Dimensional SOI/CMOS IC's fabricated by beam recrystallization". <i>1983 International Electron Devices Meeting</i>: 364–367. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2FIEDM.1983.190517">10.1109/IEDM.1983.190517</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=1983+International+Electron+Devices+Meeting&amp;rft.atitle=3-Dimensional+SOI%2FCMOS+IC%27s+fabricated+by+beam+recrystallization&amp;rft.pages=364-367&amp;rft.date=1983-12&amp;rft_id=info%3Adoi%2F10.1109%2FIEDM.1983.190517&amp;rft.aulast=Kawamura&amp;rft.aufirst=S.&amp;rft.au=Sasaki%2C+N.&amp;rft.au=Iwai%2C+T.&amp;rft.au=Mukai%2C+R.&amp;rft.au=Nakano%2C+M.&amp;rft.au=Takagi%2C+M.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-41"><span class="mw-cite-backlink"><b><a href="#cite_ref-41">^</a></b></span> <span class="reference-text"><cite class="citation journal">Kawamura, S.; Sasaki, Nobuo; Iwai, T.; Mukai, R.; Nakano, M.; Takagi, M. (1984). <a rel="nofollow" class="external text" href="https://ieeexplore.ieee.org/document/4480691">"3-Dimensional Gate Array with Vertically Stacked Dual SOI/CMOS Structure Fabricated by Beam Recrystallization"</a>. <i>1984 Symposium on VLSI Technology. Digest of Technical Papers</i>: 44–45.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=1984+Symposium+on+VLSI+Technology.+Digest+of+Technical+Papers&amp;rft.atitle=3-Dimensional+Gate+Array+with+Vertically+Stacked+Dual+SOI%2FCMOS+Structure+Fabricated+by+Beam+Recrystallization&amp;rft.pages=44-45&amp;rft.date=1984&amp;rft.aulast=Kawamura&amp;rft.aufirst=S.&amp;rft.au=Sasaki%2C+Nobuo&amp;rft.au=Iwai%2C+T.&amp;rft.au=Mukai%2C+R.&amp;rft.au=Nakano%2C+M.&amp;rft.au=Takagi%2C+M.&amp;rft_id=https%3A%2F%2Fieeexplore.ieee.org%2Fdocument%2F4480691&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-Garrou-42"><span class="mw-cite-backlink">^ <a href="#cite_ref-Garrou_42-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Garrou_42-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-Garrou_42-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><cite class="citation book">Garrou, Philip (6 August 2008). <a rel="nofollow" class="external text" href="https://application.wiley-vch.de/books/sample/3527332650_c01.pdf">"Introduction to 3D Integration"</a> <span class="cs1-format">(PDF)</span>. <i>Handbook of 3D Integration: Technology and Applications of 3D Integrated Circuits</i>. <a href="/wiki/Wiley-VCH" title="Wiley-VCH">Wiley-VCH</a>. p.&#160;4. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1002%2F9783527623051.ch1">10.1002/9783527623051.ch1</a>. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/9783527623051" title="Special:BookSources/9783527623051"><bdi>9783527623051</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.atitle=Introduction+to+3D+Integration&amp;rft.btitle=Handbook+of+3D+Integration%3A+Technology+and+Applications+of+3D+Integrated+Circuits&amp;rft.pages=4&amp;rft.pub=Wiley-VCH&amp;rft.date=2008-08-06&amp;rft_id=info%3Adoi%2F10.1002%2F9783527623051.ch1&amp;rft.isbn=9783527623051&amp;rft.aulast=Garrou&amp;rft.aufirst=Philip&amp;rft_id=https%3A%2F%2Fapplication.wiley-vch.de%2Fbooks%2Fsample%2F3527332650_c01.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-43"><span class="mw-cite-backlink"><b><a href="#cite_ref-43">^</a></b></span> <span class="reference-text"><cite class="citation journal">Akasaka, Yoichi; Nishimura, T. (December 1986). "Concept and basic technologies for 3-D IC structure". <i>1986 International Electron Devices Meeting</i>: 488–491. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2FIEDM.1986.191227">10.1109/IEDM.1986.191227</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=1986+International+Electron+Devices+Meeting&amp;rft.atitle=Concept+and+basic+technologies+for+3-D+IC+structure&amp;rft.pages=488-491&amp;rft.date=1986-12&amp;rft_id=info%3Adoi%2F10.1109%2FIEDM.1986.191227&amp;rft.aulast=Akasaka&amp;rft.aufirst=Yoichi&amp;rft.au=Nishimura%2C+T.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-44"><span class="mw-cite-backlink"><b><a href="#cite_ref-44">^</a></b></span> <span class="reference-text"><cite class="citation journal">Nishimura, T.; Inoue, Yasuo; Sugahara, K.; Kusunoki, S.; Kumamoto, T.; Nakagawa, S.; Nakaya, M.; Horiba, Yasutaka; Akasaka, Yoichi (December 1987). "Three dimensional IC for high performance image signal processor". <i>1987 International Electron Devices Meeting</i>: 111–114. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2FIEDM.1987.191362">10.1109/IEDM.1987.191362</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=1987+International+Electron+Devices+Meeting&amp;rft.atitle=Three+dimensional+IC+for+high+performance+image+signal+processor&amp;rft.pages=111-114&amp;rft.date=1987-12&amp;rft_id=info%3Adoi%2F10.1109%2FIEDM.1987.191362&amp;rft.aulast=Nishimura&amp;rft.aufirst=T.&amp;rft.au=Inoue%2C+Yasuo&amp;rft.au=Sugahara%2C+K.&amp;rft.au=Kusunoki%2C+S.&amp;rft.au=Kumamoto%2C+T.&amp;rft.au=Nakagawa%2C+S.&amp;rft.au=Nakaya%2C+M.&amp;rft.au=Horiba%2C+Yasutaka&amp;rft.au=Akasaka%2C+Yoichi&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-45"><span class="mw-cite-backlink"><b><a href="#cite_ref-45">^</a></b></span> <span class="reference-text"><cite class="citation journal">Hayashi, Yoshihiro; Kunio, T.; Oyama, K.; Morimoto, M. (December 1989). "Three dimensional ICs, having four stacked active device layers". <i>International Technical Digest on Electron Devices Meeting</i>: 837–840. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2FIEDM.1989.74183">10.1109/IEDM.1989.74183</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=International+Technical+Digest+on+Electron+Devices+Meeting&amp;rft.atitle=Three+dimensional+ICs%2C+having+four+stacked+active+device+layers&amp;rft.pages=837-840&amp;rft.date=1989-12&amp;rft_id=info%3Adoi%2F10.1109%2FIEDM.1989.74183&amp;rft.aulast=Hayashi&amp;rft.aufirst=Yoshihiro&amp;rft.au=Kunio%2C+T.&amp;rft.au=Oyama%2C+K.&amp;rft.au=Morimoto%2C+M.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-46"><span class="mw-cite-backlink"><b><a href="#cite_ref-46">^</a></b></span> <span class="reference-text"><cite class="citation journal">Yamazaki, K.; Itoh, Y.; Wada, A.; Morimoto, K.; Tomita, Y. (December 1990). "4-layer 3-D IC technologies for parallel signal processing". <i>International Technical Digest on Electron Devices</i>: 599–602. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2FIEDM.1990.237127">10.1109/IEDM.1990.237127</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=International+Technical+Digest+on+Electron+Devices&amp;rft.atitle=4-layer+3-D+IC+technologies+for+parallel+signal+processing&amp;rft.pages=599-602&amp;rft.date=1990-12&amp;rft_id=info%3Adoi%2F10.1109%2FIEDM.1990.237127&amp;rft.aulast=Yamazaki&amp;rft.aufirst=K.&amp;rft.au=Itoh%2C+Y.&amp;rft.au=Wada%2C+A.&amp;rft.au=Morimoto%2C+K.&amp;rft.au=Tomita%2C+Y.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-47"><span class="mw-cite-backlink"><b><a href="#cite_ref-47">^</a></b></span> <span class="reference-text"><cite class="citation journal">Hayashi, Yoshihiro; Wada, S.; Kajiyana, K.; Oyama, K.; Koh, R.; Takahashi, S.; Kunio, T. (1990). "Fabrication of three-dimensional IC using 'cumulatively bonded IC' (CUBIC) technology". <i>Digest of Technical Papers.1990 Symposium on VLSI Technology</i>: 95–96. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2FVLSIT.1990.111025">10.1109/VLSIT.1990.111025</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Digest+of+Technical+Papers.1990+Symposium+on+VLSI+Technology&amp;rft.atitle=Fabrication+of+three-dimensional+IC+using+%27cumulatively+bonded+IC%27+%28CUBIC%29+technology&amp;rft.pages=95-96&amp;rft.date=1990&amp;rft_id=info%3Adoi%2F10.1109%2FVLSIT.1990.111025&amp;rft.aulast=Hayashi&amp;rft.aufirst=Yoshihiro&amp;rft.au=Wada%2C+S.&amp;rft.au=Kajiyana%2C+K.&amp;rft.au=Oyama%2C+K.&amp;rft.au=Koh%2C+R.&amp;rft.au=Takahashi%2C+S.&amp;rft.au=Kunio%2C+T.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-Fukushima-48"><span class="mw-cite-backlink">^ <a href="#cite_ref-Fukushima_48-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Fukushima_48-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web">Fukushima, T.; Tanaka, T.; Koyanagi, Mitsumasa (2007). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20170516221221/http://sematech.org/meetings/archives/3d/8334/pres/Fukushima.pdf">"Thermal Issues of 3D ICs"</a> <span class="cs1-format">(PDF)</span>. <i><a href="/wiki/SEMATECH" title="SEMATECH">SEMATECH</a></i>. <a href="/wiki/Tohoku_University" title="Tohoku University">Tohoku University</a>. Archived from <a rel="nofollow" class="external text" href="http://sematech.org/meetings/archives/3d/8334/pres/Fukushima.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 16 May 2017<span class="reference-accessdate">. Retrieved <span class="nowrap">16 May</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=SEMATECH&amp;rft.atitle=Thermal+Issues+of+3D+ICs&amp;rft.date=2007&amp;rft.aulast=Fukushima&amp;rft.aufirst=T.&amp;rft.au=Tanaka%2C+T.&amp;rft.au=Koyanagi%2C+Mitsumasa&amp;rft_id=http%3A%2F%2Fsematech.org%2Fmeetings%2Farchives%2F3d%2F8334%2Fpres%2FFukushima.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-49"><span class="mw-cite-backlink"><b><a href="#cite_ref-49">^</a></b></span> <span class="reference-text"><cite class="citation journal">Tanaka, Tetsu; Lee, Kang Wook; Fukushima, Takafumi; Koyanagi, Mitsumasa (2011). <a rel="nofollow" class="external text" href="https://www.semanticscholar.org/paper/3D-Integration-Technology-and-Heterogeneous-Koyanagi-Fukushima/0f03608ca0a5e55d10e9db01fbe89bdae771e837">"3D Integration Technology and Heterogeneous Integration"</a>. <i><a href="/wiki/Semantic_Scholar" title="Semantic Scholar">Semantic Scholar</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">19 July</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Semantic+Scholar&amp;rft.atitle=3D+Integration+Technology+and+Heterogeneous+Integration&amp;rft.date=2011&amp;rft.aulast=Tanaka&amp;rft.aufirst=Tetsu&amp;rft.au=Lee%2C+Kang+Wook&amp;rft.au=Fukushima%2C+Takafumi&amp;rft.au=Koyanagi%2C+Mitsumasa&amp;rft_id=https%3A%2F%2Fwww.semanticscholar.org%2Fpaper%2F3D-Integration-Technology-and-Heterogeneous-Koyanagi-Fukushima%2F0f03608ca0a5e55d10e9db01fbe89bdae771e837&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-Takahashi-50"><span class="mw-cite-backlink"><b><a href="#cite_ref-Takahashi_50-0">^</a></b></span> <span class="reference-text"><cite class="citation book">Takahashi, Kenji; Tanida, Kazumasa (2011). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=jtp_oFKsChgC&amp;pg=PA339">"Vertical Interconnection by ASET"</a>. <i>Handbook of 3D Integration, Volume 1: Technology and Applications of 3D Integrated Circuits</i>. John Wiley &amp; Sons. p.&#160;339. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/9783527623068" title="Special:BookSources/9783527623068"><bdi>9783527623068</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.atitle=Vertical+Interconnection+by+ASET&amp;rft.btitle=Handbook+of+3D+Integration%2C+Volume+1%3A+Technology+and+Applications+of+3D+Integrated+Circuits&amp;rft.pages=339&amp;rft.pub=John+Wiley+%26+Sons&amp;rft.date=2011&amp;rft.isbn=9783527623068&amp;rft.aulast=Takahashi&amp;rft.aufirst=Kenji&amp;rft.au=Tanida%2C+Kazumasa&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3Djtp_oFKsChgC%26pg%3DPA339&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-51"><span class="mw-cite-backlink"><b><a href="#cite_ref-51">^</a></b></span> <span class="reference-text"><cite class="citation journal">Savastionk, S.; Siniaguine, O.; Korczynski, E. (2000). "Thru-silicon vias for 3D WLP". <i>Proceedings International Symposium on Advanced Packaging Materials Processes, Properties and Interfaces (Cat. No.00TH8507)</i>: 206–207. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2FISAPM.2000.869271">10.1109/ISAPM.2000.869271</a>. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/0-930815-59-9" title="Special:BookSources/0-930815-59-9"><bdi>0-930815-59-9</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Proceedings+International+Symposium+on+Advanced+Packaging+Materials+Processes%2C+Properties+and+Interfaces+%28Cat.+No.00TH8507%29&amp;rft.atitle=Thru-silicon+vias+for+3D+WLP&amp;rft.pages=206-207&amp;rft.date=2000&amp;rft_id=info%3Adoi%2F10.1109%2FISAPM.2000.869271&amp;rft.isbn=0-930815-59-9&amp;rft.aulast=Savastionk&amp;rft.aufirst=S.&amp;rft.au=Siniaguine%2C+O.&amp;rft.au=Korczynski%2C+E.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-52"><span class="mw-cite-backlink"><b><a href="#cite_ref-52">^</a></b></span> <span class="reference-text"><cite class="citation journal">Lavanyashree, B.J. (August 2016). <a rel="nofollow" class="external text" href="https://pdfs.semanticscholar.org/d85c/cb16cf71395410d98de0d6cb9a5c1740e487.pdf">"3-Dimensional (3D) ICs: A Survey"</a> <span class="cs1-format">(PDF)</span>. <i>International Journal of Digital Application &amp; Contemporary Research</i>. <b>5</b> (1).</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=International+Journal+of+Digital+Application+%26+Contemporary+Research&amp;rft.atitle=3-Dimensional+%283D%29+ICs%3A+A+Survey&amp;rft.volume=5&amp;rft.issue=1&amp;rft.date=2016-08&amp;rft.aulast=Lavanyashree&amp;rft.aufirst=B.J.&amp;rft_id=https%3A%2F%2Fpdfs.semanticscholar.org%2Fd85c%2Fcb16cf71395410d98de0d6cb9a5c1740e487.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-53"><span class="mw-cite-backlink"><b><a href="#cite_ref-53">^</a></b></span> <span class="reference-text"><cite class="citation journal">Banerjee, Kaustav; Souri, Shukri J.; Kapur, Pawan; Saraswat, Krishna C. (2001). "3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration". <i>Proceedings of the IEEE</i>. <b>89</b> (5): 602–633. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2F5.929647">10.1109/5.929647</a>. <a href="/wiki/International_Standard_Serial_Number" title="International Standard Serial Number">ISSN</a>&#160;<a rel="nofollow" class="external text" href="//www.worldcat.org/issn/0018-9219">0018-9219</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Proceedings+of+the+IEEE&amp;rft.atitle=3-D+ICs%3A+a+novel+chip+design+for+improving+deep-submicrometer+interconnect+performance+and+systems-on-chip+integration&amp;rft.volume=89&amp;rft.issue=5&amp;rft.pages=602-633&amp;rft.date=2001&amp;rft_id=info%3Adoi%2F10.1109%2F5.929647&amp;rft.issn=0018-9219&amp;rft.aulast=Banerjee&amp;rft.aufirst=Kaustav&amp;rft.au=Souri%2C+Shukri+J.&amp;rft.au=Kapur%2C+Pawan&amp;rft.au=Saraswat%2C+Krishna+C.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-54"><span class="mw-cite-backlink"><b><a href="#cite_ref-54">^</a></b></span> <span class="reference-text"><cite class="citation book">Garrou, Philip (6 August 2008). <a rel="nofollow" class="external text" href="https://application.wiley-vch.de/books/sample/3527332650_c01.pdf">"Introduction to 3D Integration"</a> <span class="cs1-format">(PDF)</span>. <i>Handbook of 3D Integration: Technology and Applications of 3D Integrated Circuits</i>. <a href="/wiki/Wiley-VCH" title="Wiley-VCH">Wiley-VCH</a>. p.&#160;4. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1002%2F9783527623051.ch1">10.1002/9783527623051.ch1</a>. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/9783527623051" title="Special:BookSources/9783527623051"><bdi>9783527623051</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.atitle=Introduction+to+3D+Integration&amp;rft.btitle=Handbook+of+3D+Integration%3A+Technology+and+Applications+of+3D+Integrated+Circuits&amp;rft.pages=4&amp;rft.pub=Wiley-VCH&amp;rft.date=2008-08-06&amp;rft_id=info%3Adoi%2F10.1002%2F9783527623051.ch1&amp;rft.isbn=9783527623051&amp;rft.aulast=Garrou&amp;rft.aufirst=Philip&amp;rft_id=https%3A%2F%2Fapplication.wiley-vch.de%2Fbooks%2Fsample%2F3527332650_c01.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-55"><span class="mw-cite-backlink"><b><a href="#cite_ref-55">^</a></b></span> <span class="reference-text"><cite class="citation journal">Imoto, T.; Matsui, M.; Takubo, C.; Akejima, S.; Kariya, T.; Nishikawa, T.; Enomoto, R. (2001). <a rel="nofollow" class="external text" href="https://www.tib.eu/en/search/id/BLCP%3ACN039662991/Development-of-3-Dimensional-Module-Package-System/">"Development of 3-Dimensional Module Package, "System Block Module<span class="cs1-kern-right">"</span>"</a>. <i>Electronic Components and Technology Conference</i>. <a href="/wiki/Institute_of_Electrical_and_Electronics_Engineers" title="Institute of Electrical and Electronics Engineers">Institute of Electrical and Electronics Engineers</a> (51): 552–7. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/0780370384" title="Special:BookSources/0780370384"><bdi>0780370384</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Electronic+Components+and+Technology+Conference&amp;rft.atitle=Development+of+3-Dimensional+Module+Package%2C+%22System+Block+Module%22&amp;rft.issue=51&amp;rft.pages=552-7&amp;rft.date=2001&amp;rft.isbn=0780370384&amp;rft.aulast=Imoto&amp;rft.aufirst=T.&amp;rft.au=Matsui%2C+M.&amp;rft.au=Takubo%2C+C.&amp;rft.au=Akejima%2C+S.&amp;rft.au=Kariya%2C+T.&amp;rft.au=Nishikawa%2C+T.&amp;rft.au=Enomoto%2C+R.&amp;rft_id=https%3A%2F%2Fwww.tib.eu%2Fen%2Fsearch%2Fid%2FBLCP%253ACN039662991%2FDevelopment-of-3-Dimensional-Module-Package-System%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-56"><span class="mw-cite-backlink"><b><a href="#cite_ref-56">^</a></b></span> <span class="reference-text"><cite class="citation web">Ramm, Peter (22 January 2016). <a rel="nofollow" class="external text" href="https://www.3dincites.com/2016/01/fraunhofer-emft-our-early-and-ongoing-work-in-3d-integration/">"Fraunhofer EMFT: Our Early and Ongoing Work in 3D Integration"</a>. <i>3D InCites</i><span class="reference-accessdate">. Retrieved <span class="nowrap">22 September</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=3D+InCites&amp;rft.atitle=Fraunhofer+EMFT%3A+Our+Early+and+Ongoing+Work+in+3D+Integration&amp;rft.date=2016-01-22&amp;rft.aulast=Ramm&amp;rft.aufirst=Peter&amp;rft_id=https%3A%2F%2Fwww.3dincites.com%2F2016%2F01%2Ffraunhofer-emft-our-early-and-ongoing-work-in-3d-integration%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-57"><span class="mw-cite-backlink"><b><a href="#cite_ref-57">^</a></b></span> <span class="reference-text"><cite class="citation journal">Ramm, P.; Bollmann, D.; Braun, R.; Buchner, R.; Cao-Minh, U.;  et al. (November 1997). "Three dimensional metallization for vertically integrated circuits". <i>Microelectronic Engineering</i>. 37-38: 39–47. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1016%2FS0167-9317%2897%2900092-0">10.1016/S0167-9317(97)00092-0</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Microelectronic+Engineering&amp;rft.atitle=Three+dimensional+metallization+for+vertically+integrated+circuits&amp;rft.volume=37-38&amp;rft.pages=39-47&amp;rft.date=1997-11&amp;rft_id=info%3Adoi%2F10.1016%2FS0167-9317%2897%2900092-0&amp;rft.aulast=Ramm&amp;rft.aufirst=P.&amp;rft.au=Bollmann%2C+D.&amp;rft.au=Braun%2C+R.&amp;rft.au=Buchner%2C+R.&amp;rft.au=Cao-Minh%2C+U.&amp;rft.au=Engelhardt%2C+M.&amp;rft.au=Errmann%2C+G.&amp;rft.au=Gra%C3%9Fl%2C+T.&amp;rft.au=Hieber%2C+K.&amp;rft.au=H%C3%BCbner%2C+H.&amp;rft.au=Kawala%2C+G.&amp;rft.au=Kleiner%2C+M.&amp;rft.au=Klumpp%2C+A.&amp;rft.au=K%C3%BChn%2C+S.&amp;rft.au=Landesberger%2C+C.&amp;rft.au=Lezec%2C+H.&amp;rft.au=Muth%2C+W.&amp;rft.au=Pamler%2C+W.&amp;rft.au=Popp%2C+R.&amp;rft.au=Renner%2C+E.&amp;rft.au=Ruhl%2C+G.&amp;rft.au=S%C3%A4nger%2C+A.&amp;rft.au=Scheler%2C+U.&amp;rft.au=Schertel%2C+A.&amp;rft.au=Schmidt%2C+C.&amp;rft.au=Schwarzl%2C+S.&amp;rft.au=Weber%2C+J.&amp;rft.au=Weber%2C+W.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-58"><span class="mw-cite-backlink"><b><a href="#cite_ref-58">^</a></b></span> <span class="reference-text"><cite class="citation journal">Macchiolo, A.; Andricek, L.; Moser, H. G.; Nisius, R.; Richter, R. H.; Weigell, P. (1 January 2012). "SLID-ICV Vertical Integration Technology for the ATLAS Pixel Upgrades". <i>Physics Procedia</i>. <b>37</b>: 1009–1015. <a href="/wiki/ArXiv" title="ArXiv">arXiv</a>:<span class="cs1-lock-free" title="Freely accessible"><a rel="nofollow" class="external text" href="//arxiv.org/abs/1202.6497">1202.6497</a></span>. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1016%2Fj.phpro.2012.02.444">10.1016/j.phpro.2012.02.444</a>. <a href="/wiki/International_Standard_Serial_Number" title="International Standard Serial Number">ISSN</a>&#160;<a rel="nofollow" class="external text" href="//www.worldcat.org/issn/1875-3892">1875-3892</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Physics+Procedia&amp;rft.atitle=SLID-ICV+Vertical+Integration+Technology+for+the+ATLAS+Pixel+Upgrades&amp;rft.volume=37&amp;rft.pages=1009-1015&amp;rft.date=2012-01-01&amp;rft_id=info%3Aarxiv%2F1202.6497&amp;rft.issn=1875-3892&amp;rft_id=info%3Adoi%2F10.1016%2Fj.phpro.2012.02.444&amp;rft.aulast=Macchiolo&amp;rft.aufirst=A.&amp;rft.au=Andricek%2C+L.&amp;rft.au=Moser%2C+H.+G.&amp;rft.au=Nisius%2C+R.&amp;rft.au=Richter%2C+R.+H.&amp;rft.au=Weigell%2C+P.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-59"><span class="mw-cite-backlink"><b><a href="#cite_ref-59">^</a></b></span> <span class="reference-text">M.B. Kleiner, S.A. Kuehn, P. Ramm, W. Weber, IEEE Transactions on Components, Packaging, and Manufacturing Technology - Part B, Vol. 19, No. 4 (1996)</span>
</li>
<li id="cite_note-60"><span class="mw-cite-backlink"><b><a href="#cite_ref-60">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external free" href="http://www.e-brains.org">http://www.e-brains.org</a></span>
</li>
<li id="cite_note-61"><span class="mw-cite-backlink"><b><a href="#cite_ref-61">^</a></b></span> <span class="reference-text"><cite class="citation journal">Fan, Andy; Rahman, Adnan-ur; Reif, Rafael (February 2, 1999). <a rel="nofollow" class="external text" href="https://www.semanticscholar.org/paper/COPPER-WAFER-BONDING-Fan-Rahman/43009c992fe332716a69f2de7dc532d0ac419161">"Copper Wafer Bonding"</a>. <i>Electrochemical and Solid-State Letters</i>. <b>2</b> (10): 534. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1149%2F1.1390894">10.1149/1.1390894</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Electrochemical+and+Solid-State+Letters&amp;rft.atitle=Copper+Wafer+Bonding&amp;rft.volume=2&amp;rft.issue=10&amp;rft.pages=534&amp;rft.date=1999-02-02&amp;rft_id=info%3Adoi%2F10.1149%2F1.1390894&amp;rft.aulast=Fan&amp;rft.aufirst=Andy&amp;rft.au=Rahman%2C+Adnan-ur&amp;rft.au=Reif%2C+Rafael&amp;rft_id=https%3A%2F%2Fwww.semanticscholar.org%2Fpaper%2FCOPPER-WAFER-BONDING-Fan-Rahman%2F43009c992fe332716a69f2de7dc532d0ac419161&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-62"><span class="mw-cite-backlink"><b><a href="#cite_ref-62">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.tezzaron.com">"Tezzaron Semiconductor: The Z Path Forward"</a>. <i>Tezzaron Semiconductor</i><span class="reference-accessdate">. Retrieved <span class="nowrap">19 July</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Tezzaron+Semiconductor&amp;rft.atitle=Tezzaron+Semiconductor%3A+The+Z+Path+Forward&amp;rft_id=http%3A%2F%2Fwww.tezzaron.com&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-AutoRE-31-63"><span class="mw-cite-backlink"><b><a href="#cite_ref-AutoRE-31_63-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.eetimes.com/document.asp?doc_id=1195090">"Six 3D designs precede 90% power-saving claims from Tezzaron - EE Times"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20141031023542/http://www.eetimes.com/document.asp?doc_id=1195090">Archived</a> from the original on 2014-10-31.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Six+3D+designs+precede+90%25+power-saving+claims+from+Tezzaron+-+EE+Times&amp;rft_id=http%3A%2F%2Fwww.eetimes.com%2Fdocument.asp%3Fdoc_id%3D1195090&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-AutoRE-1-64"><span class="mw-cite-backlink"><b><a href="#cite_ref-AutoRE-1_64-0">^</a></b></span> <span class="reference-text">B. Black, D. Nelson, C. Webb, and N. Samra, "3D Processing Technology and Its Impact on iA32 Microprocessors", in Proc. of Int. Conf. on Computer Design, pp. 316–318, 2004.</span>
</li>
<li id="cite_note-AutoRE-2-65"><span class="mw-cite-backlink"><b><a href="#cite_ref-AutoRE-2_65-0">^</a></b></span> <span class="reference-text"><cite class="citation web">Steve Seguin (2008-09-16). <a rel="nofollow" class="external text" href="http://www.tomshardware.com/news/rochester-3d-processor,6369.html">"Seguin, Steve. "World's First Stacked 3D Processor Created". September 16, 2008"</a>. Tomshardware.com<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-05-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Seguin%2C+Steve.+%22World%27s+First+Stacked+3D+Processor+Created%22.+September+16%2C+2008&amp;rft.pub=Tomshardware.com&amp;rft.date=2008-09-16&amp;rft.au=Steve+Seguin&amp;rft_id=http%3A%2F%2Fwww.tomshardware.com%2Fnews%2Frochester-3d-processor%2C6369.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-AutoRE-3-66"><span class="mw-cite-backlink"><b><a href="#cite_ref-AutoRE-3_66-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.sciencedaily.com/releases/2008/09/080915105733.htm">"Science Daily. "3-D Computer Processor: 'Rochester Cube' Points Way To More Powerful Chip Designs". September 17, 2008"</a>. Sciencedaily.com. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20140517121643/http://www.sciencedaily.com/releases/2008/09/080915105733.htm">Archived</a> from the original on May 17, 2014<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-05-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Science+Daily.+%223-D+Computer+Processor%3A+%27Rochester+Cube%27+Points+Way+To+More+Powerful+Chip+Designs%22.+September+17%2C+2008&amp;rft.pub=Sciencedaily.com&amp;rft_id=https%3A%2F%2Fwww.sciencedaily.com%2Freleases%2F2008%2F09%2F080915105733.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-AutoRE-4-67"><span class="mw-cite-backlink"><b><a href="#cite_ref-AutoRE-4_67-0">^</a></b></span> <span class="reference-text">3D-MAPS project webpage at Georgia Tech <cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20150308155800/http://arch.ece.gatech.edu/research/3dmaps/3dmaps.html">"Archived copy"</a>. Archived from <a rel="nofollow" class="external text" href="http://arch.ece.gatech.edu/research/3dmaps/3dmaps.html">the original</a> on 2015-03-08<span class="reference-accessdate">. Retrieved <span class="nowrap">2012-04-02</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Archived+copy&amp;rft_id=http%3A%2F%2Farch.ece.gatech.edu%2Fresearch%2F3dmaps%2F3dmaps.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><span class="cs1-maint citation-comment">CS1 maint: archived copy as title (<a href="/wiki/Category:CS1_maint:_archived_copy_as_title" title="Category:CS1 maint: archived copy as title">link</a>)</span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-68"><span class="mw-cite-backlink"><b><a href="#cite_ref-68">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20100403003319/http://www.toshiba-components.com/ASIC/SiP.html">"System-in-Package (SiP)"</a>. <i><a href="/wiki/Toshiba" title="Toshiba">Toshiba</a></i>. Archived from <a rel="nofollow" class="external text" href="http://www.toshiba-components.com/ASIC/SiP.html">the original</a> on 3 April 2010<span class="reference-accessdate">. Retrieved <span class="nowrap">3 April</span> 2010</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Toshiba&amp;rft.atitle=System-in-Package+%28SiP%29&amp;rft_id=http%3A%2F%2Fwww.toshiba-components.com%2FASIC%2FSiP.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-69"><span class="mw-cite-backlink"><b><a href="#cite_ref-69">^</a></b></span> <span class="reference-text"><cite class="citation news"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20101123023805/http://www.toshiba.com/taec/news/press_releases/2007/memy_07_470.jsp">"TOSHIBA COMMERCIALIZES INDUSTRY'S HIGHEST CAPACITY EMBEDDED NAND FLASH MEMORY FOR MOBILE CONSUMER PRODUCTS"</a>. <i><a href="/wiki/Toshiba" title="Toshiba">Toshiba</a></i>. April 17, 2007. Archived from <a rel="nofollow" class="external text" href="http://www.toshiba.com/taec/news/press_releases/2007/memy_07_470.jsp">the original</a> on November 23, 2010<span class="reference-accessdate">. Retrieved <span class="nowrap">23 November</span> 2010</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Toshiba&amp;rft.atitle=TOSHIBA+COMMERCIALIZES+INDUSTRY%27S+HIGHEST+CAPACITY+EMBEDDED+NAND+FLASH+MEMORY+FOR+MOBILE+CONSUMER+PRODUCTS&amp;rft.date=2007-04-17&amp;rft_id=http%3A%2F%2Fwww.toshiba.com%2Ftaec%2Fnews%2Fpress_releases%2F2007%2Fmemy_07_470.jsp&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-70"><span class="mw-cite-backlink"><b><a href="#cite_ref-70">^</a></b></span> <span class="reference-text"><cite class="citation news"><a rel="nofollow" class="external text" href="http://www.koreatimes.co.kr/www/news/biz/2007/09/123_9628.html">"Hynix Surprises NAND Chip Industry"</a>. <i><a href="/wiki/Korea_Times" class="mw-redirect" title="Korea Times">Korea Times</a></i>. 5 September 2007<span class="reference-accessdate">. Retrieved <span class="nowrap">8 July</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Korea+Times&amp;rft.atitle=Hynix+Surprises+NAND+Chip+Industry&amp;rft.date=2007-09-05&amp;rft_id=http%3A%2F%2Fwww.koreatimes.co.kr%2Fwww%2Fnews%2Fbiz%2F2007%2F09%2F123_9628.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-71"><span class="mw-cite-backlink"><b><a href="#cite_ref-71">^</a></b></span> <span class="reference-text"><cite class="citation news"><a rel="nofollow" class="external text" href="https://www.toshiba.co.jp/about/press/2008_08/pr0701.htm">"Toshiba Launches the Largest Density Embedded NAND Flash Memory Devices"</a>. <a href="/wiki/Toshiba" title="Toshiba">Toshiba</a>. 7 August 2008<span class="reference-accessdate">. Retrieved <span class="nowrap">21 June</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=Toshiba+Launches+the+Largest+Density+Embedded+NAND+Flash+Memory+Devices&amp;rft.date=2008-08-07&amp;rft_id=https%3A%2F%2Fwww.toshiba.co.jp%2Fabout%2Fpress%2F2008_08%2Fpr0701.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-toshiba2010-72"><span class="mw-cite-backlink"><b><a href="#cite_ref-toshiba2010_72-0">^</a></b></span> <span class="reference-text"><cite class="citation news"><a rel="nofollow" class="external text" href="https://www.toshiba.co.jp/about/press/2010_06/pr1701.htm">"Toshiba Launches Industry's Largest Embedded NAND Flash Memory Modules"</a>. <i><a href="/wiki/Toshiba" title="Toshiba">Toshiba</a></i>. 17 June 2010<span class="reference-accessdate">. Retrieved <span class="nowrap">21 June</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Toshiba&amp;rft.atitle=Toshiba+Launches+Industry%27s+Largest+Embedded+NAND+Flash+Memory+Modules&amp;rft.date=2010-06-17&amp;rft_id=https%3A%2F%2Fwww.toshiba.co.jp%2Fabout%2Fpress%2F2010_06%2Fpr1701.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-Kada15-73"><span class="mw-cite-backlink">^ <a href="#cite_ref-Kada15_73-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Kada15_73-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-Kada15_73-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><cite class="citation book">Kada, Morihiro (2015). <a rel="nofollow" class="external text" href="https://books.google.co.uk/books?id=JaUvCwAAQBAJ&amp;pg=PA15">"Research and Development History of Three-Dimensional Integration Technology"</a>. <i>Three-Dimensional Integration of Semiconductors: Processing, Materials, and Applications</i>. Springer. pp.&#160;15–8. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/9783319186757" title="Special:BookSources/9783319186757"><bdi>9783319186757</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.atitle=Research+and+Development+History+of+Three-Dimensional+Integration+Technology&amp;rft.btitle=Three-Dimensional+Integration+of+Semiconductors%3A+Processing%2C+Materials%2C+and+Applications&amp;rft.pages=15-8&amp;rft.pub=Springer&amp;rft.date=2015&amp;rft.isbn=9783319186757&amp;rft.aulast=Kada&amp;rft.aufirst=Morihiro&amp;rft_id=https%3A%2F%2Fbooks.google.co.uk%2Fbooks%3Fid%3DJaUvCwAAQBAJ%26pg%3DPA15&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-hynix2010s-74"><span class="mw-cite-backlink">^ <a href="#cite_ref-hynix2010s_74-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-hynix2010s_74-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.skhynix.com/eng/about/history2010.jsp">"History: 2010s"</a>. <i><a href="/wiki/SK_Hynix" title="SK Hynix">SK Hynix</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">8 July</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=SK+Hynix&amp;rft.atitle=History%3A+2010s&amp;rft_id=https%3A%2F%2Fwww.skhynix.com%2Feng%2Fabout%2Fhistory2010.jsp&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-samsung-hbm2-75"><span class="mw-cite-backlink"><b><a href="#cite_ref-samsung-hbm2_75-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://news.samsung.com/global/samsung-begins-mass-producing-worlds-fastest-dram-based-on-newest-high-bandwidth-memory-hbm-interface">"Samsung Begins Mass Producing World's Fastest DRAM&#160;– Based on Newest High Bandwidth Memory (HBM) Interface"</a>. <i>news.samsung.com</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=news.samsung.com&amp;rft.atitle=Samsung+Begins+Mass+Producing+World%27s+Fastest+DRAM+%E2%80%93+Based+on+Newest+High+Bandwidth+Memory+%28HBM%29+Interface&amp;rft_id=https%3A%2F%2Fnews.samsung.com%2Fglobal%2Fsamsung-begins-mass-producing-worlds-fastest-dram-based-on-newest-high-bandwidth-memory-hbm-interface&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-extremetech=hbm2-76"><span class="mw-cite-backlink"><b><a href="#cite_ref-extremetech=hbm2_76-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.extremetech.com/extreme/221473-samsung-announces-mass-production-of-next-generation-hbm2-memory">"Samsung announces mass production of next-generation HBM2 memory&#160;– ExtremeTech"</a>. 19 January 2016.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Samsung+announces+mass+production+of+next-generation+HBM2+memory+%E2%80%93+ExtremeTech&amp;rft.date=2016-01-19&amp;rft_id=http%3A%2F%2Fwww.extremetech.com%2Fextreme%2F221473-samsung-announces-mass-production-of-next-generation-hbm2-memory&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-anandtech-samsung-2017-77"><span class="mw-cite-backlink"><b><a href="#cite_ref-anandtech-samsung-2017_77-0">^</a></b></span> <span class="reference-text"><cite class="citation news">Shilov, Anton (December 5, 2017). <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/12120/samsung-starts-production-of-512-gb-ufs-chips">"Samsung Starts Production of 512 GB UFS NAND Flash Memory: 64-Layer V-NAND, 860 MB/s Reads"</a>. <i><a href="/wiki/AnandTech" title="AnandTech">AnandTech</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">23 June</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=AnandTech&amp;rft.atitle=Samsung+Starts+Production+of+512+GB+UFS+NAND+Flash+Memory%3A+64-Layer+V-NAND%2C+860+MB%2Fs+Reads&amp;rft.date=2017-12-05&amp;rft.aulast=Shilov&amp;rft.aufirst=Anton&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F12120%2Fsamsung-starts-production-of-512-gb-ufs-chips&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-electronicsweekly-samsung-78"><span class="mw-cite-backlink"><b><a href="#cite_ref-electronicsweekly-samsung_78-0">^</a></b></span> <span class="reference-text"><cite class="citation news">Manners, David (30 January 2019). <a rel="nofollow" class="external text" href="https://www.electronicsweekly.com/news/business/samsung-makes-1tb-flash-module-2019-01/">"Samsung makes 1TB flash eUFS module"</a>. <i><a href="/wiki/Electronics_Weekly" title="Electronics Weekly">Electronics Weekly</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">23 June</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Electronics+Weekly&amp;rft.atitle=Samsung+makes+1TB+flash+eUFS+module&amp;rft.date=2019-01-30&amp;rft.aulast=Manners&amp;rft.aufirst=David&amp;rft_id=https%3A%2F%2Fwww.electronicsweekly.com%2Fnews%2Fbusiness%2Fsamsung-makes-1tb-flash-module-2019-01%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-anandtech-samsung-2018-79"><span class="mw-cite-backlink"><b><a href="#cite_ref-anandtech-samsung-2018_79-0">^</a></b></span> <span class="reference-text"><cite class="citation news">Tallis, Billy (October 17, 2018). <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/13497/samsung-shares-ssd-roadmap-for-qlc-nand-and-96layer-3d-nand">"Samsung Shares SSD Roadmap for QLC NAND And 96-layer 3D NAND"</a>. <i><a href="/wiki/AnandTech" title="AnandTech">AnandTech</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">27 June</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=AnandTech&amp;rft.atitle=Samsung+Shares+SSD+Roadmap+for+QLC+NAND+And+96-layer+3D+NAND&amp;rft.date=2018-10-17&amp;rft.aulast=Tallis&amp;rft.aufirst=Billy&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F13497%2Fsamsung-shares-ssd-roadmap-for-qlc-nand-and-96layer-3d-nand&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-80"><span class="mw-cite-backlink"><b><a href="#cite_ref-80">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.engadget.com/2018/12/12/intel-foverus-3d-chip/">"Intel unveils a groundbreaking way to make 3D chips"</a>. <i>Engadget</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Engadget&amp;rft.atitle=Intel+unveils+a+groundbreaking+way+to+make+3D+chips&amp;rft_id=https%3A%2F%2Fwww.engadget.com%2F2018%2F12%2F12%2Fintel-foverus-3d-chip%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
</ol></div>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Three-dimensional_integrated_circuit&amp;action=edit&amp;section=17" title="Edit section: References">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<style data-mw-deduplicate="TemplateStyles:r886047268">.mw-parser-output .refbegin{font-size:90%;margin-bottom:0.5em}.mw-parser-output .refbegin-hanging-indents>ul{list-style-type:none;margin-left:0}.mw-parser-output .refbegin-hanging-indents>ul>li,.mw-parser-output .refbegin-hanging-indents>dl>dd{margin-left:0;padding-left:3.2em;text-indent:-3.2em;list-style:none}.mw-parser-output .refbegin-100{font-size:100%}</style><div class="refbegin reflist" style="">
<ul><li><a rel="nofollow" class="external text" href="http://pc.watch.impress.co.jp/docs/column/kaigai/20111107_488696.html">JEDECが「DDR4」とTSVを使う「3DS」メモリ技術の概要を明らかに</a> - 後藤弘茂のWeekly海外ニュース Impress Watch Co. (issued:2011-11-08, 2011-11-08)</li>
<li><a rel="nofollow" class="external text" href="http://www.oki.com/jp/otr/2007/n211/pdf/211_r17.pdf">貫通電極を用いたチップ積層技術の開発</a>(Japanese) -  oki technical review #211 Vol.74 #3 (issued:2007-10, 2011-11-08)</li>
<li><a rel="nofollow" class="external text" href="http://www.a-elpida.com/ja/technology/tsv.html">TSV(Through Silicon Via:Si貫通電極)</a>(Japanese) - Akita Elpida Memory, inc (2011-11-08)</li></ul>
</div>
<h2><span class="mw-headline" id="Further_reading">Further reading</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Three-dimensional_integrated_circuit&amp;action=edit&amp;section=18" title="Edit section: Further reading">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li>Philip Garrou, Christopher Bower, Peter Ramm: <i>Handbook of 3D Integration, Technology and Applications of 3D Integrated Circuits</i> Vol. 1 and Vol. 2, Wiley-VCH, Weinheim 2008, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/><a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-3-527-32034-9" title="Special:BookSources/978-3-527-32034-9">978-3-527-32034-9</a>.</li>
<li>Yuan Xie, Jason Cong, Sachin Sapatnekar: <i>Three-Dimensional Integrated Circuit Design: Eda, Design And Microarchitectures</i>, Publisher: Springer, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/><a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/1-4419-0783-1" title="Special:BookSources/1-4419-0783-1">1-4419-0783-1</a>, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/><a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-1-4419-0783-7" title="Special:BookSources/978-1-4419-0783-7">978-1-4419-0783-7</a>, 978-1441907837, Publishing Date: Dec. 2009.</li>
<li>Philip Garrou, Mitsumasa Koyanagi, Peter Ramm: <i>Handbook of 3D Integration, 3D Process Technology</i> Vol. 3, Wiley-VCH, Weinheim 2014, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/><a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-3-527-33466-7" title="Special:BookSources/978-3-527-33466-7">978-3-527-33466-7</a>.</li>
<li>Paul D. Franzon, Erik Jan Marinissen, Muhannad S. Bakir, Philip Garrou, Mitsumasa Koyanagi, Peter Ramm: Handbook of 3D Integration: "Design, Test, and Thermal Management of 3D Integrated Circuits", Vol. 4, Wiley-VCH, Weinheim 2019, <link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/><a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-3-527-33855-9" title="Special:BookSources/978-3-527-33855-9">978-3-527-33855-9</a>.</li></ul>
<h2><span class="mw-headline" id="External_links">External links</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Three-dimensional_integrated_circuit&amp;action=edit&amp;section=19" title="Edit section: External links">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li><cite class="citation web">Euronymous (2007-05-02). <a rel="nofollow" class="external text" href="http://realworldtech.com/page.cfm?ArticleID=RWT050207213241">"3D Integration: A Revolution in Design"</a>. Real World Technologies<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-05-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=3D+Integration%3A+A+Revolution+in+Design&amp;rft.pub=Real+World+Technologies&amp;rft.date=2007-05-02&amp;rft.au=Euronymous&amp;rft_id=http%3A%2F%2Frealworldtech.com%2Fpage.cfm%3FArticleID%3DRWT050207213241&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></li>
<li><cite class="citation web">Semiconductors (2006). <a rel="nofollow" class="external text" href="http://sst.pennnet.com/Articles/Article_Display.cfm?ARTICLE_ID=254615">"Mapping progress in 3D IC integration"</a>. Solid State Technology<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-05-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Mapping+progress+in+3D+IC+integration&amp;rft.pub=Solid+State+Technology&amp;rft.date=2006&amp;rft.au=Semiconductors&amp;rft_id=http%3A%2F%2Fsst.pennnet.com%2FArticles%2FArticle_Display.cfm%3FARTICLE_ID%3D254615&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></li>
<li><cite class="citation book">Peter Ramm;  et al. (2010-09-16). <a rel="nofollow" class="external text" href="https://ieeexplore.ieee.org/document/5619857">"3D Integration Technology: Status and Application Development"</a>. <i>2010 Proceedings of ESSCIRC</i>. IEEE. pp.&#160;9–16. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2FESSCIRC.2010.5619857">10.1109/ESSCIRC.2010.5619857</a>. <a href="/wiki/Handle_System" title="Handle System">hdl</a>:<a rel="nofollow" class="external text" href="//hdl.handle.net/11250%2F2463188">11250/2463188</a>. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-1-4244-6664-1" title="Special:BookSources/978-1-4244-6664-1"><bdi>978-1-4244-6664-1</bdi></a><span class="reference-accessdate">. Retrieved <span class="nowrap">2014-05-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.atitle=3D+Integration+Technology%3A+Status+and+Application+Development&amp;rft.btitle=2010+Proceedings+of+ESSCIRC&amp;rft.pages=9-16&amp;rft.pub=IEEE&amp;rft.date=2010-09-16&amp;rft_id=info%3Ahdl%2F11250%2F2463188&amp;rft_id=info%3Adoi%2F10.1109%2FESSCIRC.2010.5619857&amp;rft.isbn=978-1-4244-6664-1&amp;rft.au=Peter+Ramm&amp;rft_id=https%3A%2F%2Fieeexplore.ieee.org%2Fdocument%2F5619857&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></li>
<li><cite class="citation journal">Mingjie Lin; Abbas El Gamal; Yi-chang Lu &amp; Simon Wong (2006-02-22). "Performance Benefits of Monolithically Stacked 3D-FPGA (invited)". <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i>. Portal.acm.org. <b>26</b> (2): 113. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1145%2F1117201.1117219">10.1145/1117201.1117219</a>. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-1595932921" title="Special:BookSources/978-1595932921"><bdi>978-1595932921</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=IEEE+Transactions+on+Computer-Aided+Design+of+Integrated+Circuits+and+Systems&amp;rft.atitle=Performance+Benefits+of+Monolithically+Stacked+3D-FPGA+%28invited%29&amp;rft.volume=26&amp;rft.issue=2&amp;rft.pages=113&amp;rft.date=2006-02-22&amp;rft_id=info%3Adoi%2F10.1145%2F1117201.1117219&amp;rft.isbn=978-1595932921&amp;rft.au=Mingjie+Lin&amp;rft.au=Abbas+El+Gamal&amp;rft.au=Yi-chang+Lu&amp;rft.au=Simon+Wong&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></li>
<li><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.amkor.com/index.cfm?objectid=437C1C10-5056-AA0A-E2626E3C762307FF">"Joint Project for Mechanical Qualification of Next Generation High Density Package-on-Package (PoP) with Through Mold Via Technology"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">2014-05-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Joint+Project+for+Mechanical+Qualification+of+Next+Generation+High+Density+Package-on-Package+%28PoP%29+with+Through+Mold+Via+Technology&amp;rft_id=http%3A%2F%2Fwww.amkor.com%2Findex.cfm%3Fobjectid%3D437C1C10-5056-AA0A-E2626E3C762307FF&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/><sup class="noprint Inline-Template"><span style="white-space: nowrap;">&#91;<i><a href="/wiki/Wikipedia:Link_rot" title="Wikipedia:Link rot"><span title="&#160;Dead link since February 2020">permanent dead link</span></a></i>&#93;</span></sup></li>
<li><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.amkor.com/index.cfm?objectid=8A586C38-F4D0-4CD8-7AD50C7BA98E3417">"Advancements in Stacked Chip Scale Packaging (S-CSP), Provides System-in-a-Package Functionality for Wireless and Handheld Applications"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">2014-05-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Advancements+in+Stacked+Chip+Scale+Packaging+%28S-CSP%29%2C+Provides+System-in-a-Package+Functionality+for+Wireless+and+Handheld+Applications&amp;rft_id=http%3A%2F%2Fwww.amkor.com%2Findex.cfm%3Fobjectid%3D8A586C38-F4D0-4CD8-7AD50C7BA98E3417&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/><sup class="noprint Inline-Template"><span style="white-space: nowrap;">&#91;<i><a href="/wiki/Wikipedia:Link_rot" title="Wikipedia:Link rot"><span title="&#160;Dead link since February 2020">permanent dead link</span></a></i>&#93;</span></sup></li>
<li><cite class="citation web">Smith, Lee (July 6, 2010). <a rel="nofollow" class="external text" href="http://www.amkor.com/index.cfm?objectid=9A9D6655-E2FD-713C-AE2761D3B9EFB250">"Achieving the 3rd Generation From 3D Packaging to 3D IC Architectures"</a>. <i>Future Fab International</i>. Amkor Technology<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-05-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Future+Fab+International&amp;rft.atitle=Achieving+the+3rd+Generation+From+3D+Packaging+to+3D+IC+Architectures&amp;rft.date=2010-07-06&amp;rft.aulast=Smith&amp;rft.aufirst=Lee&amp;rft_id=http%3A%2F%2Fwww.amkor.com%2Findex.cfm%3Fobjectid%3D9A9D6655-E2FD-713C-AE2761D3B9EFB250&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/><sup class="noprint Inline-Template"><span style="white-space: nowrap;">&#91;<i><a href="/wiki/Wikipedia:Link_rot" title="Wikipedia:Link rot"><span title="&#160;Dead link since February 2020">permanent dead link</span></a></i>&#93;</span></sup></li>
<li><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.amkor.com/index.cfm?objectid=AC1A3242-F9FC-76B7-D0D77E166839BF9B">"Factors Affecting Electromigration and Current Carrying Capacity of Flip Chip and 3D IC Interconnects"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">2014-05-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Factors+Affecting+Electromigration+and+Current+Carrying+Capacity+of+Flip+Chip+and+3D+IC+Interconnects&amp;rft_id=http%3A%2F%2Fwww.amkor.com%2Findex.cfm%3Fobjectid%3DAC1A3242-F9FC-76B7-D0D77E166839BF9B&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/><sup class="noprint Inline-Template"><span style="white-space: nowrap;">&#91;<i><a href="/wiki/Wikipedia:Link_rot" title="Wikipedia:Link rot"><span title="&#160;Dead link since February 2020">permanent dead link</span></a></i>&#93;</span></sup></li>
<li><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.amkor.com/index.cfm?objectid=B173A68F-A106-490B-70B5650D6ACFB6DE">"Evaluation for UV Laser Dicing Process and its Reliability for Various Designs of Stack Chip Scale Package"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">2014-05-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Evaluation+for+UV+Laser+Dicing+Process+and+its+Reliability+for+Various+Designs+of+Stack+Chip+Scale+Package&amp;rft_id=http%3A%2F%2Fwww.amkor.com%2Findex.cfm%3Fobjectid%3DB173A68F-A106-490B-70B5650D6ACFB6DE&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/><sup class="noprint Inline-Template"><span style="white-space: nowrap;">&#91;<i><a href="/wiki/Wikipedia:Link_rot" title="Wikipedia:Link rot"><span title="&#160;Dead link since February 2020">permanent dead link</span></a></i>&#93;</span></sup></li>
<li><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.amkor.com/index.cfm?objectid=CAB8D948-F34D-8E73-72961B951D0877D7">"High Density PoP (Package-on-Package) and Package Stacking Development"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">2014-05-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=High+Density+PoP+%28Package-on-Package%29+and+Package+Stacking+Development&amp;rft_id=http%3A%2F%2Fwww.amkor.com%2Findex.cfm%3Fobjectid%3DCAB8D948-F34D-8E73-72961B951D0877D7&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/><sup class="noprint Inline-Template"><span style="white-space: nowrap;">&#91;<i><a href="/wiki/Wikipedia:Link_rot" title="Wikipedia:Link rot"><span title="&#160;Dead link since February 2020">permanent dead link</span></a></i>&#93;</span></sup></li>
<li><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20081203230736/http://www.edn.com/article/CA410764.html">"3D Interconnect Technology Coming to Light"</a>. EDN. 2004. Archived from <a rel="nofollow" class="external text" href="http://www.edn.com/article/CA410764.html">the original</a> on 2008-12-03<span class="reference-accessdate">. Retrieved <span class="nowrap">2008-01-22</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=3D+Interconnect+Technology+Coming+to+Light&amp;rft.pub=EDN&amp;rft.date=2004&amp;rft_id=http%3A%2F%2Fwww.edn.com%2Farticle%2FCA410764.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></li>
<li><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.eedesign.com/article/showArticle.jhtml?articleId=17408808">"Three-dimensional SoCs perform for future"</a>. EE Design. 2003<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-05-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Three-dimensional+SoCs+perform+for+future&amp;rft.pub=EE+Design&amp;rft.date=2003&amp;rft_id=http%3A%2F%2Fwww.eedesign.com%2Farticle%2FshowArticle.jhtml%3FarticleId%3D17408808&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></li>
<li><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.eetimes.com/news/semi/showArticle.jhtml?articleID=53700960">"MagnaChip, Tezzaron form partnership for 3D chips"</a>. EE Times. 2004.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=MagnaChip%2C+Tezzaron+form+partnership+for+3D+chips&amp;rft.pub=EE+Times&amp;rft.date=2004&amp;rft_id=http%3A%2F%2Fwww.eetimes.com%2Fnews%2Fsemi%2FshowArticle.jhtml%3FarticleID%3D53700960&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/><sup class="noprint Inline-Template"><span style="white-space: nowrap;">&#91;<i><a href="/wiki/Wikipedia:Link_rot" title="Wikipedia:Link rot"><span title="&#160;Dead link since February 2020">permanent dead link</span></a></i>&#93;</span></sup></li>
<li><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20080515200141/http://www.eetimes.com/story/OEG20011219S0041">"Matrix preps 64-Mbyte write-once memory"</a>. EE Times. 2001. Archived from <a rel="nofollow" class="external text" href="http://www.eetimes.com/story/OEG20011219S0041">the original</a> on 2008-05-15<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-05-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Matrix+preps+64-Mbyte+write-once+memory&amp;rft.pub=EE+Times&amp;rft.date=2001&amp;rft_id=http%3A%2F%2Fwww.eetimes.com%2Fstory%2FOEG20011219S0041&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></li>
<li><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20130818084414/http://www.electroiq.com/articles/sst/2013/08/monolithic-3d-is-now-in-production-samsung-starts-mass-producing-first-3d-vertical-nand-flash.html">"Samsung starts mass producing first 3D vertical NAND flash, August 2013"</a>. Electroiq.com. 2013-08-06. Archived from <a rel="nofollow" class="external text" href="http://www.electroiq.com/articles/sst/2013/08/monolithic-3d-is-now-in-production-samsung-starts-mass-producing-first-3d-vertical-nand-flash.html">the original</a> on 2013-08-18<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-05-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Samsung+starts+mass+producing+first+3D+vertical+NAND+flash%2C+August+2013&amp;rft.pub=Electroiq.com&amp;rft.date=2013-08-06&amp;rft_id=http%3A%2F%2Fwww.electroiq.com%2Farticles%2Fsst%2F2013%2F08%2Fmonolithic-3d-is-now-in-production-samsung-starts-mass-producing-first-3d-vertical-nand-flash.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></li>
<li><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20130819075724/http://www.electroiq.com/articles/sst/2013/08/monolithic-3d-is-now-on-the-roadmap-for-2019.html">"CEA Leti placed monolithic 3D as the next generation technology as alternative to dimension scaling, August 2013"</a>. Electroiq.com. Archived from <a rel="nofollow" class="external text" href="http://www.electroiq.com/articles/sst/2013/08/monolithic-3d-is-now-on-the-roadmap-for-2019.html">the original</a> on 2013-08-19<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-05-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=CEA+Leti+placed+monolithic+3D+as+the+next+generation+technology+as+alternative+to+dimension+scaling%2C+August+2013&amp;rft.pub=Electroiq.com&amp;rft_id=http%3A%2F%2Fwww.electroiq.com%2Farticles%2Fsst%2F2013%2F08%2Fmonolithic-3d-is-now-on-the-roadmap-for-2019.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></li>
<li><cite class="citation web"><a rel="nofollow" class="external text" href="https://archive.is/20130122085527/http://www.electroiq.com/index/display/article-display/366226/articles/advanced-packaging/packaging0/equipment/die-bonding-equipment/3d-integration-a-status-report.html/">"3D integration: A status report"</a>. 2009. Archived from <a rel="nofollow" class="external text" href="http://www.electroiq.com/index/display/article-display/366226/articles/advanced-packaging/packaging0/equipment/die-bonding-equipment/3d-integration-a-status-report.html/">the original</a> on 2013-01-22<span class="reference-accessdate">. Retrieved <span class="nowrap">2011-01-21</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=3D+integration%3A+A+status+report&amp;rft.date=2009&amp;rft_id=http%3A%2F%2Fwww.electroiq.com%2Findex%2Fdisplay%2Farticle-display%2F366226%2Farticles%2Fadvanced-packaging%2Fpackaging0%2Fequipment%2Fdie-bonding-equipment%2F3d-integration-a-status-report.html%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></li>
<li><cite class="citation web">Deepak C. Sekar &amp; Zvi Or-Bach. <a rel="nofollow" class="external text" href="http://www.monolithic3d.com/uploads/6/0/5/5/6055488/ieee_3d_ic_conference_invited_monolithic_3d.pdf">"Monolithic 3D-ICs with Single Crystal Silicon Layers"</a> <span class="cs1-format">(PDF)</span><span class="reference-accessdate">. Retrieved <span class="nowrap">2014-05-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Monolithic+3D-ICs+with+Single+Crystal+Silicon+Layers&amp;rft.au=Deepak+C.+Sekar&amp;rft.au=Zvi+Or-Bach&amp;rft_id=http%3A%2F%2Fwww.monolithic3d.com%2Fuploads%2F6%2F0%2F5%2F5%2F6055488%2Fieee_3d_ic_conference_invited_monolithic_3d.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></li>
<li><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.prweb.com/releases/3D_chips/3D_IC/prweb4400904.htm">"Global 3D Chips/3D IC Market to Reach US$5.2 Billion by 2015"</a>. PRWeb. 2010<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-05-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Global+3D+Chips%2F3D+IC+Market+to+Reach+US%245.2+Billion+by+2015&amp;rft.pub=PRWeb&amp;rft.date=2010&amp;rft_id=http%3A%2F%2Fwww.prweb.com%2Freleases%2F3D_chips%2F3D_IC%2Fprweb4400904.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></li>
<li><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.samsung.com/us/business/semiconductor/newsView.do?news_id=1231">"Samsung Develops 30nm-class 32GB Green DDR3 for Next-generation Servers, Using TSV Package Technology"</a>. Samsung.com. 2011<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-05-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Samsung+Develops+30nm-class+32GB+Green+DDR3+for+Next-generation+Servers%2C+Using+TSV+Package+Technology&amp;rft.pub=Samsung.com&amp;rft.date=2011&amp;rft_id=http%3A%2F%2Fwww.samsung.com%2Fus%2Fbusiness%2Fsemiconductor%2FnewsView.do%3Fnews_id%3D1231&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></li>
<li><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20100304084239/http://www.semiconductor.net/article/202251-How_Might_3_D_ICs_Come_Together_.php">"How Might 3-D ICs Come Together?"</a>. Semiconductor International. 2008. Archived from <a rel="nofollow" class="external text" href="http://www.semiconductor.net/article/202251-How_Might_3_D_ICs_Come_Together_.php">the original</a> on 2010-03-04<span class="reference-accessdate">. Retrieved <span class="nowrap">2009-06-11</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=How+Might+3-D+ICs+Come+Together%3F&amp;rft.pub=Semiconductor+International&amp;rft.date=2008&amp;rft_id=http%3A%2F%2Fwww.semiconductor.net%2Farticle%2F202251-How_Might_3_D_ICs_Come_Together_.php&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></li>
<li><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20080212184730/http://www.semiconductor.net/article/CA604503.html">"Three-Dimensional ICs Solve the Interconnect Paradox"</a>. Semiconductor International. 2005. Archived from <a rel="nofollow" class="external text" href="http://www.semiconductor.net/article/CA604503.html">the original</a> on 2008-02-12<span class="reference-accessdate">. Retrieved <span class="nowrap">2008-01-22</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Three-Dimensional+ICs+Solve+the+Interconnect+Paradox&amp;rft.pub=Semiconductor+International&amp;rft.date=2005&amp;rft_id=http%3A%2F%2Fwww.semiconductor.net%2Farticle%2FCA604503.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></li>
<li><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20071106080914/http://www.semiconductor.net/article/CA6431663.html">"Ziptronix, Raytheon Prove 3-D Integration of 0.5 µm CMOS Device"</a>. Semiconductor International. 2007. Archived from <a rel="nofollow" class="external text" href="http://www.semiconductor.net/article/CA6431663.html">the original</a> on 2007-11-06<span class="reference-accessdate">. Retrieved <span class="nowrap">2008-01-22</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Ziptronix%2C+Raytheon+Prove+3-D+Integration+of+0.5+%C2%B5m+CMOS+Device&amp;rft.pub=Semiconductor+International&amp;rft.date=2007&amp;rft_id=http%3A%2F%2Fwww.semiconductor.net%2Farticle%2FCA6431663.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></li>
<li><cite class="citation web">Peter Ramm; Armin Klumpp; Josef Weber; Maaike Taklo (2010). <a rel="nofollow" class="external text" href="https://doi.org/10.1007%2Fs00542-009-0976-1">"3D System-on-Chip Technologies for More than Moore Systems"</a>. <i>Journal of Microsystem Technologies</i>. Springerlink.com<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-05-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Journal+of+Microsystem+Technologies&amp;rft.atitle=3D+System-on-Chip+Technologies+for+More+than+Moore+Systems&amp;rft.date=2010&amp;rft.au=Peter+Ramm&amp;rft.au=Armin+Klumpp&amp;rft.au=Josef+Weber&amp;rft.au=Maaike+Taklo&amp;rft_id=https%3A%2F%2Fdoi.org%2F10.1007%252Fs00542-009-0976-1&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></li>
<li><cite class="citation book">Philip Garrou, James Lu &amp; Peter Ramm (2012). <a rel="nofollow" class="external text" href="http://www.wiley-vch.de/publish/dt/books/newTitles201201/3-527-32646-4/?sID=p2qlnooj68su7htl8qrrc2qjt3">"Chapter 15"</a>. <i>Three-Dimensional Integration</i>. <i>Handbook of Wafer Bonding</i>. Wiley-VCH<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-05-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.atitle=Chapter+15&amp;rft.btitle=Three-Dimensional+Integration&amp;rft.pub=Wiley-VCH&amp;rft.date=2012&amp;rft.au=Philip+Garrou%2C+James+Lu&amp;rft.au=Peter+Ramm&amp;rft_id=http%3A%2F%2Fwww.wiley-vch.de%2Fpublish%2Fdt%2Fbooks%2FnewTitles201201%2F3-527-32646-4%2F%3FsID%3Dp2qlnooj68su7htl8qrrc2qjt3&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AThree-dimensional+integrated+circuit" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></li></ul>
<div role="navigation" class="navbox" aria-labelledby="Emerging_technologies_in_information_and_communications" style="padding:3px"><table class="nowraplinks hlist mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2" style="text-align: center;"><div class="plainlinks hlist navbar mini"><ul><li class="nv-view"><a href="/wiki/Template:Emerging_technologies_in_information_and_communications" title="Template:Emerging technologies in information and communications"><abbr title="View this template" style="text-align: center;;;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:Emerging_technologies_in_information_and_communications" title="Template talk:Emerging technologies in information and communications"><abbr title="Discuss this template" style="text-align: center;;;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">t</abbr></a></li><li class="nv-edit"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Template:Emerging_technologies_in_information_and_communications&amp;action=edit"><abbr title="Edit this template" style="text-align: center;;;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">e</abbr></a></li></ul></div><div id="Emerging_technologies_in_information_and_communications" style="font-size:114%;margin:0 4em"><a href="/wiki/Emerging_technologies" title="Emerging technologies">Emerging technologies</a> in <a href="/wiki/Information_and_communications_technology" title="Information and communications technology">information and communications</a></div></th></tr><tr><td colspan="2" class="navbox-list navbox-odd" style="width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Ambient_intelligence" title="Ambient intelligence">Ambient intelligence</a>
<ul><li><a href="/wiki/Internet_of_things" title="Internet of things">Internet of things</a></li></ul></li>
<li><a href="/wiki/Artificial_intelligence" title="Artificial intelligence">Artificial intelligence</a>
<ul><li><a href="/wiki/Applications_of_artificial_intelligence" title="Applications of artificial intelligence">Applications of artificial intelligence</a></li>
<li><a href="/wiki/Progress_in_artificial_intelligence" title="Progress in artificial intelligence">Progress in artificial intelligence</a></li>
<li><a href="/wiki/Machine_translation" title="Machine translation">Machine translation</a></li>
<li><a href="/wiki/Mobile_translation" title="Mobile translation">Mobile translation</a></li>
<li><a href="/wiki/Machine_vision" title="Machine vision">Machine vision</a></li>
<li><a href="/wiki/Semantic_Web" title="Semantic Web">Semantic Web</a></li>
<li><a href="/wiki/Speech_recognition" title="Speech recognition">Speech recognition</a></li></ul></li>
<li><a href="/wiki/Atomtronics" title="Atomtronics">Atomtronics</a></li>
<li><a href="/wiki/Carbon_nanotube_field-effect_transistor" title="Carbon nanotube field-effect transistor">Carbon nanotube field-effect transistor</a></li>
<li><a href="/wiki/Cybermethodology" title="Cybermethodology">Cybermethodology</a></li>
<li><a href="/wiki/Optical_disc#Fourth-generation" title="Optical disc">Fourth-generation optical discs</a>
<ul><li><a href="/wiki/3D_optical_data_storage" title="3D optical data storage">3D optical data storage</a></li>
<li><a href="/wiki/Holographic_data_storage" title="Holographic data storage">Holographic data storage</a></li></ul></li>
<li><a href="/wiki/General-purpose_computing_on_graphics_processing_units" title="General-purpose computing on graphics processing units">GPGPU</a></li>
<li>Memory
<ul><li><a href="/wiki/Programmable_metallization_cell" title="Programmable metallization cell">CBRAM</a></li>
<li><a href="/wiki/Ferroelectric_RAM" title="Ferroelectric RAM">FRAM</a></li>
<li><a href="/wiki/Millipede_memory" title="Millipede memory">Millipede</a></li>
<li><a href="/wiki/Magnetoresistive_random-access_memory" title="Magnetoresistive random-access memory">MRAM</a></li>
<li><a href="/wiki/Nano-RAM" title="Nano-RAM">NRAM</a></li>
<li><a href="/wiki/Phase-change_memory" title="Phase-change memory">PRAM</a></li>
<li><a href="/wiki/Racetrack_memory" title="Racetrack memory">Racetrack memory</a></li>
<li><a href="/wiki/Resistive_random-access_memory" title="Resistive random-access memory">RRAM</a></li>
<li><a href="/wiki/SONOS" title="SONOS">SONOS</a></li></ul></li>
<li><a href="/wiki/Optical_computing" title="Optical computing">Optical computing</a></li>
<li><a href="/wiki/Radio-frequency_identification" title="Radio-frequency identification">RFID</a>
<ul><li><a href="/wiki/Chipless_RFID" title="Chipless RFID">Chipless RFID</a></li></ul></li>
<li><a href="/wiki/Software-defined_radio" title="Software-defined radio">Software-defined radio</a></li>
<li><a class="mw-selflink selflink">Three-dimensional integrated circuit</a></li></ul>
</div></td></tr><tr><td class="navbox-abovebelow" colspan="2" style="text-align: center;"><div>
<ul><li><img alt="Category" src="//upload.wikimedia.org/wikipedia/en/thumb/4/48/Folder_Hexagonal_Icon.svg/16px-Folder_Hexagonal_Icon.svg.png" decoding="async" title="Category" width="16" height="14" srcset="//upload.wikimedia.org/wikipedia/en/thumb/4/48/Folder_Hexagonal_Icon.svg/24px-Folder_Hexagonal_Icon.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/4/48/Folder_Hexagonal_Icon.svg/32px-Folder_Hexagonal_Icon.svg.png 2x" data-file-width="36" data-file-height="31" /> <b><a href="/wiki/Category:Emerging_technologies" title="Category:Emerging technologies">Category</a></b></li>
<li><img alt="List-Class article" src="//upload.wikimedia.org/wikipedia/en/thumb/d/db/Symbol_list_class.svg/16px-Symbol_list_class.svg.png" decoding="async" title="List-Class article" width="16" height="16" srcset="//upload.wikimedia.org/wikipedia/en/thumb/d/db/Symbol_list_class.svg/23px-Symbol_list_class.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/d/db/Symbol_list_class.svg/31px-Symbol_list_class.svg.png 2x" data-file-width="180" data-file-height="185" /> <b><a href="/wiki/List_of_emerging_technologies" title="List of emerging technologies">List of emerging technologies</a></b></li></ul>
</div></td></tr></tbody></table></div>
<!-- 
NewPP limit report
Parsed by mw1230
Cached time: 20200217183922
Cache expiry: 2592000
Dynamic content: false
Complications: [vary‐revision‐sha1]
CPU time usage: 1.248 seconds
Real time usage: 1.437 seconds
Preprocessor visited node count: 6537/1000000
Post‐expand include size: 200115/2097152 bytes
Template argument size: 9929/2097152 bytes
Highest expansion depth: 15/40
Expensive parser function count: 6/500
Unstrip recursion depth: 1/20
Unstrip post‐expand size: 289856/5000000 bytes
Number of Wikibase entities loaded: 5/400
Lua time usage: 0.696/10.000 seconds
Lua memory usage: 6.19 MB/50 MB
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00% 1261.856      1 -total
 61.27%  773.189      1 Template:Reflist
 31.47%  397.165     56 Template:Cite_web
 19.71%  248.712     19 Template:Cite_journal
  7.08%   89.291      7 Template:Dead_link
  6.59%   83.124      5 Template:ISBN
  5.90%   74.502      7 Template:Fix
  5.30%   66.853     14 Template:Category_handler
  4.30%   54.248      8 Template:Cite_book
  3.30%   41.582     14 Template:Nbsp
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:15367982-0!canonical and timestamp 20200217183921 and revision id 940604599
 -->
</div><noscript><img src="//en.wikipedia.org/wiki/Special:CentralAutoLogin/start?type=1x1" alt="" title="" width="1" height="1" style="border: none; position: absolute;" /></noscript></div>
		<div class="printfooter">Retrieved from "<a dir="ltr" href="https://en.wikipedia.org/w/index.php?title=Three-dimensional_integrated_circuit&amp;oldid=940604599">https://en.wikipedia.org/w/index.php?title=Three-dimensional_integrated_circuit&amp;oldid=940604599</a>"</div>
		<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Help:Category" title="Help:Category">Categories</a>: <ul><li><a href="/wiki/Category:Integrated_circuits" title="Category:Integrated circuits">Integrated circuits</a></li><li><a href="/wiki/Category:Semiconductor_device_fabrication" title="Category:Semiconductor device fabrication">Semiconductor device fabrication</a></li><li><a href="/wiki/Category:Packaging_(microfabrication)" title="Category:Packaging (microfabrication)">Packaging (microfabrication)</a></li><li><a href="/wiki/Category:Emerging_technologies" title="Category:Emerging technologies">Emerging technologies</a></li><li><a href="/wiki/Category:Japanese_inventions" title="Category:Japanese inventions">Japanese inventions</a></li><li><a href="/wiki/Category:MOSFETs" title="Category:MOSFETs">MOSFETs</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden categories: <ul><li><a href="/wiki/Category:Webarchive_template_wayback_links" title="Category:Webarchive template wayback links">Webarchive template wayback links</a></li><li><a href="/wiki/Category:CS1_maint:_archived_copy_as_title" title="Category:CS1 maint: archived copy as title">CS1 maint: archived copy as title</a></li><li><a href="/wiki/Category:CS1_maint:_multiple_names:_authors_list" title="Category:CS1 maint: multiple names: authors list">CS1 maint: multiple names: authors list</a></li><li><a href="/wiki/Category:CS1:_long_volume_value" title="Category:CS1: long volume value">CS1: long volume value</a></li><li><a href="/wiki/Category:All_articles_with_dead_external_links" title="Category:All articles with dead external links">All articles with dead external links</a></li><li><a href="/wiki/Category:Articles_with_dead_external_links_from_February_2020" title="Category:Articles with dead external links from February 2020">Articles with dead external links from February 2020</a></li><li><a href="/wiki/Category:Articles_with_permanently_dead_external_links" title="Category:Articles with permanently dead external links">Articles with permanently dead external links</a></li></ul></div></div>
		<div class="visualClear"></div>
		
	</div>
</div>
<div id='mw-data-after-content'>
	<div class="read-more-container"></div>
</div>

<div id="mw-navigation">
    <h2>Navigation menu</h2>
    <div id="mw-head">
        
<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
	<h3 id="p-personal-label">Personal tools</h3>
	<ul >
		
		<li id="pt-anonuserpage">Not logged in</li>
		<li id="pt-anontalk"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [n]" accesskey="n">Talk</a></li><li id="pt-anoncontribs"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [y]" accesskey="y">Contributions</a></li><li id="pt-createaccount"><a href="/w/index.php?title=Special:CreateAccount&amp;returnto=Three-dimensional+integrated+circuit" title="You are encouraged to create an account and log in; however, it is not mandatory">Create account</a></li><li id="pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=Three-dimensional+integrated+circuit" title="You&#039;re encouraged to log in; however, it&#039;s not mandatory. [o]" accesskey="o">Log in</a></li>
	</ul>
</div>

        <div id="left-navigation">
            <div id="p-namespaces" role="navigation" class="vectorTabs " aria-labelledby="p-namespaces-label">
	<h3 id="p-namespaces-label">Namespaces</h3>
	<ul >
		<li id="ca-nstab-main" class="selected"><a href="/wiki/Three-dimensional_integrated_circuit" title="View the content page [c]" accesskey="c">Article</a></li><li id="ca-talk"><a href="/wiki/Talk:Three-dimensional_integrated_circuit" rel="discussion" title="Discussion about the content page [t]" accesskey="t">Talk</a></li>
	</ul>
</div>
<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
	<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-variants-label" />
	<h3 id="p-variants-label">
		<span>Variants</span>
	</h3>
	<ul class="menu" >
		
	</ul>
</div>

        </div>
        <div id="right-navigation">
            <div id="p-views" role="navigation" class="vectorTabs " aria-labelledby="p-views-label">
	<h3 id="p-views-label">Views</h3>
	<ul >
		<li id="ca-view" class="collapsible selected"><a href="/wiki/Three-dimensional_integrated_circuit">Read</a></li><li id="ca-edit" class="collapsible"><a href="/w/index.php?title=Three-dimensional_integrated_circuit&amp;action=edit" title="Edit this page [e]" accesskey="e">Edit</a></li><li id="ca-history" class="collapsible"><a href="/w/index.php?title=Three-dimensional_integrated_circuit&amp;action=history" title="Past revisions of this page [h]" accesskey="h">View history</a></li>
	</ul>
</div>
<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
	<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-cactions-label" />
	<h3 id="p-cactions-label">
		<span>More</span>
	</h3>
	<ul class="menu" >
		
	</ul>
</div>
<div id="p-search" role="search">
	<h3 >
		<label for="searchInput">Search</label>
	</h3>
	<form action="/w/index.php" id="searchform">
		<div id="simpleSearch">
			<input type="search" name="search" placeholder="Search Wikipedia" title="Search Wikipedia [f]" accesskey="f" id="searchInput"/>
			<input type="hidden" value="Special:Search" name="title"/>
			<input type="submit" name="fulltext" value="Search" title="Search Wikipedia for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/>
			<input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>
		</div>
	</form>
</div>

        </div>
    </div>
    <div id="mw-panel">
        <div id="p-logo" role="banner">
            <a  title="Visit the main page" class="mw-wiki-logo" href="/wiki/Main_Page"></a>
        </div>
        
<div class="portal" role="navigation" id="p-navigation"  aria-labelledby="p-navigation-label">
	<h3  id="p-navigation-label">
		Navigation
	</h3>
	<div class="body">
		<ul><li id="n-mainpage-description"><a href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z">Main page</a></li><li id="n-contents"><a href="/wiki/Wikipedia:Contents" title="Guides to browsing Wikipedia">Contents</a></li><li id="n-featuredcontent"><a href="/wiki/Wikipedia:Featured_content" title="Featured content – the best of Wikipedia">Featured content</a></li><li id="n-currentevents"><a href="/wiki/Portal:Current_events" title="Find background information on current events">Current events</a></li><li id="n-randompage"><a href="/wiki/Special:Random" title="Load a random article [x]" accesskey="x">Random article</a></li><li id="n-sitesupport"><a href="https://donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=C13_en.wikipedia.org&amp;uselang=en" title="Support us">Donate to Wikipedia</a></li><li id="n-shoplink"><a href="//shop.wikimedia.org" title="Visit the Wikipedia store">Wikipedia store</a></li></ul>
		
	</div>
</div>

<div class="portal" role="navigation" id="p-interaction"  aria-labelledby="p-interaction-label">
	<h3  id="p-interaction-label">
		Interaction
	</h3>
	<div class="body">
		<ul><li id="n-help"><a href="/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia">Help</a></li><li id="n-aboutsite"><a href="/wiki/Wikipedia:About" title="Find out about Wikipedia">About Wikipedia</a></li><li id="n-portal"><a href="/wiki/Wikipedia:Community_portal" title="About the project, what you can do, where to find things">Community portal</a></li><li id="n-recentchanges"><a href="/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-contactpage"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia">Contact page</a></li></ul>
		
	</div>
</div>

<div class="portal" role="navigation" id="p-tb"  aria-labelledby="p-tb-label">
	<h3  id="p-tb-label">
		Tools
	</h3>
	<div class="body">
		<ul><li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/Three-dimensional_integrated_circuit" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/Three-dimensional_integrated_circuit" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-upload"><a href="/wiki/Wikipedia:File_Upload_Wizard" title="Upload files [u]" accesskey="u">Upload file</a></li><li id="t-specialpages"><a href="/wiki/Special:SpecialPages" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-permalink"><a href="/w/index.php?title=Three-dimensional_integrated_circuit&amp;oldid=940604599" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="/w/index.php?title=Three-dimensional_integrated_circuit&amp;action=info" title="More information about this page">Page information</a></li><li id="t-wikibase"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q229370" title="Link to connected data repository item [g]" accesskey="g">Wikidata item</a></li><li id="t-cite"><a href="/w/index.php?title=Special:CiteThisPage&amp;page=Three-dimensional_integrated_circuit&amp;id=940604599" title="Information on how to cite this page">Cite this page</a></li></ul>
		
	</div>
</div>

<div class="portal" role="navigation" id="p-coll-print_export"  aria-labelledby="p-coll-print_export-label">
	<h3  id="p-coll-print_export-label">
		Print/export
	</h3>
	<div class="body">
		<ul><li id="coll-create_a_book"><a href="/w/index.php?title=Special:Book&amp;bookcmd=book_creator&amp;referer=Three-dimensional+integrated+circuit">Create a book</a></li><li id="coll-download-as-rl"><a href="/w/index.php?title=Special:ElectronPdf&amp;page=Three-dimensional+integrated+circuit&amp;action=show-download-screen">Download as PDF</a></li><li id="t-print"><a href="/w/index.php?title=Three-dimensional_integrated_circuit&amp;printable=yes" title="Printable version of this page [p]" accesskey="p">Printable version</a></li></ul>
		
	</div>
</div>

<div class="portal" role="navigation" id="p-lang"  aria-labelledby="p-lang-label">
	<h3  id="p-lang-label">
		Languages
	</h3>
	<div class="body">
		<ul><li class="interlanguage-link interwiki-de"><a href="https://de.wikipedia.org/wiki/3D-Integration" title="3D-Integration – German" lang="de" hreflang="de" class="interlanguage-link-target">Deutsch</a></li><li class="interlanguage-link interwiki-et"><a href="https://et.wikipedia.org/wiki/Kolmem%C3%B5%C3%B5tmeline_integraall%C3%BClitus" title="Kolmemõõtmeline integraallülitus – Estonian" lang="et" hreflang="et" class="interlanguage-link-target">Eesti</a></li><li class="interlanguage-link interwiki-pt"><a href="https://pt.wikipedia.org/wiki/Circuito_integrado_tridimensional" title="Circuito integrado tridimensional – Portuguese" lang="pt" hreflang="pt" class="interlanguage-link-target">Português</a></li><li class="interlanguage-link interwiki-zh"><a href="https://zh.wikipedia.org/wiki/%E4%B8%89%E7%B6%AD%E6%99%B6%E7%89%87" title="三維晶片 – Chinese" lang="zh" hreflang="zh" class="interlanguage-link-target">中文</a></li></ul>
		<div class="after-portlet after-portlet-lang"><span class="wb-langlinks-edit wb-langlinks-link"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q229370#sitelinks-wikipedia" title="Edit interlanguage links" class="wbc-editpage">Edit links</a></span></div>
	</div>
</div>

    </div>
</div>


<div id="footer" role="contentinfo" >
	<ul id="footer-info" class="">
		<li id="footer-info-lastmod"> This page was last edited on 13 February 2020, at 14:56<span class="anonymous-show">&#160;(UTC)</span>.</li>
		<li id="footer-info-copyright">Text is available under the <a rel="license" href="//en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License">Creative Commons Attribution-ShareAlike License</a><a rel="license" href="//creativecommons.org/licenses/by-sa/3.0/" style="display:none;"></a>;
additional terms may apply.  By using this site, you agree to the <a href="//foundation.wikimedia.org/wiki/Terms_of_Use">Terms of Use</a> and <a href="//foundation.wikimedia.org/wiki/Privacy_policy">Privacy Policy</a>. Wikipedia® is a registered trademark of the <a href="//www.wikimediafoundation.org/">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li>
	</ul>
	<ul id="footer-places" class="">
		<li id="footer-places-privacy"><a href="https://foundation.wikimedia.org/wiki/Privacy_policy" class="extiw" title="wmf:Privacy policy">Privacy policy</a></li>
		<li id="footer-places-about"><a href="/wiki/Wikipedia:About" title="Wikipedia:About">About Wikipedia</a></li>
		<li id="footer-places-disclaimer"><a href="/wiki/Wikipedia:General_disclaimer" title="Wikipedia:General disclaimer">Disclaimers</a></li>
		<li id="footer-places-contact"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact Wikipedia</a></li>
		<li id="footer-places-developers"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/How_to_contribute">Developers</a></li>
		<li id="footer-places-statslink"><a href="https://stats.wikimedia.org/v2/#/en.wikipedia.org">Statistics</a></li>
		<li id="footer-places-cookiestatement"><a href="https://foundation.wikimedia.org/wiki/Cookie_statement">Cookie statement</a></li>
		<li id="footer-places-mobileview"><a href="//en.m.wikipedia.org/w/index.php?title=Three-dimensional_integrated_circuit&amp;mobileaction=toggle_view_mobile" class="noprint stopMobileRedirectToggle">Mobile view</a></li>
	</ul>
	<ul id="footer-icons" class="noprint">
		<li id="footer-copyrightico"><a href="https://wikimediafoundation.org/"><img src="/static/images/wikimedia-button.png" srcset="/static/images/wikimedia-button-1.5x.png 1.5x, /static/images/wikimedia-button-2x.png 2x" width="88" height="31" alt="Wikimedia Foundation"/></a></li>
		<li id="footer-poweredbyico"><a href="https://www.mediawiki.org/"><img src="/static/images/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/static/images/poweredby_mediawiki_132x47.png 1.5x, /static/images/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a></li>
	</ul>
	<div style="clear: both;"></div>
</div>


<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"1.248","walltime":"1.437","ppvisitednodes":{"value":6537,"limit":1000000},"postexpandincludesize":{"value":200115,"limit":2097152},"templateargumentsize":{"value":9929,"limit":2097152},"expansiondepth":{"value":15,"limit":40},"expensivefunctioncount":{"value":6,"limit":500},"unstrip-depth":{"value":1,"limit":20},"unstrip-size":{"value":289856,"limit":5000000},"entityaccesscount":{"value":5,"limit":400},"timingprofile":["100.00% 1261.856      1 -total"," 61.27%  773.189      1 Template:Reflist"," 31.47%  397.165     56 Template:Cite_web"," 19.71%  248.712     19 Template:Cite_journal","  7.08%   89.291      7 Template:Dead_link","  6.59%   83.124      5 Template:ISBN","  5.90%   74.502      7 Template:Fix","  5.30%   66.853     14 Template:Category_handler","  4.30%   54.248      8 Template:Cite_book","  3.30%   41.582     14 Template:Nbsp"]},"scribunto":{"limitreport-timeusage":{"value":"0.696","limit":"10.000"},"limitreport-memusage":{"value":6486542,"limit":52428800}},"cachereport":{"origin":"mw1230","timestamp":"20200217183922","ttl":2592000,"transientcontent":false}}});});</script>
<script type="application/ld+json">{"@context":"https:\/\/schema.org","@type":"Article","name":"Three-dimensional integrated circuit","url":"https:\/\/en.wikipedia.org\/wiki\/Three-dimensional_integrated_circuit","sameAs":"http:\/\/www.wikidata.org\/entity\/Q229370","mainEntity":"http:\/\/www.wikidata.org\/entity\/Q229370","author":{"@type":"Organization","name":"Contributors to Wikimedia projects"},"publisher":{"@type":"Organization","name":"Wikimedia Foundation, Inc.","logo":{"@type":"ImageObject","url":"https:\/\/www.wikimedia.org\/static\/images\/wmf-hor-googpub.png"}},"datePublished":"2008-01-22T20:11:25Z","dateModified":"2020-02-13T14:56:45Z","headline":"integrated circuit with vertical interconnections"}</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":126,"wgHostname":"mw1324"});});</script></body></html>
