Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : divider_4bit_ds
Version: T-2022.03-SP2
Date   : Mon May 12 14:05:38 2025
****************************************


  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          0.10
  Critical Path Slack:           0.00
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                 12
  Buf/Inv Cell Count:               7
  Buf Cell Count:                   3
  Inv Cell Count:                   4
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        12
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:        9.842000
  Noncombinational Area:     0.000000
  Buf/Inv Area:              4.522000
  Total Buffer Area:             2.39
  Total Inverter Area:           2.13
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:                 9.842000
  Design Area:               9.842000


  Design Rules
  -----------------------------------
  Total Number of Nets:            18
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: acf3030

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.51
  Logic Optimization:                  0.06
  Mapping Optimization:                0.07
  -----------------------------------------
  Overall Compile Time:                1.11
  Overall Compile Wall Clock Time:     1.34

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
