# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../TimeClock.srcs/sources_1/imports/new/BCDtoFND_Decoder.v" \
"../../../../TimeClock.srcs/sources_1/imports/new/Clock_Divider.v" \
"../../../../TimeClock.srcs/sources_1/imports/new/Comparator.v" \
"../../../../TimeClock.srcs/sources_1/imports/new/CounterFND.v" \
"../../../../TimeClock.srcs/sources_1/imports/new/DecoderFNDDigit.v" \
"../../../../TimeClock.srcs/sources_1/imports/new/DigitDivider.v" \
"../../../../TimeClock.srcs/sources_1/imports/new/Mux_2x1.v" \
"../../../../TimeClock.srcs/sources_1/imports/new/Mux_8x1.v" \
"../../../../TimeClock.srcs/sources_1/imports/new/TimeClockCounter.v" \
"../../../../TimeClock.srcs/sources_1/imports/new/TriBuff.v" \
"../../../../TimeClock.srcs/sources_1/imports/new/top_TimeClock.v" \
"../../../../TimeClock.srcs/sim_1/imports/new/tb_timeClock.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
