

================================================================
== Vitis HLS Report for 'radix4_bfly'
================================================================
* Date:           Wed Jun 25 09:29:19 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        FFT_sol_2
* Solution:       opt4_just_pipe_all (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z030-sbv485-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.154 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.15>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%d_imag_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %d_imag_read" [FFT32_check.cpp:16]   --->   Operation 2 'read' 'd_imag_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%d_real_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %d_real_read" [FFT32_check.cpp:16]   --->   Operation 3 'read' 'd_real_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%c_imag_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %c_imag_read" [FFT32_check.cpp:16]   --->   Operation 4 'read' 'c_imag_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%c_real_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %c_real_read" [FFT32_check.cpp:16]   --->   Operation 5 'read' 'c_real_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%b_imag_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %b_imag_read" [FFT32_check.cpp:16]   --->   Operation 6 'read' 'b_imag_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%b_real_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %b_real_read" [FFT32_check.cpp:16]   --->   Operation 7 'read' 'b_real_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%a_imag_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %a_imag_read" [FFT32_check.cpp:16]   --->   Operation 8 'read' 'a_imag_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%a_real_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %a_real_read" [FFT32_check.cpp:16]   --->   Operation 9 'read' 'a_real_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.07ns)   --->   "%ar0 = add i16 %b_real_read_2, i16 %a_real_read_2" [FFT32_check.cpp:24]   --->   Operation 10 'add' 'ar0' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (2.07ns)   --->   "%ai0 = add i16 %b_imag_read_2, i16 %a_imag_read_2" [FFT32_check.cpp:25]   --->   Operation 11 'add' 'ai0' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (2.07ns)   --->   "%ar1 = sub i16 %a_real_read_2, i16 %b_real_read_2" [FFT32_check.cpp:26]   --->   Operation 12 'sub' 'ar1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (2.07ns)   --->   "%ai1 = sub i16 %a_imag_read_2, i16 %b_imag_read_2" [FFT32_check.cpp:27]   --->   Operation 13 'sub' 'ai1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (2.07ns)   --->   "%cr0 = add i16 %d_real_read_2, i16 %c_real_read_2" [FFT32_check.cpp:28]   --->   Operation 14 'add' 'cr0' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (2.07ns)   --->   "%ci0 = add i16 %d_imag_read_2, i16 %c_imag_read_2" [FFT32_check.cpp:29]   --->   Operation 15 'add' 'ci0' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (2.07ns)   --->   "%cr1 = sub i16 %c_real_read_2, i16 %d_real_read_2" [FFT32_check.cpp:30]   --->   Operation 16 'sub' 'cr1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (2.07ns)   --->   "%ci1 = sub i16 %c_imag_read_2, i16 %d_imag_read_2" [FFT32_check.cpp:31]   --->   Operation 17 'sub' 'ci1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (2.07ns)   --->   "%add_ln34 = add i16 %cr0, i16 %ar0" [FFT32_check.cpp:34]   --->   Operation 18 'add' 'add_ln34' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.07ns)   --->   "%add_ln34_2 = add i16 %ci0, i16 %ai0" [FFT32_check.cpp:34]   --->   Operation 19 'add' 'add_ln34_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (2.07ns)   --->   "%add_ln35 = add i16 %ci1, i16 %ar1" [FFT32_check.cpp:35]   --->   Operation 20 'add' 'add_ln35' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.07ns)   --->   "%sub_ln35 = sub i16 %ai1, i16 %cr1" [FFT32_check.cpp:35]   --->   Operation 21 'sub' 'sub_ln35' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.07ns)   --->   "%sub_ln36 = sub i16 %ar0, i16 %cr0" [FFT32_check.cpp:36]   --->   Operation 22 'sub' 'sub_ln36' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.07ns)   --->   "%sub_ln36_2 = sub i16 %ai0, i16 %ci0" [FFT32_check.cpp:36]   --->   Operation 23 'sub' 'sub_ln36_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.07ns)   --->   "%sub_ln37 = sub i16 %ar1, i16 %ci1" [FFT32_check.cpp:37]   --->   Operation 24 'sub' 'sub_ln37' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.07ns)   --->   "%add_ln37 = add i16 %cr1, i16 %ai1" [FFT32_check.cpp:37]   --->   Operation 25 'add' 'add_ln37' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i16 %add_ln34" [FFT32_check.cpp:38]   --->   Operation 26 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i16 %add_ln34_2" [FFT32_check.cpp:38]   --->   Operation 27 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i16 %add_ln35" [FFT32_check.cpp:38]   --->   Operation 28 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i16 %sub_ln35" [FFT32_check.cpp:38]   --->   Operation 29 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i128 %mrv_3, i16 %sub_ln36" [FFT32_check.cpp:38]   --->   Operation 30 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i128 %mrv_4, i16 %sub_ln36_2" [FFT32_check.cpp:38]   --->   Operation 31 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i128 %mrv_5, i16 %sub_ln37" [FFT32_check.cpp:38]   --->   Operation 32 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i128 %mrv_6, i16 %add_ln37" [FFT32_check.cpp:38]   --->   Operation 33 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln38 = ret i128 %mrv_7" [FFT32_check.cpp:38]   --->   Operation 34 'ret' 'ret_ln38' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_real_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_imag_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_real_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_imag_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_real_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_imag_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d_real_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d_imag_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
d_imag_read_2 (read       ) [ 00]
d_real_read_2 (read       ) [ 00]
c_imag_read_2 (read       ) [ 00]
c_real_read_2 (read       ) [ 00]
b_imag_read_2 (read       ) [ 00]
b_real_read_2 (read       ) [ 00]
a_imag_read_2 (read       ) [ 00]
a_real_read_2 (read       ) [ 00]
ar0           (add        ) [ 00]
ai0           (add        ) [ 00]
ar1           (sub        ) [ 00]
ai1           (sub        ) [ 00]
cr0           (add        ) [ 00]
ci0           (add        ) [ 00]
cr1           (sub        ) [ 00]
ci1           (sub        ) [ 00]
add_ln34      (add        ) [ 00]
add_ln34_2    (add        ) [ 00]
add_ln35      (add        ) [ 00]
sub_ln35      (sub        ) [ 00]
sub_ln36      (sub        ) [ 00]
sub_ln36_2    (sub        ) [ 00]
sub_ln37      (sub        ) [ 00]
add_ln37      (add        ) [ 00]
mrv           (insertvalue) [ 00]
mrv_1         (insertvalue) [ 00]
mrv_2         (insertvalue) [ 00]
mrv_3         (insertvalue) [ 00]
mrv_4         (insertvalue) [ 00]
mrv_5         (insertvalue) [ 00]
mrv_6         (insertvalue) [ 00]
mrv_7         (insertvalue) [ 00]
ret_ln38      (ret        ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_real_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_real_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_imag_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_imag_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b_real_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_real_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b_imag_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_imag_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="c_real_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_real_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="c_imag_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_imag_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="d_real_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_real_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="d_imag_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_imag_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1004" name="d_imag_read_2_read_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="16" slack="0"/>
<pin id="22" dir="0" index="1" bw="16" slack="0"/>
<pin id="23" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_imag_read_2/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="d_real_read_2_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="16" slack="0"/>
<pin id="28" dir="0" index="1" bw="16" slack="0"/>
<pin id="29" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_real_read_2/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="c_imag_read_2_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="16" slack="0"/>
<pin id="34" dir="0" index="1" bw="16" slack="0"/>
<pin id="35" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_imag_read_2/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="c_real_read_2_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="16" slack="0"/>
<pin id="40" dir="0" index="1" bw="16" slack="0"/>
<pin id="41" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_real_read_2/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="b_imag_read_2_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="16" slack="0"/>
<pin id="46" dir="0" index="1" bw="16" slack="0"/>
<pin id="47" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_imag_read_2/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="b_real_read_2_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="16" slack="0"/>
<pin id="52" dir="0" index="1" bw="16" slack="0"/>
<pin id="53" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_real_read_2/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="a_imag_read_2_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="0"/>
<pin id="59" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_imag_read_2/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="a_real_read_2_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="16" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="0"/>
<pin id="65" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_real_read_2/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="ar0_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ar0/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="ai0_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ai0/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="ar1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ar1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="ai1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="0"/>
<pin id="89" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ai1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="cr0_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cr0/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="ci0_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ci0/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="cr1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="cr1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="ci1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ci1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="add_ln34_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="0"/>
<pin id="119" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="add_ln34_2_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_2/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="add_ln35_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="sub_ln35_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="0"/>
<pin id="137" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln35/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sub_ln36_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="0"/>
<pin id="143" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln36/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="sub_ln36_2_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln36_2/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="sub_ln37_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln37/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="add_ln37_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="mrv_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="128" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="0"/>
<pin id="167" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="mrv_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="128" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="mrv_2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="128" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="0"/>
<pin id="179" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="mrv_3_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="128" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="mrv_4_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="128" slack="0"/>
<pin id="190" dir="0" index="1" bw="16" slack="0"/>
<pin id="191" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="mrv_5_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="128" slack="0"/>
<pin id="196" dir="0" index="1" bw="16" slack="0"/>
<pin id="197" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="mrv_6_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="128" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="mrv_7_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="128" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="0"/>
<pin id="209" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="24"><net_src comp="16" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="25"><net_src comp="14" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="30"><net_src comp="16" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="12" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="36"><net_src comp="16" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="10" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="16" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="8" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="16" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="16" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="50" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="62" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="44" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="56" pin="2"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="62" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="50" pin="2"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="56" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="44" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="26" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="38" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="20" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="32" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="38" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="26" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="32" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="20" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="92" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="68" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="98" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="74" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="110" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="80" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="86" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="104" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="68" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="92" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="74" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="98" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="80" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="110" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="104" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="86" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="18" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="116" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="164" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="122" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="170" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="128" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="176" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="134" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="182" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="140" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="188" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="146" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="152" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="200" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="158" pin="2"/><net_sink comp="206" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: radix4_bfly : a_real_read | {1 }
	Port: radix4_bfly : a_imag_read | {1 }
	Port: radix4_bfly : b_real_read | {1 }
	Port: radix4_bfly : b_imag_read | {1 }
	Port: radix4_bfly : c_real_read | {1 }
	Port: radix4_bfly : c_imag_read | {1 }
	Port: radix4_bfly : d_real_read | {1 }
	Port: radix4_bfly : d_imag_read | {1 }
  - Chain level:
	State 1
		add_ln34 : 1
		add_ln34_2 : 1
		add_ln35 : 1
		sub_ln35 : 1
		sub_ln36 : 1
		sub_ln36_2 : 1
		sub_ln37 : 1
		add_ln37 : 1
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		mrv_3 : 5
		mrv_4 : 6
		mrv_5 : 7
		mrv_6 : 8
		mrv_7 : 9
		ret_ln38 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |         ar0_fu_68        |    0    |    23   |
|          |         ai0_fu_74        |    0    |    23   |
|          |         cr0_fu_92        |    0    |    23   |
|    add   |         ci0_fu_98        |    0    |    23   |
|          |      add_ln34_fu_116     |    0    |    23   |
|          |     add_ln34_2_fu_122    |    0    |    23   |
|          |      add_ln35_fu_128     |    0    |    23   |
|          |      add_ln37_fu_158     |    0    |    23   |
|----------|--------------------------|---------|---------|
|          |         ar1_fu_80        |    0    |    23   |
|          |         ai1_fu_86        |    0    |    23   |
|          |        cr1_fu_104        |    0    |    23   |
|    sub   |        ci1_fu_110        |    0    |    23   |
|          |      sub_ln35_fu_134     |    0    |    23   |
|          |      sub_ln36_fu_140     |    0    |    23   |
|          |     sub_ln36_2_fu_146    |    0    |    23   |
|          |      sub_ln37_fu_152     |    0    |    23   |
|----------|--------------------------|---------|---------|
|          | d_imag_read_2_read_fu_20 |    0    |    0    |
|          | d_real_read_2_read_fu_26 |    0    |    0    |
|          | c_imag_read_2_read_fu_32 |    0    |    0    |
|   read   | c_real_read_2_read_fu_38 |    0    |    0    |
|          | b_imag_read_2_read_fu_44 |    0    |    0    |
|          | b_real_read_2_read_fu_50 |    0    |    0    |
|          | a_imag_read_2_read_fu_56 |    0    |    0    |
|          | a_real_read_2_read_fu_62 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |        mrv_fu_164        |    0    |    0    |
|          |       mrv_1_fu_170       |    0    |    0    |
|          |       mrv_2_fu_176       |    0    |    0    |
|insertvalue|       mrv_3_fu_182       |    0    |    0    |
|          |       mrv_4_fu_188       |    0    |    0    |
|          |       mrv_5_fu_194       |    0    |    0    |
|          |       mrv_6_fu_200       |    0    |    0    |
|          |       mrv_7_fu_206       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   368   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   368  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   368  |
+-----------+--------+--------+
