/*
* R5FSS0_CORE0 INTERRUPT MAP. header file
*
* Copyright (C) 2015-2024 Texas Instruments Incorporated.
*  Redistribution and use in source and binary forms, with or without
*  modification, are permitted provided that the following conditions
*  are met:
*
*    Redistributions of source code must retain the above copyright
*    notice, this list of conditions and the following disclaimer.
*
*    Redistributions in binary form must reproduce the above copyright
*    notice, this list of conditions and the following disclaimer in the
*    documentation and/or other materials provided with the
*    distribution.
*
*    Neither the name of Texas Instruments Incorporated nor the names of
*    its contributors may be used to endorse or promote products derived
*    from this software without specific prior written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
*  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
*  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
*  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
*  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
*  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
*  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
*  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
*  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
*  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
*/
#ifndef SDLR_R5FSS0_CORE0_INTERRUPT_MAP_H_
#define SDLR_R5FSS0_CORE0_INTERRUPT_MAP_H_

#ifdef __cplusplus
extern "C"
{
#endif

/*
* List of intr sources for receiver: R5FSS0_CORE0
*/

#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM0_PR1_HOST_INTR_PEND_0      0U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM0_PR1_HOST_INTR_PEND_1      1U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM0_PR1_HOST_INTR_PEND_2      2U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM0_PR1_HOST_INTR_PEND_3      3U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM0_PR1_HOST_INTR_PEND_4      4U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM0_PR1_HOST_INTR_PEND_5      5U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM0_PR1_HOST_INTR_PEND_6      6U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM0_PR1_HOST_INTR_PEND_7      7U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM0_PR1_RX_SOF_INTR_REQ_0     8U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM0_PR1_RX_SOF_INTR_REQ_1     9U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM0_PR1_TX_SOF_INTR_REQ_0     10U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM0_PR1_TX_SOF_INTR_REQ_1     11U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM0_PR1_IEP0_CMP_INTR_REQ_0   12U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM0_PR1_IEP0_CMP_INTR_REQ_1   13U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM0_PR1_IEP0_CMP_INTR_REQ_2   14U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM0_PR1_IEP0_CMP_INTR_REQ_3   15U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM0_PR1_IEP0_CMP_INTR_REQ_4   16U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM0_PR1_IEP0_CMP_INTR_REQ_5   17U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM0_PR1_IEP0_CMP_INTR_REQ_6   18U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM0_PR1_IEP0_CMP_INTR_REQ_7   19U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM0_PR1_IEP0_CMP_INTR_REQ_8   20U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM0_PR1_IEP0_CMP_INTR_REQ_9   21U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM0_PR1_IEP0_CMP_INTR_REQ_10  22U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM0_PR1_IEP0_CMP_INTR_REQ_11  23U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM0_PR1_IEP0_CMP_INTR_REQ_12  24U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM0_PR1_IEP0_CMP_INTR_REQ_13  25U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM0_PR1_IEP0_CMP_INTR_REQ_14  26U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM0_PR1_IEP0_CMP_INTR_REQ_15  27U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM1_PR1_HOST_INTR_PEND_0      28U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM1_PR1_HOST_INTR_PEND_1      29U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM1_PR1_HOST_INTR_PEND_2      30U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM1_PR1_HOST_INTR_PEND_3      31U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM1_PR1_HOST_INTR_PEND_4      32U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM1_PR1_HOST_INTR_PEND_5      33U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM1_PR1_HOST_INTR_PEND_6      34U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM1_PR1_HOST_INTR_PEND_7      35U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM1_PR1_RX_SOF_INTR_REQ_0     36U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM1_PR1_RX_SOF_INTR_REQ_1     37U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM1_PR1_TX_SOF_INTR_REQ_0     38U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM1_PR1_TX_SOF_INTR_REQ_1     39U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM1_PR1_IEP0_CMP_INTR_REQ_0   40U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM1_PR1_IEP0_CMP_INTR_REQ_1   41U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM1_PR1_IEP0_CMP_INTR_REQ_2   42U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM1_PR1_IEP0_CMP_INTR_REQ_3   43U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM1_PR1_IEP0_CMP_INTR_REQ_4   44U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM1_PR1_IEP0_CMP_INTR_REQ_5   45U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM1_PR1_IEP0_CMP_INTR_REQ_6   46U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM1_PR1_IEP0_CMP_INTR_REQ_7   47U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM1_PR1_IEP0_CMP_INTR_REQ_8   48U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM1_PR1_IEP0_CMP_INTR_REQ_9   49U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM1_PR1_IEP0_CMP_INTR_REQ_10  50U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM1_PR1_IEP0_CMP_INTR_REQ_11  51U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM1_PR1_IEP0_CMP_INTR_REQ_12  52U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM1_PR1_IEP0_CMP_INTR_REQ_13  53U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM1_PR1_IEP0_CMP_INTR_REQ_14  54U
#define  SDL_R5FSS0_CORE0_INTR_PRU_ICSSM1_PR1_IEP0_CMP_INTR_REQ_15  55U
#define  SDL_R5FSS0_CORE0_INTR_CPSW0_FH_INTR                        56U
#define  SDL_R5FSS0_CORE0_INTR_CPSW0_TH_INTR                        57U
#define  SDL_R5FSS0_CORE0_INTR_CPSW0_TH_THRESH_INTR                 58U
#define  SDL_R5FSS0_CORE0_INTR_CPSW0_MISC_INTR                      59U
#define  SDL_R5FSS0_CORE0_CPSW0_CPTS_COMP                           60U
#define  SDL_R5FSS0_CORE0_INTR_LIN0_INTR_0                          61U
#define  SDL_R5FSS0_CORE0_INTR_LIN0_INTR_1                          62U
#define  SDL_R5FSS0_CORE0_INTR_LIN1_INTR_0                          63U
#define  SDL_R5FSS0_CORE0_INTR_LIN1_INTR_1                          64U
#define  SDL_R5FSS0_CORE0_INTR_LIN2_INTR_0                          65U
#define  SDL_R5FSS0_CORE0_INTR_LIN2_INTR_1                          66U
#define  SDL_R5FSS0_CORE0_INTR_MCAN0_EXT_TS_ROLLOVER_LVL_INT_0      67U
#define  SDL_R5FSS0_CORE0_INTR_MCAN0_MCAN_LVL_INT_0                 68U
#define  SDL_R5FSS0_CORE0_INTR_MCAN0_MCAN_LVL_INT_1                 69U
#define  SDL_R5FSS0_CORE0_INTR_MCAN1_EXT_TS_ROLLOVER_LVL_INT_0      70U
#define  SDL_R5FSS0_CORE0_INTR_MCAN1_MCAN_LVL_INT_0                 71U
#define  SDL_R5FSS0_CORE0_INTR_MCAN1_MCAN_LVL_INT_1                 72U
#define  SDL_R5FSS0_CORE0_INTR_UART0_IRQ                            73U
#define  SDL_R5FSS0_CORE0_INTR_UART1_IRQ                            74U
#define  SDL_R5FSS0_CORE0_INTR_UART2_IRQ                            75U
#define  SDL_R5FSS0_CORE0_INTR_UART3_IRQ                            76U
#define  SDL_R5FSS0_CORE0_INTR_UART4_IRQ                            77U
#define  SDL_R5FSS0_CORE0_INTR_UART5_IRQ                            78U
#define  SDL_R5FSS0_CORE0_INTR_I2C0_IRQ                             79U
#define  SDL_R5FSS0_CORE0_INTR_I2C1_IRQ                             80U
#define  SDL_R5FSS0_CORE0_INTR_I2C2_IRQ                             81U
#define  SDL_R5FSS0_CORE0_INTR_DTHE_SHA_S_INT                       82U
#define  SDL_R5FSS0_CORE0_INTR_DTHE_SHA_P_INT                       83U
#define  SDL_R5FSS0_CORE0_INTR_DTHE_TRNG_INT                        84U
#define  SDL_R5FSS0_CORE0_INTR_DTHE_PKEV4_INT                       85U
#define  SDL_R5FSS0_CORE0_INTR_DTHE_AES_S_INT                       86U
#define  SDL_R5FSS0_CORE0_INTR_DTHE_AES_P_INT                       87U
#define  SDL_R5FSS0_CORE0_INTR_OSPI0_INT                            88U
#define  SDL_R5FSS0_CORE0_INTR_TPCC0_INTG                           89U
#define  SDL_R5FSS0_CORE0_INTR_TPCC0_INT_0                          90U
#define  SDL_R5FSS0_CORE0_INTR_TPCC0_INT_1                          91U
#define  SDL_R5FSS0_CORE0_INTR_TPCC0_INT_2                          92U
#define  SDL_R5FSS0_CORE0_INTR_TPCC0_INT_3                          93U
#define  SDL_R5FSS0_CORE0_INTR_TPCC0_INT_4                          94U
#define  SDL_R5FSS0_CORE0_INTR_TPCC0_INT_5                          95U
#define  SDL_R5FSS0_CORE0_INTR_TPCC0_INT_6                          96U
#define  SDL_R5FSS0_CORE0_INTR_TPCC0_INT_7                          97U
#define  SDL_R5FSS0_CORE0_INTR_TPCC0_ERRINT                         98U
#define  SDL_R5FSS0_CORE0_INTR_TPCC0_MPINT                          99U
#define  SDL_R5FSS0_CORE0_INTR_TPTC0_ERINT_0                        100U
#define  SDL_R5FSS0_CORE0_INTR_TPTC0_ERINT_1                        101U
#define  SDL_R5FSS0_CORE0_INTR_MCRC0_INT                            102U
#define  SDL_R5FSS0_CORE0_INTR_MPU_ADDR_ERRAGG                      103U
#define  SDL_R5FSS0_CORE0_INTR_MPU_PROT_ERRAGG                      104U
#define  SDL_R5FSS0_CORE0_INTR_PBIST_DONE                           105U
#define  SDL_R5FSS0_CORE0_INTR_TPCC0_INTAGGR                        106U
#define  SDL_R5FSS0_CORE0_INTR_TPCC0_ERRAGGR                        107U
#define  SDL_R5FSS0_CORE0_INTR_DCC0_DONE                            108U
#define  SDL_R5FSS0_CORE0_INTR_DCC1_DONE                            109U
#define  SDL_R5FSS0_CORE0_INTR_DCC2_DONE                            110U
#define  SDL_R5FSS0_CORE0_INTR_DCC3_DONE                            111U
#define  SDL_R5FSS0_CORE0_INTR_MCSPI0_INTR                          112U
#define  SDL_R5FSS0_CORE0_INTR_MCSPI1_INTR                          113U
#define  SDL_R5FSS0_CORE0_INTR_MCSPI2_INTR                          114U
#define  SDL_R5FSS0_CORE0_INTR_MCSPI3_INTR                          115U
#define  SDL_USB20_MAIN0_INT                                        116U
#define  SDL_USB20_MAIN1_INT                                        117U
#define  SDL_USB20_MAIN2_INT                                        118U
#define  SDL_USB20_MAIN3_INT                                        119U
#define  SDL_USB20_MISC_INT                                         120U
#define  SDL_USB20_PHY_WAKEUP_WUOUT                                 121U
#define  SDL_USB20_SLVP_SWAKEUP                                     122U
#define  SDL_R5FSS0_CORE0_INTR_MMC0_INTR                            123U
#define  SDL_R5FSS0_CORE0_INTR_RTI0_INTR_0                          124U
#define  SDL_R5FSS0_CORE0_INTR_RTI0_INTR_1                          125U
#define  SDL_R5FSS0_CORE0_INTR_RTI0_INTR_2                          126U
#define  SDL_R5FSS0_CORE0_INTR_RTI0_INTR_3                          127U
#define  SDL_R5FSS0_CORE0_INTR_RTI0_OVERFLOW_INT0                   128U
#define  SDL_R5FSS0_CORE0_INTR_RTI0_OVERFLOW_INT1                   129U
#define  SDL_R5FSS0_CORE0_INTR_RTI1_INTR_0                          130U
#define  SDL_R5FSS0_CORE0_INTR_RTI1_INTR_1                          131U
#define  SDL_R5FSS0_CORE0_INTR_RTI1_INTR_2                          132U
#define  SDL_R5FSS0_CORE0_INTR_RTI1_INTR_3                          133U
#define  SDL_R5FSS0_CORE0_INTR_RTI1_OVERFLOW_INT0                   134U
#define  SDL_R5FSS0_CORE0_INTR_RTI1_OVERFLOW_INT1                   135U
#define  SDL_R5FSS0_CORE0_INTR_RTI2_INTR_0                          136U
#define  SDL_R5FSS0_CORE0_INTR_RTI2_INTR_1                          137U
#define  SDL_R5FSS0_CORE0_INTR_RTI2_INTR_2                          138U
#define  SDL_R5FSS0_CORE0_INTR_RTI2_INTR_3                          139U
#define  SDL_R5FSS0_CORE0_INTR_RTI2_OVERFLOW_INT0                   110U
#define  SDL_R5FSS0_CORE0_INTR_RTI2_OVERFLOW_INT1                   141U
#define  SDL_R5FSS0_CORE0_INTR_RTI3_INTR_0                          142U
#define  SDL_R5FSS0_CORE0_INTR_RTI3_INTR_1                          143U
#define  SDL_R5FSS0_CORE0_INTR_RTI3_INTR_2                          144U
#define  SDL_R5FSS0_CORE0_INTR_RTI3_INTR_3                          145U
#define  SDL_R5FSS0_CORE0_INTR_RTI3_OVERFLOW_INT0                   146U
#define  SDL_R5FSS0_CORE0_INTR_RTI3_OVERFLOW_INT1                   147U
#define  SDL_R5FSS0_CORE0_INTR_ESM0_ESM_INT_CFG                     148U
#define  SDL_R5FSS0_CORE0_INTR_ESM0_ESM_INT_HI                      149U
#define  SDL_R5FSS0_CORE0_INTR_ESM0_ESM_INT_LOW                     150U
#define  SDL_R5FSS0_CORE0_INTR_ERRPIN_MON_LVL_INTR                  151U
#define  SDL_R5FSS0_CORE0_INTR_MMR_ACC_ERRAGG                       152U
#define  SDL_R5FSS0_CORE0_INTR_SW_IRQ                               153U
#define  SDL_R5FSS0_CORE0_INTR_RTI_WDT0_NMI                         154U
#define  SDL_R5FSS0_CORE0_INTR_DEBUGSS_TXDATA_AVAIL                 155U
#define  SDL_R5FSS0_CORE0_INTR_TSENSE_H                             156U
#define  SDL_R5FSS0_CORE0_INTR_TSENSE_L                             157U
#define  SDL_R5FSS0_CORE0_INTR_MBOX_READ_REQ                        158U
#define  SDL_R5FSS0_CORE0_INTR_MBOX_READ_ACK                        159U
#define  SDL_R5FSS0_CORE0_INTR_SOC_TIMESYNCXBAR1_OUT_2              160U
#define  SDL_R5FSS0_CORE0_INTR_SOC_TIMESYNCXBAR1_OUT_3              161U
#define  SDL_R5FSS0_CORE0_INTR_SOC_TIMESYNCXBAR1_OUT_4              162U
#define  SDL_R5FSS0_CORE0_INTR_SOC_TIMESYNCXBAR1_OUT_5              163U
#define  SDL_R5FSS0_CORE0_INTR_GPIO_INTRXBAR_OUT_14                 164U
#define  SDL_R5FSS0_CORE0_INTR_GPIO_INTRXBAR_OUT_15                 165U
#define  SDL_R5FSS0_CORE0_INTR_GPIO_INTRXBAR_OUT_16                 166U
#define  SDL_R5FSS0_CORE0_INTR_GPIO_INTRXBAR_OUT_17                 167U
#define  SDL_R5FSS0_CORE0_CONTROLSS_INTRXBAR0_OUT_0                 168U
#define  SDL_R5FSS0_CORE0_CONTROLSS_INTRXBAR0_OUT_1                 169U
#define  SDL_R5FSS0_CORE0_CONTROLSS_INTRXBAR0_OUT_2                 170U
#define  SDL_R5FSS0_CORE0_CONTROLSS_INTRXBAR0_OUT_3                 171U
#define  SDL_R5FSS0_CORE0_CONTROLSS_INTRXBAR0_OUT_4                 172U
#define  SDL_R5FSS0_CORE0_CONTROLSS_INTRXBAR0_OUT_5                 173U
#define  SDL_R5FSS0_CORE0_CONTROLSS_INTRXBAR0_OUT_6                 174U
#define  SDL_R5FSS0_CORE0_CONTROLSS_INTRXBAR0_OUT_7                 175U
#define  SDL_R5FSS0_CORE0_CONTROLSS_INTRXBAR0_OUT_8                 176U
#define  SDL_R5FSS0_CORE0_CONTROLSS_INTRXBAR0_OUT_9                 177U
#define  SDL_R5FSS0_CORE0_CONTROLSS_INTRXBAR0_OUT_10                178U
#define  SDL_R5FSS0_CORE0_CONTROLSS_INTRXBAR0_OUT_11                179U
#define  SDL_R5FSS0_CORE0_CONTROLSS_INTRXBAR0_OUT_12                180U
#define  SDL_R5FSS0_CORE0_CONTROLSS_INTRXBAR0_OUT_13                181U
#define  SDL_R5FSS0_CORE0_CONTROLSS_INTRXBAR0_OUT_14                182U
#define  SDL_R5FSS0_CORE0_CONTROLSS_INTRXBAR0_OUT_15                183U
#define  SDL_R5FSS0_CORE0_CONTROLSS_INTRXBAR0_OUT_16                184U
#define  SDL_R5FSS0_CORE0_CONTROLSS_INTRXBAR0_OUT_17                185U
#define  SDL_R5FSS0_CORE0_CONTROLSS_INTRXBAR0_OUT_18                186U
#define  SDL_R5FSS0_CORE0_CONTROLSS_INTRXBAR0_OUT_19                187U
#define  SDL_R5FSS0_CORE0_CONTROLSS_INTRXBAR0_OUT_20                188U
#define  SDL_R5FSS0_CORE0_CONTROLSS_INTRXBAR0_OUT_21                189U
#define  SDL_R5FSS0_CORE0_CONTROLSS_INTRXBAR0_OUT_22                190U
#define  SDL_R5FSS0_CORE0_CONTROLSS_INTRXBAR0_OUT_23                191U
#define  SDL_R5FSS0_CORE0_CONTROLSS_INTRXBAR0_OUT_24                192U
#define  SDL_R5FSS0_CORE0_CONTROLSS_INTRXBAR0_OUT_25                193U
#define  SDL_R5FSS0_CORE0_CONTROLSS_INTRXBAR0_OUT_26                194U
#define  SDL_R5FSS0_CORE0_CONTROLSS_INTRXBAR0_OUT_27                195U
#define  SDL_R5FSS0_CORE0_CONTROLSS_INTRXBAR0_OUT_28                196U
#define  SDL_R5FSS0_CORE0_CONTROLSS_INTRXBAR0_OUT_29                197U
#define  SDL_R5FSS0_CORE0_CONTROLSS_INTRXBAR0_OUT_30                198U
#define  SDL_R5FSS0_CORE0_CONTROLSS_INTRXBAR0_OUT_31                199U
#define  SDL_R5FSS0_CORE0_INTR_FSS_VBUSM_TIMEOUT                    200U
#define  SDL_R5FSS0_CORE0_INTR_OTFA_ERROR                           201U
#define  SDL_R5FSS0_CORE0_INTR_FOTA_STAT_INTR                       202U
#define  SDL_R5FSS0_CORE0_INTR_FOTA_STAT_ERR_INTR	                203U
#define  SDL_R5FSS0_CORE0_INTR_R5SS0_COMMRX_0                       204U
#define  SDL_R5FSS0_CORE0_INTR_R5SS0_COMMTX_0                       205U
#define  SDL_R5FSS0_CORE0_INTR_R5SS0_CPU0_CTI_INT                   206U
#define  SDL_R5FSS0_CORE0_INTR_R5SS0_CPU1_CTI_INT                   207U
#define  SDL_R5FSS0_CORE0_INTR_R5SS0_CPU0_VALFIQ                    208U
#define  SDL_R5FSS0_CORE0_INTR_R5SS0_CPU0_VALIRQ                    209U
#define  SDL_R5FSS0_CORE0_INTR_R5SS0_LIVELOCK_1                     210U
#define  SDL_R5FSS0_CORE0_INTR_R5SS1_LIVELOCK_1                     211U
#define  SDL_R5FSS0_CORE0_INTR_R5SS0_CORE0_FPU_EXP                  212U
#define  SDL_R5FSS0_CORE0_INTR_AHB_WRITE_ERR                        213U
#define  SDL_R5FSS0_CORE0_INTR_R5SS0_CPU0_RL2_ERR_INTR              214U
#define  SDL_R5FSS0_CORE0_INTR_R5SS0_CPU1_RL2_ERR_INTR              215U
#define  SDL_R5FSS0_CORE0_INTR_R5SS0_CPU0_TMU_LVF                   216U
#define  SDL_R5FSS0_CORE0_INTR_R5SS0_CPU0_TMU_LUF                   217U
#define  SDL_R5FSS0_CORE0_INTR_R5SS0_CPU0_PMU_INT                   218U
#define  SDL_R5FSS0_CORE0_GPMC_SINTR                                219U
#define  SDL_R5FSS0_CORE0_ELM_SINTR                                 220U
#define  SDL_R5FSS0_CORE0_INTR_OSPI1_INT                            221U
#define  SDL_R5FSS0_CORE0_INTR_R5SS0_CPU1_PMU_INT                   222U


#ifdef __cplusplus
}
#endif
#endif /* SDL_R5FSS0_CORE0_INTERRUPT_MAP_H_ */
