Library IEEE;
use IEEE.STD.LOGIC_1164.ALL;

entity ej_combinacional is 
Port (SW1 : in STD_LOGIC;
		SW2 : in STD_LOGIC;
		LED : out STD_LOGIC);
end ej_combinacional;

architecture Behavioral of ej_combinacional is

begin

LED <= not (SW1 AND SW2);

END Behavioral;