$date
	Mon Nov 24 13:20:56 2025
$end
$version
	QuestaSim Version 2023.3
$end
$timescale
	1ps
$end
$scope module counter_tb $end
$var reg 1 ! clk $end
$var reg 1 " enable $end
$var reg 1 # rst $end
$var reg 4 $ count [3:0] $end
$scope module DUT $end
$var wire 1 % FPGA_clk $end
$var wire 1 & enable $end
$var wire 1 ' rst $end
$var reg 4 ( count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0 !
b0 "
b1 #
b0 $
0%
0&
1'
b0 (
b0 !
b0 "
b1 #
0&
0%
1'
b0 (
b0 $
#5000
b1 !
1%
#10000
b0 !
0%
#15000
b1 !
1%
b0 #
0'
#20000
b0 !
0%
#25000
b1 !
1%
#30000
b0 !
0%
#35000
b1 !
1%
b1 "
1&
#40000
b0 !
0%
#45000
b1 !
1%
b1 (
b1 $
#50000
b0 !
0%
#55000
b1 !
1%
b10 (
b0 "
b10 $
0&
#60000
b0 !
0%
#65000
b1 !
1%
b1 "
1&
#70000
b0 !
0%
#75000
b1 !
1%
b11 (
b11 $
#80000
b0 !
0%
#85000
b1 !
1%
b100 (
b0 "
b100 $
0&
#90000
b0 !
0%
#95000
b1 !
1%
b1 "
1&
#100000
b0 !
0%
#105000
b1 !
1%
b101 (
b101 $
#110000
b0 !
0%
#115000
b1 !
1%
b110 (
b0 "
b110 $
0&
#120000
b0 !
0%
#125000
b1 !
1%
b1 "
1&
#130000
b0 !
0%
#135000
b1 !
1%
b111 (
b111 $
#140000
b0 !
0%
#145000
b1 !
1%
b1000 (
b0 "
b1000 $
0&
#150000
b0 !
0%
#155000
b1 !
1%
b1 "
1&
#160000
b0 !
0%
#165000
b1 !
1%
b1001 (
b1001 $
#170000
b0 !
0%
#175000
b1 !
1%
b1010 (
b0 "
b1010 $
0&
#180000
b0 !
0%
#185000
b1 !
1%
b1 "
1&
#190000
b0 !
0%
#195000
b1 !
1%
b1011 (
b1011 $
#200000
b0 !
0%
#205000
b1 !
1%
b1100 (
b0 "
b1100 $
0&
#210000
b0 !
0%
#215000
b1 !
1%
b1 "
1&
#220000
b0 !
0%
#225000
b1 !
1%
b1101 (
b1101 $
#230000
b0 !
0%
#235000
b1 !
1%
b1110 (
b0 "
b1110 $
0&
#240000
b0 !
0%
#245000
b1 !
1%
b1 "
1&
#250000
b0 !
0%
#255000
b1 !
1%
b1111 (
b1111 $
#260000
b0 !
0%
#265000
b1 !
1%
b0 (
b0 "
b0 $
0&
#270000
b0 !
0%
#275000
b1 !
1%
b1 "
1&
#280000
b0 !
0%
#285000
b1 !
1%
b1 (
b1 $
#290000
b0 !
0%
#295000
b1 !
1%
b10 (
b0 "
b10 $
0&
#300000
b0 !
0%
#305000
b1 !
1%
b1 "
1&
#310000
b0 !
0%
#315000
b1 !
1%
b11 (
b11 $
#320000
b0 !
0%
#325000
b1 !
1%
b100 (
b100 $
#330000
b0 !
0%
