<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="1">
  <probeset name="xc7z020_1" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="5"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/P_next[4]"/>
        <net name="design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/P_next[3]"/>
        <net name="design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/P_next[2]"/>
        <net name="design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/P_next[1]"/>
        <net name="design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/P_next[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="5"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/P[4]"/>
        <net name="design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/P[3]"/>
        <net name="design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/P[2]"/>
        <net name="design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/P[1]"/>
        <net name="design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/P[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_index[15]"/>
        <net name="u_ila_0_index[14]"/>
        <net name="u_ila_0_index[13]"/>
        <net name="u_ila_0_index[12]"/>
        <net name="u_ila_0_index[11]"/>
        <net name="u_ila_0_index[10]"/>
        <net name="u_ila_0_index[9]"/>
        <net name="u_ila_0_index[8]"/>
        <net name="u_ila_0_index[7]"/>
        <net name="u_ila_0_index[6]"/>
        <net name="u_ila_0_index[5]"/>
        <net name="u_ila_0_index[4]"/>
        <net name="u_ila_0_index[3]"/>
        <net name="u_ila_0_index[2]"/>
        <net name="u_ila_0_index[1]"/>
        <net name="u_ila_0_index[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="16"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/index[31]"/>
        <net name="design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/index[30]"/>
        <net name="design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/index[29]"/>
        <net name="design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/index[28]"/>
        <net name="design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/index[27]"/>
        <net name="design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/index[26]"/>
        <net name="design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/index[25]"/>
        <net name="design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/index[24]"/>
        <net name="design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/index[23]"/>
        <net name="design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/index[22]"/>
        <net name="design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/index[21]"/>
        <net name="design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/index[20]"/>
        <net name="design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/index[19]"/>
        <net name="design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/index[18]"/>
        <net name="design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/index[17]"/>
        <net name="design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/index[16]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
