
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//rfkill_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401a50 <.init>:
  401a50:	stp	x29, x30, [sp, #-16]!
  401a54:	mov	x29, sp
  401a58:	bl	40272c <ferror@plt+0x7bc>
  401a5c:	ldp	x29, x30, [sp], #16
  401a60:	ret

Disassembly of section .plt:

0000000000401a70 <memcpy@plt-0x20>:
  401a70:	stp	x16, x30, [sp, #-16]!
  401a74:	adrp	x16, 418000 <ferror@plt+0x16090>
  401a78:	ldr	x17, [x16, #4088]
  401a7c:	add	x16, x16, #0xff8
  401a80:	br	x17
  401a84:	nop
  401a88:	nop
  401a8c:	nop

0000000000401a90 <memcpy@plt>:
  401a90:	adrp	x16, 419000 <ferror@plt+0x17090>
  401a94:	ldr	x17, [x16]
  401a98:	add	x16, x16, #0x0
  401a9c:	br	x17

0000000000401aa0 <scols_column_set_json_type@plt>:
  401aa0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401aa4:	ldr	x17, [x16, #8]
  401aa8:	add	x16, x16, #0x8
  401aac:	br	x17

0000000000401ab0 <_exit@plt>:
  401ab0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401ab4:	ldr	x17, [x16, #16]
  401ab8:	add	x16, x16, #0x10
  401abc:	br	x17

0000000000401ac0 <strtoul@plt>:
  401ac0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401ac4:	ldr	x17, [x16, #24]
  401ac8:	add	x16, x16, #0x18
  401acc:	br	x17

0000000000401ad0 <strlen@plt>:
  401ad0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401ad4:	ldr	x17, [x16, #32]
  401ad8:	add	x16, x16, #0x20
  401adc:	br	x17

0000000000401ae0 <fputs@plt>:
  401ae0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401ae4:	ldr	x17, [x16, #40]
  401ae8:	add	x16, x16, #0x28
  401aec:	br	x17

0000000000401af0 <syslog@plt>:
  401af0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401af4:	ldr	x17, [x16, #48]
  401af8:	add	x16, x16, #0x30
  401afc:	br	x17

0000000000401b00 <exit@plt>:
  401b00:	adrp	x16, 419000 <ferror@plt+0x17090>
  401b04:	ldr	x17, [x16, #56]
  401b08:	add	x16, x16, #0x38
  401b0c:	br	x17

0000000000401b10 <dup@plt>:
  401b10:	adrp	x16, 419000 <ferror@plt+0x17090>
  401b14:	ldr	x17, [x16, #64]
  401b18:	add	x16, x16, #0x40
  401b1c:	br	x17

0000000000401b20 <scols_line_refer_data@plt>:
  401b20:	adrp	x16, 419000 <ferror@plt+0x17090>
  401b24:	ldr	x17, [x16, #72]
  401b28:	add	x16, x16, #0x48
  401b2c:	br	x17

0000000000401b30 <strtoll@plt>:
  401b30:	adrp	x16, 419000 <ferror@plt+0x17090>
  401b34:	ldr	x17, [x16, #80]
  401b38:	add	x16, x16, #0x50
  401b3c:	br	x17

0000000000401b40 <strtod@plt>:
  401b40:	adrp	x16, 419000 <ferror@plt+0x17090>
  401b44:	ldr	x17, [x16, #88]
  401b48:	add	x16, x16, #0x58
  401b4c:	br	x17

0000000000401b50 <scols_table_enable_noheadings@plt>:
  401b50:	adrp	x16, 419000 <ferror@plt+0x17090>
  401b54:	ldr	x17, [x16, #96]
  401b58:	add	x16, x16, #0x60
  401b5c:	br	x17

0000000000401b60 <scols_table_new_column@plt>:
  401b60:	adrp	x16, 419000 <ferror@plt+0x17090>
  401b64:	ldr	x17, [x16, #104]
  401b68:	add	x16, x16, #0x68
  401b6c:	br	x17

0000000000401b70 <localtime_r@plt>:
  401b70:	adrp	x16, 419000 <ferror@plt+0x17090>
  401b74:	ldr	x17, [x16, #112]
  401b78:	add	x16, x16, #0x70
  401b7c:	br	x17

0000000000401b80 <strftime@plt>:
  401b80:	adrp	x16, 419000 <ferror@plt+0x17090>
  401b84:	ldr	x17, [x16, #120]
  401b88:	add	x16, x16, #0x78
  401b8c:	br	x17

0000000000401b90 <closelog@plt>:
  401b90:	adrp	x16, 419000 <ferror@plt+0x17090>
  401b94:	ldr	x17, [x16, #128]
  401b98:	add	x16, x16, #0x80
  401b9c:	br	x17

0000000000401ba0 <__cxa_atexit@plt>:
  401ba0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401ba4:	ldr	x17, [x16, #136]
  401ba8:	add	x16, x16, #0x88
  401bac:	br	x17

0000000000401bb0 <fputc@plt>:
  401bb0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401bb4:	ldr	x17, [x16, #144]
  401bb8:	add	x16, x16, #0x90
  401bbc:	br	x17

0000000000401bc0 <scols_table_enable_raw@plt>:
  401bc0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401bc4:	ldr	x17, [x16, #152]
  401bc8:	add	x16, x16, #0x98
  401bcc:	br	x17

0000000000401bd0 <strptime@plt>:
  401bd0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401bd4:	ldr	x17, [x16, #160]
  401bd8:	add	x16, x16, #0xa0
  401bdc:	br	x17

0000000000401be0 <snprintf@plt>:
  401be0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401be4:	ldr	x17, [x16, #168]
  401be8:	add	x16, x16, #0xa8
  401bec:	br	x17

0000000000401bf0 <localeconv@plt>:
  401bf0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401bf4:	ldr	x17, [x16, #176]
  401bf8:	add	x16, x16, #0xb0
  401bfc:	br	x17

0000000000401c00 <fileno@plt>:
  401c00:	adrp	x16, 419000 <ferror@plt+0x17090>
  401c04:	ldr	x17, [x16, #184]
  401c08:	add	x16, x16, #0xb8
  401c0c:	br	x17

0000000000401c10 <fclose@plt>:
  401c10:	adrp	x16, 419000 <ferror@plt+0x17090>
  401c14:	ldr	x17, [x16, #192]
  401c18:	add	x16, x16, #0xc0
  401c1c:	br	x17

0000000000401c20 <fopen@plt>:
  401c20:	adrp	x16, 419000 <ferror@plt+0x17090>
  401c24:	ldr	x17, [x16, #200]
  401c28:	add	x16, x16, #0xc8
  401c2c:	br	x17

0000000000401c30 <time@plt>:
  401c30:	adrp	x16, 419000 <ferror@plt+0x17090>
  401c34:	ldr	x17, [x16, #208]
  401c38:	add	x16, x16, #0xd0
  401c3c:	br	x17

0000000000401c40 <malloc@plt>:
  401c40:	adrp	x16, 419000 <ferror@plt+0x17090>
  401c44:	ldr	x17, [x16, #216]
  401c48:	add	x16, x16, #0xd8
  401c4c:	br	x17

0000000000401c50 <open@plt>:
  401c50:	adrp	x16, 419000 <ferror@plt+0x17090>
  401c54:	ldr	x17, [x16, #224]
  401c58:	add	x16, x16, #0xe0
  401c5c:	br	x17

0000000000401c60 <poll@plt>:
  401c60:	adrp	x16, 419000 <ferror@plt+0x17090>
  401c64:	ldr	x17, [x16, #232]
  401c68:	add	x16, x16, #0xe8
  401c6c:	br	x17

0000000000401c70 <__strtol_internal@plt>:
  401c70:	adrp	x16, 419000 <ferror@plt+0x17090>
  401c74:	ldr	x17, [x16, #240]
  401c78:	add	x16, x16, #0xf0
  401c7c:	br	x17

0000000000401c80 <strncmp@plt>:
  401c80:	adrp	x16, 419000 <ferror@plt+0x17090>
  401c84:	ldr	x17, [x16, #248]
  401c88:	add	x16, x16, #0xf8
  401c8c:	br	x17

0000000000401c90 <bindtextdomain@plt>:
  401c90:	adrp	x16, 419000 <ferror@plt+0x17090>
  401c94:	ldr	x17, [x16, #256]
  401c98:	add	x16, x16, #0x100
  401c9c:	br	x17

0000000000401ca0 <__libc_start_main@plt>:
  401ca0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401ca4:	ldr	x17, [x16, #264]
  401ca8:	add	x16, x16, #0x108
  401cac:	br	x17

0000000000401cb0 <fgetc@plt>:
  401cb0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401cb4:	ldr	x17, [x16, #272]
  401cb8:	add	x16, x16, #0x110
  401cbc:	br	x17

0000000000401cc0 <gettimeofday@plt>:
  401cc0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401cc4:	ldr	x17, [x16, #280]
  401cc8:	add	x16, x16, #0x118
  401ccc:	br	x17

0000000000401cd0 <gmtime_r@plt>:
  401cd0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401cd4:	ldr	x17, [x16, #288]
  401cd8:	add	x16, x16, #0x120
  401cdc:	br	x17

0000000000401ce0 <scols_new_table@plt>:
  401ce0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401ce4:	ldr	x17, [x16, #296]
  401ce8:	add	x16, x16, #0x128
  401cec:	br	x17

0000000000401cf0 <__strtoul_internal@plt>:
  401cf0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401cf4:	ldr	x17, [x16, #304]
  401cf8:	add	x16, x16, #0x130
  401cfc:	br	x17

0000000000401d00 <strdup@plt>:
  401d00:	adrp	x16, 419000 <ferror@plt+0x17090>
  401d04:	ldr	x17, [x16, #312]
  401d08:	add	x16, x16, #0x138
  401d0c:	br	x17

0000000000401d10 <scols_table_new_line@plt>:
  401d10:	adrp	x16, 419000 <ferror@plt+0x17090>
  401d14:	ldr	x17, [x16, #320]
  401d18:	add	x16, x16, #0x140
  401d1c:	br	x17

0000000000401d20 <scols_unref_table@plt>:
  401d20:	adrp	x16, 419000 <ferror@plt+0x17090>
  401d24:	ldr	x17, [x16, #328]
  401d28:	add	x16, x16, #0x148
  401d2c:	br	x17

0000000000401d30 <close@plt>:
  401d30:	adrp	x16, 419000 <ferror@plt+0x17090>
  401d34:	ldr	x17, [x16, #336]
  401d38:	add	x16, x16, #0x150
  401d3c:	br	x17

0000000000401d40 <__gmon_start__@plt>:
  401d40:	adrp	x16, 419000 <ferror@plt+0x17090>
  401d44:	ldr	x17, [x16, #344]
  401d48:	add	x16, x16, #0x158
  401d4c:	br	x17

0000000000401d50 <mktime@plt>:
  401d50:	adrp	x16, 419000 <ferror@plt+0x17090>
  401d54:	ldr	x17, [x16, #352]
  401d58:	add	x16, x16, #0x160
  401d5c:	br	x17

0000000000401d60 <write@plt>:
  401d60:	adrp	x16, 419000 <ferror@plt+0x17090>
  401d64:	ldr	x17, [x16, #360]
  401d68:	add	x16, x16, #0x168
  401d6c:	br	x17

0000000000401d70 <abort@plt>:
  401d70:	adrp	x16, 419000 <ferror@plt+0x17090>
  401d74:	ldr	x17, [x16, #368]
  401d78:	add	x16, x16, #0x170
  401d7c:	br	x17

0000000000401d80 <openlog@plt>:
  401d80:	adrp	x16, 419000 <ferror@plt+0x17090>
  401d84:	ldr	x17, [x16, #376]
  401d88:	add	x16, x16, #0x178
  401d8c:	br	x17

0000000000401d90 <access@plt>:
  401d90:	adrp	x16, 419000 <ferror@plt+0x17090>
  401d94:	ldr	x17, [x16, #384]
  401d98:	add	x16, x16, #0x180
  401d9c:	br	x17

0000000000401da0 <textdomain@plt>:
  401da0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401da4:	ldr	x17, [x16, #392]
  401da8:	add	x16, x16, #0x188
  401dac:	br	x17

0000000000401db0 <getopt_long@plt>:
  401db0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401db4:	ldr	x17, [x16, #400]
  401db8:	add	x16, x16, #0x190
  401dbc:	br	x17

0000000000401dc0 <strcmp@plt>:
  401dc0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401dc4:	ldr	x17, [x16, #408]
  401dc8:	add	x16, x16, #0x198
  401dcc:	br	x17

0000000000401dd0 <warn@plt>:
  401dd0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401dd4:	ldr	x17, [x16, #416]
  401dd8:	add	x16, x16, #0x1a0
  401ddc:	br	x17

0000000000401de0 <__ctype_b_loc@plt>:
  401de0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401de4:	ldr	x17, [x16, #424]
  401de8:	add	x16, x16, #0x1a8
  401dec:	br	x17

0000000000401df0 <strtol@plt>:
  401df0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401df4:	ldr	x17, [x16, #432]
  401df8:	add	x16, x16, #0x1b0
  401dfc:	br	x17

0000000000401e00 <free@plt>:
  401e00:	adrp	x16, 419000 <ferror@plt+0x17090>
  401e04:	ldr	x17, [x16, #440]
  401e08:	add	x16, x16, #0x1b8
  401e0c:	br	x17

0000000000401e10 <scols_table_enable_json@plt>:
  401e10:	adrp	x16, 419000 <ferror@plt+0x17090>
  401e14:	ldr	x17, [x16, #448]
  401e18:	add	x16, x16, #0x1c0
  401e1c:	br	x17

0000000000401e20 <strncasecmp@plt>:
  401e20:	adrp	x16, 419000 <ferror@plt+0x17090>
  401e24:	ldr	x17, [x16, #456]
  401e28:	add	x16, x16, #0x1c8
  401e2c:	br	x17

0000000000401e30 <vasprintf@plt>:
  401e30:	adrp	x16, 419000 <ferror@plt+0x17090>
  401e34:	ldr	x17, [x16, #464]
  401e38:	add	x16, x16, #0x1d0
  401e3c:	br	x17

0000000000401e40 <strndup@plt>:
  401e40:	adrp	x16, 419000 <ferror@plt+0x17090>
  401e44:	ldr	x17, [x16, #472]
  401e48:	add	x16, x16, #0x1d8
  401e4c:	br	x17

0000000000401e50 <strspn@plt>:
  401e50:	adrp	x16, 419000 <ferror@plt+0x17090>
  401e54:	ldr	x17, [x16, #480]
  401e58:	add	x16, x16, #0x1e0
  401e5c:	br	x17

0000000000401e60 <strchr@plt>:
  401e60:	adrp	x16, 419000 <ferror@plt+0x17090>
  401e64:	ldr	x17, [x16, #488]
  401e68:	add	x16, x16, #0x1e8
  401e6c:	br	x17

0000000000401e70 <fcntl@plt>:
  401e70:	adrp	x16, 419000 <ferror@plt+0x17090>
  401e74:	ldr	x17, [x16, #496]
  401e78:	add	x16, x16, #0x1f0
  401e7c:	br	x17

0000000000401e80 <fflush@plt>:
  401e80:	adrp	x16, 419000 <ferror@plt+0x17090>
  401e84:	ldr	x17, [x16, #504]
  401e88:	add	x16, x16, #0x1f8
  401e8c:	br	x17

0000000000401e90 <scols_print_table@plt>:
  401e90:	adrp	x16, 419000 <ferror@plt+0x17090>
  401e94:	ldr	x17, [x16, #512]
  401e98:	add	x16, x16, #0x200
  401e9c:	br	x17

0000000000401ea0 <warnx@plt>:
  401ea0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401ea4:	ldr	x17, [x16, #520]
  401ea8:	add	x16, x16, #0x208
  401eac:	br	x17

0000000000401eb0 <read@plt>:
  401eb0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401eb4:	ldr	x17, [x16, #528]
  401eb8:	add	x16, x16, #0x210
  401ebc:	br	x17

0000000000401ec0 <dcgettext@plt>:
  401ec0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401ec4:	ldr	x17, [x16, #536]
  401ec8:	add	x16, x16, #0x218
  401ecc:	br	x17

0000000000401ed0 <errx@plt>:
  401ed0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401ed4:	ldr	x17, [x16, #544]
  401ed8:	add	x16, x16, #0x220
  401edc:	br	x17

0000000000401ee0 <strcspn@plt>:
  401ee0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401ee4:	ldr	x17, [x16, #552]
  401ee8:	add	x16, x16, #0x228
  401eec:	br	x17

0000000000401ef0 <printf@plt>:
  401ef0:	adrp	x16, 419000 <ferror@plt+0x17090>
  401ef4:	ldr	x17, [x16, #560]
  401ef8:	add	x16, x16, #0x230
  401efc:	br	x17

0000000000401f00 <__assert_fail@plt>:
  401f00:	adrp	x16, 419000 <ferror@plt+0x17090>
  401f04:	ldr	x17, [x16, #568]
  401f08:	add	x16, x16, #0x238
  401f0c:	br	x17

0000000000401f10 <__errno_location@plt>:
  401f10:	adrp	x16, 419000 <ferror@plt+0x17090>
  401f14:	ldr	x17, [x16, #576]
  401f18:	add	x16, x16, #0x240
  401f1c:	br	x17

0000000000401f20 <fprintf@plt>:
  401f20:	adrp	x16, 419000 <ferror@plt+0x17090>
  401f24:	ldr	x17, [x16, #584]
  401f28:	add	x16, x16, #0x248
  401f2c:	br	x17

0000000000401f30 <fgets@plt>:
  401f30:	adrp	x16, 419000 <ferror@plt+0x17090>
  401f34:	ldr	x17, [x16, #592]
  401f38:	add	x16, x16, #0x250
  401f3c:	br	x17

0000000000401f40 <scols_init_debug@plt>:
  401f40:	adrp	x16, 419000 <ferror@plt+0x17090>
  401f44:	ldr	x17, [x16, #600]
  401f48:	add	x16, x16, #0x258
  401f4c:	br	x17

0000000000401f50 <err@plt>:
  401f50:	adrp	x16, 419000 <ferror@plt+0x17090>
  401f54:	ldr	x17, [x16, #608]
  401f58:	add	x16, x16, #0x260
  401f5c:	br	x17

0000000000401f60 <setlocale@plt>:
  401f60:	adrp	x16, 419000 <ferror@plt+0x17090>
  401f64:	ldr	x17, [x16, #616]
  401f68:	add	x16, x16, #0x268
  401f6c:	br	x17

0000000000401f70 <ferror@plt>:
  401f70:	adrp	x16, 419000 <ferror@plt+0x17090>
  401f74:	ldr	x17, [x16, #624]
  401f78:	add	x16, x16, #0x270
  401f7c:	br	x17

Disassembly of section .text:

0000000000401f80 <.text>:
  401f80:	stp	x29, x30, [sp, #-208]!
  401f84:	mov	x29, sp
  401f88:	stp	x19, x20, [sp, #16]
  401f8c:	adrp	x19, 406000 <ferror@plt+0x4090>
  401f90:	add	x19, x19, #0xe98
  401f94:	stp	x21, x22, [sp, #32]
  401f98:	mov	w21, w0
  401f9c:	mov	x22, x1
  401fa0:	mov	w0, #0x6                   	// #6
  401fa4:	adrp	x1, 406000 <ferror@plt+0x4090>
  401fa8:	add	x1, x1, #0x8b0
  401fac:	stp	x23, x24, [sp, #48]
  401fb0:	adrp	x20, 407000 <ferror@plt+0x5090>
  401fb4:	stp	x25, x26, [sp, #64]
  401fb8:	add	x20, x20, #0x140
  401fbc:	adrp	x23, 406000 <ferror@plt+0x4090>
  401fc0:	stp	x27, x28, [sp, #80]
  401fc4:	add	x23, x23, #0xf28
  401fc8:	add	x27, x20, #0x2a0
  401fcc:	str	xzr, [sp, #104]
  401fd0:	mov	x25, #0x0                   	// #0
  401fd4:	stp	xzr, xzr, [sp, #128]
  401fd8:	bl	401f60 <setlocale@plt>
  401fdc:	adrp	x1, 406000 <ferror@plt+0x4090>
  401fe0:	add	x1, x1, #0xe80
  401fe4:	mov	x0, x19
  401fe8:	bl	401c90 <bindtextdomain@plt>
  401fec:	mov	w24, #0x0                   	// #0
  401ff0:	mov	x0, x19
  401ff4:	adrp	x26, 419000 <ferror@plt+0x17090>
  401ff8:	bl	401da0 <textdomain@plt>
  401ffc:	adrp	x0, 402000 <ferror@plt+0x90>
  402000:	add	x0, x0, #0xf48
  402004:	bl	406828 <ferror@plt+0x48b8>
  402008:	mov	x3, x27
  40200c:	mov	x2, x23
  402010:	mov	x1, x22
  402014:	mov	w0, w21
  402018:	mov	x4, #0x0                   	// #0
  40201c:	bl	401db0 <getopt_long@plt>
  402020:	mov	w19, w0
  402024:	cmn	w0, #0x1
  402028:	b.eq	4021c0 <ferror@plt+0x250>  // b.none
  40202c:	cmp	w0, #0x49
  402030:	mov	w4, #0x4a                  	// #74
  402034:	add	x0, x20, #0x220
  402038:	b.le	402058 <ferror@plt+0xe8>
  40203c:	nop
  402040:	cmp	w19, w4
  402044:	b.eq	40207c <ferror@plt+0x10c>  // b.none
  402048:	ldr	w4, [x0, #4]!
  40204c:	cmp	w4, #0x0
  402050:	ccmp	w19, w4, #0x1, ne  // ne = any
  402054:	b.ge	402040 <ferror@plt+0xd0>  // b.tcont
  402058:	cmp	w19, #0x6e
  40205c:	b.eq	402090 <ferror@plt+0x120>  // b.none
  402060:	b.le	402154 <ferror@plt+0x1e4>
  402064:	cmp	w19, #0x72
  402068:	b.eq	4021b0 <ferror@plt+0x240>  // b.none
  40206c:	cmp	w19, #0x80
  402070:	b.ne	402144 <ferror@plt+0x1d4>  // b.any
  402074:	mov	w24, #0x1                   	// #1
  402078:	b	402008 <ferror@plt+0x98>
  40207c:	ldr	w4, [sp, #104]
  402080:	cbnz	w4, 4020a0 <ferror@plt+0x130>
  402084:	str	w19, [sp, #104]
  402088:	cmp	w19, #0x6e
  40208c:	b.ne	402060 <ferror@plt+0xf0>  // b.any
  402090:	ldrb	w0, [sp, #136]
  402094:	orr	w0, w0, #0x2
  402098:	strb	w0, [sp, #136]
  40209c:	b	402008 <ferror@plt+0x98>
  4020a0:	cmp	w19, w4
  4020a4:	b.eq	402058 <ferror@plt+0xe8>  // b.none
  4020a8:	adrp	x23, 419000 <ferror@plt+0x17090>
  4020ac:	mov	w2, #0x5                   	// #5
  4020b0:	adrp	x1, 406000 <ferror@plt+0x4090>
  4020b4:	mov	x0, #0x0                   	// #0
  4020b8:	ldr	x19, [x23, #656]
  4020bc:	add	x1, x1, #0xea8
  4020c0:	bl	401ec0 <dcgettext@plt>
  4020c4:	adrp	x21, 406000 <ferror@plt+0x4090>
  4020c8:	adrp	x2, 419000 <ferror@plt+0x17090>
  4020cc:	adrp	x24, 406000 <ferror@plt+0x4090>
  4020d0:	add	x22, x20, #0x220
  4020d4:	add	x21, x21, #0xe78
  4020d8:	ldr	x2, [x2, #688]
  4020dc:	add	x24, x24, #0xfd0
  4020e0:	mov	x1, x0
  4020e4:	mov	x0, x19
  4020e8:	mov	x19, #0x0                   	// #0
  4020ec:	bl	401f20 <fprintf@plt>
  4020f0:	ldr	w3, [x19, x22]
  4020f4:	cbz	w3, 402130 <ferror@plt+0x1c0>
  4020f8:	mov	x2, x21
  4020fc:	add	x0, x20, #0x2a0
  402100:	b	40210c <ferror@plt+0x19c>
  402104:	ldr	x2, [x0, #32]!
  402108:	cbz	x2, 4023b0 <ferror@plt+0x440>
  40210c:	ldr	w1, [x0, #24]
  402110:	cmp	w3, w1
  402114:	b.ne	402104 <ferror@plt+0x194>  // b.any
  402118:	ldr	x0, [x23, #656]
  40211c:	mov	x1, x24
  402120:	bl	401f20 <fprintf@plt>
  402124:	add	x19, x19, #0x4
  402128:	cmp	x19, #0x3c
  40212c:	b.ne	4020f0 <ferror@plt+0x180>  // b.any
  402130:	ldr	x1, [x23, #656]
  402134:	mov	w0, #0xa                   	// #10
  402138:	bl	401bb0 <fputc@plt>
  40213c:	mov	w0, #0x1                   	// #1
  402140:	bl	401b00 <exit@plt>
  402144:	cmp	w19, #0x6f
  402148:	b.ne	4025c0 <ferror@plt+0x650>  // b.any
  40214c:	ldr	x25, [x26, #664]
  402150:	b	402008 <ferror@plt+0x98>
  402154:	cmp	w19, #0x56
  402158:	b.ne	40218c <ferror@plt+0x21c>  // b.any
  40215c:	mov	w2, #0x5                   	// #5
  402160:	adrp	x1, 406000 <ferror@plt+0x4090>
  402164:	mov	x0, #0x0                   	// #0
  402168:	add	x1, x1, #0xed8
  40216c:	bl	401ec0 <dcgettext@plt>
  402170:	adrp	x1, 419000 <ferror@plt+0x17090>
  402174:	adrp	x2, 406000 <ferror@plt+0x4090>
  402178:	add	x2, x2, #0xee8
  40217c:	ldr	x1, [x1, #688]
  402180:	bl	401ef0 <printf@plt>
  402184:	mov	w0, #0x0                   	// #0
  402188:	bl	401b00 <exit@plt>
  40218c:	cmp	w19, #0x68
  402190:	b.ne	402198 <ferror@plt+0x228>  // b.any
  402194:	bl	402910 <ferror@plt+0x9a0>
  402198:	cmp	w19, #0x4a
  40219c:	b.ne	4025c0 <ferror@plt+0x650>  // b.any
  4021a0:	ldrb	w0, [sp, #136]
  4021a4:	orr	w0, w0, #0x1
  4021a8:	strb	w0, [sp, #136]
  4021ac:	b	402008 <ferror@plt+0x98>
  4021b0:	ldrb	w0, [sp, #136]
  4021b4:	orr	w0, w0, #0x4
  4021b8:	strb	w0, [sp, #136]
  4021bc:	b	402008 <ferror@plt+0x98>
  4021c0:	adrp	x0, 419000 <ferror@plt+0x17090>
  4021c4:	ldr	w23, [x0, #672]
  4021c8:	sub	w21, w21, w23
  4021cc:	sbfiz	x0, x23, #3, #32
  4021d0:	cmp	w21, #0x0
  4021d4:	add	x23, x22, w23, sxtw #3
  4021d8:	b.le	402404 <ferror@plt+0x494>
  4021dc:	ldr	x28, [x22, x0]
  4021e0:	add	x27, x20, #0x3a0
  4021e4:	mov	x26, #0x0                   	// #0
  4021e8:	ldr	x1, [x27, x26, lsl #3]
  4021ec:	mov	x0, x28
  4021f0:	bl	401dc0 <strcmp@plt>
  4021f4:	mov	w22, w0
  4021f8:	cbz	w0, 402240 <ferror@plt+0x2d0>
  4021fc:	add	x26, x26, #0x1
  402200:	cmp	x26, #0x5
  402204:	b.ne	4021e8 <ferror@plt+0x278>  // b.any
  402208:	adrp	x3, 419000 <ferror@plt+0x17090>
  40220c:	adrp	x1, 406000 <ferror@plt+0x4090>
  402210:	mov	w2, w26
  402214:	add	x1, x1, #0xf00
  402218:	ldr	x19, [x3, #656]
  40221c:	mov	x0, #0x0                   	// #0
  402220:	bl	401ec0 <dcgettext@plt>
  402224:	mov	x1, x0
  402228:	adrp	x2, 419000 <ferror@plt+0x17090>
  40222c:	mov	x0, x19
  402230:	ldr	x2, [x2, #688]
  402234:	bl	401f20 <fprintf@plt>
  402238:	mov	w0, #0x1                   	// #1
  40223c:	bl	401b00 <exit@plt>
  402240:	cmp	x25, #0x0
  402244:	add	x28, x23, #0x8
  402248:	ccmp	w26, #0x0, #0x0, eq  // eq = none
  40224c:	sub	w27, w21, #0x1
  402250:	b.eq	4022dc <ferror@plt+0x36c>  // b.none
  402254:	cmp	x26, #0x3
  402258:	b.eq	4023d4 <ferror@plt+0x464>  // b.none
  40225c:	cmp	w26, #0x4
  402260:	b.ne	4022ac <ferror@plt+0x33c>  // b.any
  402264:	mov	x19, #0x0                   	// #0
  402268:	b	40227c <ferror@plt+0x30c>
  40226c:	ldr	x1, [x23, x19, lsl #3]
  402270:	mov	w0, #0x0                   	// #0
  402274:	bl	403498 <ferror@plt+0x1528>
  402278:	orr	w22, w22, w0
  40227c:	add	x19, x19, #0x1
  402280:	cmp	w21, w19
  402284:	b.ne	40226c <ferror@plt+0x2fc>  // b.any
  402288:	cmp	w22, #0x0
  40228c:	cset	w0, ne  // ne = any
  402290:	ldp	x19, x20, [sp, #16]
  402294:	ldp	x21, x22, [sp, #32]
  402298:	ldp	x23, x24, [sp, #48]
  40229c:	ldp	x25, x26, [sp, #64]
  4022a0:	ldp	x27, x28, [sp, #80]
  4022a4:	ldp	x29, x30, [sp], #208
  4022a8:	ret
  4022ac:	cmp	w26, #0x1
  4022b0:	b.eq	402194 <ferror@plt+0x224>  // b.none
  4022b4:	cmp	w26, #0x2
  4022b8:	b.ne	4023fc <ferror@plt+0x48c>  // b.any
  4022bc:	bl	402e80 <ferror@plt+0xf10>
  4022c0:	mov	w20, w0
  4022c4:	tbz	w0, #31, 4022f8 <ferror@plt+0x388>
  4022c8:	bl	401f10 <__errno_location@plt>
  4022cc:	ldr	w19, [x0]
  4022d0:	neg	w19, w19
  4022d4:	mov	w22, w19
  4022d8:	b	402288 <ferror@plt+0x318>
  4022dc:	cbz	w27, 402594 <ferror@plt+0x624>
  4022e0:	ldr	x0, [x28], #8
  4022e4:	bl	403688 <ferror@plt+0x1718>
  4022e8:	orr	w22, w22, w0
  4022ec:	subs	w27, w27, #0x1
  4022f0:	b.ne	4022e0 <ferror@plt+0x370>  // b.any
  4022f4:	b	402288 <ferror@plt+0x318>
  4022f8:	adrp	x22, 406000 <ferror@plt+0x4090>
  4022fc:	adrp	x23, 406000 <ferror@plt+0x4090>
  402300:	add	x22, x22, #0xc08
  402304:	add	x23, x23, #0xce0
  402308:	mov	w0, #0x11                  	// #17
  40230c:	str	w20, [sp, #120]
  402310:	strh	w0, [sp, #124]
  402314:	strh	wzr, [sp, #126]
  402318:	adrp	x24, 406000 <ferror@plt+0x4090>
  40231c:	add	x24, x24, #0xcd0
  402320:	add	x0, sp, #0x78
  402324:	mov	w2, #0xffffffff            	// #-1
  402328:	mov	x1, #0x1                   	// #1
  40232c:	bl	401c60 <poll@plt>
  402330:	cmp	w0, #0x0
  402334:	b.lt	40264c <ferror@plt+0x6dc>  // b.tstop
  402338:	b.eq	402320 <ferror@plt+0x3b0>  // b.none
  40233c:	add	x1, sp, #0x70
  402340:	mov	w0, w20
  402344:	mov	x2, #0x8                   	// #8
  402348:	bl	401eb0 <read@plt>
  40234c:	mov	x21, x0
  402350:	tbnz	x0, #63, 4025dc <ferror@plt+0x66c>
  402354:	cmp	x0, #0x7
  402358:	b.le	40262c <ferror@plt+0x6bc>
  40235c:	add	x0, sp, #0x90
  402360:	mov	x1, #0x0                   	// #0
  402364:	bl	401cc0 <gettimeofday@plt>
  402368:	add	x2, sp, #0xa0
  40236c:	add	x0, sp, #0x90
  402370:	mov	x3, #0x2a                  	// #42
  402374:	mov	w1, #0x17                  	// #23
  402378:	bl	406050 <ferror@plt+0x40e0>
  40237c:	ldrb	w6, [sp, #119]
  402380:	add	x1, sp, #0xa0
  402384:	ldrb	w5, [sp, #118]
  402388:	adrp	x0, 406000 <ferror@plt+0x4090>
  40238c:	ldrb	w4, [sp, #117]
  402390:	add	x0, x0, #0xfa0
  402394:	ldrb	w3, [sp, #116]
  402398:	ldr	w2, [sp, #112]
  40239c:	bl	401ef0 <printf@plt>
  4023a0:	adrp	x0, 419000 <ferror@plt+0x17090>
  4023a4:	ldr	x0, [x0, #680]
  4023a8:	bl	401e80 <fflush@plt>
  4023ac:	b	402318 <ferror@plt+0x3a8>
  4023b0:	sub	w0, w3, #0x21
  4023b4:	cmp	w0, #0x5d
  4023b8:	b.hi	402124 <ferror@plt+0x1b4>  // b.pmore
  4023bc:	ldr	x0, [x23, #656]
  4023c0:	mov	w2, w3
  4023c4:	adrp	x1, 406000 <ferror@plt+0x4090>
  4023c8:	add	x1, x1, #0xed0
  4023cc:	bl	401f20 <fprintf@plt>
  4023d0:	b	402124 <ferror@plt+0x1b4>
  4023d4:	mov	x19, #0x0                   	// #0
  4023d8:	b	4023ec <ferror@plt+0x47c>
  4023dc:	ldr	x1, [x23, x19, lsl #3]
  4023e0:	mov	w0, #0x1                   	// #1
  4023e4:	bl	403498 <ferror@plt+0x1528>
  4023e8:	orr	w22, w22, w0
  4023ec:	add	x19, x19, #0x1
  4023f0:	cmp	w21, w19
  4023f4:	b.ne	4023dc <ferror@plt+0x46c>  // b.any
  4023f8:	b	402288 <ferror@plt+0x318>
  4023fc:	mov	x23, x28
  402400:	mov	w21, w27
  402404:	adrp	x22, 419000 <ferror@plt+0x17090>
  402408:	add	x22, x22, #0x2c0
  40240c:	add	x1, x22, #0x90
  402410:	mov	w2, #0x1                   	// #1
  402414:	mov	w5, #0x2                   	// #2
  402418:	ldr	x0, [x22, #136]
  40241c:	add	x4, x0, #0x1
  402420:	add	x3, x0, #0x2
  402424:	str	w2, [x1, x0, lsl #2]
  402428:	add	x2, x0, #0x3
  40242c:	str	x2, [x22, #136]
  402430:	str	w5, [x1, x4, lsl #2]
  402434:	str	wzr, [x1, x3, lsl #2]
  402438:	cbz	w24, 40244c <ferror@plt+0x4dc>
  40243c:	add	x0, x0, #0x4
  402440:	mov	w3, #0x3                   	// #3
  402444:	str	w3, [x1, x2, lsl #2]
  402448:	str	x0, [x22, #136]
  40244c:	ldr	x0, [x22, #136]
  402450:	add	x1, x22, #0x90
  402454:	mov	w5, #0x4                   	// #4
  402458:	mov	w3, #0x5                   	// #5
  40245c:	add	x2, x0, #0x1
  402460:	add	x4, x0, #0x2
  402464:	str	w5, [x1, x0, lsl #2]
  402468:	str	x4, [x22, #136]
  40246c:	str	w3, [x1, x2, lsl #2]
  402470:	cbz	x25, 402490 <ferror@plt+0x520>
  402474:	adrp	x4, 402000 <ferror@plt+0x90>
  402478:	mov	x0, x25
  40247c:	add	x3, x22, #0x88
  402480:	add	x4, x4, #0xbe8
  402484:	mov	x2, #0xc                   	// #12
  402488:	bl	404eb0 <ferror@plt+0x2f40>
  40248c:	tbnz	w0, #31, 4025b8 <ferror@plt+0x648>
  402490:	mov	w0, #0x0                   	// #0
  402494:	bl	401f40 <scols_init_debug@plt>
  402498:	bl	401ce0 <scols_new_table@plt>
  40249c:	str	x0, [sp, #128]
  4024a0:	cbz	x0, 40266c <ferror@plt+0x6fc>
  4024a4:	ldrb	w1, [sp, #136]
  4024a8:	add	x24, x22, #0x90
  4024ac:	mov	x19, #0x0                   	// #0
  4024b0:	and	w1, w1, #0x1
  4024b4:	bl	401e10 <scols_table_enable_json@plt>
  4024b8:	ldr	x0, [sp, #128]
  4024bc:	ldrb	w1, [sp, #136]
  4024c0:	ubfx	x1, x1, #1, #1
  4024c4:	bl	401b50 <scols_table_enable_noheadings@plt>
  4024c8:	ldr	x0, [sp, #128]
  4024cc:	ldrb	w1, [sp, #136]
  4024d0:	ubfx	x1, x1, #2, #1
  4024d4:	bl	401bc0 <scols_table_enable_raw@plt>
  4024d8:	ldr	x0, [x22, #136]
  4024dc:	cmp	x19, x0
  4024e0:	b.cs	402558 <ferror@plt+0x5e8>  // b.hs, b.nlast
  4024e4:	cmp	x0, w19, sxtw
  4024e8:	sxtw	x0, w19
  4024ec:	b.ls	402688 <ferror@plt+0x718>  // b.plast
  4024f0:	ldr	w0, [x24, x0, lsl #2]
  4024f4:	cmp	w0, #0x5
  4024f8:	b.gt	4026c0 <ferror@plt+0x750>
  4024fc:	sbfiz	x1, x0, #5, #32
  402500:	add	x3, x20, x1
  402504:	ldr	x0, [sp, #128]
  402508:	ldr	w2, [x3, #16]
  40250c:	ldr	x1, [x20, x1]
  402510:	ldr	d0, [x3, #8]
  402514:	bl	401b60 <scols_table_new_column@plt>
  402518:	cbz	x0, 4026a4 <ferror@plt+0x734>
  40251c:	ldrb	w1, [sp, #136]
  402520:	tbnz	w1, #0, 40252c <ferror@plt+0x5bc>
  402524:	add	x19, x19, #0x1
  402528:	b	4024d8 <ferror@plt+0x568>
  40252c:	ldr	x1, [x22, #136]
  402530:	cmp	x1, x19
  402534:	b.ls	402688 <ferror@plt+0x718>  // b.plast
  402538:	ldr	w1, [x24, x19, lsl #2]
  40253c:	cmp	w1, #0x5
  402540:	b.gt	4026c0 <ferror@plt+0x750>
  402544:	cmp	w1, #0x1
  402548:	b.ne	402524 <ferror@plt+0x5b4>  // b.any
  40254c:	add	x19, x19, #0x1
  402550:	bl	401aa0 <scols_column_set_json_type@plt>
  402554:	b	4024d8 <ferror@plt+0x568>
  402558:	cbz	w21, 4025a4 <ferror@plt+0x634>
  40255c:	mov	x19, #0x0                   	// #0
  402560:	mov	w22, #0x0                   	// #0
  402564:	ldr	x1, [x23, x19, lsl #3]
  402568:	add	x0, sp, #0x80
  40256c:	add	x19, x19, #0x1
  402570:	bl	403050 <ferror@plt+0x10e0>
  402574:	orr	w22, w22, w0
  402578:	cmp	w21, w19
  40257c:	b.ne	402564 <ferror@plt+0x5f4>  // b.any
  402580:	ldr	x0, [sp, #128]
  402584:	bl	401e90 <scols_print_table@plt>
  402588:	ldr	x0, [sp, #128]
  40258c:	bl	401d20 <scols_unref_table@plt>
  402590:	b	402288 <ferror@plt+0x318>
  402594:	mov	x0, #0x0                   	// #0
  402598:	bl	403688 <ferror@plt+0x1718>
  40259c:	mov	w22, w0
  4025a0:	b	402288 <ferror@plt+0x318>
  4025a4:	add	x0, sp, #0x80
  4025a8:	mov	x1, #0x0                   	// #0
  4025ac:	bl	403050 <ferror@plt+0x10e0>
  4025b0:	mov	w22, w0
  4025b4:	b	402580 <ferror@plt+0x610>
  4025b8:	mov	w0, #0x1                   	// #1
  4025bc:	b	402290 <ferror@plt+0x320>
  4025c0:	adrp	x0, 419000 <ferror@plt+0x17090>
  4025c4:	adrp	x1, 406000 <ferror@plt+0x4090>
  4025c8:	mov	w2, #0x5                   	// #5
  4025cc:	add	x1, x1, #0xf00
  4025d0:	ldr	x19, [x0, #656]
  4025d4:	mov	x0, #0x0                   	// #0
  4025d8:	b	402220 <ferror@plt+0x2b0>
  4025dc:	bl	401f10 <__errno_location@plt>
  4025e0:	mov	x21, x0
  4025e4:	ldr	w0, [x0]
  4025e8:	cmp	w0, #0xb
  4025ec:	b.eq	402320 <ferror@plt+0x3b0>  // b.none
  4025f0:	mov	w2, #0x5                   	// #5
  4025f4:	mov	x1, x24
  4025f8:	mov	x0, #0x0                   	// #0
  4025fc:	bl	401ec0 <dcgettext@plt>
  402600:	mov	x1, x22
  402604:	bl	401dd0 <warn@plt>
  402608:	ldr	w0, [x21]
  40260c:	cmp	w0, #0x0
  402610:	b.le	402624 <ferror@plt+0x6b4>
  402614:	mov	w0, w20
  402618:	mov	w22, w19
  40261c:	bl	401d30 <close@plt>
  402620:	b	402288 <ferror@plt+0x318>
  402624:	b.eq	40235c <ferror@plt+0x3ec>  // b.none
  402628:	b	402320 <ferror@plt+0x3b0>
  40262c:	mov	x1, x23
  402630:	mov	w2, #0x5                   	// #5
  402634:	mov	x0, #0x0                   	// #0
  402638:	bl	401ec0 <dcgettext@plt>
  40263c:	mov	x1, x21
  402640:	mov	w2, #0x8                   	// #8
  402644:	bl	401ea0 <warnx@plt>
  402648:	b	402320 <ferror@plt+0x3b0>
  40264c:	mov	w2, #0x5                   	// #5
  402650:	adrp	x1, 406000 <ferror@plt+0x4090>
  402654:	mov	x0, #0x0                   	// #0
  402658:	add	x1, x1, #0xf88
  40265c:	bl	401ec0 <dcgettext@plt>
  402660:	mov	x1, x22
  402664:	bl	401dd0 <warn@plt>
  402668:	b	402614 <ferror@plt+0x6a4>
  40266c:	mov	w2, #0x5                   	// #5
  402670:	adrp	x1, 406000 <ferror@plt+0x4090>
  402674:	add	x1, x1, #0xf30
  402678:	bl	401ec0 <dcgettext@plt>
  40267c:	mov	x1, x0
  402680:	mov	w0, #0x1                   	// #1
  402684:	bl	401f50 <err@plt>
  402688:	adrp	x1, 406000 <ferror@plt+0x4090>
  40268c:	adrp	x0, 406000 <ferror@plt+0x4090>
  402690:	add	x3, x20, #0x208
  402694:	add	x1, x1, #0xb58
  402698:	add	x0, x0, #0xf50
  40269c:	mov	w2, #0xa5                  	// #165
  4026a0:	bl	401f00 <__assert_fail@plt>
  4026a4:	mov	w2, #0x5                   	// #5
  4026a8:	adrp	x1, 406000 <ferror@plt+0x4090>
  4026ac:	add	x1, x1, #0xf60
  4026b0:	bl	401ec0 <dcgettext@plt>
  4026b4:	mov	x1, x0
  4026b8:	mov	w0, #0x1                   	// #1
  4026bc:	bl	401f50 <err@plt>
  4026c0:	adrp	x1, 406000 <ferror@plt+0x4090>
  4026c4:	adrp	x0, 406000 <ferror@plt+0x4090>
  4026c8:	add	x3, x20, #0x208
  4026cc:	add	x1, x1, #0xb58
  4026d0:	add	x0, x0, #0xd30
  4026d4:	mov	w2, #0xa6                  	// #166
  4026d8:	bl	401f00 <__assert_fail@plt>
  4026dc:	mov	x29, #0x0                   	// #0
  4026e0:	mov	x30, #0x0                   	// #0
  4026e4:	mov	x5, x0
  4026e8:	ldr	x1, [sp]
  4026ec:	add	x2, sp, #0x8
  4026f0:	mov	x6, sp
  4026f4:	movz	x0, #0x0, lsl #48
  4026f8:	movk	x0, #0x0, lsl #32
  4026fc:	movk	x0, #0x40, lsl #16
  402700:	movk	x0, #0x1f80
  402704:	movz	x3, #0x0, lsl #48
  402708:	movk	x3, #0x0, lsl #32
  40270c:	movk	x3, #0x40, lsl #16
  402710:	movk	x3, #0x67a0
  402714:	movz	x4, #0x0, lsl #48
  402718:	movk	x4, #0x0, lsl #32
  40271c:	movk	x4, #0x40, lsl #16
  402720:	movk	x4, #0x6820
  402724:	bl	401ca0 <__libc_start_main@plt>
  402728:	bl	401d70 <abort@plt>
  40272c:	adrp	x0, 418000 <ferror@plt+0x16090>
  402730:	ldr	x0, [x0, #4064]
  402734:	cbz	x0, 40273c <ferror@plt+0x7cc>
  402738:	b	401d40 <__gmon_start__@plt>
  40273c:	ret
  402740:	adrp	x0, 419000 <ferror@plt+0x17090>
  402744:	add	x0, x0, #0x290
  402748:	adrp	x1, 419000 <ferror@plt+0x17090>
  40274c:	add	x1, x1, #0x290
  402750:	cmp	x1, x0
  402754:	b.eq	40276c <ferror@plt+0x7fc>  // b.none
  402758:	adrp	x1, 406000 <ferror@plt+0x4090>
  40275c:	ldr	x1, [x1, #2136]
  402760:	cbz	x1, 40276c <ferror@plt+0x7fc>
  402764:	mov	x16, x1
  402768:	br	x16
  40276c:	ret
  402770:	adrp	x0, 419000 <ferror@plt+0x17090>
  402774:	add	x0, x0, #0x290
  402778:	adrp	x1, 419000 <ferror@plt+0x17090>
  40277c:	add	x1, x1, #0x290
  402780:	sub	x1, x1, x0
  402784:	lsr	x2, x1, #63
  402788:	add	x1, x2, x1, asr #3
  40278c:	cmp	xzr, x1, asr #1
  402790:	asr	x1, x1, #1
  402794:	b.eq	4027ac <ferror@plt+0x83c>  // b.none
  402798:	adrp	x2, 406000 <ferror@plt+0x4090>
  40279c:	ldr	x2, [x2, #2144]
  4027a0:	cbz	x2, 4027ac <ferror@plt+0x83c>
  4027a4:	mov	x16, x2
  4027a8:	br	x16
  4027ac:	ret
  4027b0:	stp	x29, x30, [sp, #-32]!
  4027b4:	mov	x29, sp
  4027b8:	str	x19, [sp, #16]
  4027bc:	adrp	x19, 419000 <ferror@plt+0x17090>
  4027c0:	ldrb	w0, [x19, #696]
  4027c4:	cbnz	w0, 4027d4 <ferror@plt+0x864>
  4027c8:	bl	402740 <ferror@plt+0x7d0>
  4027cc:	mov	w0, #0x1                   	// #1
  4027d0:	strb	w0, [x19, #696]
  4027d4:	ldr	x19, [sp, #16]
  4027d8:	ldp	x29, x30, [sp], #32
  4027dc:	ret
  4027e0:	b	402770 <ferror@plt+0x800>
  4027e4:	nop
  4027e8:	mov	x12, #0x1020                	// #4128
  4027ec:	sub	sp, sp, x12
  4027f0:	mov	w3, w0
  4027f4:	mov	x4, x1
  4027f8:	adrp	x2, 406000 <ferror@plt+0x4090>
  4027fc:	add	x2, x2, #0x868
  402800:	stp	x29, x30, [sp]
  402804:	mov	x29, sp
  402808:	mov	x1, #0x1000                	// #4096
  40280c:	add	x0, sp, #0x20
  402810:	stp	x19, x20, [sp, #16]
  402814:	bl	401be0 <snprintf@plt>
  402818:	add	x0, sp, #0x20
  40281c:	adrp	x1, 406000 <ferror@plt+0x4090>
  402820:	adrp	x19, 419000 <ferror@plt+0x17090>
  402824:	add	x1, x1, #0x888
  402828:	add	x19, x19, #0x2c0
  40282c:	bl	401c20 <fopen@plt>
  402830:	cbz	x0, 402870 <ferror@plt+0x900>
  402834:	mov	x20, x0
  402838:	adrp	x19, 419000 <ferror@plt+0x17090>
  40283c:	add	x19, x19, #0x2c0
  402840:	mov	x2, x20
  402844:	mov	x0, x19
  402848:	mov	w1, #0x80                  	// #128
  40284c:	bl	401f30 <fgets@plt>
  402850:	cbz	x0, 402868 <ferror@plt+0x8f8>
  402854:	mov	x0, x19
  402858:	mov	w1, #0xa                   	// #10
  40285c:	bl	401e60 <strchr@plt>
  402860:	cbz	x0, 402868 <ferror@plt+0x8f8>
  402864:	strb	wzr, [x0]
  402868:	mov	x0, x20
  40286c:	bl	401c10 <fclose@plt>
  402870:	mov	x0, x19
  402874:	mov	x12, #0x1020                	// #4128
  402878:	ldp	x29, x30, [sp]
  40287c:	ldp	x19, x20, [sp, #16]
  402880:	add	sp, sp, x12
  402884:	ret
  402888:	stp	x29, x30, [sp, #-256]!
  40288c:	mov	w9, #0xffffffd0            	// #-48
  402890:	mov	w8, #0xffffff80            	// #-128
  402894:	mov	x29, sp
  402898:	add	x10, sp, #0xd0
  40289c:	add	x11, sp, #0x100
  4028a0:	stp	x11, x11, [sp, #48]
  4028a4:	str	x10, [sp, #64]
  4028a8:	stp	w9, w8, [sp, #72]
  4028ac:	ldp	x10, x11, [sp, #48]
  4028b0:	stp	x10, x11, [sp, #16]
  4028b4:	ldp	x8, x9, [sp, #64]
  4028b8:	stp	x8, x9, [sp, #32]
  4028bc:	str	q0, [sp, #80]
  4028c0:	str	q1, [sp, #96]
  4028c4:	str	q2, [sp, #112]
  4028c8:	str	q3, [sp, #128]
  4028cc:	str	q4, [sp, #144]
  4028d0:	str	q5, [sp, #160]
  4028d4:	str	q6, [sp, #176]
  4028d8:	str	q7, [sp, #192]
  4028dc:	stp	x2, x3, [sp, #208]
  4028e0:	add	x2, sp, #0x10
  4028e4:	stp	x4, x5, [sp, #224]
  4028e8:	stp	x6, x7, [sp, #240]
  4028ec:	bl	401e30 <vasprintf@plt>
  4028f0:	tbnz	w0, #31, 4028fc <ferror@plt+0x98c>
  4028f4:	ldp	x29, x30, [sp], #256
  4028f8:	ret
  4028fc:	adrp	x1, 406000 <ferror@plt+0x4090>
  402900:	mov	w0, #0x1                   	// #1
  402904:	add	x1, x1, #0x890
  402908:	bl	401f50 <err@plt>
  40290c:	nop
  402910:	stp	x29, x30, [sp, #-64]!
  402914:	mov	w2, #0x5                   	// #5
  402918:	adrp	x1, 406000 <ferror@plt+0x4090>
  40291c:	mov	x29, sp
  402920:	stp	x19, x20, [sp, #16]
  402924:	adrp	x19, 419000 <ferror@plt+0x17090>
  402928:	add	x1, x1, #0x8a8
  40292c:	mov	x0, #0x0                   	// #0
  402930:	stp	x21, x22, [sp, #32]
  402934:	add	x20, x19, #0x2a8
  402938:	stp	x23, x24, [sp, #48]
  40293c:	bl	401ec0 <dcgettext@plt>
  402940:	adrp	x23, 406000 <ferror@plt+0x4090>
  402944:	ldr	x1, [x19, #680]
  402948:	add	x23, x23, #0xab0
  40294c:	bl	401ae0 <fputs@plt>
  402950:	mov	w2, #0x5                   	// #5
  402954:	adrp	x1, 406000 <ferror@plt+0x4090>
  402958:	ldr	x21, [x19, #680]
  40295c:	add	x1, x1, #0x8b8
  402960:	mov	x0, #0x0                   	// #0
  402964:	bl	401ec0 <dcgettext@plt>
  402968:	adrp	x2, 419000 <ferror@plt+0x17090>
  40296c:	mov	x1, x0
  402970:	mov	x0, x21
  402974:	ldr	x2, [x2, #688]
  402978:	bl	401f20 <fprintf@plt>
  40297c:	ldr	x1, [x19, #680]
  402980:	mov	w0, #0xa                   	// #10
  402984:	bl	401bb0 <fputc@plt>
  402988:	mov	w2, #0x5                   	// #5
  40298c:	adrp	x1, 406000 <ferror@plt+0x4090>
  402990:	mov	x0, #0x0                   	// #0
  402994:	add	x1, x1, #0x8e0
  402998:	bl	401ec0 <dcgettext@plt>
  40299c:	ldr	x1, [x19, #680]
  4029a0:	bl	401ae0 <fputs@plt>
  4029a4:	mov	w2, #0x5                   	// #5
  4029a8:	adrp	x1, 406000 <ferror@plt+0x4090>
  4029ac:	mov	x0, #0x0                   	// #0
  4029b0:	add	x1, x1, #0x918
  4029b4:	bl	401ec0 <dcgettext@plt>
  4029b8:	ldr	x1, [x19, #680]
  4029bc:	bl	401ae0 <fputs@plt>
  4029c0:	mov	w2, #0x5                   	// #5
  4029c4:	adrp	x1, 406000 <ferror@plt+0x4090>
  4029c8:	mov	x0, #0x0                   	// #0
  4029cc:	add	x1, x1, #0x928
  4029d0:	bl	401ec0 <dcgettext@plt>
  4029d4:	ldr	x1, [x19, #680]
  4029d8:	bl	401ae0 <fputs@plt>
  4029dc:	mov	w2, #0x5                   	// #5
  4029e0:	adrp	x1, 406000 <ferror@plt+0x4090>
  4029e4:	mov	x0, #0x0                   	// #0
  4029e8:	add	x1, x1, #0x958
  4029ec:	bl	401ec0 <dcgettext@plt>
  4029f0:	ldr	x1, [x19, #680]
  4029f4:	bl	401ae0 <fputs@plt>
  4029f8:	mov	w2, #0x5                   	// #5
  4029fc:	adrp	x1, 406000 <ferror@plt+0x4090>
  402a00:	mov	x0, #0x0                   	// #0
  402a04:	add	x1, x1, #0x988
  402a08:	bl	401ec0 <dcgettext@plt>
  402a0c:	ldr	x1, [x19, #680]
  402a10:	bl	401ae0 <fputs@plt>
  402a14:	mov	w2, #0x5                   	// #5
  402a18:	adrp	x1, 406000 <ferror@plt+0x4090>
  402a1c:	mov	x0, #0x0                   	// #0
  402a20:	add	x1, x1, #0x9c8
  402a24:	bl	401ec0 <dcgettext@plt>
  402a28:	ldr	x1, [x19, #680]
  402a2c:	bl	401ae0 <fputs@plt>
  402a30:	mov	w2, #0x5                   	// #5
  402a34:	adrp	x1, 406000 <ferror@plt+0x4090>
  402a38:	mov	x0, #0x0                   	// #0
  402a3c:	add	x1, x1, #0x9f8
  402a40:	bl	401ec0 <dcgettext@plt>
  402a44:	ldr	x1, [x19, #680]
  402a48:	bl	401ae0 <fputs@plt>
  402a4c:	ldr	x1, [x19, #680]
  402a50:	mov	w0, #0xa                   	// #10
  402a54:	bl	401bb0 <fputc@plt>
  402a58:	mov	w2, #0x5                   	// #5
  402a5c:	adrp	x1, 406000 <ferror@plt+0x4090>
  402a60:	mov	x0, #0x0                   	// #0
  402a64:	add	x1, x1, #0xa30
  402a68:	bl	401ec0 <dcgettext@plt>
  402a6c:	mov	x21, x0
  402a70:	mov	w2, #0x5                   	// #5
  402a74:	adrp	x1, 406000 <ferror@plt+0x4090>
  402a78:	mov	x0, #0x0                   	// #0
  402a7c:	add	x1, x1, #0xa48
  402a80:	bl	401ec0 <dcgettext@plt>
  402a84:	mov	x4, x0
  402a88:	adrp	x3, 406000 <ferror@plt+0x4090>
  402a8c:	add	x3, x3, #0xa58
  402a90:	mov	x2, x21
  402a94:	adrp	x1, 406000 <ferror@plt+0x4090>
  402a98:	adrp	x0, 406000 <ferror@plt+0x4090>
  402a9c:	add	x1, x1, #0xa68
  402aa0:	add	x0, x0, #0xa78
  402aa4:	bl	401ef0 <printf@plt>
  402aa8:	mov	w2, #0x5                   	// #5
  402aac:	adrp	x1, 406000 <ferror@plt+0x4090>
  402ab0:	mov	x0, #0x0                   	// #0
  402ab4:	add	x1, x1, #0xa90
  402ab8:	bl	401ec0 <dcgettext@plt>
  402abc:	ldr	x1, [x19, #680]
  402ac0:	adrp	x19, 407000 <ferror@plt+0x5090>
  402ac4:	add	x19, x19, #0x140
  402ac8:	add	x24, x19, #0xc0
  402acc:	bl	401ae0 <fputs@plt>
  402ad0:	ldr	x1, [x19, #24]
  402ad4:	mov	w2, #0x5                   	// #5
  402ad8:	ldr	x22, [x19]
  402adc:	mov	x0, #0x0                   	// #0
  402ae0:	ldr	x21, [x20]
  402ae4:	bl	401ec0 <dcgettext@plt>
  402ae8:	add	x19, x19, #0x20
  402aec:	mov	x3, x0
  402af0:	mov	x2, x22
  402af4:	mov	x1, x23
  402af8:	mov	x0, x21
  402afc:	bl	401f20 <fprintf@plt>
  402b00:	cmp	x19, x24
  402b04:	b.ne	402ad0 <ferror@plt+0xb60>  // b.any
  402b08:	mov	w2, #0x5                   	// #5
  402b0c:	adrp	x1, 406000 <ferror@plt+0x4090>
  402b10:	mov	x0, #0x0                   	// #0
  402b14:	add	x1, x1, #0xac0
  402b18:	bl	401ec0 <dcgettext@plt>
  402b1c:	ldr	x1, [x20]
  402b20:	bl	401ae0 <fputs@plt>
  402b24:	mov	w2, #0x5                   	// #5
  402b28:	adrp	x1, 406000 <ferror@plt+0x4090>
  402b2c:	mov	x0, #0x0                   	// #0
  402b30:	add	x1, x1, #0xad0
  402b34:	bl	401ec0 <dcgettext@plt>
  402b38:	ldr	x1, [x20]
  402b3c:	bl	401ae0 <fputs@plt>
  402b40:	mov	w2, #0x5                   	// #5
  402b44:	adrp	x1, 406000 <ferror@plt+0x4090>
  402b48:	mov	x0, #0x0                   	// #0
  402b4c:	add	x1, x1, #0xad8
  402b50:	bl	401ec0 <dcgettext@plt>
  402b54:	ldr	x1, [x20]
  402b58:	bl	401ae0 <fputs@plt>
  402b5c:	mov	w2, #0x5                   	// #5
  402b60:	adrp	x1, 406000 <ferror@plt+0x4090>
  402b64:	mov	x0, #0x0                   	// #0
  402b68:	add	x1, x1, #0xae0
  402b6c:	bl	401ec0 <dcgettext@plt>
  402b70:	ldr	x1, [x20]
  402b74:	bl	401ae0 <fputs@plt>
  402b78:	mov	w2, #0x5                   	// #5
  402b7c:	adrp	x1, 406000 <ferror@plt+0x4090>
  402b80:	mov	x0, #0x0                   	// #0
  402b84:	add	x1, x1, #0xaf8
  402b88:	bl	401ec0 <dcgettext@plt>
  402b8c:	ldr	x1, [x20]
  402b90:	bl	401ae0 <fputs@plt>
  402b94:	mov	w2, #0x5                   	// #5
  402b98:	adrp	x1, 406000 <ferror@plt+0x4090>
  402b9c:	mov	x0, #0x0                   	// #0
  402ba0:	add	x1, x1, #0xb10
  402ba4:	bl	401ec0 <dcgettext@plt>
  402ba8:	ldr	x1, [x20]
  402bac:	bl	401ae0 <fputs@plt>
  402bb0:	mov	w2, #0x5                   	// #5
  402bb4:	adrp	x1, 406000 <ferror@plt+0x4090>
  402bb8:	mov	x0, #0x0                   	// #0
  402bbc:	add	x1, x1, #0xb28
  402bc0:	ldr	x19, [x20]
  402bc4:	bl	401ec0 <dcgettext@plt>
  402bc8:	adrp	x2, 406000 <ferror@plt+0x4090>
  402bcc:	mov	x1, x0
  402bd0:	add	x2, x2, #0xb48
  402bd4:	mov	x0, x19
  402bd8:	bl	401f20 <fprintf@plt>
  402bdc:	mov	w0, #0x0                   	// #0
  402be0:	bl	401b00 <exit@plt>
  402be4:	nop
  402be8:	stp	x29, x30, [sp, #-48]!
  402bec:	mov	x29, sp
  402bf0:	stp	x19, x20, [sp, #16]
  402bf4:	str	x21, [sp, #32]
  402bf8:	cbz	x0, 402d38 <ferror@plt+0xdc8>
  402bfc:	mov	x19, x1
  402c00:	adrp	x21, 406000 <ferror@plt+0x4090>
  402c04:	add	x21, x21, #0xb78
  402c08:	mov	x20, x0
  402c0c:	mov	x1, x21
  402c10:	mov	x2, x19
  402c14:	bl	401e20 <strncasecmp@plt>
  402c18:	cbnz	w0, 402c24 <ferror@plt+0xcb4>
  402c1c:	ldrsb	w0, [x19, x21]
  402c20:	cbz	w0, 402d10 <ferror@plt+0xda0>
  402c24:	adrp	x21, 406000 <ferror@plt+0x4090>
  402c28:	add	x21, x21, #0xb80
  402c2c:	mov	x1, x21
  402c30:	mov	x2, x19
  402c34:	mov	x0, x20
  402c38:	bl	401e20 <strncasecmp@plt>
  402c3c:	cbnz	w0, 402c48 <ferror@plt+0xcd8>
  402c40:	ldrsb	w0, [x19, x21]
  402c44:	cbz	w0, 402d18 <ferror@plt+0xda8>
  402c48:	adrp	x21, 406000 <ferror@plt+0x4090>
  402c4c:	add	x21, x21, #0xb88
  402c50:	mov	x1, x21
  402c54:	mov	x2, x19
  402c58:	mov	x0, x20
  402c5c:	bl	401e20 <strncasecmp@plt>
  402c60:	cbnz	w0, 402c6c <ferror@plt+0xcfc>
  402c64:	ldrsb	w0, [x19, x21]
  402c68:	cbz	w0, 402d20 <ferror@plt+0xdb0>
  402c6c:	adrp	x21, 406000 <ferror@plt+0x4090>
  402c70:	add	x21, x21, #0xb90
  402c74:	mov	x1, x21
  402c78:	mov	x2, x19
  402c7c:	mov	x0, x20
  402c80:	bl	401e20 <strncasecmp@plt>
  402c84:	cbnz	w0, 402c90 <ferror@plt+0xd20>
  402c88:	ldrsb	w0, [x19, x21]
  402c8c:	cbz	w0, 402d28 <ferror@plt+0xdb8>
  402c90:	adrp	x21, 406000 <ferror@plt+0x4090>
  402c94:	add	x21, x21, #0xba0
  402c98:	mov	x1, x21
  402c9c:	mov	x2, x19
  402ca0:	mov	x0, x20
  402ca4:	bl	401e20 <strncasecmp@plt>
  402ca8:	cbnz	w0, 402cb4 <ferror@plt+0xd44>
  402cac:	ldrsb	w0, [x19, x21]
  402cb0:	cbz	w0, 402d30 <ferror@plt+0xdc0>
  402cb4:	adrp	x21, 406000 <ferror@plt+0x4090>
  402cb8:	add	x21, x21, #0xba8
  402cbc:	mov	x1, x21
  402cc0:	mov	x2, x19
  402cc4:	mov	x0, x20
  402cc8:	bl	401e20 <strncasecmp@plt>
  402ccc:	cbz	w0, 402d00 <ferror@plt+0xd90>
  402cd0:	mov	w2, #0x5                   	// #5
  402cd4:	adrp	x1, 406000 <ferror@plt+0x4090>
  402cd8:	mov	x0, #0x0                   	// #0
  402cdc:	add	x1, x1, #0xbb0
  402ce0:	bl	401ec0 <dcgettext@plt>
  402ce4:	mov	x1, x20
  402ce8:	bl	401ea0 <warnx@plt>
  402cec:	mov	w0, #0xffffffff            	// #-1
  402cf0:	ldp	x19, x20, [sp, #16]
  402cf4:	ldr	x21, [sp, #32]
  402cf8:	ldp	x29, x30, [sp], #48
  402cfc:	ret
  402d00:	ldrsb	w0, [x19, x21]
  402d04:	cbnz	w0, 402cd0 <ferror@plt+0xd60>
  402d08:	mov	x0, #0x5                   	// #5
  402d0c:	b	402cf0 <ferror@plt+0xd80>
  402d10:	mov	x0, #0x0                   	// #0
  402d14:	b	402cf0 <ferror@plt+0xd80>
  402d18:	mov	x0, #0x1                   	// #1
  402d1c:	b	402cf0 <ferror@plt+0xd80>
  402d20:	mov	x0, #0x2                   	// #2
  402d24:	b	402cf0 <ferror@plt+0xd80>
  402d28:	mov	x0, #0x3                   	// #3
  402d2c:	b	402cf0 <ferror@plt+0xd80>
  402d30:	mov	x0, #0x4                   	// #4
  402d34:	b	402cf0 <ferror@plt+0xd80>
  402d38:	adrp	x3, 407000 <ferror@plt+0x5090>
  402d3c:	add	x3, x3, #0x140
  402d40:	adrp	x1, 406000 <ferror@plt+0x4090>
  402d44:	adrp	x0, 406000 <ferror@plt+0x4090>
  402d48:	add	x3, x3, #0xc0
  402d4c:	add	x1, x1, #0xb58
  402d50:	add	x0, x0, #0xb70
  402d54:	mov	w2, #0x97                  	// #151
  402d58:	bl	401f00 <__assert_fail@plt>
  402d5c:	nop
  402d60:	stp	x29, x30, [sp, #-112]!
  402d64:	mov	x29, sp
  402d68:	stp	x19, x20, [sp, #16]
  402d6c:	mov	x20, x0
  402d70:	bl	401de0 <__ctype_b_loc@plt>
  402d74:	ldr	x0, [x0]
  402d78:	ldrsb	x1, [x20]
  402d7c:	ldrh	w0, [x0, x1, lsl #1]
  402d80:	tbz	w0, #9, 402df8 <ferror@plt+0xe88>
  402d84:	adrp	x19, 407000 <ferror@plt+0x5090>
  402d88:	add	x19, x19, #0x140
  402d8c:	str	x21, [sp, #32]
  402d90:	adrp	x21, 406000 <ferror@plt+0x4090>
  402d94:	add	x21, x21, #0xbc8
  402d98:	add	x19, x19, #0xd8
  402d9c:	mov	x1, x21
  402da0:	b	402db0 <ferror@plt+0xe40>
  402da4:	ldr	x1, [x19, #32]
  402da8:	add	x19, x19, #0x18
  402dac:	cbz	x1, 402e0c <ferror@plt+0xe9c>
  402db0:	mov	x0, x20
  402db4:	bl	401dc0 <strcmp@plt>
  402db8:	cbnz	w0, 402da4 <ferror@plt+0xe34>
  402dbc:	mov	x1, x21
  402dc0:	mov	x0, x20
  402dc4:	bl	401dc0 <strcmp@plt>
  402dc8:	ldr	w19, [x19]
  402dcc:	mov	w1, w0
  402dd0:	mov	x0, #0x0                   	// #0
  402dd4:	cmp	w1, #0x0
  402dd8:	mov	w1, #0x3                   	// #3
  402ddc:	bfxil	x0, x19, #0, #32
  402de0:	csinc	w1, w1, wzr, eq  // eq = none
  402de4:	ldp	x19, x20, [sp, #16]
  402de8:	bfi	x0, x1, #32, #32
  402dec:	ldr	x21, [sp, #32]
  402df0:	ldp	x29, x30, [sp], #112
  402df4:	ret
  402df8:	tbnz	w0, #11, 402e14 <ferror@plt+0xea4>
  402dfc:	mov	x0, #0x0                   	// #0
  402e00:	ldp	x19, x20, [sp, #16]
  402e04:	ldp	x29, x30, [sp], #112
  402e08:	ret
  402e0c:	ldr	x21, [sp, #32]
  402e10:	b	402dfc <ferror@plt+0xe8c>
  402e14:	mov	w2, #0x5                   	// #5
  402e18:	adrp	x1, 406000 <ferror@plt+0x4090>
  402e1c:	mov	x0, #0x0                   	// #0
  402e20:	add	x1, x1, #0xbd0
  402e24:	bl	401ec0 <dcgettext@plt>
  402e28:	mov	x1, x0
  402e2c:	mov	x0, x20
  402e30:	bl	404218 <ferror@plt+0x22a8>
  402e34:	adrp	x2, 406000 <ferror@plt+0x4090>
  402e38:	mov	w3, w0
  402e3c:	add	x2, x2, #0xbe8
  402e40:	mov	w19, w0
  402e44:	mov	x1, #0x3f                  	// #63
  402e48:	add	x0, sp, #0x30
  402e4c:	bl	401be0 <snprintf@plt>
  402e50:	add	x0, sp, #0x30
  402e54:	mov	w1, #0x0                   	// #0
  402e58:	bl	401d90 <access@plt>
  402e5c:	cmp	w0, #0x0
  402e60:	cset	w1, eq  // eq = none
  402e64:	mov	x0, #0x0                   	// #0
  402e68:	bfxil	x0, x19, #0, #32
  402e6c:	lsl	w1, w1, #1
  402e70:	ldp	x19, x20, [sp, #16]
  402e74:	bfi	x0, x1, #32, #32
  402e78:	ldp	x29, x30, [sp], #112
  402e7c:	ret
  402e80:	stp	x29, x30, [sp, #-48]!
  402e84:	mov	w1, #0x0                   	// #0
  402e88:	mov	x29, sp
  402e8c:	stp	x19, x20, [sp, #16]
  402e90:	adrp	x20, 406000 <ferror@plt+0x4090>
  402e94:	add	x20, x20, #0xc08
  402e98:	str	x21, [sp, #32]
  402e9c:	mov	w21, w0
  402ea0:	mov	x0, x20
  402ea4:	bl	401c50 <open@plt>
  402ea8:	tbnz	w0, #31, 402f0c <ferror@plt+0xf9c>
  402eac:	mov	w19, w0
  402eb0:	cbnz	w21, 402ec8 <ferror@plt+0xf58>
  402eb4:	mov	w0, w19
  402eb8:	ldp	x19, x20, [sp, #16]
  402ebc:	ldr	x21, [sp, #32]
  402ec0:	ldp	x29, x30, [sp], #48
  402ec4:	ret
  402ec8:	mov	w2, #0x800                 	// #2048
  402ecc:	mov	w1, #0x4                   	// #4
  402ed0:	bl	401e70 <fcntl@plt>
  402ed4:	tbz	w0, #31, 402eb4 <ferror@plt+0xf44>
  402ed8:	mov	w2, #0x5                   	// #5
  402edc:	adrp	x1, 406000 <ferror@plt+0x4090>
  402ee0:	mov	x0, #0x0                   	// #0
  402ee4:	add	x1, x1, #0xc28
  402ee8:	bl	401ec0 <dcgettext@plt>
  402eec:	mov	x1, x20
  402ef0:	bl	401dd0 <warn@plt>
  402ef4:	mov	w0, w19
  402ef8:	bl	401d30 <close@plt>
  402efc:	bl	401f10 <__errno_location@plt>
  402f00:	ldr	w19, [x0]
  402f04:	neg	w19, w19
  402f08:	b	402eb4 <ferror@plt+0xf44>
  402f0c:	mov	w2, #0x5                   	// #5
  402f10:	adrp	x1, 406000 <ferror@plt+0x4090>
  402f14:	mov	x0, #0x0                   	// #0
  402f18:	add	x1, x1, #0xc18
  402f1c:	bl	401ec0 <dcgettext@plt>
  402f20:	mov	x1, x20
  402f24:	bl	401dd0 <warn@plt>
  402f28:	bl	401f10 <__errno_location@plt>
  402f2c:	ldr	w19, [x0]
  402f30:	ldr	x21, [sp, #32]
  402f34:	neg	w19, w19
  402f38:	mov	w0, w19
  402f3c:	ldp	x19, x20, [sp, #16]
  402f40:	ldp	x29, x30, [sp], #48
  402f44:	ret
  402f48:	stp	x29, x30, [sp, #-32]!
  402f4c:	adrp	x0, 419000 <ferror@plt+0x17090>
  402f50:	mov	x29, sp
  402f54:	stp	x19, x20, [sp, #16]
  402f58:	ldr	x20, [x0, #680]
  402f5c:	bl	401f10 <__errno_location@plt>
  402f60:	mov	x19, x0
  402f64:	mov	x0, x20
  402f68:	str	wzr, [x19]
  402f6c:	bl	401f70 <ferror@plt>
  402f70:	cbz	w0, 403010 <ferror@plt+0x10a0>
  402f74:	ldr	w0, [x19]
  402f78:	cmp	w0, #0x9
  402f7c:	b.ne	402fc0 <ferror@plt+0x1050>  // b.any
  402f80:	adrp	x0, 419000 <ferror@plt+0x17090>
  402f84:	ldr	x20, [x0, #656]
  402f88:	str	wzr, [x19]
  402f8c:	mov	x0, x20
  402f90:	bl	401f70 <ferror@plt>
  402f94:	cbnz	w0, 402fa8 <ferror@plt+0x1038>
  402f98:	mov	x0, x20
  402f9c:	bl	401e80 <fflush@plt>
  402fa0:	cbz	w0, 402ff0 <ferror@plt+0x1080>
  402fa4:	nop
  402fa8:	ldr	w0, [x19]
  402fac:	cmp	w0, #0x9
  402fb0:	b.ne	402fe8 <ferror@plt+0x1078>  // b.any
  402fb4:	ldp	x19, x20, [sp, #16]
  402fb8:	ldp	x29, x30, [sp], #32
  402fbc:	ret
  402fc0:	cmp	w0, #0x20
  402fc4:	b.eq	402f80 <ferror@plt+0x1010>  // b.none
  402fc8:	adrp	x1, 406000 <ferror@plt+0x4090>
  402fcc:	mov	w2, #0x5                   	// #5
  402fd0:	add	x1, x1, #0xc48
  402fd4:	cbz	w0, 40303c <ferror@plt+0x10cc>
  402fd8:	mov	x0, #0x0                   	// #0
  402fdc:	bl	401ec0 <dcgettext@plt>
  402fe0:	bl	401dd0 <warn@plt>
  402fe4:	nop
  402fe8:	mov	w0, #0x1                   	// #1
  402fec:	bl	401ab0 <_exit@plt>
  402ff0:	mov	x0, x20
  402ff4:	bl	401c00 <fileno@plt>
  402ff8:	tbnz	w0, #31, 402fa8 <ferror@plt+0x1038>
  402ffc:	bl	401b10 <dup@plt>
  403000:	tbnz	w0, #31, 402fa8 <ferror@plt+0x1038>
  403004:	bl	401d30 <close@plt>
  403008:	cbz	w0, 402fb4 <ferror@plt+0x1044>
  40300c:	b	402fa8 <ferror@plt+0x1038>
  403010:	mov	x0, x20
  403014:	bl	401e80 <fflush@plt>
  403018:	cbnz	w0, 402f74 <ferror@plt+0x1004>
  40301c:	mov	x0, x20
  403020:	bl	401c00 <fileno@plt>
  403024:	tbnz	w0, #31, 402f74 <ferror@plt+0x1004>
  403028:	bl	401b10 <dup@plt>
  40302c:	tbnz	w0, #31, 402f74 <ferror@plt+0x1004>
  403030:	bl	401d30 <close@plt>
  403034:	cbz	w0, 402f80 <ferror@plt+0x1010>
  403038:	b	402f74 <ferror@plt+0x1004>
  40303c:	mov	x0, #0x0                   	// #0
  403040:	bl	401ec0 <dcgettext@plt>
  403044:	bl	401ea0 <warnx@plt>
  403048:	b	402fe8 <ferror@plt+0x1078>
  40304c:	nop
  403050:	stp	x29, x30, [sp, #-112]!
  403054:	mov	x29, sp
  403058:	stp	x19, x20, [sp, #16]
  40305c:	stp	x23, x24, [sp, #48]
  403060:	mov	x24, x0
  403064:	str	x27, [sp, #80]
  403068:	cbz	x1, 403360 <ferror@plt+0x13f0>
  40306c:	mov	x20, x1
  403070:	mov	x0, x1
  403074:	bl	402d60 <ferror@plt+0xdf0>
  403078:	mov	w27, w0
  40307c:	lsr	x0, x0, #32
  403080:	mov	w23, w0
  403084:	cbz	x0, 403420 <ferror@plt+0x14b0>
  403088:	stp	x21, x22, [sp, #32]
  40308c:	stp	x25, x26, [sp, #64]
  403090:	adrp	x20, 419000 <ferror@plt+0x17090>
  403094:	add	x20, x20, #0x2c0
  403098:	mov	w0, #0x1                   	// #1
  40309c:	add	x22, x20, #0x90
  4030a0:	bl	402e80 <ferror@plt+0xf10>
  4030a4:	mov	w21, w0
  4030a8:	add	x1, sp, #0x60
  4030ac:	mov	w0, w21
  4030b0:	mov	x2, #0x8                   	// #8
  4030b4:	bl	401eb0 <read@plt>
  4030b8:	mov	x19, x0
  4030bc:	tbnz	x0, #63, 4031f0 <ferror@plt+0x1280>
  4030c0:	cmp	x0, #0x7
  4030c4:	b.le	403314 <ferror@plt+0x13a4>
  4030c8:	ldrb	w0, [sp, #101]
  4030cc:	cbnz	w0, 4030a8 <ferror@plt+0x1138>
  4030d0:	cmp	w23, #0x2
  4030d4:	b.eq	403350 <ferror@plt+0x13e0>  // b.none
  4030d8:	cmp	w23, #0x3
  4030dc:	b.ne	40326c <ferror@plt+0x12fc>  // b.any
  4030e0:	ldr	x0, [x24]
  4030e4:	cbz	x0, 403440 <ferror@plt+0x14d0>
  4030e8:	mov	x1, #0x0                   	// #0
  4030ec:	bl	401d10 <scols_table_new_line@plt>
  4030f0:	str	x0, [x20, #128]
  4030f4:	cbz	x0, 403464 <ferror@plt+0x14f4>
  4030f8:	ldr	x0, [x20, #136]
  4030fc:	mov	x19, #0x0                   	// #0
  403100:	cbz	x0, 4030a8 <ferror@plt+0x1138>
  403104:	adrp	x25, 406000 <ferror@plt+0x4090>
  403108:	adrp	x26, 406000 <ferror@plt+0x4090>
  40310c:	add	x25, x25, #0xc98
  403110:	add	x26, x26, #0xc68
  403114:	b	40316c <ferror@plt+0x11fc>
  403118:	cmp	w0, #0x1
  40311c:	b.eq	4031d0 <ferror@plt+0x1260>  // b.none
  403120:	cmp	w0, #0x2
  403124:	b.ne	4031b4 <ferror@plt+0x1244>  // b.any
  403128:	ldr	w0, [sp, #96]
  40312c:	adrp	x1, 406000 <ferror@plt+0x4090>
  403130:	add	x1, x1, #0xd98
  403134:	bl	4027e8 <ferror@plt+0x878>
  403138:	cbz	x0, 4032f0 <ferror@plt+0x1380>
  40313c:	bl	401d00 <strdup@plt>
  403140:	mov	x2, x0
  403144:	cbz	x0, 4033f0 <ferror@plt+0x1480>
  403148:	str	x0, [sp, #104]
  40314c:	ldr	x0, [x20, #128]
  403150:	mov	x1, x19
  403154:	bl	401b20 <scols_line_refer_data@plt>
  403158:	cbnz	w0, 403400 <ferror@plt+0x1490>
  40315c:	ldr	x0, [x20, #136]
  403160:	add	x19, x19, #0x1
  403164:	cmp	x19, x0
  403168:	b.cs	4030a8 <ferror@plt+0x1138>  // b.hs, b.nlast
  40316c:	ldr	w0, [x22, x19, lsl #2]
  403170:	str	xzr, [sp, #104]
  403174:	cmp	w0, #0x5
  403178:	b.gt	4033cc <ferror@plt+0x145c>
  40317c:	cmp	w0, #0x3
  403180:	b.eq	4032a8 <ferror@plt+0x1338>  // b.none
  403184:	b.le	403118 <ferror@plt+0x11a8>
  403188:	cmp	w0, #0x4
  40318c:	b.eq	403284 <ferror@plt+0x1314>  // b.none
  403190:	ldrb	w0, [sp, #103]
  403194:	cbz	w0, 40328c <ferror@plt+0x131c>
  403198:	adrp	x1, 406000 <ferror@plt+0x4090>
  40319c:	mov	w2, #0x5                   	// #5
  4031a0:	add	x1, x1, #0xda0
  4031a4:	mov	x0, #0x0                   	// #0
  4031a8:	bl	401ec0 <dcgettext@plt>
  4031ac:	cbnz	x0, 40313c <ferror@plt+0x11cc>
  4031b0:	b	4032f0 <ferror@plt+0x1380>
  4031b4:	cbnz	w0, 403494 <ferror@plt+0x1524>
  4031b8:	ldr	w0, [sp, #96]
  4031bc:	adrp	x1, 406000 <ferror@plt+0x4090>
  4031c0:	add	x1, x1, #0xb70
  4031c4:	bl	4027e8 <ferror@plt+0x878>
  4031c8:	cbnz	x0, 40313c <ferror@plt+0x11cc>
  4031cc:	b	4032f0 <ferror@plt+0x1380>
  4031d0:	ldr	w2, [sp, #96]
  4031d4:	add	x0, sp, #0x68
  4031d8:	adrp	x1, 406000 <ferror@plt+0x4090>
  4031dc:	add	x1, x1, #0xd90
  4031e0:	bl	402888 <ferror@plt+0x918>
  4031e4:	ldr	x2, [sp, #104]
  4031e8:	cbz	x2, 40315c <ferror@plt+0x11ec>
  4031ec:	b	40314c <ferror@plt+0x11dc>
  4031f0:	bl	401f10 <__errno_location@plt>
  4031f4:	mov	x19, x0
  4031f8:	ldr	w0, [x0]
  4031fc:	cmp	w0, #0xb
  403200:	b.eq	403348 <ferror@plt+0x13d8>  // b.none
  403204:	mov	w2, #0x5                   	// #5
  403208:	adrp	x1, 406000 <ferror@plt+0x4090>
  40320c:	mov	x0, #0x0                   	// #0
  403210:	add	x1, x1, #0xcd0
  403214:	bl	401ec0 <dcgettext@plt>
  403218:	adrp	x1, 406000 <ferror@plt+0x4090>
  40321c:	add	x1, x1, #0xc08
  403220:	bl	401dd0 <warn@plt>
  403224:	ldr	w0, [x19]
  403228:	cmp	w0, #0x0
  40322c:	b.le	40325c <ferror@plt+0x12ec>
  403230:	neg	w19, w0
  403234:	mov	w0, w21
  403238:	bl	401d30 <close@plt>
  40323c:	ldp	x21, x22, [sp, #32]
  403240:	ldp	x25, x26, [sp, #64]
  403244:	mov	w0, w19
  403248:	ldp	x19, x20, [sp, #16]
  40324c:	ldp	x23, x24, [sp, #48]
  403250:	ldr	x27, [sp, #80]
  403254:	ldp	x29, x30, [sp], #112
  403258:	ret
  40325c:	cmn	w0, #0x1
  403260:	b.eq	4030a8 <ferror@plt+0x1138>  // b.none
  403264:	cbnz	w0, 4030a8 <ferror@plt+0x1138>
  403268:	b	4030c8 <ferror@plt+0x1158>
  40326c:	cmp	w23, #0x1
  403270:	b.ne	403494 <ferror@plt+0x1524>  // b.any
  403274:	ldrb	w0, [sp, #100]
  403278:	cmp	w0, w27
  40327c:	b.ne	4030a8 <ferror@plt+0x1138>  // b.any
  403280:	b	4030e0 <ferror@plt+0x1170>
  403284:	ldrb	w0, [sp, #102]
  403288:	cbnz	w0, 403198 <ferror@plt+0x1228>
  40328c:	adrp	x1, 406000 <ferror@plt+0x4090>
  403290:	mov	w2, #0x5                   	// #5
  403294:	add	x1, x1, #0xda8
  403298:	mov	x0, #0x0                   	// #0
  40329c:	bl	401ec0 <dcgettext@plt>
  4032a0:	cbnz	x0, 40313c <ferror@plt+0x11cc>
  4032a4:	b	4032f0 <ferror@plt+0x1380>
  4032a8:	ldrb	w0, [sp, #100]
  4032ac:	cbz	w0, 4032f0 <ferror@plt+0x1380>
  4032b0:	cmp	w0, #0x1
  4032b4:	b.eq	403374 <ferror@plt+0x1404>  // b.none
  4032b8:	cmp	w0, #0x2
  4032bc:	b.eq	40337c <ferror@plt+0x140c>  // b.none
  4032c0:	cmp	w0, #0x3
  4032c4:	b.eq	403384 <ferror@plt+0x1414>  // b.none
  4032c8:	cmp	w0, #0x4
  4032cc:	b.eq	403390 <ferror@plt+0x1420>  // b.none
  4032d0:	cmp	w0, #0x5
  4032d4:	b.eq	40339c <ferror@plt+0x142c>  // b.none
  4032d8:	cmp	w0, #0x6
  4032dc:	b.eq	4033a8 <ferror@plt+0x1438>  // b.none
  4032e0:	cmp	w0, #0x7
  4032e4:	b.eq	4033b4 <ferror@plt+0x1444>  // b.none
  4032e8:	cmp	w0, #0x8
  4032ec:	b.eq	4033c0 <ferror@plt+0x1450>  // b.none
  4032f0:	adrp	x3, 407000 <ferror@plt+0x5090>
  4032f4:	add	x3, x3, #0x140
  4032f8:	adrp	x1, 406000 <ferror@plt+0x4090>
  4032fc:	adrp	x0, 406000 <ferror@plt+0x4090>
  403300:	add	x3, x3, #0x218
  403304:	add	x1, x1, #0xd58
  403308:	add	x0, x0, #0xd70
  40330c:	mov	w2, #0x4a                  	// #74
  403310:	bl	401f00 <__assert_fail@plt>
  403314:	mov	w2, #0x5                   	// #5
  403318:	adrp	x1, 406000 <ferror@plt+0x4090>
  40331c:	mov	x0, #0x0                   	// #0
  403320:	add	x1, x1, #0xce0
  403324:	bl	401ec0 <dcgettext@plt>
  403328:	mov	x1, x19
  40332c:	mov	w2, #0x8                   	// #8
  403330:	bl	401ea0 <warnx@plt>
  403334:	bl	401f10 <__errno_location@plt>
  403338:	ldr	w0, [x0]
  40333c:	cmp	w0, #0xb
  403340:	b.ne	4030a8 <ferror@plt+0x1138>  // b.any
  403344:	nop
  403348:	mov	w19, #0x0                   	// #0
  40334c:	b	403234 <ferror@plt+0x12c4>
  403350:	ldr	w0, [sp, #96]
  403354:	cmp	w0, w27
  403358:	b.ne	4030a8 <ferror@plt+0x1138>  // b.any
  40335c:	b	4030e0 <ferror@plt+0x1170>
  403360:	mov	w23, #0x3                   	// #3
  403364:	mov	w27, #0x0                   	// #0
  403368:	stp	x21, x22, [sp, #32]
  40336c:	stp	x25, x26, [sp, #64]
  403370:	b	403090 <ferror@plt+0x1120>
  403374:	mov	x0, x25
  403378:	b	40313c <ferror@plt+0x11cc>
  40337c:	mov	x0, x26
  403380:	b	40313c <ferror@plt+0x11cc>
  403384:	adrp	x0, 406000 <ferror@plt+0x4090>
  403388:	add	x0, x0, #0xc58
  40338c:	b	40313c <ferror@plt+0x11cc>
  403390:	adrp	x0, 406000 <ferror@plt+0x4090>
  403394:	add	x0, x0, #0xca8
  403398:	b	40313c <ferror@plt+0x11cc>
  40339c:	adrp	x0, 406000 <ferror@plt+0x4090>
  4033a0:	add	x0, x0, #0xc80
  4033a4:	b	40313c <ferror@plt+0x11cc>
  4033a8:	adrp	x0, 406000 <ferror@plt+0x4090>
  4033ac:	add	x0, x0, #0xc78
  4033b0:	b	40313c <ferror@plt+0x11cc>
  4033b4:	adrp	x0, 406000 <ferror@plt+0x4090>
  4033b8:	add	x0, x0, #0xc90
  4033bc:	b	40313c <ferror@plt+0x11cc>
  4033c0:	adrp	x0, 406000 <ferror@plt+0x4090>
  4033c4:	add	x0, x0, #0xcb0
  4033c8:	b	40313c <ferror@plt+0x11cc>
  4033cc:	adrp	x3, 407000 <ferror@plt+0x5090>
  4033d0:	add	x3, x3, #0x140
  4033d4:	adrp	x1, 406000 <ferror@plt+0x4090>
  4033d8:	adrp	x0, 406000 <ferror@plt+0x4090>
  4033dc:	add	x3, x3, #0x208
  4033e0:	add	x1, x1, #0xb58
  4033e4:	add	x0, x0, #0xd30
  4033e8:	mov	w2, #0xa6                  	// #166
  4033ec:	bl	401f00 <__assert_fail@plt>
  4033f0:	adrp	x1, 406000 <ferror@plt+0x4090>
  4033f4:	mov	w0, #0x1                   	// #1
  4033f8:	add	x1, x1, #0xd78
  4033fc:	bl	401f50 <err@plt>
  403400:	mov	w2, #0x5                   	// #5
  403404:	adrp	x1, 406000 <ferror@plt+0x4090>
  403408:	mov	x0, #0x0                   	// #0
  40340c:	add	x1, x1, #0xdb8
  403410:	bl	401ec0 <dcgettext@plt>
  403414:	mov	x1, x0
  403418:	mov	w0, #0x1                   	// #1
  40341c:	bl	401ed0 <errx@plt>
  403420:	mov	w2, #0x5                   	// #5
  403424:	adrp	x1, 406000 <ferror@plt+0x4090>
  403428:	add	x1, x1, #0xcb8
  40342c:	bl	401ec0 <dcgettext@plt>
  403430:	mov	x1, x20
  403434:	mov	w19, #0xffffffea            	// #-22
  403438:	bl	401ea0 <warnx@plt>
  40343c:	b	403244 <ferror@plt+0x12d4>
  403440:	adrp	x3, 407000 <ferror@plt+0x5090>
  403444:	add	x3, x3, #0x140
  403448:	adrp	x1, 406000 <ferror@plt+0x4090>
  40344c:	adrp	x0, 406000 <ferror@plt+0x4090>
  403450:	add	x3, x3, #0x1f8
  403454:	add	x1, x1, #0xb58
  403458:	add	x0, x0, #0xd08
  40345c:	mov	w2, #0x173                 	// #371
  403460:	bl	401f00 <__assert_fail@plt>
  403464:	bl	401f10 <__errno_location@plt>
  403468:	mov	x3, x0
  40346c:	mov	w4, #0xc                   	// #12
  403470:	mov	w2, #0x5                   	// #5
  403474:	adrp	x1, 406000 <ferror@plt+0x4090>
  403478:	mov	x0, #0x0                   	// #0
  40347c:	str	w4, [x3]
  403480:	add	x1, x1, #0xd10
  403484:	bl	401ec0 <dcgettext@plt>
  403488:	mov	x1, x0
  40348c:	mov	w0, #0x1                   	// #1
  403490:	bl	401ed0 <errx@plt>
  403494:	bl	401d70 <abort@plt>
  403498:	stp	x29, x30, [sp, #-64]!
  40349c:	mov	x29, sp
  4034a0:	stp	x19, x20, [sp, #16]
  4034a4:	mov	x19, x1
  4034a8:	mov	w1, #0x3                   	// #3
  4034ac:	stp	xzr, xzr, [sp, #48]
  4034b0:	str	x21, [sp, #32]
  4034b4:	and	w21, w0, #0xff
  4034b8:	mov	x0, x19
  4034bc:	strb	w1, [sp, #53]
  4034c0:	strb	w21, [sp, #54]
  4034c4:	bl	402d60 <ferror@plt+0xdf0>
  4034c8:	lsr	x4, x0, #32
  4034cc:	mov	x3, x0
  4034d0:	cmp	w4, #0x2
  4034d4:	b.eq	403650 <ferror@plt+0x16e0>  // b.none
  4034d8:	b.hi	403588 <ferror@plt+0x1618>  // b.pmore
  4034dc:	cbz	x4, 403620 <ferror@plt+0x16b0>
  4034e0:	adrp	x1, 406000 <ferror@plt+0x4090>
  4034e4:	mov	x2, x19
  4034e8:	add	x0, sp, #0x38
  4034ec:	add	x1, x1, #0xde8
  4034f0:	strb	w3, [sp, #52]
  4034f4:	bl	402888 <ferror@plt+0x918>
  4034f8:	adrp	x20, 406000 <ferror@plt+0x4090>
  4034fc:	add	x20, x20, #0xc08
  403500:	mov	x0, x20
  403504:	mov	w1, #0x2                   	// #2
  403508:	bl	401c50 <open@plt>
  40350c:	mov	w19, w0
  403510:	tbnz	w0, #31, 4035c0 <ferror@plt+0x1650>
  403514:	add	x1, sp, #0x30
  403518:	mov	x2, #0x8                   	// #8
  40351c:	bl	401d60 <write@plt>
  403520:	tbnz	x0, #63, 403600 <ferror@plt+0x1690>
  403524:	mov	w2, #0x8                   	// #8
  403528:	mov	w1, #0x0                   	// #0
  40352c:	adrp	x0, 406000 <ferror@plt+0x4090>
  403530:	add	x0, x0, #0xe10
  403534:	bl	401d80 <openlog@plt>
  403538:	cmp	w21, #0x0
  40353c:	adrp	x0, 406000 <ferror@plt+0x4090>
  403540:	adrp	x2, 406000 <ferror@plt+0x4090>
  403544:	add	x0, x0, #0xde0
  403548:	add	x2, x2, #0xdd8
  40354c:	adrp	x1, 406000 <ferror@plt+0x4090>
  403550:	ldr	x3, [sp, #56]
  403554:	csel	x2, x2, x0, ne  // ne = any
  403558:	add	x1, x1, #0xe18
  40355c:	mov	w0, #0x5                   	// #5
  403560:	bl	401af0 <syslog@plt>
  403564:	bl	401b90 <closelog@plt>
  403568:	ldr	x0, [sp, #56]
  40356c:	bl	401e00 <free@plt>
  403570:	mov	w0, w19
  403574:	bl	401d30 <close@plt>
  403578:	ldp	x19, x20, [sp, #16]
  40357c:	ldr	x21, [sp, #32]
  403580:	ldp	x29, x30, [sp], #64
  403584:	ret
  403588:	cmp	w4, #0x3
  40358c:	b.ne	403680 <ferror@plt+0x1710>  // b.any
  403590:	adrp	x0, 406000 <ferror@plt+0x4090>
  403594:	add	x0, x0, #0xbc8
  403598:	bl	401d00 <strdup@plt>
  40359c:	cbz	x0, 403670 <ferror@plt+0x1700>
  4035a0:	adrp	x20, 406000 <ferror@plt+0x4090>
  4035a4:	add	x20, x20, #0xc08
  4035a8:	mov	w1, #0x2                   	// #2
  4035ac:	str	x0, [sp, #56]
  4035b0:	mov	x0, x20
  4035b4:	bl	401c50 <open@plt>
  4035b8:	mov	w19, w0
  4035bc:	tbz	w0, #31, 403514 <ferror@plt+0x15a4>
  4035c0:	mov	w2, #0x5                   	// #5
  4035c4:	adrp	x1, 406000 <ferror@plt+0x4090>
  4035c8:	mov	x0, #0x0                   	// #0
  4035cc:	add	x1, x1, #0xc18
  4035d0:	bl	401ec0 <dcgettext@plt>
  4035d4:	mov	x1, x20
  4035d8:	bl	401dd0 <warn@plt>
  4035dc:	ldr	x0, [sp, #56]
  4035e0:	bl	401e00 <free@plt>
  4035e4:	bl	401f10 <__errno_location@plt>
  4035e8:	ldr	w0, [x0]
  4035ec:	ldp	x19, x20, [sp, #16]
  4035f0:	neg	w0, w0
  4035f4:	ldr	x21, [sp, #32]
  4035f8:	ldp	x29, x30, [sp], #64
  4035fc:	ret
  403600:	mov	w2, #0x5                   	// #5
  403604:	adrp	x1, 406000 <ferror@plt+0x4090>
  403608:	mov	x0, #0x0                   	// #0
  40360c:	add	x1, x1, #0xdf8
  403610:	bl	401ec0 <dcgettext@plt>
  403614:	mov	x1, x20
  403618:	bl	401dd0 <warn@plt>
  40361c:	b	403568 <ferror@plt+0x15f8>
  403620:	mov	w2, #0x5                   	// #5
  403624:	adrp	x1, 406000 <ferror@plt+0x4090>
  403628:	mov	x0, #0x0                   	// #0
  40362c:	add	x1, x1, #0xcb8
  403630:	bl	401ec0 <dcgettext@plt>
  403634:	mov	x1, x19
  403638:	bl	401ea0 <warnx@plt>
  40363c:	mov	w0, #0xffffffff            	// #-1
  403640:	ldp	x19, x20, [sp, #16]
  403644:	ldr	x21, [sp, #32]
  403648:	ldp	x29, x30, [sp], #64
  40364c:	ret
  403650:	mov	w2, w0
  403654:	adrp	x1, 406000 <ferror@plt+0x4090>
  403658:	add	x0, sp, #0x38
  40365c:	add	x1, x1, #0xdf0
  403660:	str	w3, [sp, #48]
  403664:	strb	w4, [sp, #53]
  403668:	bl	402888 <ferror@plt+0x918>
  40366c:	b	4034f8 <ferror@plt+0x1588>
  403670:	adrp	x1, 406000 <ferror@plt+0x4090>
  403674:	mov	w0, #0x1                   	// #1
  403678:	add	x1, x1, #0xd78
  40367c:	bl	401f50 <err@plt>
  403680:	bl	401d70 <abort@plt>
  403684:	nop
  403688:	stp	x29, x30, [sp, #-112]!
  40368c:	mov	x29, sp
  403690:	stp	x19, x20, [sp, #16]
  403694:	stp	x21, x22, [sp, #32]
  403698:	cbz	x0, 403888 <ferror@plt+0x1918>
  40369c:	mov	x20, x0
  4036a0:	bl	402d60 <ferror@plt+0xdf0>
  4036a4:	lsr	x1, x0, #32
  4036a8:	mov	w22, w0
  4036ac:	mov	w21, w1
  4036b0:	cbz	x1, 403970 <ferror@plt+0x1a00>
  4036b4:	stp	x23, x24, [sp, #48]
  4036b8:	mov	w0, #0x1                   	// #1
  4036bc:	adrp	x24, 406000 <ferror@plt+0x4090>
  4036c0:	adrp	x23, 406000 <ferror@plt+0x4090>
  4036c4:	bl	402e80 <ferror@plt+0xf10>
  4036c8:	add	x24, x24, #0xb70
  4036cc:	mov	w20, w0
  4036d0:	add	x23, x23, #0xe38
  4036d4:	nop
  4036d8:	add	x1, sp, #0x68
  4036dc:	mov	w0, w20
  4036e0:	mov	x2, #0x8                   	// #8
  4036e4:	bl	401eb0 <read@plt>
  4036e8:	mov	x19, x0
  4036ec:	tbnz	x0, #63, 4037a0 <ferror@plt+0x1830>
  4036f0:	cmp	x0, #0x7
  4036f4:	b.le	403828 <ferror@plt+0x18b8>
  4036f8:	ldrb	w0, [sp, #109]
  4036fc:	cbnz	w0, 4036d8 <ferror@plt+0x1768>
  403700:	cmp	w21, #0x2
  403704:	b.eq	403870 <ferror@plt+0x1900>  // b.none
  403708:	cmp	w21, #0x3
  40370c:	b.ne	403814 <ferror@plt+0x18a4>  // b.any
  403710:	ldr	w0, [sp, #104]
  403714:	stp	x25, x26, [sp, #64]
  403718:	str	x27, [sp, #80]
  40371c:	mov	x1, x24
  403720:	bl	4027e8 <ferror@plt+0x878>
  403724:	cbz	x0, 40377c <ferror@plt+0x180c>
  403728:	bl	401d00 <strdup@plt>
  40372c:	mov	x25, x0
  403730:	cbz	x0, 403994 <ferror@plt+0x1a24>
  403734:	ldrb	w1, [sp, #108]
  403738:	cbz	w1, 40377c <ferror@plt+0x180c>
  40373c:	cmp	w1, #0x1
  403740:	b.eq	40391c <ferror@plt+0x19ac>  // b.none
  403744:	cmp	w1, #0x2
  403748:	b.eq	403928 <ferror@plt+0x19b8>  // b.none
  40374c:	cmp	w1, #0x3
  403750:	b.eq	403898 <ferror@plt+0x1928>  // b.none
  403754:	cmp	w1, #0x4
  403758:	b.eq	403934 <ferror@plt+0x19c4>  // b.none
  40375c:	cmp	w1, #0x5
  403760:	b.eq	403940 <ferror@plt+0x19d0>  // b.none
  403764:	cmp	w1, #0x6
  403768:	b.eq	40394c <ferror@plt+0x19dc>  // b.none
  40376c:	cmp	w1, #0x7
  403770:	b.eq	403958 <ferror@plt+0x19e8>  // b.none
  403774:	cmp	w1, #0x8
  403778:	b.eq	403964 <ferror@plt+0x19f4>  // b.none
  40377c:	adrp	x3, 407000 <ferror@plt+0x5090>
  403780:	add	x3, x3, #0x140
  403784:	adrp	x1, 406000 <ferror@plt+0x4090>
  403788:	adrp	x0, 406000 <ferror@plt+0x4090>
  40378c:	add	x3, x3, #0x218
  403790:	add	x1, x1, #0xd58
  403794:	add	x0, x0, #0xd70
  403798:	mov	w2, #0x4a                  	// #74
  40379c:	bl	401f00 <__assert_fail@plt>
  4037a0:	bl	401f10 <__errno_location@plt>
  4037a4:	mov	x19, x0
  4037a8:	ldr	w0, [x0]
  4037ac:	cmp	w0, #0xb
  4037b0:	b.eq	403858 <ferror@plt+0x18e8>  // b.none
  4037b4:	mov	w2, #0x5                   	// #5
  4037b8:	adrp	x1, 406000 <ferror@plt+0x4090>
  4037bc:	mov	x0, #0x0                   	// #0
  4037c0:	add	x1, x1, #0xcd0
  4037c4:	bl	401ec0 <dcgettext@plt>
  4037c8:	adrp	x1, 406000 <ferror@plt+0x4090>
  4037cc:	add	x1, x1, #0xc08
  4037d0:	bl	401dd0 <warn@plt>
  4037d4:	ldr	w1, [x19]
  4037d8:	cmp	w1, #0x0
  4037dc:	b.le	403804 <ferror@plt+0x1894>
  4037e0:	neg	w19, w1
  4037e4:	mov	w0, w20
  4037e8:	bl	401d30 <close@plt>
  4037ec:	ldp	x23, x24, [sp, #48]
  4037f0:	mov	w0, w19
  4037f4:	ldp	x19, x20, [sp, #16]
  4037f8:	ldp	x21, x22, [sp, #32]
  4037fc:	ldp	x29, x30, [sp], #112
  403800:	ret
  403804:	cmn	w1, #0x1
  403808:	b.eq	4036d8 <ferror@plt+0x1768>  // b.none
  40380c:	cbnz	w1, 4036d8 <ferror@plt+0x1768>
  403810:	b	4036f8 <ferror@plt+0x1788>
  403814:	cmp	w21, #0x1
  403818:	b.eq	403860 <ferror@plt+0x18f0>  // b.none
  40381c:	stp	x25, x26, [sp, #64]
  403820:	str	x27, [sp, #80]
  403824:	bl	401d70 <abort@plt>
  403828:	mov	w2, #0x5                   	// #5
  40382c:	adrp	x1, 406000 <ferror@plt+0x4090>
  403830:	mov	x0, #0x0                   	// #0
  403834:	add	x1, x1, #0xce0
  403838:	bl	401ec0 <dcgettext@plt>
  40383c:	mov	x1, x19
  403840:	mov	w2, #0x8                   	// #8
  403844:	bl	401ea0 <warnx@plt>
  403848:	bl	401f10 <__errno_location@plt>
  40384c:	ldr	w0, [x0]
  403850:	cmp	w0, #0xb
  403854:	b.ne	4036d8 <ferror@plt+0x1768>  // b.any
  403858:	mov	w19, #0x0                   	// #0
  40385c:	b	4037e4 <ferror@plt+0x1874>
  403860:	ldrb	w0, [sp, #108]
  403864:	cmp	w22, w0
  403868:	b.ne	4036d8 <ferror@plt+0x1768>  // b.any
  40386c:	b	403710 <ferror@plt+0x17a0>
  403870:	ldr	w0, [sp, #104]
  403874:	cmp	w22, w0
  403878:	b.ne	4036d8 <ferror@plt+0x1768>  // b.any
  40387c:	stp	x25, x26, [sp, #64]
  403880:	str	x27, [sp, #80]
  403884:	b	40371c <ferror@plt+0x17ac>
  403888:	mov	w21, #0x3                   	// #3
  40388c:	mov	w22, #0x0                   	// #0
  403890:	stp	x23, x24, [sp, #48]
  403894:	b	4036b8 <ferror@plt+0x1748>
  403898:	adrp	x0, 406000 <ferror@plt+0x4090>
  40389c:	add	x0, x0, #0xc58
  4038a0:	bl	401d00 <strdup@plt>
  4038a4:	mov	x19, x0
  4038a8:	cbz	x0, 403994 <ferror@plt+0x1a24>
  4038ac:	ldr	w1, [sp, #104]
  4038b0:	mov	x3, x0
  4038b4:	mov	x2, x25
  4038b8:	mov	x0, x23
  4038bc:	adrp	x26, 406000 <ferror@plt+0x4090>
  4038c0:	adrp	x27, 406000 <ferror@plt+0x4090>
  4038c4:	add	x26, x26, #0xe30
  4038c8:	add	x27, x27, #0xe28
  4038cc:	bl	401ef0 <printf@plt>
  4038d0:	ldrb	w0, [sp, #110]
  4038d4:	cmp	w0, #0x0
  4038d8:	adrp	x0, 406000 <ferror@plt+0x4090>
  4038dc:	csel	x1, x27, x26, ne  // ne = any
  4038e0:	add	x0, x0, #0xe48
  4038e4:	bl	401ef0 <printf@plt>
  4038e8:	ldrb	w1, [sp, #111]
  4038ec:	adrp	x0, 406000 <ferror@plt+0x4090>
  4038f0:	add	x0, x0, #0xe60
  4038f4:	cmp	w1, #0x0
  4038f8:	csel	x1, x27, x26, ne  // ne = any
  4038fc:	bl	401ef0 <printf@plt>
  403900:	mov	x0, x25
  403904:	bl	401e00 <free@plt>
  403908:	mov	x0, x19
  40390c:	bl	401e00 <free@plt>
  403910:	ldp	x25, x26, [sp, #64]
  403914:	ldr	x27, [sp, #80]
  403918:	b	4036d8 <ferror@plt+0x1768>
  40391c:	adrp	x0, 406000 <ferror@plt+0x4090>
  403920:	add	x0, x0, #0xc98
  403924:	b	4038a0 <ferror@plt+0x1930>
  403928:	adrp	x0, 406000 <ferror@plt+0x4090>
  40392c:	add	x0, x0, #0xc68
  403930:	b	4038a0 <ferror@plt+0x1930>
  403934:	adrp	x0, 406000 <ferror@plt+0x4090>
  403938:	add	x0, x0, #0xca8
  40393c:	b	4038a0 <ferror@plt+0x1930>
  403940:	adrp	x0, 406000 <ferror@plt+0x4090>
  403944:	add	x0, x0, #0xc80
  403948:	b	4038a0 <ferror@plt+0x1930>
  40394c:	adrp	x0, 406000 <ferror@plt+0x4090>
  403950:	add	x0, x0, #0xc78
  403954:	b	4038a0 <ferror@plt+0x1930>
  403958:	adrp	x0, 406000 <ferror@plt+0x4090>
  40395c:	add	x0, x0, #0xc90
  403960:	b	4038a0 <ferror@plt+0x1930>
  403964:	adrp	x0, 406000 <ferror@plt+0x4090>
  403968:	add	x0, x0, #0xcb0
  40396c:	b	4038a0 <ferror@plt+0x1930>
  403970:	mov	w2, #0x5                   	// #5
  403974:	adrp	x1, 406000 <ferror@plt+0x4090>
  403978:	mov	x0, #0x0                   	// #0
  40397c:	add	x1, x1, #0xcb8
  403980:	bl	401ec0 <dcgettext@plt>
  403984:	mov	w19, #0xffffffea            	// #-22
  403988:	mov	x1, x20
  40398c:	bl	401ea0 <warnx@plt>
  403990:	b	4037f0 <ferror@plt+0x1880>
  403994:	adrp	x1, 406000 <ferror@plt+0x4090>
  403998:	mov	w0, #0x1                   	// #1
  40399c:	add	x1, x1, #0xd78
  4039a0:	bl	401f50 <err@plt>
  4039a4:	nop
  4039a8:	stp	x29, x30, [sp, #-32]!
  4039ac:	mov	x29, sp
  4039b0:	stp	x19, x20, [sp, #16]
  4039b4:	mov	x19, x1
  4039b8:	mov	x20, x0
  4039bc:	bl	401f10 <__errno_location@plt>
  4039c0:	mov	x4, x0
  4039c4:	adrp	x0, 419000 <ferror@plt+0x17090>
  4039c8:	mov	w5, #0x22                  	// #34
  4039cc:	adrp	x1, 407000 <ferror@plt+0x5090>
  4039d0:	mov	x3, x20
  4039d4:	ldr	w0, [x0, #648]
  4039d8:	mov	x2, x19
  4039dc:	str	w5, [x4]
  4039e0:	add	x1, x1, #0x508
  4039e4:	bl	401f50 <err@plt>
  4039e8:	adrp	x1, 419000 <ferror@plt+0x17090>
  4039ec:	str	w0, [x1, #648]
  4039f0:	ret
  4039f4:	nop
  4039f8:	stp	x29, x30, [sp, #-128]!
  4039fc:	mov	x29, sp
  403a00:	stp	x19, x20, [sp, #16]
  403a04:	mov	x20, x0
  403a08:	stp	x21, x22, [sp, #32]
  403a0c:	mov	x22, x1
  403a10:	stp	x23, x24, [sp, #48]
  403a14:	mov	x23, x2
  403a18:	str	xzr, [x1]
  403a1c:	bl	401f10 <__errno_location@plt>
  403a20:	mov	x21, x0
  403a24:	cbz	x20, 403cc0 <ferror@plt+0x1d50>
  403a28:	ldrsb	w19, [x20]
  403a2c:	cbz	w19, 403cc0 <ferror@plt+0x1d50>
  403a30:	bl	401de0 <__ctype_b_loc@plt>
  403a34:	mov	x24, x0
  403a38:	ldr	x0, [x0]
  403a3c:	ubfiz	x1, x19, #1, #8
  403a40:	ldrh	w1, [x0, x1]
  403a44:	tbz	w1, #13, 403a60 <ferror@plt+0x1af0>
  403a48:	mov	x1, x20
  403a4c:	nop
  403a50:	ldrsb	w19, [x1, #1]!
  403a54:	ubfiz	x2, x19, #1, #8
  403a58:	ldrh	w2, [x0, x2]
  403a5c:	tbnz	w2, #13, 403a50 <ferror@plt+0x1ae0>
  403a60:	cmp	w19, #0x2d
  403a64:	b.eq	403cc0 <ferror@plt+0x1d50>  // b.none
  403a68:	stp	x25, x26, [sp, #64]
  403a6c:	mov	x0, x20
  403a70:	mov	w3, #0x0                   	// #0
  403a74:	stp	x27, x28, [sp, #80]
  403a78:	add	x27, sp, #0x78
  403a7c:	mov	x1, x27
  403a80:	str	wzr, [x21]
  403a84:	mov	w2, #0x0                   	// #0
  403a88:	str	xzr, [sp, #120]
  403a8c:	bl	401cf0 <__strtoul_internal@plt>
  403a90:	mov	x25, x0
  403a94:	ldr	x28, [sp, #120]
  403a98:	ldr	w0, [x21]
  403a9c:	cmp	x28, x20
  403aa0:	b.eq	403cb0 <ferror@plt+0x1d40>  // b.none
  403aa4:	cbnz	w0, 403ce0 <ferror@plt+0x1d70>
  403aa8:	cbz	x28, 403d54 <ferror@plt+0x1de4>
  403aac:	ldrsb	w0, [x28]
  403ab0:	mov	w20, #0x0                   	// #0
  403ab4:	mov	x26, #0x0                   	// #0
  403ab8:	cbz	w0, 403d54 <ferror@plt+0x1de4>
  403abc:	nop
  403ac0:	ldrsb	w0, [x28, #1]
  403ac4:	cmp	w0, #0x69
  403ac8:	b.eq	403b74 <ferror@plt+0x1c04>  // b.none
  403acc:	and	w1, w0, #0xffffffdf
  403ad0:	cmp	w1, #0x42
  403ad4:	b.ne	403d44 <ferror@plt+0x1dd4>  // b.any
  403ad8:	ldrsb	w0, [x28, #2]
  403adc:	cbz	w0, 403d8c <ferror@plt+0x1e1c>
  403ae0:	bl	401bf0 <localeconv@plt>
  403ae4:	cbz	x0, 403cb8 <ferror@plt+0x1d48>
  403ae8:	ldr	x1, [x0]
  403aec:	cbz	x1, 403cb8 <ferror@plt+0x1d48>
  403af0:	mov	x0, x1
  403af4:	str	x1, [sp, #104]
  403af8:	bl	401ad0 <strlen@plt>
  403afc:	mov	x19, x0
  403b00:	cbnz	x26, 403cb8 <ferror@plt+0x1d48>
  403b04:	ldrsb	w0, [x28]
  403b08:	cbz	w0, 403cb8 <ferror@plt+0x1d48>
  403b0c:	ldr	x1, [sp, #104]
  403b10:	mov	x2, x19
  403b14:	mov	x0, x1
  403b18:	mov	x1, x28
  403b1c:	bl	401c80 <strncmp@plt>
  403b20:	cbnz	w0, 403cb8 <ferror@plt+0x1d48>
  403b24:	ldrsb	w4, [x28, x19]
  403b28:	add	x1, x28, x19
  403b2c:	cmp	w4, #0x30
  403b30:	b.ne	403d68 <ferror@plt+0x1df8>  // b.any
  403b34:	add	w0, w20, #0x1
  403b38:	mov	x19, x1
  403b3c:	nop
  403b40:	sub	w3, w19, w1
  403b44:	ldrsb	w4, [x19, #1]!
  403b48:	add	w20, w3, w0
  403b4c:	cmp	w4, #0x30
  403b50:	b.eq	403b40 <ferror@plt+0x1bd0>  // b.none
  403b54:	ldr	x0, [x24]
  403b58:	ldrh	w0, [x0, w4, sxtw #1]
  403b5c:	tbnz	w0, #11, 403cf4 <ferror@plt+0x1d84>
  403b60:	mov	x28, x19
  403b64:	str	x19, [sp, #120]
  403b68:	ldrsb	w0, [x28, #1]
  403b6c:	cmp	w0, #0x69
  403b70:	b.ne	403acc <ferror@plt+0x1b5c>  // b.any
  403b74:	ldrsb	w0, [x28, #2]
  403b78:	and	w0, w0, #0xffffffdf
  403b7c:	cmp	w0, #0x42
  403b80:	b.ne	403ae0 <ferror@plt+0x1b70>  // b.any
  403b84:	ldrsb	w0, [x28, #3]
  403b88:	cbnz	w0, 403ae0 <ferror@plt+0x1b70>
  403b8c:	mov	x19, #0x400                 	// #1024
  403b90:	ldrsb	w27, [x28]
  403b94:	adrp	x24, 407000 <ferror@plt+0x5090>
  403b98:	add	x24, x24, #0x518
  403b9c:	mov	x0, x24
  403ba0:	mov	w1, w27
  403ba4:	bl	401e60 <strchr@plt>
  403ba8:	cbz	x0, 403d94 <ferror@plt+0x1e24>
  403bac:	sub	x1, x0, x24
  403bb0:	add	w1, w1, #0x1
  403bb4:	cbz	w1, 403db0 <ferror@plt+0x1e40>
  403bb8:	umulh	x0, x25, x19
  403bbc:	cbnz	x0, 403d80 <ferror@plt+0x1e10>
  403bc0:	sub	w0, w1, #0x2
  403bc4:	b	403bd4 <ferror@plt+0x1c64>
  403bc8:	umulh	x2, x25, x19
  403bcc:	sub	w0, w0, #0x1
  403bd0:	cbnz	x2, 403d80 <ferror@plt+0x1e10>
  403bd4:	mul	x25, x25, x19
  403bd8:	cmn	w0, #0x1
  403bdc:	b.ne	403bc8 <ferror@plt+0x1c58>  // b.any
  403be0:	mov	w0, #0x0                   	// #0
  403be4:	cbz	x23, 403bec <ferror@plt+0x1c7c>
  403be8:	str	w1, [x23]
  403bec:	cmp	x26, #0x0
  403bf0:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  403bf4:	b.eq	403c9c <ferror@plt+0x1d2c>  // b.none
  403bf8:	sub	w1, w1, #0x2
  403bfc:	mov	x5, #0x1                   	// #1
  403c00:	b	403c10 <ferror@plt+0x1ca0>
  403c04:	umulh	x2, x5, x19
  403c08:	sub	w1, w1, #0x1
  403c0c:	cbnz	x2, 403c1c <ferror@plt+0x1cac>
  403c10:	mul	x5, x5, x19
  403c14:	cmn	w1, #0x1
  403c18:	b.ne	403c04 <ferror@plt+0x1c94>  // b.any
  403c1c:	cmp	x26, #0xa
  403c20:	mov	x1, #0xa                   	// #10
  403c24:	b.ls	403c38 <ferror@plt+0x1cc8>  // b.plast
  403c28:	add	x1, x1, x1, lsl #2
  403c2c:	cmp	x26, x1, lsl #1
  403c30:	lsl	x1, x1, #1
  403c34:	b.hi	403c28 <ferror@plt+0x1cb8>  // b.pmore
  403c38:	cbz	w20, 403c54 <ferror@plt+0x1ce4>
  403c3c:	mov	w2, #0x0                   	// #0
  403c40:	add	x1, x1, x1, lsl #2
  403c44:	add	w2, w2, #0x1
  403c48:	cmp	w20, w2
  403c4c:	lsl	x1, x1, #1
  403c50:	b.ne	403c40 <ferror@plt+0x1cd0>  // b.any
  403c54:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  403c58:	mov	x4, #0x1                   	// #1
  403c5c:	movk	x8, #0xcccd
  403c60:	umulh	x6, x26, x8
  403c64:	add	x7, x4, x4, lsl #2
  403c68:	mov	x3, x4
  403c6c:	cmp	x26, #0x9
  403c70:	lsl	x4, x7, #1
  403c74:	lsr	x2, x6, #3
  403c78:	add	x2, x2, x2, lsl #2
  403c7c:	sub	x2, x26, x2, lsl #1
  403c80:	lsr	x26, x6, #3
  403c84:	cbz	x2, 403c98 <ferror@plt+0x1d28>
  403c88:	udiv	x3, x1, x3
  403c8c:	udiv	x2, x3, x2
  403c90:	udiv	x2, x5, x2
  403c94:	add	x25, x25, x2
  403c98:	b.hi	403c60 <ferror@plt+0x1cf0>  // b.pmore
  403c9c:	str	x25, [x22]
  403ca0:	tbnz	w0, #31, 403d70 <ferror@plt+0x1e00>
  403ca4:	ldp	x25, x26, [sp, #64]
  403ca8:	ldp	x27, x28, [sp, #80]
  403cac:	b	403ccc <ferror@plt+0x1d5c>
  403cb0:	cbnz	w0, 403cec <ferror@plt+0x1d7c>
  403cb4:	nop
  403cb8:	ldp	x25, x26, [sp, #64]
  403cbc:	ldp	x27, x28, [sp, #80]
  403cc0:	mov	w1, #0x16                  	// #22
  403cc4:	mov	w0, #0xffffffea            	// #-22
  403cc8:	str	w1, [x21]
  403ccc:	ldp	x19, x20, [sp, #16]
  403cd0:	ldp	x21, x22, [sp, #32]
  403cd4:	ldp	x23, x24, [sp, #48]
  403cd8:	ldp	x29, x30, [sp], #128
  403cdc:	ret
  403ce0:	sub	x1, x25, #0x1
  403ce4:	cmn	x1, #0x3
  403ce8:	b.ls	403aa8 <ferror@plt+0x1b38>  // b.plast
  403cec:	neg	w0, w0
  403cf0:	b	403ca0 <ferror@plt+0x1d30>
  403cf4:	str	wzr, [x21]
  403cf8:	mov	x1, x27
  403cfc:	mov	x0, x19
  403d00:	mov	w3, #0x0                   	// #0
  403d04:	mov	w2, #0x0                   	// #0
  403d08:	str	xzr, [sp, #120]
  403d0c:	bl	401cf0 <__strtoul_internal@plt>
  403d10:	mov	x26, x0
  403d14:	ldr	x28, [sp, #120]
  403d18:	ldr	w0, [x21]
  403d1c:	cmp	x28, x19
  403d20:	b.eq	403cb0 <ferror@plt+0x1d40>  // b.none
  403d24:	cbz	w0, 403d4c <ferror@plt+0x1ddc>
  403d28:	sub	x1, x26, #0x1
  403d2c:	cmn	x1, #0x3
  403d30:	b.hi	403cec <ferror@plt+0x1d7c>  // b.pmore
  403d34:	cbz	x28, 403cb8 <ferror@plt+0x1d48>
  403d38:	ldrsb	w0, [x28]
  403d3c:	cbnz	w0, 403ac0 <ferror@plt+0x1b50>
  403d40:	b	403cb8 <ferror@plt+0x1d48>
  403d44:	cbnz	w0, 403ae0 <ferror@plt+0x1b70>
  403d48:	b	403b8c <ferror@plt+0x1c1c>
  403d4c:	cbnz	x26, 403d34 <ferror@plt+0x1dc4>
  403d50:	b	403ac0 <ferror@plt+0x1b50>
  403d54:	mov	w0, #0x0                   	// #0
  403d58:	ldp	x27, x28, [sp, #80]
  403d5c:	str	x25, [x22]
  403d60:	ldp	x25, x26, [sp, #64]
  403d64:	b	403ccc <ferror@plt+0x1d5c>
  403d68:	mov	x19, x1
  403d6c:	b	403b54 <ferror@plt+0x1be4>
  403d70:	neg	w1, w0
  403d74:	ldp	x25, x26, [sp, #64]
  403d78:	ldp	x27, x28, [sp, #80]
  403d7c:	b	403cc8 <ferror@plt+0x1d58>
  403d80:	mov	w0, #0xffffffde            	// #-34
  403d84:	cbnz	x23, 403be8 <ferror@plt+0x1c78>
  403d88:	b	403bec <ferror@plt+0x1c7c>
  403d8c:	mov	x19, #0x3e8                 	// #1000
  403d90:	b	403b90 <ferror@plt+0x1c20>
  403d94:	adrp	x1, 407000 <ferror@plt+0x5090>
  403d98:	add	x24, x1, #0x528
  403d9c:	mov	x0, x24
  403da0:	mov	w1, w27
  403da4:	bl	401e60 <strchr@plt>
  403da8:	cbnz	x0, 403bac <ferror@plt+0x1c3c>
  403dac:	b	403cb8 <ferror@plt+0x1d48>
  403db0:	mov	w0, #0x0                   	// #0
  403db4:	cbnz	x23, 403be8 <ferror@plt+0x1c78>
  403db8:	ldp	x27, x28, [sp, #80]
  403dbc:	str	x25, [x22]
  403dc0:	ldp	x25, x26, [sp, #64]
  403dc4:	b	403ccc <ferror@plt+0x1d5c>
  403dc8:	mov	x2, #0x0                   	// #0
  403dcc:	b	4039f8 <ferror@plt+0x1a88>
  403dd0:	stp	x29, x30, [sp, #-48]!
  403dd4:	mov	x29, sp
  403dd8:	stp	x21, x22, [sp, #32]
  403ddc:	mov	x22, x1
  403de0:	cbz	x0, 403e40 <ferror@plt+0x1ed0>
  403de4:	mov	x21, x0
  403de8:	stp	x19, x20, [sp, #16]
  403dec:	mov	x20, x0
  403df0:	b	403e0c <ferror@plt+0x1e9c>
  403df4:	bl	401de0 <__ctype_b_loc@plt>
  403df8:	ubfiz	x19, x19, #1, #8
  403dfc:	ldr	x2, [x0]
  403e00:	ldrh	w2, [x2, x19]
  403e04:	tbz	w2, #11, 403e14 <ferror@plt+0x1ea4>
  403e08:	add	x20, x20, #0x1
  403e0c:	ldrsb	w19, [x20]
  403e10:	cbnz	w19, 403df4 <ferror@plt+0x1e84>
  403e14:	cbz	x22, 403e1c <ferror@plt+0x1eac>
  403e18:	str	x20, [x22]
  403e1c:	cmp	x20, x21
  403e20:	b.ls	403e58 <ferror@plt+0x1ee8>  // b.plast
  403e24:	ldrsb	w1, [x20]
  403e28:	mov	w0, #0x1                   	// #1
  403e2c:	ldp	x19, x20, [sp, #16]
  403e30:	cbnz	w1, 403e48 <ferror@plt+0x1ed8>
  403e34:	ldp	x21, x22, [sp, #32]
  403e38:	ldp	x29, x30, [sp], #48
  403e3c:	ret
  403e40:	cbz	x1, 403e48 <ferror@plt+0x1ed8>
  403e44:	str	xzr, [x1]
  403e48:	mov	w0, #0x0                   	// #0
  403e4c:	ldp	x21, x22, [sp, #32]
  403e50:	ldp	x29, x30, [sp], #48
  403e54:	ret
  403e58:	mov	w0, #0x0                   	// #0
  403e5c:	ldp	x19, x20, [sp, #16]
  403e60:	b	403e4c <ferror@plt+0x1edc>
  403e64:	nop
  403e68:	stp	x29, x30, [sp, #-48]!
  403e6c:	mov	x29, sp
  403e70:	stp	x21, x22, [sp, #32]
  403e74:	mov	x22, x1
  403e78:	cbz	x0, 403ed8 <ferror@plt+0x1f68>
  403e7c:	mov	x21, x0
  403e80:	stp	x19, x20, [sp, #16]
  403e84:	mov	x20, x0
  403e88:	b	403ea4 <ferror@plt+0x1f34>
  403e8c:	bl	401de0 <__ctype_b_loc@plt>
  403e90:	ubfiz	x19, x19, #1, #8
  403e94:	ldr	x2, [x0]
  403e98:	ldrh	w2, [x2, x19]
  403e9c:	tbz	w2, #12, 403eac <ferror@plt+0x1f3c>
  403ea0:	add	x20, x20, #0x1
  403ea4:	ldrsb	w19, [x20]
  403ea8:	cbnz	w19, 403e8c <ferror@plt+0x1f1c>
  403eac:	cbz	x22, 403eb4 <ferror@plt+0x1f44>
  403eb0:	str	x20, [x22]
  403eb4:	cmp	x20, x21
  403eb8:	b.ls	403ef0 <ferror@plt+0x1f80>  // b.plast
  403ebc:	ldrsb	w1, [x20]
  403ec0:	mov	w0, #0x1                   	// #1
  403ec4:	ldp	x19, x20, [sp, #16]
  403ec8:	cbnz	w1, 403ee0 <ferror@plt+0x1f70>
  403ecc:	ldp	x21, x22, [sp, #32]
  403ed0:	ldp	x29, x30, [sp], #48
  403ed4:	ret
  403ed8:	cbz	x1, 403ee0 <ferror@plt+0x1f70>
  403edc:	str	xzr, [x1]
  403ee0:	mov	w0, #0x0                   	// #0
  403ee4:	ldp	x21, x22, [sp, #32]
  403ee8:	ldp	x29, x30, [sp], #48
  403eec:	ret
  403ef0:	mov	w0, #0x0                   	// #0
  403ef4:	ldp	x19, x20, [sp, #16]
  403ef8:	b	403ee4 <ferror@plt+0x1f74>
  403efc:	nop
  403f00:	stp	x29, x30, [sp, #-128]!
  403f04:	mov	x29, sp
  403f08:	stp	x19, x20, [sp, #16]
  403f0c:	mov	x19, x0
  403f10:	mov	x20, x1
  403f14:	mov	w0, #0xffffffd0            	// #-48
  403f18:	add	x1, sp, #0x50
  403f1c:	stp	x21, x22, [sp, #32]
  403f20:	add	x21, sp, #0x80
  403f24:	stp	x21, x21, [sp, #48]
  403f28:	str	x1, [sp, #64]
  403f2c:	stp	w0, wzr, [sp, #72]
  403f30:	stp	x2, x3, [sp, #80]
  403f34:	stp	x4, x5, [sp, #96]
  403f38:	stp	x6, x7, [sp, #112]
  403f3c:	b	403f84 <ferror@plt+0x2014>
  403f40:	ldr	x1, [x0]
  403f44:	add	x2, x0, #0xf
  403f48:	and	x2, x2, #0xfffffffffffffff8
  403f4c:	str	x2, [sp, #48]
  403f50:	cbz	x1, 403fd0 <ferror@plt+0x2060>
  403f54:	add	x0, x2, #0xf
  403f58:	and	x0, x0, #0xfffffffffffffff8
  403f5c:	str	x0, [sp, #48]
  403f60:	ldr	x22, [x2]
  403f64:	cbz	x22, 403fd0 <ferror@plt+0x2060>
  403f68:	mov	x0, x19
  403f6c:	bl	401dc0 <strcmp@plt>
  403f70:	cbz	w0, 403ff4 <ferror@plt+0x2084>
  403f74:	mov	x1, x22
  403f78:	mov	x0, x19
  403f7c:	bl	401dc0 <strcmp@plt>
  403f80:	cbz	w0, 403ff8 <ferror@plt+0x2088>
  403f84:	ldr	w3, [sp, #72]
  403f88:	ldr	x0, [sp, #48]
  403f8c:	tbz	w3, #31, 403f40 <ferror@plt+0x1fd0>
  403f90:	add	w2, w3, #0x8
  403f94:	str	w2, [sp, #72]
  403f98:	cmp	w2, #0x0
  403f9c:	b.gt	403f40 <ferror@plt+0x1fd0>
  403fa0:	ldr	x1, [x21, w3, sxtw]
  403fa4:	cbz	x1, 403fd0 <ferror@plt+0x2060>
  403fa8:	cbz	w2, 404008 <ferror@plt+0x2098>
  403fac:	add	w3, w3, #0x10
  403fb0:	str	w3, [sp, #72]
  403fb4:	cmp	w3, #0x0
  403fb8:	b.le	403fec <ferror@plt+0x207c>
  403fbc:	add	x3, x0, #0xf
  403fc0:	mov	x2, x0
  403fc4:	and	x0, x3, #0xfffffffffffffff8
  403fc8:	str	x0, [sp, #48]
  403fcc:	b	403f60 <ferror@plt+0x1ff0>
  403fd0:	adrp	x0, 419000 <ferror@plt+0x17090>
  403fd4:	adrp	x1, 407000 <ferror@plt+0x5090>
  403fd8:	mov	x3, x19
  403fdc:	mov	x2, x20
  403fe0:	ldr	w0, [x0, #648]
  403fe4:	add	x1, x1, #0x508
  403fe8:	bl	401ed0 <errx@plt>
  403fec:	add	x2, x21, w2, sxtw
  403ff0:	b	403f60 <ferror@plt+0x1ff0>
  403ff4:	mov	w0, #0x1                   	// #1
  403ff8:	ldp	x19, x20, [sp, #16]
  403ffc:	ldp	x21, x22, [sp, #32]
  404000:	ldp	x29, x30, [sp], #128
  404004:	ret
  404008:	mov	x2, x0
  40400c:	b	403f54 <ferror@plt+0x1fe4>
  404010:	cbz	x1, 40403c <ferror@plt+0x20cc>
  404014:	add	x3, x0, x1
  404018:	sxtb	w2, w2
  40401c:	b	404030 <ferror@plt+0x20c0>
  404020:	b.eq	404040 <ferror@plt+0x20d0>  // b.none
  404024:	add	x0, x0, #0x1
  404028:	cmp	x3, x0
  40402c:	b.eq	40403c <ferror@plt+0x20cc>  // b.none
  404030:	ldrsb	w1, [x0]
  404034:	cmp	w2, w1
  404038:	cbnz	w1, 404020 <ferror@plt+0x20b0>
  40403c:	mov	x0, #0x0                   	// #0
  404040:	ret
  404044:	nop
  404048:	stp	x29, x30, [sp, #-64]!
  40404c:	mov	x29, sp
  404050:	stp	x19, x20, [sp, #16]
  404054:	mov	x19, x0
  404058:	stp	x21, x22, [sp, #32]
  40405c:	mov	x21, x1
  404060:	adrp	x22, 419000 <ferror@plt+0x17090>
  404064:	str	xzr, [sp, #56]
  404068:	bl	401f10 <__errno_location@plt>
  40406c:	str	wzr, [x0]
  404070:	cbz	x19, 404084 <ferror@plt+0x2114>
  404074:	mov	x20, x0
  404078:	ldrsb	w0, [x19]
  40407c:	adrp	x22, 419000 <ferror@plt+0x17090>
  404080:	cbnz	w0, 40409c <ferror@plt+0x212c>
  404084:	ldr	w0, [x22, #648]
  404088:	adrp	x1, 407000 <ferror@plt+0x5090>
  40408c:	mov	x3, x19
  404090:	mov	x2, x21
  404094:	add	x1, x1, #0x508
  404098:	bl	401ed0 <errx@plt>
  40409c:	add	x1, sp, #0x38
  4040a0:	mov	x0, x19
  4040a4:	mov	w3, #0x0                   	// #0
  4040a8:	mov	w2, #0xa                   	// #10
  4040ac:	bl	401cf0 <__strtoul_internal@plt>
  4040b0:	ldr	w1, [x20]
  4040b4:	cbnz	w1, 4040f8 <ferror@plt+0x2188>
  4040b8:	ldr	x1, [sp, #56]
  4040bc:	cmp	x19, x1
  4040c0:	b.eq	404084 <ferror@plt+0x2114>  // b.none
  4040c4:	cbz	x1, 4040d0 <ferror@plt+0x2160>
  4040c8:	ldrsb	w1, [x1]
  4040cc:	cbnz	w1, 404084 <ferror@plt+0x2114>
  4040d0:	mov	x1, #0xffffffff            	// #4294967295
  4040d4:	cmp	x0, x1
  4040d8:	b.hi	404118 <ferror@plt+0x21a8>  // b.pmore
  4040dc:	mov	x1, #0xffff                	// #65535
  4040e0:	cmp	x0, x1
  4040e4:	b.hi	404124 <ferror@plt+0x21b4>  // b.pmore
  4040e8:	ldp	x19, x20, [sp, #16]
  4040ec:	ldp	x21, x22, [sp, #32]
  4040f0:	ldp	x29, x30, [sp], #64
  4040f4:	ret
  4040f8:	ldr	w0, [x22, #648]
  4040fc:	cmp	w1, #0x22
  404100:	b.ne	404084 <ferror@plt+0x2114>  // b.any
  404104:	adrp	x1, 407000 <ferror@plt+0x5090>
  404108:	mov	x3, x19
  40410c:	mov	x2, x21
  404110:	add	x1, x1, #0x508
  404114:	bl	401f50 <err@plt>
  404118:	mov	x1, x21
  40411c:	mov	x0, x19
  404120:	bl	4039a8 <ferror@plt+0x1a38>
  404124:	mov	x1, x21
  404128:	mov	x0, x19
  40412c:	bl	4039a8 <ferror@plt+0x1a38>
  404130:	stp	x29, x30, [sp, #-64]!
  404134:	mov	x29, sp
  404138:	stp	x19, x20, [sp, #16]
  40413c:	mov	x19, x0
  404140:	stp	x21, x22, [sp, #32]
  404144:	mov	x21, x1
  404148:	adrp	x22, 419000 <ferror@plt+0x17090>
  40414c:	str	xzr, [sp, #56]
  404150:	bl	401f10 <__errno_location@plt>
  404154:	str	wzr, [x0]
  404158:	cbz	x19, 40416c <ferror@plt+0x21fc>
  40415c:	mov	x20, x0
  404160:	ldrsb	w0, [x19]
  404164:	adrp	x22, 419000 <ferror@plt+0x17090>
  404168:	cbnz	w0, 404184 <ferror@plt+0x2214>
  40416c:	ldr	w0, [x22, #648]
  404170:	adrp	x1, 407000 <ferror@plt+0x5090>
  404174:	mov	x3, x19
  404178:	mov	x2, x21
  40417c:	add	x1, x1, #0x508
  404180:	bl	401ed0 <errx@plt>
  404184:	add	x1, sp, #0x38
  404188:	mov	x0, x19
  40418c:	mov	w3, #0x0                   	// #0
  404190:	mov	w2, #0x10                  	// #16
  404194:	bl	401cf0 <__strtoul_internal@plt>
  404198:	ldr	w1, [x20]
  40419c:	cbnz	w1, 4041e0 <ferror@plt+0x2270>
  4041a0:	ldr	x1, [sp, #56]
  4041a4:	cmp	x19, x1
  4041a8:	b.eq	40416c <ferror@plt+0x21fc>  // b.none
  4041ac:	cbz	x1, 4041b8 <ferror@plt+0x2248>
  4041b0:	ldrsb	w1, [x1]
  4041b4:	cbnz	w1, 40416c <ferror@plt+0x21fc>
  4041b8:	mov	x1, #0xffffffff            	// #4294967295
  4041bc:	cmp	x0, x1
  4041c0:	b.hi	404200 <ferror@plt+0x2290>  // b.pmore
  4041c4:	mov	x1, #0xffff                	// #65535
  4041c8:	cmp	x0, x1
  4041cc:	b.hi	40420c <ferror@plt+0x229c>  // b.pmore
  4041d0:	ldp	x19, x20, [sp, #16]
  4041d4:	ldp	x21, x22, [sp, #32]
  4041d8:	ldp	x29, x30, [sp], #64
  4041dc:	ret
  4041e0:	ldr	w0, [x22, #648]
  4041e4:	cmp	w1, #0x22
  4041e8:	b.ne	40416c <ferror@plt+0x21fc>  // b.any
  4041ec:	adrp	x1, 407000 <ferror@plt+0x5090>
  4041f0:	mov	x3, x19
  4041f4:	mov	x2, x21
  4041f8:	add	x1, x1, #0x508
  4041fc:	bl	401f50 <err@plt>
  404200:	mov	x1, x21
  404204:	mov	x0, x19
  404208:	bl	4039a8 <ferror@plt+0x1a38>
  40420c:	mov	x1, x21
  404210:	mov	x0, x19
  404214:	bl	4039a8 <ferror@plt+0x1a38>
  404218:	stp	x29, x30, [sp, #-64]!
  40421c:	mov	x29, sp
  404220:	stp	x19, x20, [sp, #16]
  404224:	mov	x19, x0
  404228:	stp	x21, x22, [sp, #32]
  40422c:	mov	x21, x1
  404230:	adrp	x22, 419000 <ferror@plt+0x17090>
  404234:	str	xzr, [sp, #56]
  404238:	bl	401f10 <__errno_location@plt>
  40423c:	str	wzr, [x0]
  404240:	cbz	x19, 404254 <ferror@plt+0x22e4>
  404244:	mov	x20, x0
  404248:	ldrsb	w0, [x19]
  40424c:	adrp	x22, 419000 <ferror@plt+0x17090>
  404250:	cbnz	w0, 40426c <ferror@plt+0x22fc>
  404254:	ldr	w0, [x22, #648]
  404258:	adrp	x1, 407000 <ferror@plt+0x5090>
  40425c:	mov	x3, x19
  404260:	mov	x2, x21
  404264:	add	x1, x1, #0x508
  404268:	bl	401ed0 <errx@plt>
  40426c:	add	x1, sp, #0x38
  404270:	mov	x0, x19
  404274:	mov	w3, #0x0                   	// #0
  404278:	mov	w2, #0xa                   	// #10
  40427c:	bl	401cf0 <__strtoul_internal@plt>
  404280:	ldr	w1, [x20]
  404284:	cbnz	w1, 4042bc <ferror@plt+0x234c>
  404288:	ldr	x1, [sp, #56]
  40428c:	cmp	x19, x1
  404290:	b.eq	404254 <ferror@plt+0x22e4>  // b.none
  404294:	cbz	x1, 4042a0 <ferror@plt+0x2330>
  404298:	ldrsb	w1, [x1]
  40429c:	cbnz	w1, 404254 <ferror@plt+0x22e4>
  4042a0:	mov	x1, #0xffffffff            	// #4294967295
  4042a4:	cmp	x0, x1
  4042a8:	b.hi	4042dc <ferror@plt+0x236c>  // b.pmore
  4042ac:	ldp	x19, x20, [sp, #16]
  4042b0:	ldp	x21, x22, [sp, #32]
  4042b4:	ldp	x29, x30, [sp], #64
  4042b8:	ret
  4042bc:	ldr	w0, [x22, #648]
  4042c0:	cmp	w1, #0x22
  4042c4:	b.ne	404254 <ferror@plt+0x22e4>  // b.any
  4042c8:	adrp	x1, 407000 <ferror@plt+0x5090>
  4042cc:	mov	x3, x19
  4042d0:	mov	x2, x21
  4042d4:	add	x1, x1, #0x508
  4042d8:	bl	401f50 <err@plt>
  4042dc:	mov	x1, x21
  4042e0:	mov	x0, x19
  4042e4:	bl	4039a8 <ferror@plt+0x1a38>
  4042e8:	stp	x29, x30, [sp, #-64]!
  4042ec:	mov	x29, sp
  4042f0:	stp	x19, x20, [sp, #16]
  4042f4:	mov	x19, x0
  4042f8:	stp	x21, x22, [sp, #32]
  4042fc:	mov	x21, x1
  404300:	adrp	x22, 419000 <ferror@plt+0x17090>
  404304:	str	xzr, [sp, #56]
  404308:	bl	401f10 <__errno_location@plt>
  40430c:	str	wzr, [x0]
  404310:	cbz	x19, 404324 <ferror@plt+0x23b4>
  404314:	mov	x20, x0
  404318:	ldrsb	w0, [x19]
  40431c:	adrp	x22, 419000 <ferror@plt+0x17090>
  404320:	cbnz	w0, 40433c <ferror@plt+0x23cc>
  404324:	ldr	w0, [x22, #648]
  404328:	adrp	x1, 407000 <ferror@plt+0x5090>
  40432c:	mov	x3, x19
  404330:	mov	x2, x21
  404334:	add	x1, x1, #0x508
  404338:	bl	401ed0 <errx@plt>
  40433c:	add	x1, sp, #0x38
  404340:	mov	x0, x19
  404344:	mov	w3, #0x0                   	// #0
  404348:	mov	w2, #0x10                  	// #16
  40434c:	bl	401cf0 <__strtoul_internal@plt>
  404350:	ldr	w1, [x20]
  404354:	cbnz	w1, 40438c <ferror@plt+0x241c>
  404358:	ldr	x1, [sp, #56]
  40435c:	cmp	x19, x1
  404360:	b.eq	404324 <ferror@plt+0x23b4>  // b.none
  404364:	cbz	x1, 404370 <ferror@plt+0x2400>
  404368:	ldrsb	w1, [x1]
  40436c:	cbnz	w1, 404324 <ferror@plt+0x23b4>
  404370:	mov	x1, #0xffffffff            	// #4294967295
  404374:	cmp	x0, x1
  404378:	b.hi	4043ac <ferror@plt+0x243c>  // b.pmore
  40437c:	ldp	x19, x20, [sp, #16]
  404380:	ldp	x21, x22, [sp, #32]
  404384:	ldp	x29, x30, [sp], #64
  404388:	ret
  40438c:	ldr	w0, [x22, #648]
  404390:	cmp	w1, #0x22
  404394:	b.ne	404324 <ferror@plt+0x23b4>  // b.any
  404398:	adrp	x1, 407000 <ferror@plt+0x5090>
  40439c:	mov	x3, x19
  4043a0:	mov	x2, x21
  4043a4:	add	x1, x1, #0x508
  4043a8:	bl	401f50 <err@plt>
  4043ac:	mov	x1, x21
  4043b0:	mov	x0, x19
  4043b4:	bl	4039a8 <ferror@plt+0x1a38>
  4043b8:	stp	x29, x30, [sp, #-64]!
  4043bc:	mov	x29, sp
  4043c0:	stp	x19, x20, [sp, #16]
  4043c4:	mov	x19, x0
  4043c8:	stp	x21, x22, [sp, #32]
  4043cc:	mov	x21, x1
  4043d0:	adrp	x22, 419000 <ferror@plt+0x17090>
  4043d4:	str	xzr, [sp, #56]
  4043d8:	bl	401f10 <__errno_location@plt>
  4043dc:	str	wzr, [x0]
  4043e0:	cbz	x19, 4043f4 <ferror@plt+0x2484>
  4043e4:	mov	x20, x0
  4043e8:	ldrsb	w0, [x19]
  4043ec:	adrp	x22, 419000 <ferror@plt+0x17090>
  4043f0:	cbnz	w0, 40440c <ferror@plt+0x249c>
  4043f4:	ldr	w0, [x22, #648]
  4043f8:	adrp	x1, 407000 <ferror@plt+0x5090>
  4043fc:	mov	x3, x19
  404400:	mov	x2, x21
  404404:	add	x1, x1, #0x508
  404408:	bl	401ed0 <errx@plt>
  40440c:	add	x1, sp, #0x38
  404410:	mov	x0, x19
  404414:	mov	w3, #0x0                   	// #0
  404418:	mov	w2, #0xa                   	// #10
  40441c:	bl	401c70 <__strtol_internal@plt>
  404420:	ldr	w1, [x20]
  404424:	cbnz	w1, 404450 <ferror@plt+0x24e0>
  404428:	ldr	x1, [sp, #56]
  40442c:	cmp	x1, x19
  404430:	b.eq	4043f4 <ferror@plt+0x2484>  // b.none
  404434:	cbz	x1, 404440 <ferror@plt+0x24d0>
  404438:	ldrsb	w1, [x1]
  40443c:	cbnz	w1, 4043f4 <ferror@plt+0x2484>
  404440:	ldp	x19, x20, [sp, #16]
  404444:	ldp	x21, x22, [sp, #32]
  404448:	ldp	x29, x30, [sp], #64
  40444c:	ret
  404450:	ldr	w0, [x22, #648]
  404454:	cmp	w1, #0x22
  404458:	b.ne	4043f4 <ferror@plt+0x2484>  // b.any
  40445c:	adrp	x1, 407000 <ferror@plt+0x5090>
  404460:	mov	x3, x19
  404464:	mov	x2, x21
  404468:	add	x1, x1, #0x508
  40446c:	bl	401f50 <err@plt>
  404470:	stp	x29, x30, [sp, #-32]!
  404474:	mov	x29, sp
  404478:	stp	x19, x20, [sp, #16]
  40447c:	mov	x19, x1
  404480:	mov	x20, x0
  404484:	bl	4043b8 <ferror@plt+0x2448>
  404488:	mov	x2, #0x80000000            	// #2147483648
  40448c:	add	x2, x0, x2
  404490:	mov	x1, #0xffffffff            	// #4294967295
  404494:	cmp	x2, x1
  404498:	b.hi	4044a8 <ferror@plt+0x2538>  // b.pmore
  40449c:	ldp	x19, x20, [sp, #16]
  4044a0:	ldp	x29, x30, [sp], #32
  4044a4:	ret
  4044a8:	bl	401f10 <__errno_location@plt>
  4044ac:	mov	x4, x0
  4044b0:	adrp	x0, 419000 <ferror@plt+0x17090>
  4044b4:	mov	w5, #0x22                  	// #34
  4044b8:	adrp	x1, 407000 <ferror@plt+0x5090>
  4044bc:	mov	x3, x20
  4044c0:	ldr	w0, [x0, #648]
  4044c4:	mov	x2, x19
  4044c8:	str	w5, [x4]
  4044cc:	add	x1, x1, #0x508
  4044d0:	bl	401f50 <err@plt>
  4044d4:	nop
  4044d8:	stp	x29, x30, [sp, #-32]!
  4044dc:	mov	x29, sp
  4044e0:	stp	x19, x20, [sp, #16]
  4044e4:	mov	x19, x1
  4044e8:	mov	x20, x0
  4044ec:	bl	404470 <ferror@plt+0x2500>
  4044f0:	add	w2, w0, #0x8, lsl #12
  4044f4:	mov	w1, #0xffff                	// #65535
  4044f8:	cmp	w2, w1
  4044fc:	b.hi	40450c <ferror@plt+0x259c>  // b.pmore
  404500:	ldp	x19, x20, [sp, #16]
  404504:	ldp	x29, x30, [sp], #32
  404508:	ret
  40450c:	bl	401f10 <__errno_location@plt>
  404510:	mov	x4, x0
  404514:	adrp	x0, 419000 <ferror@plt+0x17090>
  404518:	mov	w5, #0x22                  	// #34
  40451c:	adrp	x1, 407000 <ferror@plt+0x5090>
  404520:	mov	x3, x20
  404524:	ldr	w0, [x0, #648]
  404528:	mov	x2, x19
  40452c:	str	w5, [x4]
  404530:	add	x1, x1, #0x508
  404534:	bl	401f50 <err@plt>
  404538:	stp	x29, x30, [sp, #-64]!
  40453c:	mov	x29, sp
  404540:	stp	x19, x20, [sp, #16]
  404544:	mov	x19, x0
  404548:	stp	x21, x22, [sp, #32]
  40454c:	mov	x21, x1
  404550:	adrp	x22, 419000 <ferror@plt+0x17090>
  404554:	str	xzr, [sp, #56]
  404558:	bl	401f10 <__errno_location@plt>
  40455c:	str	wzr, [x0]
  404560:	cbz	x19, 404574 <ferror@plt+0x2604>
  404564:	mov	x20, x0
  404568:	ldrsb	w0, [x19]
  40456c:	adrp	x22, 419000 <ferror@plt+0x17090>
  404570:	cbnz	w0, 40458c <ferror@plt+0x261c>
  404574:	ldr	w0, [x22, #648]
  404578:	adrp	x1, 407000 <ferror@plt+0x5090>
  40457c:	mov	x3, x19
  404580:	mov	x2, x21
  404584:	add	x1, x1, #0x508
  404588:	bl	401ed0 <errx@plt>
  40458c:	add	x1, sp, #0x38
  404590:	mov	x0, x19
  404594:	mov	w3, #0x0                   	// #0
  404598:	mov	w2, #0xa                   	// #10
  40459c:	bl	401cf0 <__strtoul_internal@plt>
  4045a0:	ldr	w1, [x20]
  4045a4:	cbnz	w1, 4045d0 <ferror@plt+0x2660>
  4045a8:	ldr	x1, [sp, #56]
  4045ac:	cmp	x19, x1
  4045b0:	b.eq	404574 <ferror@plt+0x2604>  // b.none
  4045b4:	cbz	x1, 4045c0 <ferror@plt+0x2650>
  4045b8:	ldrsb	w1, [x1]
  4045bc:	cbnz	w1, 404574 <ferror@plt+0x2604>
  4045c0:	ldp	x19, x20, [sp, #16]
  4045c4:	ldp	x21, x22, [sp, #32]
  4045c8:	ldp	x29, x30, [sp], #64
  4045cc:	ret
  4045d0:	ldr	w0, [x22, #648]
  4045d4:	cmp	w1, #0x22
  4045d8:	b.ne	404574 <ferror@plt+0x2604>  // b.any
  4045dc:	adrp	x1, 407000 <ferror@plt+0x5090>
  4045e0:	mov	x3, x19
  4045e4:	mov	x2, x21
  4045e8:	add	x1, x1, #0x508
  4045ec:	bl	401f50 <err@plt>
  4045f0:	stp	x29, x30, [sp, #-64]!
  4045f4:	mov	x29, sp
  4045f8:	stp	x19, x20, [sp, #16]
  4045fc:	mov	x19, x0
  404600:	stp	x21, x22, [sp, #32]
  404604:	mov	x21, x1
  404608:	adrp	x22, 419000 <ferror@plt+0x17090>
  40460c:	str	xzr, [sp, #56]
  404610:	bl	401f10 <__errno_location@plt>
  404614:	str	wzr, [x0]
  404618:	cbz	x19, 40462c <ferror@plt+0x26bc>
  40461c:	mov	x20, x0
  404620:	ldrsb	w0, [x19]
  404624:	adrp	x22, 419000 <ferror@plt+0x17090>
  404628:	cbnz	w0, 404644 <ferror@plt+0x26d4>
  40462c:	ldr	w0, [x22, #648]
  404630:	adrp	x1, 407000 <ferror@plt+0x5090>
  404634:	mov	x3, x19
  404638:	mov	x2, x21
  40463c:	add	x1, x1, #0x508
  404640:	bl	401ed0 <errx@plt>
  404644:	add	x1, sp, #0x38
  404648:	mov	x0, x19
  40464c:	mov	w3, #0x0                   	// #0
  404650:	mov	w2, #0x10                  	// #16
  404654:	bl	401cf0 <__strtoul_internal@plt>
  404658:	ldr	w1, [x20]
  40465c:	cbnz	w1, 404688 <ferror@plt+0x2718>
  404660:	ldr	x1, [sp, #56]
  404664:	cmp	x19, x1
  404668:	b.eq	40462c <ferror@plt+0x26bc>  // b.none
  40466c:	cbz	x1, 404678 <ferror@plt+0x2708>
  404670:	ldrsb	w1, [x1]
  404674:	cbnz	w1, 40462c <ferror@plt+0x26bc>
  404678:	ldp	x19, x20, [sp, #16]
  40467c:	ldp	x21, x22, [sp, #32]
  404680:	ldp	x29, x30, [sp], #64
  404684:	ret
  404688:	ldr	w0, [x22, #648]
  40468c:	cmp	w1, #0x22
  404690:	b.ne	40462c <ferror@plt+0x26bc>  // b.any
  404694:	adrp	x1, 407000 <ferror@plt+0x5090>
  404698:	mov	x3, x19
  40469c:	mov	x2, x21
  4046a0:	add	x1, x1, #0x508
  4046a4:	bl	401f50 <err@plt>
  4046a8:	stp	x29, x30, [sp, #-64]!
  4046ac:	mov	x29, sp
  4046b0:	stp	x19, x20, [sp, #16]
  4046b4:	mov	x19, x0
  4046b8:	stp	x21, x22, [sp, #32]
  4046bc:	mov	x21, x1
  4046c0:	adrp	x22, 419000 <ferror@plt+0x17090>
  4046c4:	str	xzr, [sp, #56]
  4046c8:	bl	401f10 <__errno_location@plt>
  4046cc:	str	wzr, [x0]
  4046d0:	cbz	x19, 4046e4 <ferror@plt+0x2774>
  4046d4:	mov	x20, x0
  4046d8:	ldrsb	w0, [x19]
  4046dc:	adrp	x22, 419000 <ferror@plt+0x17090>
  4046e0:	cbnz	w0, 4046fc <ferror@plt+0x278c>
  4046e4:	ldr	w0, [x22, #648]
  4046e8:	adrp	x1, 407000 <ferror@plt+0x5090>
  4046ec:	mov	x3, x19
  4046f0:	mov	x2, x21
  4046f4:	add	x1, x1, #0x508
  4046f8:	bl	401ed0 <errx@plt>
  4046fc:	mov	x0, x19
  404700:	add	x1, sp, #0x38
  404704:	bl	401b40 <strtod@plt>
  404708:	ldr	w0, [x20]
  40470c:	cbnz	w0, 404738 <ferror@plt+0x27c8>
  404710:	ldr	x0, [sp, #56]
  404714:	cmp	x0, x19
  404718:	b.eq	4046e4 <ferror@plt+0x2774>  // b.none
  40471c:	cbz	x0, 404728 <ferror@plt+0x27b8>
  404720:	ldrsb	w0, [x0]
  404724:	cbnz	w0, 4046e4 <ferror@plt+0x2774>
  404728:	ldp	x19, x20, [sp, #16]
  40472c:	ldp	x21, x22, [sp, #32]
  404730:	ldp	x29, x30, [sp], #64
  404734:	ret
  404738:	cmp	w0, #0x22
  40473c:	ldr	w0, [x22, #648]
  404740:	b.ne	4046e4 <ferror@plt+0x2774>  // b.any
  404744:	adrp	x1, 407000 <ferror@plt+0x5090>
  404748:	mov	x3, x19
  40474c:	mov	x2, x21
  404750:	add	x1, x1, #0x508
  404754:	bl	401f50 <err@plt>
  404758:	stp	x29, x30, [sp, #-64]!
  40475c:	mov	x29, sp
  404760:	stp	x19, x20, [sp, #16]
  404764:	mov	x19, x0
  404768:	stp	x21, x22, [sp, #32]
  40476c:	mov	x21, x1
  404770:	adrp	x22, 419000 <ferror@plt+0x17090>
  404774:	str	xzr, [sp, #56]
  404778:	bl	401f10 <__errno_location@plt>
  40477c:	str	wzr, [x0]
  404780:	cbz	x19, 404794 <ferror@plt+0x2824>
  404784:	mov	x20, x0
  404788:	ldrsb	w0, [x19]
  40478c:	adrp	x22, 419000 <ferror@plt+0x17090>
  404790:	cbnz	w0, 4047ac <ferror@plt+0x283c>
  404794:	ldr	w0, [x22, #648]
  404798:	adrp	x1, 407000 <ferror@plt+0x5090>
  40479c:	mov	x3, x19
  4047a0:	mov	x2, x21
  4047a4:	add	x1, x1, #0x508
  4047a8:	bl	401ed0 <errx@plt>
  4047ac:	add	x1, sp, #0x38
  4047b0:	mov	x0, x19
  4047b4:	mov	w2, #0xa                   	// #10
  4047b8:	bl	401df0 <strtol@plt>
  4047bc:	ldr	w1, [x20]
  4047c0:	cbnz	w1, 4047ec <ferror@plt+0x287c>
  4047c4:	ldr	x1, [sp, #56]
  4047c8:	cmp	x1, x19
  4047cc:	b.eq	404794 <ferror@plt+0x2824>  // b.none
  4047d0:	cbz	x1, 4047dc <ferror@plt+0x286c>
  4047d4:	ldrsb	w1, [x1]
  4047d8:	cbnz	w1, 404794 <ferror@plt+0x2824>
  4047dc:	ldp	x19, x20, [sp, #16]
  4047e0:	ldp	x21, x22, [sp, #32]
  4047e4:	ldp	x29, x30, [sp], #64
  4047e8:	ret
  4047ec:	ldr	w0, [x22, #648]
  4047f0:	cmp	w1, #0x22
  4047f4:	b.ne	404794 <ferror@plt+0x2824>  // b.any
  4047f8:	adrp	x1, 407000 <ferror@plt+0x5090>
  4047fc:	mov	x3, x19
  404800:	mov	x2, x21
  404804:	add	x1, x1, #0x508
  404808:	bl	401f50 <err@plt>
  40480c:	nop
  404810:	stp	x29, x30, [sp, #-64]!
  404814:	mov	x29, sp
  404818:	stp	x19, x20, [sp, #16]
  40481c:	mov	x19, x0
  404820:	stp	x21, x22, [sp, #32]
  404824:	mov	x21, x1
  404828:	adrp	x22, 419000 <ferror@plt+0x17090>
  40482c:	str	xzr, [sp, #56]
  404830:	bl	401f10 <__errno_location@plt>
  404834:	str	wzr, [x0]
  404838:	cbz	x19, 40484c <ferror@plt+0x28dc>
  40483c:	mov	x20, x0
  404840:	ldrsb	w0, [x19]
  404844:	adrp	x22, 419000 <ferror@plt+0x17090>
  404848:	cbnz	w0, 404864 <ferror@plt+0x28f4>
  40484c:	ldr	w0, [x22, #648]
  404850:	adrp	x1, 407000 <ferror@plt+0x5090>
  404854:	mov	x3, x19
  404858:	mov	x2, x21
  40485c:	add	x1, x1, #0x508
  404860:	bl	401ed0 <errx@plt>
  404864:	add	x1, sp, #0x38
  404868:	mov	x0, x19
  40486c:	mov	w2, #0xa                   	// #10
  404870:	bl	401ac0 <strtoul@plt>
  404874:	ldr	w1, [x20]
  404878:	cbnz	w1, 4048a4 <ferror@plt+0x2934>
  40487c:	ldr	x1, [sp, #56]
  404880:	cmp	x1, x19
  404884:	b.eq	40484c <ferror@plt+0x28dc>  // b.none
  404888:	cbz	x1, 404894 <ferror@plt+0x2924>
  40488c:	ldrsb	w1, [x1]
  404890:	cbnz	w1, 40484c <ferror@plt+0x28dc>
  404894:	ldp	x19, x20, [sp, #16]
  404898:	ldp	x21, x22, [sp, #32]
  40489c:	ldp	x29, x30, [sp], #64
  4048a0:	ret
  4048a4:	ldr	w0, [x22, #648]
  4048a8:	cmp	w1, #0x22
  4048ac:	b.ne	40484c <ferror@plt+0x28dc>  // b.any
  4048b0:	adrp	x1, 407000 <ferror@plt+0x5090>
  4048b4:	mov	x3, x19
  4048b8:	mov	x2, x21
  4048bc:	add	x1, x1, #0x508
  4048c0:	bl	401f50 <err@plt>
  4048c4:	nop
  4048c8:	stp	x29, x30, [sp, #-48]!
  4048cc:	mov	x29, sp
  4048d0:	stp	x19, x20, [sp, #16]
  4048d4:	mov	x19, x1
  4048d8:	mov	x20, x0
  4048dc:	add	x1, sp, #0x28
  4048e0:	bl	403dc8 <ferror@plt+0x1e58>
  4048e4:	cbz	w0, 40491c <ferror@plt+0x29ac>
  4048e8:	bl	401f10 <__errno_location@plt>
  4048ec:	ldr	w1, [x0]
  4048f0:	adrp	x2, 419000 <ferror@plt+0x17090>
  4048f4:	mov	x3, x20
  4048f8:	ldr	w0, [x2, #648]
  4048fc:	mov	x2, x19
  404900:	cbz	w1, 404910 <ferror@plt+0x29a0>
  404904:	adrp	x1, 407000 <ferror@plt+0x5090>
  404908:	add	x1, x1, #0x508
  40490c:	bl	401f50 <err@plt>
  404910:	adrp	x1, 407000 <ferror@plt+0x5090>
  404914:	add	x1, x1, #0x508
  404918:	bl	401ed0 <errx@plt>
  40491c:	ldp	x19, x20, [sp, #16]
  404920:	ldr	x0, [sp, #40]
  404924:	ldp	x29, x30, [sp], #48
  404928:	ret
  40492c:	nop
  404930:	stp	x29, x30, [sp, #-32]!
  404934:	mov	x29, sp
  404938:	str	x19, [sp, #16]
  40493c:	mov	x19, x1
  404940:	mov	x1, x2
  404944:	bl	4046a8 <ferror@plt+0x2738>
  404948:	fcvtzs	d2, d0
  40494c:	mov	x0, #0x848000000000        	// #145685290680320
  404950:	movk	x0, #0x412e, lsl #48
  404954:	fmov	d1, x0
  404958:	scvtf	d3, d2
  40495c:	fsub	d0, d0, d3
  404960:	fmul	d0, d0, d1
  404964:	fcvtzs	d0, d0
  404968:	stp	d2, d0, [x19]
  40496c:	ldr	x19, [sp, #16]
  404970:	ldp	x29, x30, [sp], #32
  404974:	ret
  404978:	mov	w2, w0
  40497c:	mov	x0, x1
  404980:	and	w1, w2, #0xf000
  404984:	add	x14, x0, #0x1
  404988:	cmp	w1, #0x4, lsl #12
  40498c:	add	x13, x0, #0x2
  404990:	add	x12, x0, #0x3
  404994:	add	x11, x0, #0x4
  404998:	add	x10, x0, #0x5
  40499c:	add	x9, x0, #0x6
  4049a0:	add	x8, x0, #0x7
  4049a4:	add	x7, x0, #0x8
  4049a8:	add	x6, x0, #0x9
  4049ac:	b.eq	404b18 <ferror@plt+0x2ba8>  // b.none
  4049b0:	cmp	w1, #0xa, lsl #12
  4049b4:	b.eq	404a0c <ferror@plt+0x2a9c>  // b.none
  4049b8:	cmp	w1, #0x2, lsl #12
  4049bc:	b.eq	404b38 <ferror@plt+0x2bc8>  // b.none
  4049c0:	cmp	w1, #0x6, lsl #12
  4049c4:	b.eq	404b28 <ferror@plt+0x2bb8>  // b.none
  4049c8:	cmp	w1, #0xc, lsl #12
  4049cc:	b.eq	404b48 <ferror@plt+0x2bd8>  // b.none
  4049d0:	cmp	w1, #0x1, lsl #12
  4049d4:	b.eq	404b58 <ferror@plt+0x2be8>  // b.none
  4049d8:	cmp	w1, #0x8, lsl #12
  4049dc:	b.eq	404b68 <ferror@plt+0x2bf8>  // b.none
  4049e0:	mov	x4, x6
  4049e4:	mov	x6, x7
  4049e8:	mov	x7, x8
  4049ec:	mov	x8, x9
  4049f0:	mov	x9, x10
  4049f4:	mov	x10, x11
  4049f8:	mov	x11, x12
  4049fc:	mov	x12, x13
  404a00:	mov	x13, x14
  404a04:	mov	x14, x0
  404a08:	b	404a18 <ferror@plt+0x2aa8>
  404a0c:	mov	x4, x0
  404a10:	mov	w1, #0x6c                  	// #108
  404a14:	strb	w1, [x4], #10
  404a18:	tst	x2, #0x100
  404a1c:	mov	w5, #0x2d                  	// #45
  404a20:	mov	w3, #0x72                  	// #114
  404a24:	csel	w3, w3, w5, ne  // ne = any
  404a28:	tst	x2, #0x80
  404a2c:	strb	w3, [x14]
  404a30:	mov	w3, #0x77                  	// #119
  404a34:	csel	w3, w3, w5, ne  // ne = any
  404a38:	strb	w3, [x13]
  404a3c:	and	w1, w2, #0x40
  404a40:	tbz	w2, #11, 404ae0 <ferror@plt+0x2b70>
  404a44:	cmp	w1, #0x0
  404a48:	mov	w3, #0x53                  	// #83
  404a4c:	mov	w1, #0x73                  	// #115
  404a50:	csel	w1, w1, w3, ne  // ne = any
  404a54:	tst	x2, #0x20
  404a58:	strb	w1, [x12]
  404a5c:	mov	w5, #0x2d                  	// #45
  404a60:	mov	w3, #0x72                  	// #114
  404a64:	csel	w3, w3, w5, ne  // ne = any
  404a68:	tst	x2, #0x10
  404a6c:	strb	w3, [x11]
  404a70:	mov	w3, #0x77                  	// #119
  404a74:	csel	w3, w3, w5, ne  // ne = any
  404a78:	strb	w3, [x10]
  404a7c:	and	w1, w2, #0x8
  404a80:	tbz	w2, #10, 404b08 <ferror@plt+0x2b98>
  404a84:	cmp	w1, #0x0
  404a88:	mov	w3, #0x53                  	// #83
  404a8c:	mov	w1, #0x73                  	// #115
  404a90:	csel	w1, w1, w3, ne  // ne = any
  404a94:	tst	x2, #0x4
  404a98:	strb	w1, [x9]
  404a9c:	mov	w5, #0x2d                  	// #45
  404aa0:	mov	w3, #0x72                  	// #114
  404aa4:	csel	w3, w3, w5, ne  // ne = any
  404aa8:	tst	x2, #0x2
  404aac:	strb	w3, [x8]
  404ab0:	mov	w3, #0x77                  	// #119
  404ab4:	csel	w3, w3, w5, ne  // ne = any
  404ab8:	strb	w3, [x7]
  404abc:	and	w1, w2, #0x1
  404ac0:	tbz	w2, #9, 404af0 <ferror@plt+0x2b80>
  404ac4:	cmp	w1, #0x0
  404ac8:	mov	w2, #0x54                  	// #84
  404acc:	mov	w1, #0x74                  	// #116
  404ad0:	csel	w1, w1, w2, ne  // ne = any
  404ad4:	strb	w1, [x6]
  404ad8:	strb	wzr, [x4]
  404adc:	ret
  404ae0:	cmp	w1, #0x0
  404ae4:	mov	w1, #0x78                  	// #120
  404ae8:	csel	w1, w1, w5, ne  // ne = any
  404aec:	b	404a54 <ferror@plt+0x2ae4>
  404af0:	cmp	w1, #0x0
  404af4:	mov	w1, #0x78                  	// #120
  404af8:	csel	w1, w1, w5, ne  // ne = any
  404afc:	strb	w1, [x6]
  404b00:	strb	wzr, [x4]
  404b04:	ret
  404b08:	cmp	w1, #0x0
  404b0c:	mov	w1, #0x78                  	// #120
  404b10:	csel	w1, w1, w5, ne  // ne = any
  404b14:	b	404a94 <ferror@plt+0x2b24>
  404b18:	mov	x4, x0
  404b1c:	mov	w1, #0x64                  	// #100
  404b20:	strb	w1, [x4], #10
  404b24:	b	404a18 <ferror@plt+0x2aa8>
  404b28:	mov	x4, x0
  404b2c:	mov	w1, #0x62                  	// #98
  404b30:	strb	w1, [x4], #10
  404b34:	b	404a18 <ferror@plt+0x2aa8>
  404b38:	mov	x4, x0
  404b3c:	mov	w1, #0x63                  	// #99
  404b40:	strb	w1, [x4], #10
  404b44:	b	404a18 <ferror@plt+0x2aa8>
  404b48:	mov	x4, x0
  404b4c:	mov	w1, #0x73                  	// #115
  404b50:	strb	w1, [x4], #10
  404b54:	b	404a18 <ferror@plt+0x2aa8>
  404b58:	mov	x4, x0
  404b5c:	mov	w1, #0x70                  	// #112
  404b60:	strb	w1, [x4], #10
  404b64:	b	404a18 <ferror@plt+0x2aa8>
  404b68:	mov	x4, x0
  404b6c:	mov	w1, #0x2d                  	// #45
  404b70:	strb	w1, [x4], #10
  404b74:	b	404a18 <ferror@plt+0x2aa8>
  404b78:	stp	x29, x30, [sp, #-96]!
  404b7c:	mov	x29, sp
  404b80:	stp	x19, x20, [sp, #16]
  404b84:	add	x20, sp, #0x38
  404b88:	mov	x4, x20
  404b8c:	stp	x21, x22, [sp, #32]
  404b90:	tbz	w0, #1, 404ba0 <ferror@plt+0x2c30>
  404b94:	add	x4, x20, #0x1
  404b98:	mov	w2, #0x20                  	// #32
  404b9c:	strb	w2, [sp, #56]
  404ba0:	cmp	x1, #0x3ff
  404ba4:	b.ls	404cec <ferror@plt+0x2d7c>  // b.plast
  404ba8:	mov	x2, #0xfffff               	// #1048575
  404bac:	cmp	x1, x2
  404bb0:	b.ls	404d68 <ferror@plt+0x2df8>  // b.plast
  404bb4:	mov	x2, #0x3fffffff            	// #1073741823
  404bb8:	cmp	x1, x2
  404bbc:	b.ls	404d74 <ferror@plt+0x2e04>  // b.plast
  404bc0:	mov	x2, #0xffffffffff          	// #1099511627775
  404bc4:	cmp	x1, x2
  404bc8:	b.ls	404d80 <ferror@plt+0x2e10>  // b.plast
  404bcc:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  404bd0:	cmp	x1, x2
  404bd4:	b.ls	404d8c <ferror@plt+0x2e1c>  // b.plast
  404bd8:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  404bdc:	cmp	x1, x2
  404be0:	b.ls	404d98 <ferror@plt+0x2e28>  // b.plast
  404be4:	mov	w3, #0x3c                  	// #60
  404be8:	mov	w6, #0x46                  	// #70
  404bec:	mov	w7, #0xcccd                	// #52429
  404bf0:	adrp	x8, 407000 <ferror@plt+0x5090>
  404bf4:	movk	w7, #0xcccc, lsl #16
  404bf8:	add	x8, x8, #0x538
  404bfc:	mov	x2, #0xffffffffffffffff    	// #-1
  404c00:	lsr	x22, x1, x3
  404c04:	umull	x7, w3, w7
  404c08:	lsl	x2, x2, x3
  404c0c:	bic	x2, x1, x2
  404c10:	and	w5, w0, #0x1
  404c14:	mov	w3, w22
  404c18:	lsr	x7, x7, #35
  404c1c:	ldrsb	w1, [x8, w7, sxtw]
  404c20:	strb	w1, [x4]
  404c24:	cmp	w1, #0x42
  404c28:	add	x1, x4, #0x1
  404c2c:	csel	w5, w5, wzr, ne  // ne = any
  404c30:	cbz	w5, 404c40 <ferror@plt+0x2cd0>
  404c34:	add	x1, x4, #0x3
  404c38:	mov	w5, #0x4269                	// #17001
  404c3c:	sturh	w5, [x4, #1]
  404c40:	strb	wzr, [x1]
  404c44:	cbz	x2, 404cf8 <ferror@plt+0x2d88>
  404c48:	sub	w6, w6, #0x14
  404c4c:	lsr	x2, x2, x6
  404c50:	tbz	w0, #2, 404d2c <ferror@plt+0x2dbc>
  404c54:	add	x2, x2, #0x5
  404c58:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404c5c:	movk	x0, #0xcccd
  404c60:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  404c64:	movk	x4, #0x1999, lsl #48
  404c68:	umulh	x19, x2, x0
  404c6c:	lsr	x19, x19, #3
  404c70:	mul	x1, x19, x0
  404c74:	umulh	x0, x19, x0
  404c78:	ror	x1, x1, #1
  404c7c:	lsr	x0, x0, #3
  404c80:	cmp	x1, x4
  404c84:	csel	x19, x19, x0, hi  // hi = pmore
  404c88:	cbz	x19, 404cf8 <ferror@plt+0x2d88>
  404c8c:	bl	401bf0 <localeconv@plt>
  404c90:	cbz	x0, 404d5c <ferror@plt+0x2dec>
  404c94:	ldr	x4, [x0]
  404c98:	cbz	x4, 404d5c <ferror@plt+0x2dec>
  404c9c:	ldrsb	w1, [x4]
  404ca0:	adrp	x0, 407000 <ferror@plt+0x5090>
  404ca4:	add	x0, x0, #0x6e8
  404ca8:	cmp	w1, #0x0
  404cac:	csel	x4, x0, x4, eq  // eq = none
  404cb0:	mov	x6, x20
  404cb4:	mov	x5, x19
  404cb8:	mov	w3, w22
  404cbc:	adrp	x2, 407000 <ferror@plt+0x5090>
  404cc0:	add	x2, x2, #0x540
  404cc4:	add	x21, sp, #0x40
  404cc8:	mov	x1, #0x20                  	// #32
  404ccc:	mov	x0, x21
  404cd0:	bl	401be0 <snprintf@plt>
  404cd4:	mov	x0, x21
  404cd8:	bl	401d00 <strdup@plt>
  404cdc:	ldp	x19, x20, [sp, #16]
  404ce0:	ldp	x21, x22, [sp, #32]
  404ce4:	ldp	x29, x30, [sp], #96
  404ce8:	ret
  404cec:	mov	w3, w1
  404cf0:	mov	w0, #0x42                  	// #66
  404cf4:	strh	w0, [x4]
  404cf8:	mov	x4, x20
  404cfc:	adrp	x2, 407000 <ferror@plt+0x5090>
  404d00:	add	x2, x2, #0x550
  404d04:	add	x21, sp, #0x40
  404d08:	mov	x1, #0x20                  	// #32
  404d0c:	mov	x0, x21
  404d10:	bl	401be0 <snprintf@plt>
  404d14:	mov	x0, x21
  404d18:	bl	401d00 <strdup@plt>
  404d1c:	ldp	x19, x20, [sp, #16]
  404d20:	ldp	x21, x22, [sp, #32]
  404d24:	ldp	x29, x30, [sp], #96
  404d28:	ret
  404d2c:	add	x2, x2, #0x32
  404d30:	mov	x5, #0xf5c3                	// #62915
  404d34:	movk	x5, #0x5c28, lsl #16
  404d38:	lsr	x19, x2, #2
  404d3c:	movk	x5, #0xc28f, lsl #32
  404d40:	movk	x5, #0x28f5, lsl #48
  404d44:	umulh	x19, x19, x5
  404d48:	lsr	x19, x19, #2
  404d4c:	cmp	x19, #0xa
  404d50:	b.ne	404c88 <ferror@plt+0x2d18>  // b.any
  404d54:	add	w3, w22, #0x1
  404d58:	b	404cf8 <ferror@plt+0x2d88>
  404d5c:	adrp	x4, 407000 <ferror@plt+0x5090>
  404d60:	add	x4, x4, #0x6e8
  404d64:	b	404cb0 <ferror@plt+0x2d40>
  404d68:	mov	w6, #0x14                  	// #20
  404d6c:	sub	w3, w6, #0xa
  404d70:	b	404bec <ferror@plt+0x2c7c>
  404d74:	mov	w6, #0x1e                  	// #30
  404d78:	sub	w3, w6, #0xa
  404d7c:	b	404bec <ferror@plt+0x2c7c>
  404d80:	mov	w6, #0x28                  	// #40
  404d84:	sub	w3, w6, #0xa
  404d88:	b	404bec <ferror@plt+0x2c7c>
  404d8c:	mov	w6, #0x32                  	// #50
  404d90:	sub	w3, w6, #0xa
  404d94:	b	404bec <ferror@plt+0x2c7c>
  404d98:	mov	w6, #0x3c                  	// #60
  404d9c:	sub	w3, w6, #0xa
  404da0:	b	404bec <ferror@plt+0x2c7c>
  404da4:	nop
  404da8:	cbz	x0, 404ea4 <ferror@plt+0x2f34>
  404dac:	stp	x29, x30, [sp, #-64]!
  404db0:	mov	x29, sp
  404db4:	stp	x19, x20, [sp, #16]
  404db8:	mov	x20, x0
  404dbc:	ldrsb	w4, [x0]
  404dc0:	cbz	w4, 404e94 <ferror@plt+0x2f24>
  404dc4:	cmp	x1, #0x0
  404dc8:	stp	x21, x22, [sp, #32]
  404dcc:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  404dd0:	stp	x23, x24, [sp, #48]
  404dd4:	mov	x21, x2
  404dd8:	mov	x23, x1
  404ddc:	mov	x22, x3
  404de0:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  404de4:	b.eq	404e8c <ferror@plt+0x2f1c>  // b.none
  404de8:	mov	x19, #0x0                   	// #0
  404dec:	nop
  404df0:	cmp	w4, #0x2c
  404df4:	ldrsb	w4, [x20, #1]
  404df8:	b.eq	404e24 <ferror@plt+0x2eb4>  // b.none
  404dfc:	cbz	w4, 404e2c <ferror@plt+0x2ebc>
  404e00:	add	x20, x20, #0x1
  404e04:	cmp	x21, x19
  404e08:	b.hi	404df0 <ferror@plt+0x2e80>  // b.pmore
  404e0c:	mov	w0, #0xfffffffe            	// #-2
  404e10:	ldp	x19, x20, [sp, #16]
  404e14:	ldp	x21, x22, [sp, #32]
  404e18:	ldp	x23, x24, [sp, #48]
  404e1c:	ldp	x29, x30, [sp], #64
  404e20:	ret
  404e24:	mov	x24, x20
  404e28:	cbnz	w4, 404e30 <ferror@plt+0x2ec0>
  404e2c:	add	x24, x20, #0x1
  404e30:	cmp	x0, x24
  404e34:	b.cs	404e8c <ferror@plt+0x2f1c>  // b.hs, b.nlast
  404e38:	sub	x1, x24, x0
  404e3c:	blr	x22
  404e40:	cmn	w0, #0x1
  404e44:	b.eq	404e8c <ferror@plt+0x2f1c>  // b.none
  404e48:	str	w0, [x23, x19, lsl #2]
  404e4c:	add	x19, x19, #0x1
  404e50:	ldrsb	w0, [x24]
  404e54:	cbz	w0, 404e74 <ferror@plt+0x2f04>
  404e58:	mov	x0, x20
  404e5c:	ldrsb	w4, [x0, #1]!
  404e60:	cbz	w4, 404e74 <ferror@plt+0x2f04>
  404e64:	cmp	x21, x19
  404e68:	b.ls	404e0c <ferror@plt+0x2e9c>  // b.plast
  404e6c:	mov	x20, x0
  404e70:	b	404df0 <ferror@plt+0x2e80>
  404e74:	mov	w0, w19
  404e78:	ldp	x19, x20, [sp, #16]
  404e7c:	ldp	x21, x22, [sp, #32]
  404e80:	ldp	x23, x24, [sp, #48]
  404e84:	ldp	x29, x30, [sp], #64
  404e88:	ret
  404e8c:	ldp	x21, x22, [sp, #32]
  404e90:	ldp	x23, x24, [sp, #48]
  404e94:	mov	w0, #0xffffffff            	// #-1
  404e98:	ldp	x19, x20, [sp, #16]
  404e9c:	ldp	x29, x30, [sp], #64
  404ea0:	ret
  404ea4:	mov	w0, #0xffffffff            	// #-1
  404ea8:	ret
  404eac:	nop
  404eb0:	cbz	x0, 404f2c <ferror@plt+0x2fbc>
  404eb4:	stp	x29, x30, [sp, #-32]!
  404eb8:	mov	x29, sp
  404ebc:	str	x19, [sp, #16]
  404ec0:	mov	x19, x3
  404ec4:	mov	x3, x4
  404ec8:	cmp	x19, #0x0
  404ecc:	ldrsb	w4, [x0]
  404ed0:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  404ed4:	b.eq	404f24 <ferror@plt+0x2fb4>  // b.none
  404ed8:	ldr	x5, [x19]
  404edc:	cmp	x5, x2
  404ee0:	b.hi	404f24 <ferror@plt+0x2fb4>  // b.pmore
  404ee4:	cmp	w4, #0x2b
  404ee8:	b.eq	404f14 <ferror@plt+0x2fa4>  // b.none
  404eec:	str	xzr, [x19]
  404ef0:	bl	404da8 <ferror@plt+0x2e38>
  404ef4:	cmp	w0, #0x0
  404ef8:	b.le	404f08 <ferror@plt+0x2f98>
  404efc:	ldr	x1, [x19]
  404f00:	add	x1, x1, w0, sxtw
  404f04:	str	x1, [x19]
  404f08:	ldr	x19, [sp, #16]
  404f0c:	ldp	x29, x30, [sp], #32
  404f10:	ret
  404f14:	add	x0, x0, #0x1
  404f18:	add	x1, x1, x5, lsl #2
  404f1c:	sub	x2, x2, x5
  404f20:	b	404ef0 <ferror@plt+0x2f80>
  404f24:	mov	w0, #0xffffffff            	// #-1
  404f28:	b	404f08 <ferror@plt+0x2f98>
  404f2c:	mov	w0, #0xffffffff            	// #-1
  404f30:	ret
  404f34:	nop
  404f38:	cmp	x2, #0x0
  404f3c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404f40:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  404f44:	b.eq	405020 <ferror@plt+0x30b0>  // b.none
  404f48:	stp	x29, x30, [sp, #-64]!
  404f4c:	mov	x29, sp
  404f50:	stp	x19, x20, [sp, #16]
  404f54:	mov	x20, x2
  404f58:	mov	x19, x0
  404f5c:	stp	x21, x22, [sp, #32]
  404f60:	mov	w21, #0x1                   	// #1
  404f64:	str	x23, [sp, #48]
  404f68:	mov	x23, x1
  404f6c:	ldrsb	w3, [x0]
  404f70:	cbz	w3, 405008 <ferror@plt+0x3098>
  404f74:	nop
  404f78:	cmp	w3, #0x2c
  404f7c:	ldrsb	w3, [x19, #1]
  404f80:	b.eq	404f98 <ferror@plt+0x3028>  // b.none
  404f84:	cbz	w3, 404fe4 <ferror@plt+0x3074>
  404f88:	add	x19, x19, #0x1
  404f8c:	cmp	w3, #0x2c
  404f90:	ldrsb	w3, [x19, #1]
  404f94:	b.ne	404f84 <ferror@plt+0x3014>  // b.any
  404f98:	mov	x22, x19
  404f9c:	cbz	w3, 404fe4 <ferror@plt+0x3074>
  404fa0:	cmp	x0, x22
  404fa4:	b.cs	404ff0 <ferror@plt+0x3080>  // b.hs, b.nlast
  404fa8:	sub	x1, x22, x0
  404fac:	blr	x20
  404fb0:	tbnz	w0, #31, 404ff4 <ferror@plt+0x3084>
  404fb4:	asr	w2, w0, #3
  404fb8:	and	w0, w0, #0x7
  404fbc:	lsl	w0, w21, w0
  404fc0:	ldrb	w1, [x23, w2, sxtw]
  404fc4:	orr	w0, w0, w1
  404fc8:	strb	w0, [x23, w2, sxtw]
  404fcc:	ldrsb	w0, [x22]
  404fd0:	cbz	w0, 405008 <ferror@plt+0x3098>
  404fd4:	ldrsb	w3, [x19, #1]!
  404fd8:	cbz	w3, 405008 <ferror@plt+0x3098>
  404fdc:	mov	x0, x19
  404fe0:	b	404f78 <ferror@plt+0x3008>
  404fe4:	add	x22, x19, #0x1
  404fe8:	cmp	x0, x22
  404fec:	b.cc	404fa8 <ferror@plt+0x3038>  // b.lo, b.ul, b.last
  404ff0:	mov	w0, #0xffffffff            	// #-1
  404ff4:	ldp	x19, x20, [sp, #16]
  404ff8:	ldp	x21, x22, [sp, #32]
  404ffc:	ldr	x23, [sp, #48]
  405000:	ldp	x29, x30, [sp], #64
  405004:	ret
  405008:	mov	w0, #0x0                   	// #0
  40500c:	ldp	x19, x20, [sp, #16]
  405010:	ldp	x21, x22, [sp, #32]
  405014:	ldr	x23, [sp, #48]
  405018:	ldp	x29, x30, [sp], #64
  40501c:	ret
  405020:	mov	w0, #0xffffffea            	// #-22
  405024:	ret
  405028:	cmp	x2, #0x0
  40502c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  405030:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  405034:	b.eq	4050f4 <ferror@plt+0x3184>  // b.none
  405038:	stp	x29, x30, [sp, #-48]!
  40503c:	mov	x29, sp
  405040:	stp	x19, x20, [sp, #16]
  405044:	mov	x19, x0
  405048:	stp	x21, x22, [sp, #32]
  40504c:	mov	x21, x2
  405050:	mov	x22, x1
  405054:	ldrsb	w3, [x0]
  405058:	cbz	w3, 4050e0 <ferror@plt+0x3170>
  40505c:	nop
  405060:	cmp	w3, #0x2c
  405064:	ldrsb	w3, [x19, #1]
  405068:	b.eq	405080 <ferror@plt+0x3110>  // b.none
  40506c:	cbz	w3, 4050c0 <ferror@plt+0x3150>
  405070:	add	x19, x19, #0x1
  405074:	cmp	w3, #0x2c
  405078:	ldrsb	w3, [x19, #1]
  40507c:	b.ne	40506c <ferror@plt+0x30fc>  // b.any
  405080:	mov	x20, x19
  405084:	cbz	w3, 4050c0 <ferror@plt+0x3150>
  405088:	cmp	x0, x20
  40508c:	b.cs	4050cc <ferror@plt+0x315c>  // b.hs, b.nlast
  405090:	sub	x1, x20, x0
  405094:	blr	x21
  405098:	tbnz	x0, #63, 4050d0 <ferror@plt+0x3160>
  40509c:	ldr	x2, [x22]
  4050a0:	orr	x0, x2, x0
  4050a4:	str	x0, [x22]
  4050a8:	ldrsb	w0, [x20]
  4050ac:	cbz	w0, 4050e0 <ferror@plt+0x3170>
  4050b0:	ldrsb	w3, [x19, #1]!
  4050b4:	cbz	w3, 4050e0 <ferror@plt+0x3170>
  4050b8:	mov	x0, x19
  4050bc:	b	405060 <ferror@plt+0x30f0>
  4050c0:	add	x20, x19, #0x1
  4050c4:	cmp	x0, x20
  4050c8:	b.cc	405090 <ferror@plt+0x3120>  // b.lo, b.ul, b.last
  4050cc:	mov	w0, #0xffffffff            	// #-1
  4050d0:	ldp	x19, x20, [sp, #16]
  4050d4:	ldp	x21, x22, [sp, #32]
  4050d8:	ldp	x29, x30, [sp], #48
  4050dc:	ret
  4050e0:	mov	w0, #0x0                   	// #0
  4050e4:	ldp	x19, x20, [sp, #16]
  4050e8:	ldp	x21, x22, [sp, #32]
  4050ec:	ldp	x29, x30, [sp], #48
  4050f0:	ret
  4050f4:	mov	w0, #0xffffffea            	// #-22
  4050f8:	ret
  4050fc:	nop
  405100:	stp	x29, x30, [sp, #-80]!
  405104:	mov	x29, sp
  405108:	str	xzr, [sp, #72]
  40510c:	cbz	x0, 4051a0 <ferror@plt+0x3230>
  405110:	stp	x19, x20, [sp, #16]
  405114:	mov	x19, x0
  405118:	mov	x20, x2
  40511c:	stp	x21, x22, [sp, #32]
  405120:	mov	w21, w3
  405124:	stp	x23, x24, [sp, #48]
  405128:	mov	x23, x1
  40512c:	str	w3, [x1]
  405130:	str	w3, [x2]
  405134:	bl	401f10 <__errno_location@plt>
  405138:	str	wzr, [x0]
  40513c:	mov	x22, x0
  405140:	ldrsb	w0, [x19]
  405144:	cmp	w0, #0x3a
  405148:	b.eq	4051ac <ferror@plt+0x323c>  // b.none
  40514c:	add	x24, sp, #0x48
  405150:	mov	x0, x19
  405154:	mov	x1, x24
  405158:	mov	w2, #0xa                   	// #10
  40515c:	bl	401df0 <strtol@plt>
  405160:	str	w0, [x23]
  405164:	str	w0, [x20]
  405168:	ldr	w0, [x22]
  40516c:	cbnz	w0, 4051e4 <ferror@plt+0x3274>
  405170:	ldr	x2, [sp, #72]
  405174:	cmp	x2, #0x0
  405178:	ccmp	x2, x19, #0x4, ne  // ne = any
  40517c:	b.eq	4051e4 <ferror@plt+0x3274>  // b.none
  405180:	ldrsb	w3, [x2]
  405184:	cmp	w3, #0x3a
  405188:	b.eq	4051f8 <ferror@plt+0x3288>  // b.none
  40518c:	cmp	w3, #0x2d
  405190:	b.eq	405214 <ferror@plt+0x32a4>  // b.none
  405194:	ldp	x19, x20, [sp, #16]
  405198:	ldp	x21, x22, [sp, #32]
  40519c:	ldp	x23, x24, [sp, #48]
  4051a0:	mov	w0, #0x0                   	// #0
  4051a4:	ldp	x29, x30, [sp], #80
  4051a8:	ret
  4051ac:	add	x19, x19, #0x1
  4051b0:	add	x1, sp, #0x48
  4051b4:	mov	x0, x19
  4051b8:	mov	w2, #0xa                   	// #10
  4051bc:	bl	401df0 <strtol@plt>
  4051c0:	str	w0, [x20]
  4051c4:	ldr	w0, [x22]
  4051c8:	cbnz	w0, 4051e4 <ferror@plt+0x3274>
  4051cc:	ldr	x0, [sp, #72]
  4051d0:	cbz	x0, 4051e4 <ferror@plt+0x3274>
  4051d4:	ldrsb	w1, [x0]
  4051d8:	cmp	w1, #0x0
  4051dc:	ccmp	x0, x19, #0x4, eq  // eq = none
  4051e0:	b.ne	405194 <ferror@plt+0x3224>  // b.any
  4051e4:	mov	w0, #0xffffffff            	// #-1
  4051e8:	ldp	x19, x20, [sp, #16]
  4051ec:	ldp	x21, x22, [sp, #32]
  4051f0:	ldp	x23, x24, [sp, #48]
  4051f4:	b	4051a4 <ferror@plt+0x3234>
  4051f8:	ldrsb	w1, [x2, #1]
  4051fc:	cbnz	w1, 405214 <ferror@plt+0x32a4>
  405200:	ldp	x23, x24, [sp, #48]
  405204:	str	w21, [x20]
  405208:	ldp	x19, x20, [sp, #16]
  40520c:	ldp	x21, x22, [sp, #32]
  405210:	b	4051a4 <ferror@plt+0x3234>
  405214:	str	wzr, [x22]
  405218:	add	x19, x2, #0x1
  40521c:	mov	x1, x24
  405220:	mov	x0, x19
  405224:	mov	w2, #0xa                   	// #10
  405228:	str	xzr, [sp, #72]
  40522c:	bl	401df0 <strtol@plt>
  405230:	str	w0, [x20]
  405234:	ldr	w0, [x22]
  405238:	cbz	w0, 4051cc <ferror@plt+0x325c>
  40523c:	b	4051e4 <ferror@plt+0x3274>
  405240:	cmp	x1, #0x0
  405244:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  405248:	b.eq	4053d4 <ferror@plt+0x3464>  // b.none
  40524c:	stp	x29, x30, [sp, #-48]!
  405250:	mov	x29, sp
  405254:	stp	x19, x20, [sp, #16]
  405258:	mov	x19, x0
  40525c:	mov	x20, x1
  405260:	stp	x21, x22, [sp, #32]
  405264:	ldrsb	w0, [x19]
  405268:	cmp	w0, #0x2f
  40526c:	b.eq	405278 <ferror@plt+0x3308>  // b.none
  405270:	b	40533c <ferror@plt+0x33cc>
  405274:	add	x19, x19, #0x1
  405278:	ldrsb	w0, [x19, #1]
  40527c:	cmp	w0, #0x2f
  405280:	b.eq	405274 <ferror@plt+0x3304>  // b.none
  405284:	ldrsb	w0, [x19, #1]
  405288:	mov	x21, #0x1                   	// #1
  40528c:	cmp	w0, #0x2f
  405290:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  405294:	b.eq	4052ac <ferror@plt+0x333c>  // b.none
  405298:	add	x21, x21, #0x1
  40529c:	ldrsb	w0, [x19, x21]
  4052a0:	cmp	w0, #0x2f
  4052a4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4052a8:	b.ne	405298 <ferror@plt+0x3328>  // b.any
  4052ac:	ldrsb	w0, [x20]
  4052b0:	cmp	w0, #0x2f
  4052b4:	b.eq	4052c0 <ferror@plt+0x3350>  // b.none
  4052b8:	b	405358 <ferror@plt+0x33e8>
  4052bc:	add	x20, x20, #0x1
  4052c0:	ldrsb	w0, [x20, #1]
  4052c4:	cmp	w0, #0x2f
  4052c8:	b.eq	4052bc <ferror@plt+0x334c>  // b.none
  4052cc:	ldrsb	w0, [x20, #1]
  4052d0:	cmp	w0, #0x2f
  4052d4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4052d8:	b.eq	4053c8 <ferror@plt+0x3458>  // b.none
  4052dc:	mov	x22, #0x1                   	// #1
  4052e0:	add	x22, x22, #0x1
  4052e4:	ldrsb	w0, [x20, x22]
  4052e8:	cmp	w0, #0x2f
  4052ec:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4052f0:	b.ne	4052e0 <ferror@plt+0x3370>  // b.any
  4052f4:	add	x0, x22, x21
  4052f8:	cbz	x0, 405370 <ferror@plt+0x3400>
  4052fc:	cmp	x0, #0x1
  405300:	b.eq	405384 <ferror@plt+0x3414>  // b.none
  405304:	cmp	x20, #0x0
  405308:	ccmp	x21, x22, #0x0, ne  // ne = any
  40530c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  405310:	b.eq	4053b4 <ferror@plt+0x3444>  // b.none
  405314:	mov	x2, x21
  405318:	mov	x1, x20
  40531c:	mov	x0, x19
  405320:	bl	401c80 <strncmp@plt>
  405324:	cbnz	w0, 4053b4 <ferror@plt+0x3444>
  405328:	add	x19, x19, x21
  40532c:	add	x20, x20, x22
  405330:	ldrsb	w0, [x19]
  405334:	cmp	w0, #0x2f
  405338:	b.eq	405278 <ferror@plt+0x3308>  // b.none
  40533c:	cbnz	w0, 405284 <ferror@plt+0x3314>
  405340:	ldrsb	w0, [x20]
  405344:	mov	x21, #0x0                   	// #0
  405348:	mov	x19, #0x0                   	// #0
  40534c:	cmp	w0, #0x2f
  405350:	b.eq	4052c0 <ferror@plt+0x3350>  // b.none
  405354:	nop
  405358:	cbnz	w0, 4052cc <ferror@plt+0x335c>
  40535c:	mov	x0, x21
  405360:	mov	x22, #0x0                   	// #0
  405364:	mov	x20, #0x0                   	// #0
  405368:	cbnz	x0, 4052fc <ferror@plt+0x338c>
  40536c:	nop
  405370:	mov	w0, #0x1                   	// #1
  405374:	ldp	x19, x20, [sp, #16]
  405378:	ldp	x21, x22, [sp, #32]
  40537c:	ldp	x29, x30, [sp], #48
  405380:	ret
  405384:	cbz	x19, 405394 <ferror@plt+0x3424>
  405388:	ldrsb	w1, [x19]
  40538c:	cmp	w1, #0x2f
  405390:	b.eq	405374 <ferror@plt+0x3404>  // b.none
  405394:	cbz	x20, 4053b4 <ferror@plt+0x3444>
  405398:	ldrsb	w0, [x20]
  40539c:	cmp	w0, #0x2f
  4053a0:	b.eq	405370 <ferror@plt+0x3400>  // b.none
  4053a4:	cmp	x20, #0x0
  4053a8:	ccmp	x21, x22, #0x0, ne  // ne = any
  4053ac:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4053b0:	b.ne	405314 <ferror@plt+0x33a4>  // b.any
  4053b4:	mov	w0, #0x0                   	// #0
  4053b8:	ldp	x19, x20, [sp, #16]
  4053bc:	ldp	x21, x22, [sp, #32]
  4053c0:	ldp	x29, x30, [sp], #48
  4053c4:	ret
  4053c8:	add	x0, x21, #0x1
  4053cc:	mov	x22, #0x1                   	// #1
  4053d0:	b	4052f8 <ferror@plt+0x3388>
  4053d4:	mov	w0, #0x0                   	// #0
  4053d8:	ret
  4053dc:	nop
  4053e0:	stp	x29, x30, [sp, #-64]!
  4053e4:	mov	x29, sp
  4053e8:	stp	x19, x20, [sp, #16]
  4053ec:	mov	x19, x1
  4053f0:	orr	x1, x0, x1
  4053f4:	cbz	x1, 405474 <ferror@plt+0x3504>
  4053f8:	stp	x21, x22, [sp, #32]
  4053fc:	mov	x20, x0
  405400:	mov	x21, x2
  405404:	cbz	x0, 405488 <ferror@plt+0x3518>
  405408:	cbz	x19, 4054a0 <ferror@plt+0x3530>
  40540c:	stp	x23, x24, [sp, #48]
  405410:	bl	401ad0 <strlen@plt>
  405414:	mov	x23, x0
  405418:	mvn	x0, x0
  40541c:	mov	x22, #0x0                   	// #0
  405420:	cmp	x21, x0
  405424:	b.hi	40545c <ferror@plt+0x34ec>  // b.pmore
  405428:	add	x24, x21, x23
  40542c:	add	x0, x24, #0x1
  405430:	bl	401c40 <malloc@plt>
  405434:	mov	x22, x0
  405438:	cbz	x0, 40545c <ferror@plt+0x34ec>
  40543c:	mov	x1, x20
  405440:	mov	x2, x23
  405444:	bl	401a90 <memcpy@plt>
  405448:	mov	x2, x21
  40544c:	mov	x1, x19
  405450:	add	x0, x22, x23
  405454:	bl	401a90 <memcpy@plt>
  405458:	strb	wzr, [x22, x24]
  40545c:	mov	x0, x22
  405460:	ldp	x19, x20, [sp, #16]
  405464:	ldp	x21, x22, [sp, #32]
  405468:	ldp	x23, x24, [sp, #48]
  40546c:	ldp	x29, x30, [sp], #64
  405470:	ret
  405474:	ldp	x19, x20, [sp, #16]
  405478:	adrp	x0, 406000 <ferror@plt+0x4090>
  40547c:	ldp	x29, x30, [sp], #64
  405480:	add	x0, x0, #0x8b0
  405484:	b	401d00 <strdup@plt>
  405488:	mov	x0, x19
  40548c:	mov	x1, x2
  405490:	ldp	x19, x20, [sp, #16]
  405494:	ldp	x21, x22, [sp, #32]
  405498:	ldp	x29, x30, [sp], #64
  40549c:	b	401e40 <strndup@plt>
  4054a0:	ldp	x19, x20, [sp, #16]
  4054a4:	ldp	x21, x22, [sp, #32]
  4054a8:	ldp	x29, x30, [sp], #64
  4054ac:	b	401d00 <strdup@plt>
  4054b0:	stp	x29, x30, [sp, #-32]!
  4054b4:	mov	x2, #0x0                   	// #0
  4054b8:	mov	x29, sp
  4054bc:	stp	x19, x20, [sp, #16]
  4054c0:	mov	x20, x0
  4054c4:	mov	x19, x1
  4054c8:	cbz	x1, 4054d8 <ferror@plt+0x3568>
  4054cc:	mov	x0, x1
  4054d0:	bl	401ad0 <strlen@plt>
  4054d4:	mov	x2, x0
  4054d8:	mov	x1, x19
  4054dc:	mov	x0, x20
  4054e0:	ldp	x19, x20, [sp, #16]
  4054e4:	ldp	x29, x30, [sp], #32
  4054e8:	b	4053e0 <ferror@plt+0x3470>
  4054ec:	nop
  4054f0:	stp	x29, x30, [sp, #-288]!
  4054f4:	mov	w9, #0xffffffd0            	// #-48
  4054f8:	mov	w8, #0xffffff80            	// #-128
  4054fc:	mov	x29, sp
  405500:	add	x10, sp, #0xf0
  405504:	add	x11, sp, #0x120
  405508:	stp	x11, x11, [sp, #80]
  40550c:	str	x10, [sp, #96]
  405510:	stp	w9, w8, [sp, #104]
  405514:	ldp	x10, x11, [sp, #80]
  405518:	str	x19, [sp, #16]
  40551c:	ldp	x8, x9, [sp, #96]
  405520:	mov	x19, x0
  405524:	add	x0, sp, #0x48
  405528:	stp	x10, x11, [sp, #32]
  40552c:	stp	x8, x9, [sp, #48]
  405530:	str	q0, [sp, #112]
  405534:	str	q1, [sp, #128]
  405538:	str	q2, [sp, #144]
  40553c:	str	q3, [sp, #160]
  405540:	str	q4, [sp, #176]
  405544:	str	q5, [sp, #192]
  405548:	str	q6, [sp, #208]
  40554c:	str	q7, [sp, #224]
  405550:	stp	x2, x3, [sp, #240]
  405554:	add	x2, sp, #0x20
  405558:	stp	x4, x5, [sp, #256]
  40555c:	stp	x6, x7, [sp, #272]
  405560:	bl	401e30 <vasprintf@plt>
  405564:	tbnz	w0, #31, 405594 <ferror@plt+0x3624>
  405568:	ldr	x1, [sp, #72]
  40556c:	sxtw	x2, w0
  405570:	mov	x0, x19
  405574:	bl	4053e0 <ferror@plt+0x3470>
  405578:	mov	x19, x0
  40557c:	ldr	x0, [sp, #72]
  405580:	bl	401e00 <free@plt>
  405584:	mov	x0, x19
  405588:	ldr	x19, [sp, #16]
  40558c:	ldp	x29, x30, [sp], #288
  405590:	ret
  405594:	mov	x19, #0x0                   	// #0
  405598:	mov	x0, x19
  40559c:	ldr	x19, [sp, #16]
  4055a0:	ldp	x29, x30, [sp], #288
  4055a4:	ret
  4055a8:	stp	x29, x30, [sp, #-96]!
  4055ac:	mov	x29, sp
  4055b0:	stp	x19, x20, [sp, #16]
  4055b4:	ldr	x19, [x0]
  4055b8:	stp	x21, x22, [sp, #32]
  4055bc:	stp	x23, x24, [sp, #48]
  4055c0:	mov	x23, x0
  4055c4:	ldrsb	w0, [x19]
  4055c8:	cbz	w0, 405720 <ferror@plt+0x37b0>
  4055cc:	mov	x24, x1
  4055d0:	mov	x22, x2
  4055d4:	mov	x1, x2
  4055d8:	mov	x0, x19
  4055dc:	stp	x25, x26, [sp, #64]
  4055e0:	mov	w25, w3
  4055e4:	bl	401e50 <strspn@plt>
  4055e8:	ldrsb	w20, [x19, x0]
  4055ec:	add	x21, x19, x0
  4055f0:	cbz	w20, 4056dc <ferror@plt+0x376c>
  4055f4:	cbz	w25, 4056a8 <ferror@plt+0x3738>
  4055f8:	adrp	x0, 407000 <ferror@plt+0x5090>
  4055fc:	mov	w1, w20
  405600:	add	x0, x0, #0x558
  405604:	bl	401e60 <strchr@plt>
  405608:	cbz	x0, 40573c <ferror@plt+0x37cc>
  40560c:	ldrsb	w1, [x21, #1]
  405610:	add	x25, x21, #0x1
  405614:	strb	w20, [sp, #88]
  405618:	add	x26, sp, #0x58
  40561c:	strb	wzr, [sp, #89]
  405620:	mov	w19, #0x0                   	// #0
  405624:	cbz	w1, 4057f4 <ferror@plt+0x3884>
  405628:	cmp	w1, #0x5c
  40562c:	b.eq	405700 <ferror@plt+0x3790>  // b.none
  405630:	mov	x0, x26
  405634:	bl	401e60 <strchr@plt>
  405638:	cbnz	x0, 4057e0 <ferror@plt+0x3870>
  40563c:	add	w19, w19, #0x1
  405640:	sxtw	x0, w19
  405644:	ldrsb	w1, [x25, w19, sxtw]
  405648:	cbnz	w1, 405628 <ferror@plt+0x36b8>
  40564c:	add	x1, x0, #0x1
  405650:	add	x1, x21, x1
  405654:	str	x0, [x24]
  405658:	ldrsb	w1, [x1]
  40565c:	cmp	w1, #0x0
  405660:	ccmp	w20, w1, #0x0, ne  // ne = any
  405664:	b.ne	4056dc <ferror@plt+0x376c>  // b.any
  405668:	add	x0, x0, #0x2
  40566c:	add	x19, x21, x0
  405670:	ldrsb	w1, [x21, x0]
  405674:	cbz	w1, 405684 <ferror@plt+0x3714>
  405678:	mov	x0, x22
  40567c:	bl	401e60 <strchr@plt>
  405680:	cbz	x0, 4056dc <ferror@plt+0x376c>
  405684:	mov	x21, x25
  405688:	ldp	x25, x26, [sp, #64]
  40568c:	str	x19, [x23]
  405690:	mov	x0, x21
  405694:	ldp	x19, x20, [sp, #16]
  405698:	ldp	x21, x22, [sp, #32]
  40569c:	ldp	x23, x24, [sp, #48]
  4056a0:	ldp	x29, x30, [sp], #96
  4056a4:	ret
  4056a8:	mov	x1, x22
  4056ac:	mov	x0, x21
  4056b0:	bl	401ee0 <strcspn@plt>
  4056b4:	ldp	x25, x26, [sp, #64]
  4056b8:	str	x0, [x24]
  4056bc:	add	x0, x21, x0
  4056c0:	str	x0, [x23]
  4056c4:	mov	x0, x21
  4056c8:	ldp	x19, x20, [sp, #16]
  4056cc:	ldp	x21, x22, [sp, #32]
  4056d0:	ldp	x23, x24, [sp, #48]
  4056d4:	ldp	x29, x30, [sp], #96
  4056d8:	ret
  4056dc:	ldp	x25, x26, [sp, #64]
  4056e0:	str	x21, [x23]
  4056e4:	mov	x21, #0x0                   	// #0
  4056e8:	mov	x0, x21
  4056ec:	ldp	x19, x20, [sp, #16]
  4056f0:	ldp	x21, x22, [sp, #32]
  4056f4:	ldp	x23, x24, [sp, #48]
  4056f8:	ldp	x29, x30, [sp], #96
  4056fc:	ret
  405700:	add	w0, w19, #0x1
  405704:	ldrsb	w0, [x25, w0, sxtw]
  405708:	cbz	w0, 4057e0 <ferror@plt+0x3870>
  40570c:	add	w19, w19, #0x2
  405710:	sxtw	x0, w19
  405714:	ldrsb	w1, [x25, w19, sxtw]
  405718:	cbnz	w1, 405628 <ferror@plt+0x36b8>
  40571c:	b	40564c <ferror@plt+0x36dc>
  405720:	mov	x21, #0x0                   	// #0
  405724:	mov	x0, x21
  405728:	ldp	x19, x20, [sp, #16]
  40572c:	ldp	x21, x22, [sp, #32]
  405730:	ldp	x23, x24, [sp, #48]
  405734:	ldp	x29, x30, [sp], #96
  405738:	ret
  40573c:	sub	x25, x21, #0x1
  405740:	mov	w0, #0x0                   	// #0
  405744:	add	w19, w0, #0x1
  405748:	cmp	w20, #0x5c
  40574c:	sxtw	x19, w19
  405750:	sub	w26, w19, #0x1
  405754:	b.eq	405788 <ferror@plt+0x3818>  // b.none
  405758:	mov	w1, w20
  40575c:	mov	x0, x22
  405760:	bl	401e60 <strchr@plt>
  405764:	add	x1, x19, #0x1
  405768:	cbnz	x0, 4057e8 <ferror@plt+0x3878>
  40576c:	ldrsb	w20, [x25, x1]
  405770:	add	x26, x21, x19
  405774:	cbz	w20, 4057a8 <ferror@plt+0x3838>
  405778:	mov	x19, x1
  40577c:	cmp	w20, #0x5c
  405780:	sub	w26, w19, #0x1
  405784:	b.ne	405758 <ferror@plt+0x37e8>  // b.any
  405788:	ldrsb	w1, [x21, w19, sxtw]
  40578c:	cbz	w1, 4057e8 <ferror@plt+0x3878>
  405790:	add	w0, w19, #0x1
  405794:	sxtw	x19, w0
  405798:	ldrsb	w20, [x21, w0, sxtw]
  40579c:	add	x26, x21, x19
  4057a0:	cbnz	w20, 405744 <ferror@plt+0x37d4>
  4057a4:	nop
  4057a8:	str	x19, [x24]
  4057ac:	ldrsb	w1, [x26]
  4057b0:	cbz	w1, 4057c0 <ferror@plt+0x3850>
  4057b4:	mov	x0, x22
  4057b8:	bl	401e60 <strchr@plt>
  4057bc:	cbz	x0, 4056dc <ferror@plt+0x376c>
  4057c0:	str	x26, [x23]
  4057c4:	mov	x0, x21
  4057c8:	ldp	x19, x20, [sp, #16]
  4057cc:	ldp	x21, x22, [sp, #32]
  4057d0:	ldp	x23, x24, [sp, #48]
  4057d4:	ldp	x25, x26, [sp, #64]
  4057d8:	ldp	x29, x30, [sp], #96
  4057dc:	ret
  4057e0:	sxtw	x0, w19
  4057e4:	b	40564c <ferror@plt+0x36dc>
  4057e8:	sxtw	x19, w26
  4057ec:	add	x26, x21, x19
  4057f0:	b	4057a8 <ferror@plt+0x3838>
  4057f4:	mov	x1, x25
  4057f8:	mov	x0, #0x0                   	// #0
  4057fc:	b	405654 <ferror@plt+0x36e4>
  405800:	stp	x29, x30, [sp, #-32]!
  405804:	mov	x29, sp
  405808:	str	x19, [sp, #16]
  40580c:	mov	x19, x0
  405810:	b	40581c <ferror@plt+0x38ac>
  405814:	cmp	w0, #0xa
  405818:	b.eq	40583c <ferror@plt+0x38cc>  // b.none
  40581c:	mov	x0, x19
  405820:	bl	401cb0 <fgetc@plt>
  405824:	cmn	w0, #0x1
  405828:	b.ne	405814 <ferror@plt+0x38a4>  // b.any
  40582c:	mov	w0, #0x1                   	// #1
  405830:	ldr	x19, [sp, #16]
  405834:	ldp	x29, x30, [sp], #32
  405838:	ret
  40583c:	mov	w0, #0x0                   	// #0
  405840:	ldr	x19, [sp, #16]
  405844:	ldp	x29, x30, [sp], #32
  405848:	ret
  40584c:	nop
  405850:	stp	x29, x30, [sp, #-144]!
  405854:	mov	x29, sp
  405858:	stp	x19, x20, [sp, #16]
  40585c:	stp	x21, x22, [sp, #32]
  405860:	stp	x23, x24, [sp, #48]
  405864:	stp	x25, x26, [sp, #64]
  405868:	stp	x27, x28, [sp, #80]
  40586c:	str	x1, [sp, #120]
  405870:	cbz	x0, 405a8c <ferror@plt+0x3b1c>
  405874:	mov	x21, x0
  405878:	adrp	x0, 418000 <ferror@plt+0x16090>
  40587c:	adrp	x26, 407000 <ferror@plt+0x5090>
  405880:	add	x25, x0, #0xb48
  405884:	add	x26, x26, #0x578
  405888:	add	x0, sp, #0x88
  40588c:	mov	x1, x26
  405890:	stp	xzr, x0, [sp, #104]
  405894:	mov	x0, x21
  405898:	bl	401e50 <strspn@plt>
  40589c:	add	x19, x21, x0
  4058a0:	ldrsb	w0, [x21, x0]
  4058a4:	mov	x24, #0xcccccccccccccccc    	// #-3689348814741910324
  4058a8:	mov	w22, #0x0                   	// #0
  4058ac:	movk	x24, #0xcccd
  4058b0:	cbz	w0, 4059ac <ferror@plt+0x3a3c>
  4058b4:	nop
  4058b8:	bl	401f10 <__errno_location@plt>
  4058bc:	mov	x22, x0
  4058c0:	ldr	x1, [sp, #112]
  4058c4:	mov	x0, x19
  4058c8:	str	wzr, [x22]
  4058cc:	mov	w2, #0xa                   	// #10
  4058d0:	bl	401b30 <strtoll@plt>
  4058d4:	str	x0, [sp, #96]
  4058d8:	ldr	w1, [x22]
  4058dc:	cmp	w1, #0x0
  4058e0:	b.gt	405a4c <ferror@plt+0x3adc>
  4058e4:	tbnz	x0, #63, 405a6c <ferror@plt+0x3afc>
  4058e8:	ldr	x21, [sp, #136]
  4058ec:	ldrsb	w0, [x21]
  4058f0:	cmp	w0, #0x2e
  4058f4:	b.eq	405a0c <ferror@plt+0x3a9c>  // b.none
  4058f8:	cmp	x19, x21
  4058fc:	b.eq	4059ec <ferror@plt+0x3a7c>  // b.none
  405900:	mov	w22, #0x0                   	// #0
  405904:	mov	x20, #0x0                   	// #0
  405908:	adrp	x2, 418000 <ferror@plt+0x16090>
  40590c:	mov	x0, x21
  405910:	mov	x1, x26
  405914:	add	x19, x2, #0xb48
  405918:	mov	w28, #0x0                   	// #0
  40591c:	bl	401e50 <strspn@plt>
  405920:	add	x21, x21, x0
  405924:	str	x21, [sp, #136]
  405928:	ldr	x23, [x19]
  40592c:	cbz	x23, 4059dc <ferror@plt+0x3a6c>
  405930:	mov	x0, x23
  405934:	bl	401ad0 <strlen@plt>
  405938:	mov	x27, x0
  40593c:	cbz	x0, 4059dc <ferror@plt+0x3a6c>
  405940:	mov	x2, x0
  405944:	mov	x1, x23
  405948:	mov	x0, x21
  40594c:	bl	401c80 <strncmp@plt>
  405950:	cbnz	w0, 4059dc <ferror@plt+0x3a6c>
  405954:	ubfiz	x3, x28, #4, #32
  405958:	add	x3, x25, x3
  40595c:	ldr	x0, [x3, #8]
  405960:	mul	x20, x20, x0
  405964:	cbz	w22, 405978 <ferror@plt+0x3a08>
  405968:	umulh	x20, x20, x24
  40596c:	subs	w22, w22, #0x1
  405970:	lsr	x20, x20, #3
  405974:	b.ne	405968 <ferror@plt+0x39f8>  // b.any
  405978:	ldr	x1, [sp, #96]
  40597c:	add	x21, x21, x27
  405980:	mov	w22, #0x1                   	// #1
  405984:	madd	x20, x1, x0, x20
  405988:	mov	x1, x26
  40598c:	ldr	x0, [sp, #104]
  405990:	add	x0, x0, x20
  405994:	str	x0, [sp, #104]
  405998:	mov	x0, x21
  40599c:	bl	401e50 <strspn@plt>
  4059a0:	add	x19, x21, x0
  4059a4:	ldrsb	w0, [x21, x0]
  4059a8:	cbnz	w0, 4058b8 <ferror@plt+0x3948>
  4059ac:	cbz	w22, 4059ec <ferror@plt+0x3a7c>
  4059b0:	ldr	x1, [sp, #120]
  4059b4:	mov	w0, #0x0                   	// #0
  4059b8:	ldr	x2, [sp, #104]
  4059bc:	str	x2, [x1]
  4059c0:	ldp	x19, x20, [sp, #16]
  4059c4:	ldp	x21, x22, [sp, #32]
  4059c8:	ldp	x23, x24, [sp, #48]
  4059cc:	ldp	x25, x26, [sp, #64]
  4059d0:	ldp	x27, x28, [sp, #80]
  4059d4:	ldp	x29, x30, [sp], #144
  4059d8:	ret
  4059dc:	add	w28, w28, #0x1
  4059e0:	add	x19, x19, #0x10
  4059e4:	cmp	w28, #0x1c
  4059e8:	b.ne	405928 <ferror@plt+0x39b8>  // b.any
  4059ec:	mov	w0, #0xffffffea            	// #-22
  4059f0:	ldp	x19, x20, [sp, #16]
  4059f4:	ldp	x21, x22, [sp, #32]
  4059f8:	ldp	x23, x24, [sp, #48]
  4059fc:	ldp	x25, x26, [sp, #64]
  405a00:	ldp	x27, x28, [sp, #80]
  405a04:	ldp	x29, x30, [sp], #144
  405a08:	ret
  405a0c:	ldr	x1, [sp, #112]
  405a10:	str	wzr, [x22]
  405a14:	add	x19, x21, #0x1
  405a18:	mov	w2, #0xa                   	// #10
  405a1c:	mov	x0, x19
  405a20:	bl	401b30 <strtoll@plt>
  405a24:	mov	x20, x0
  405a28:	ldr	w1, [x22]
  405a2c:	cmp	w1, #0x0
  405a30:	b.gt	405a4c <ferror@plt+0x3adc>
  405a34:	tbnz	x0, #63, 405a6c <ferror@plt+0x3afc>
  405a38:	ldr	x21, [sp, #136]
  405a3c:	cmp	x19, x21
  405a40:	b.eq	4059ec <ferror@plt+0x3a7c>  // b.none
  405a44:	sub	w22, w21, w19
  405a48:	b	405908 <ferror@plt+0x3998>
  405a4c:	neg	w0, w1
  405a50:	ldp	x19, x20, [sp, #16]
  405a54:	ldp	x21, x22, [sp, #32]
  405a58:	ldp	x23, x24, [sp, #48]
  405a5c:	ldp	x25, x26, [sp, #64]
  405a60:	ldp	x27, x28, [sp, #80]
  405a64:	ldp	x29, x30, [sp], #144
  405a68:	ret
  405a6c:	mov	w0, #0xffffffde            	// #-34
  405a70:	ldp	x19, x20, [sp, #16]
  405a74:	ldp	x21, x22, [sp, #32]
  405a78:	ldp	x23, x24, [sp, #48]
  405a7c:	ldp	x25, x26, [sp, #64]
  405a80:	ldp	x27, x28, [sp, #80]
  405a84:	ldp	x29, x30, [sp], #144
  405a88:	ret
  405a8c:	adrp	x3, 407000 <ferror@plt+0x5090>
  405a90:	adrp	x1, 407000 <ferror@plt+0x5090>
  405a94:	adrp	x0, 407000 <ferror@plt+0x5090>
  405a98:	add	x3, x3, #0x858
  405a9c:	add	x1, x1, #0x560
  405aa0:	add	x0, x0, #0x570
  405aa4:	mov	w2, #0x4d                  	// #77
  405aa8:	bl	401f00 <__assert_fail@plt>
  405aac:	nop
  405ab0:	stp	x29, x30, [sp, #-224]!
  405ab4:	mov	x29, sp
  405ab8:	stp	x19, x20, [sp, #16]
  405abc:	stp	xzr, xzr, [sp, #96]
  405ac0:	cbz	x0, 405fd4 <ferror@plt+0x4064>
  405ac4:	stp	x21, x22, [sp, #32]
  405ac8:	mov	x20, x1
  405acc:	cbz	x1, 406004 <ferror@plt+0x4094>
  405ad0:	mov	x19, x0
  405ad4:	mov	x0, #0x0                   	// #0
  405ad8:	bl	401c30 <time@plt>
  405adc:	mov	x2, x0
  405ae0:	add	x21, sp, #0x70
  405ae4:	add	x0, sp, #0x58
  405ae8:	mov	x1, x21
  405aec:	str	x2, [sp, #88]
  405af0:	bl	401b70 <localtime_r@plt>
  405af4:	mov	w2, #0xffffffff            	// #-1
  405af8:	adrp	x1, 407000 <ferror@plt+0x5090>
  405afc:	mov	x0, x19
  405b00:	add	x1, x1, #0x588
  405b04:	str	w2, [sp, #144]
  405b08:	bl	401dc0 <strcmp@plt>
  405b0c:	cbz	w0, 405bb0 <ferror@plt+0x3c40>
  405b10:	adrp	x1, 407000 <ferror@plt+0x5090>
  405b14:	mov	x0, x19
  405b18:	add	x1, x1, #0x590
  405b1c:	bl	401dc0 <strcmp@plt>
  405b20:	cbz	w0, 405bc8 <ferror@plt+0x3c58>
  405b24:	adrp	x1, 407000 <ferror@plt+0x5090>
  405b28:	mov	x0, x19
  405b2c:	add	x1, x1, #0x598
  405b30:	bl	401dc0 <strcmp@plt>
  405b34:	cbz	w0, 405c40 <ferror@plt+0x3cd0>
  405b38:	adrp	x1, 407000 <ferror@plt+0x5090>
  405b3c:	mov	x0, x19
  405b40:	add	x1, x1, #0x5a8
  405b44:	bl	401dc0 <strcmp@plt>
  405b48:	cbz	w0, 405c18 <ferror@plt+0x3ca8>
  405b4c:	ldrsb	w0, [x19]
  405b50:	cmp	w0, #0x2b
  405b54:	b.eq	405c54 <ferror@plt+0x3ce4>  // b.none
  405b58:	cmp	w0, #0x2d
  405b5c:	b.eq	405fb0 <ferror@plt+0x4040>  // b.none
  405b60:	mov	x0, x19
  405b64:	bl	401ad0 <strlen@plt>
  405b68:	cmp	x0, #0x3
  405b6c:	b.ls	405c6c <ferror@plt+0x3cfc>  // b.plast
  405b70:	sub	x1, x0, #0x4
  405b74:	mov	w0, #0x6120                	// #24864
  405b78:	movk	w0, #0x6f67, lsl #16
  405b7c:	ldr	w2, [x19, x1]
  405b80:	cmp	w2, w0
  405b84:	b.ne	405c6c <ferror@plt+0x3cfc>  // b.any
  405b88:	mov	x0, x19
  405b8c:	bl	401e40 <strndup@plt>
  405b90:	mov	x22, x0
  405b94:	cbz	x0, 406030 <ferror@plt+0x40c0>
  405b98:	add	x1, sp, #0x68
  405b9c:	bl	405850 <ferror@plt+0x38e0>
  405ba0:	mov	w19, w0
  405ba4:	mov	x0, x22
  405ba8:	bl	401e00 <free@plt>
  405bac:	tbnz	w19, #31, 405c04 <ferror@plt+0x3c94>
  405bb0:	mov	x0, x21
  405bb4:	bl	401d50 <mktime@plt>
  405bb8:	cmn	x0, #0x1
  405bbc:	b.ne	405be0 <ferror@plt+0x3c70>  // b.any
  405bc0:	mov	w19, #0xffffffea            	// #-22
  405bc4:	b	405c04 <ferror@plt+0x3c94>
  405bc8:	mov	x0, x21
  405bcc:	str	xzr, [sp, #112]
  405bd0:	str	wzr, [sp, #120]
  405bd4:	bl	401d50 <mktime@plt>
  405bd8:	cmn	x0, #0x1
  405bdc:	b.eq	405bc0 <ferror@plt+0x3c50>  // b.none
  405be0:	ldp	x2, x1, [sp, #96]
  405be4:	mov	x3, #0x4240                	// #16960
  405be8:	movk	x3, #0xf, lsl #16
  405bec:	mov	w19, #0x0                   	// #0
  405bf0:	madd	x0, x0, x3, x2
  405bf4:	cmp	x1, x0
  405bf8:	sub	x0, x0, x1
  405bfc:	csel	x0, x0, xzr, cc  // cc = lo, ul, last
  405c00:	str	x0, [x20]
  405c04:	mov	w0, w19
  405c08:	ldp	x19, x20, [sp, #16]
  405c0c:	ldp	x21, x22, [sp, #32]
  405c10:	ldp	x29, x30, [sp], #224
  405c14:	ret
  405c18:	ldr	w1, [sp, #124]
  405c1c:	mov	x0, x21
  405c20:	str	xzr, [sp, #112]
  405c24:	add	w1, w1, #0x1
  405c28:	stp	wzr, w1, [sp, #120]
  405c2c:	bl	401d50 <mktime@plt>
  405c30:	cmn	x0, #0x1
  405c34:	b.ne	405be0 <ferror@plt+0x3c70>  // b.any
  405c38:	mov	w19, #0xffffffea            	// #-22
  405c3c:	b	405c04 <ferror@plt+0x3c94>
  405c40:	ldr	w1, [sp, #124]
  405c44:	mov	x0, x21
  405c48:	str	xzr, [sp, #112]
  405c4c:	sub	w1, w1, #0x1
  405c50:	b	405c28 <ferror@plt+0x3cb8>
  405c54:	add	x0, x19, #0x1
  405c58:	add	x1, sp, #0x60
  405c5c:	bl	405850 <ferror@plt+0x38e0>
  405c60:	mov	w19, w0
  405c64:	tbz	w0, #31, 405bb0 <ferror@plt+0x3c40>
  405c68:	b	405c04 <ferror@plt+0x3c94>
  405c6c:	stp	x25, x26, [sp, #64]
  405c70:	adrp	x26, 418000 <ferror@plt+0x16090>
  405c74:	add	x25, x26, #0xb48
  405c78:	add	x25, x25, #0x1c0
  405c7c:	stp	x23, x24, [sp, #48]
  405c80:	mov	w23, #0x0                   	// #0
  405c84:	ldr	x24, [x25]
  405c88:	cbz	x24, 405f98 <ferror@plt+0x4028>
  405c8c:	mov	x0, x24
  405c90:	bl	401ad0 <strlen@plt>
  405c94:	mov	x22, x0
  405c98:	cbz	x0, 405f98 <ferror@plt+0x4028>
  405c9c:	mov	x2, x0
  405ca0:	mov	x1, x24
  405ca4:	mov	x0, x19
  405ca8:	bl	401e20 <strncasecmp@plt>
  405cac:	cbnz	w0, 405f98 <ferror@plt+0x4028>
  405cb0:	ldrsb	w0, [x19, x22]
  405cb4:	cmp	w0, #0x20
  405cb8:	b.ne	405f98 <ferror@plt+0x4028>  // b.any
  405cbc:	add	x26, x26, #0xb48
  405cc0:	ubfiz	x23, x23, #4, #32
  405cc4:	add	x23, x26, x23
  405cc8:	add	x22, x22, #0x1
  405ccc:	add	x19, x19, x22
  405cd0:	ldr	w22, [x23, #456]
  405cd4:	ldp	x8, x9, [sp, #112]
  405cd8:	adrp	x1, 407000 <ferror@plt+0x5090>
  405cdc:	ldp	x6, x7, [sp, #128]
  405ce0:	add	x1, x1, #0x5b8
  405ce4:	ldp	x4, x5, [sp, #144]
  405ce8:	mov	x2, x21
  405cec:	ldr	x3, [sp, #160]
  405cf0:	mov	x0, x19
  405cf4:	stp	x8, x9, [sp, #168]
  405cf8:	stp	x6, x7, [sp, #184]
  405cfc:	stp	x4, x5, [sp, #200]
  405d00:	str	x3, [sp, #216]
  405d04:	bl	401bd0 <strptime@plt>
  405d08:	cbz	x0, 405d14 <ferror@plt+0x3da4>
  405d0c:	ldrsb	w0, [x0]
  405d10:	cbz	w0, 405f5c <ferror@plt+0x3fec>
  405d14:	ldp	x8, x9, [sp, #168]
  405d18:	adrp	x1, 407000 <ferror@plt+0x5090>
  405d1c:	ldp	x6, x7, [sp, #184]
  405d20:	add	x1, x1, #0x5d0
  405d24:	ldp	x4, x5, [sp, #200]
  405d28:	mov	x2, x21
  405d2c:	ldr	x3, [sp, #216]
  405d30:	mov	x0, x19
  405d34:	stp	x8, x9, [sp, #112]
  405d38:	stp	x6, x7, [sp, #128]
  405d3c:	stp	x4, x5, [sp, #144]
  405d40:	str	x3, [sp, #160]
  405d44:	bl	401bd0 <strptime@plt>
  405d48:	cbz	x0, 405d54 <ferror@plt+0x3de4>
  405d4c:	ldrsb	w0, [x0]
  405d50:	cbz	w0, 405f5c <ferror@plt+0x3fec>
  405d54:	ldp	x8, x9, [sp, #168]
  405d58:	adrp	x1, 407000 <ferror@plt+0x5090>
  405d5c:	ldp	x6, x7, [sp, #184]
  405d60:	add	x1, x1, #0x5e8
  405d64:	ldp	x4, x5, [sp, #200]
  405d68:	mov	x2, x21
  405d6c:	ldr	x3, [sp, #216]
  405d70:	mov	x0, x19
  405d74:	stp	x8, x9, [sp, #112]
  405d78:	stp	x6, x7, [sp, #128]
  405d7c:	stp	x4, x5, [sp, #144]
  405d80:	str	x3, [sp, #160]
  405d84:	bl	401bd0 <strptime@plt>
  405d88:	cbz	x0, 405d94 <ferror@plt+0x3e24>
  405d8c:	ldrsb	w0, [x0]
  405d90:	cbz	w0, 405f5c <ferror@plt+0x3fec>
  405d94:	ldp	x6, x7, [sp, #168]
  405d98:	adrp	x1, 407000 <ferror@plt+0x5090>
  405d9c:	ldp	x4, x5, [sp, #184]
  405da0:	add	x1, x1, #0x600
  405da4:	ldp	x8, x9, [sp, #200]
  405da8:	mov	x2, x21
  405dac:	ldr	x3, [sp, #216]
  405db0:	mov	x0, x19
  405db4:	stp	x6, x7, [sp, #112]
  405db8:	stp	x4, x5, [sp, #128]
  405dbc:	stp	x8, x9, [sp, #144]
  405dc0:	str	x3, [sp, #160]
  405dc4:	bl	401bd0 <strptime@plt>
  405dc8:	cbz	x0, 405dd4 <ferror@plt+0x3e64>
  405dcc:	ldrsb	w0, [x0]
  405dd0:	cbz	w0, 405f58 <ferror@plt+0x3fe8>
  405dd4:	ldp	x6, x7, [sp, #168]
  405dd8:	adrp	x1, 407000 <ferror@plt+0x5090>
  405ddc:	ldp	x4, x5, [sp, #184]
  405de0:	add	x1, x1, #0x610
  405de4:	ldp	x8, x9, [sp, #200]
  405de8:	mov	x2, x21
  405dec:	ldr	x3, [sp, #216]
  405df0:	mov	x0, x19
  405df4:	stp	x6, x7, [sp, #112]
  405df8:	stp	x4, x5, [sp, #128]
  405dfc:	stp	x8, x9, [sp, #144]
  405e00:	str	x3, [sp, #160]
  405e04:	bl	401bd0 <strptime@plt>
  405e08:	cbz	x0, 405e14 <ferror@plt+0x3ea4>
  405e0c:	ldrsb	w0, [x0]
  405e10:	cbz	w0, 405f58 <ferror@plt+0x3fe8>
  405e14:	ldp	x6, x7, [sp, #168]
  405e18:	adrp	x1, 407000 <ferror@plt+0x5090>
  405e1c:	ldp	x4, x5, [sp, #184]
  405e20:	add	x1, x1, #0x620
  405e24:	ldp	x8, x9, [sp, #200]
  405e28:	mov	x2, x21
  405e2c:	ldr	x3, [sp, #216]
  405e30:	mov	x0, x19
  405e34:	stp	x6, x7, [sp, #112]
  405e38:	stp	x4, x5, [sp, #128]
  405e3c:	stp	x8, x9, [sp, #144]
  405e40:	str	x3, [sp, #160]
  405e44:	bl	401bd0 <strptime@plt>
  405e48:	cbz	x0, 405e54 <ferror@plt+0x3ee4>
  405e4c:	ldrsb	w0, [x0]
  405e50:	cbz	w0, 405fc8 <ferror@plt+0x4058>
  405e54:	ldp	x6, x7, [sp, #168]
  405e58:	adrp	x1, 407000 <ferror@plt+0x5090>
  405e5c:	ldp	x4, x5, [sp, #184]
  405e60:	add	x1, x1, #0x630
  405e64:	ldp	x8, x9, [sp, #200]
  405e68:	mov	x2, x21
  405e6c:	ldr	x3, [sp, #216]
  405e70:	mov	x0, x19
  405e74:	stp	x6, x7, [sp, #112]
  405e78:	stp	x4, x5, [sp, #128]
  405e7c:	stp	x8, x9, [sp, #144]
  405e80:	str	x3, [sp, #160]
  405e84:	bl	401bd0 <strptime@plt>
  405e88:	cbz	x0, 405e94 <ferror@plt+0x3f24>
  405e8c:	ldrsb	w0, [x0]
  405e90:	cbz	w0, 405fc8 <ferror@plt+0x4058>
  405e94:	ldp	x6, x7, [sp, #168]
  405e98:	adrp	x1, 407000 <ferror@plt+0x5090>
  405e9c:	ldp	x4, x5, [sp, #184]
  405ea0:	add	x1, x1, #0x640
  405ea4:	ldp	x8, x9, [sp, #200]
  405ea8:	mov	x2, x21
  405eac:	ldr	x3, [sp, #216]
  405eb0:	mov	x0, x19
  405eb4:	stp	x6, x7, [sp, #112]
  405eb8:	stp	x4, x5, [sp, #128]
  405ebc:	stp	x8, x9, [sp, #144]
  405ec0:	str	x3, [sp, #160]
  405ec4:	bl	401bd0 <strptime@plt>
  405ec8:	cbz	x0, 405ed4 <ferror@plt+0x3f64>
  405ecc:	ldrsb	w0, [x0]
  405ed0:	cbz	w0, 405f5c <ferror@plt+0x3fec>
  405ed4:	ldp	x6, x7, [sp, #168]
  405ed8:	adrp	x1, 407000 <ferror@plt+0x5090>
  405edc:	ldp	x4, x5, [sp, #184]
  405ee0:	add	x1, x1, #0x650
  405ee4:	ldp	x8, x9, [sp, #200]
  405ee8:	mov	x2, x21
  405eec:	ldr	x3, [sp, #216]
  405ef0:	mov	x0, x19
  405ef4:	stp	x6, x7, [sp, #112]
  405ef8:	stp	x4, x5, [sp, #128]
  405efc:	stp	x8, x9, [sp, #144]
  405f00:	str	x3, [sp, #160]
  405f04:	bl	401bd0 <strptime@plt>
  405f08:	cbz	x0, 405f14 <ferror@plt+0x3fa4>
  405f0c:	ldrsb	w0, [x0]
  405f10:	cbz	w0, 405f58 <ferror@plt+0x3fe8>
  405f14:	ldp	x6, x7, [sp, #168]
  405f18:	adrp	x1, 407000 <ferror@plt+0x5090>
  405f1c:	ldp	x4, x5, [sp, #184]
  405f20:	mov	x0, x19
  405f24:	ldp	x8, x9, [sp, #200]
  405f28:	add	x1, x1, #0x658
  405f2c:	ldr	x3, [sp, #216]
  405f30:	mov	x2, x21
  405f34:	stp	x6, x7, [sp, #112]
  405f38:	stp	x4, x5, [sp, #128]
  405f3c:	stp	x8, x9, [sp, #144]
  405f40:	str	x3, [sp, #160]
  405f44:	bl	401bd0 <strptime@plt>
  405f48:	cbz	x0, 405f88 <ferror@plt+0x4018>
  405f4c:	ldrsb	w0, [x0]
  405f50:	cbnz	w0, 405f88 <ferror@plt+0x4018>
  405f54:	nop
  405f58:	str	wzr, [sp, #112]
  405f5c:	mov	x0, x21
  405f60:	bl	401d50 <mktime@plt>
  405f64:	cmn	x0, #0x1
  405f68:	b.eq	405f88 <ferror@plt+0x4018>  // b.none
  405f6c:	tbnz	w22, #31, 405f7c <ferror@plt+0x400c>
  405f70:	ldr	w1, [sp, #136]
  405f74:	cmp	w1, w22
  405f78:	b.ne	405f88 <ferror@plt+0x4018>  // b.any
  405f7c:	ldp	x23, x24, [sp, #48]
  405f80:	ldp	x25, x26, [sp, #64]
  405f84:	b	405be0 <ferror@plt+0x3c70>
  405f88:	mov	w19, #0xffffffea            	// #-22
  405f8c:	ldp	x23, x24, [sp, #48]
  405f90:	ldp	x25, x26, [sp, #64]
  405f94:	b	405c04 <ferror@plt+0x3c94>
  405f98:	add	w23, w23, #0x1
  405f9c:	add	x25, x25, #0x10
  405fa0:	cmp	w23, #0xe
  405fa4:	b.ne	405c84 <ferror@plt+0x3d14>  // b.any
  405fa8:	mov	w22, #0xffffffff            	// #-1
  405fac:	b	405cd4 <ferror@plt+0x3d64>
  405fb0:	add	x0, x19, #0x1
  405fb4:	add	x1, sp, #0x68
  405fb8:	bl	405850 <ferror@plt+0x38e0>
  405fbc:	mov	w19, w0
  405fc0:	tbz	w0, #31, 405bb0 <ferror@plt+0x3c40>
  405fc4:	b	405c04 <ferror@plt+0x3c94>
  405fc8:	str	xzr, [sp, #112]
  405fcc:	str	wzr, [sp, #120]
  405fd0:	b	405f5c <ferror@plt+0x3fec>
  405fd4:	adrp	x3, 407000 <ferror@plt+0x5090>
  405fd8:	add	x3, x3, #0x858
  405fdc:	adrp	x1, 407000 <ferror@plt+0x5090>
  405fe0:	adrp	x0, 407000 <ferror@plt+0x5090>
  405fe4:	add	x3, x3, #0x10
  405fe8:	add	x1, x1, #0x560
  405fec:	add	x0, x0, #0x570
  405ff0:	mov	w2, #0xc4                  	// #196
  405ff4:	stp	x21, x22, [sp, #32]
  405ff8:	stp	x23, x24, [sp, #48]
  405ffc:	stp	x25, x26, [sp, #64]
  406000:	bl	401f00 <__assert_fail@plt>
  406004:	adrp	x3, 407000 <ferror@plt+0x5090>
  406008:	add	x3, x3, #0x858
  40600c:	adrp	x1, 407000 <ferror@plt+0x5090>
  406010:	adrp	x0, 407000 <ferror@plt+0x5090>
  406014:	add	x3, x3, #0x10
  406018:	add	x1, x1, #0x560
  40601c:	add	x0, x0, #0x580
  406020:	mov	w2, #0xc5                  	// #197
  406024:	stp	x23, x24, [sp, #48]
  406028:	stp	x25, x26, [sp, #64]
  40602c:	bl	401f00 <__assert_fail@plt>
  406030:	mov	w19, #0xfffffff4            	// #-12
  406034:	b	405c04 <ferror@plt+0x3c94>
  406038:	ldr	w1, [x0, #32]
  40603c:	tbnz	w1, #31, 406048 <ferror@plt+0x40d8>
  406040:	ldr	w0, [x0, #40]
  406044:	ret
  406048:	mov	w0, #0x0                   	// #0
  40604c:	ret
  406050:	stp	x29, x30, [sp, #-128]!
  406054:	mov	x29, sp
  406058:	stp	x19, x20, [sp, #16]
  40605c:	mov	w19, w1
  406060:	mov	x20, x3
  406064:	stp	x21, x22, [sp, #32]
  406068:	mov	x21, x2
  40606c:	mov	x22, x0
  406070:	str	x23, [sp, #48]
  406074:	add	x23, sp, #0x48
  406078:	mov	x1, x23
  40607c:	tbz	w19, #6, 4060c4 <ferror@plt+0x4154>
  406080:	bl	401cd0 <gmtime_r@plt>
  406084:	cbz	x0, 406248 <ferror@plt+0x42d8>
  406088:	ldr	x22, [x22, #8]
  40608c:	tbnz	w19, #0, 406208 <ferror@plt+0x4298>
  406090:	and	w0, w19, #0x3
  406094:	cmp	w0, #0x3
  406098:	b.eq	4060cc <ferror@plt+0x415c>  // b.none
  40609c:	tbnz	w19, #1, 4060ec <ferror@plt+0x417c>
  4060a0:	tbnz	w19, #3, 406124 <ferror@plt+0x41b4>
  4060a4:	tbnz	w19, #4, 4061d0 <ferror@plt+0x4260>
  4060a8:	tbnz	w19, #2, 406160 <ferror@plt+0x41f0>
  4060ac:	mov	w0, #0x0                   	// #0
  4060b0:	ldp	x19, x20, [sp, #16]
  4060b4:	ldp	x21, x22, [sp, #32]
  4060b8:	ldr	x23, [sp, #48]
  4060bc:	ldp	x29, x30, [sp], #128
  4060c0:	ret
  4060c4:	bl	401b70 <localtime_r@plt>
  4060c8:	b	406084 <ferror@plt+0x4114>
  4060cc:	cbz	x20, 406140 <ferror@plt+0x41d0>
  4060d0:	tst	x19, #0x20
  4060d4:	mov	w0, #0x54                  	// #84
  4060d8:	mov	w1, #0x20                  	// #32
  4060dc:	csel	w0, w0, w1, ne  // ne = any
  4060e0:	strb	w0, [x21], #1
  4060e4:	sub	x20, x20, #0x1
  4060e8:	tbz	w19, #1, 4060a0 <ferror@plt+0x4130>
  4060ec:	ldp	w5, w4, [sp, #72]
  4060f0:	adrp	x2, 407000 <ferror@plt+0x5090>
  4060f4:	ldr	w3, [sp, #80]
  4060f8:	add	x2, x2, #0x6a0
  4060fc:	mov	x1, x20
  406100:	mov	x0, x21
  406104:	bl	401be0 <snprintf@plt>
  406108:	tbnz	w0, #31, 406140 <ferror@plt+0x41d0>
  40610c:	cmp	x20, w0, sxtw
  406110:	sxtw	x0, w0
  406114:	b.cc	406140 <ferror@plt+0x41d0>  // b.lo, b.ul, b.last
  406118:	sub	x20, x20, x0
  40611c:	add	x21, x21, x0
  406120:	tbz	w19, #3, 4060a4 <ferror@plt+0x4134>
  406124:	adrp	x2, 407000 <ferror@plt+0x5090>
  406128:	mov	x3, x22
  40612c:	mov	x1, x20
  406130:	add	x2, x2, #0x6b0
  406134:	mov	x0, x21
  406138:	bl	401be0 <snprintf@plt>
  40613c:	tbz	w0, #31, 4061ec <ferror@plt+0x427c>
  406140:	adrp	x1, 407000 <ferror@plt+0x5090>
  406144:	add	x1, x1, #0x678
  406148:	mov	w2, #0x5                   	// #5
  40614c:	mov	x0, #0x0                   	// #0
  406150:	bl	401ec0 <dcgettext@plt>
  406154:	bl	401ea0 <warnx@plt>
  406158:	mov	w0, #0xffffffff            	// #-1
  40615c:	b	4060b0 <ferror@plt+0x4140>
  406160:	mov	x0, x23
  406164:	bl	406038 <ferror@plt+0x40c8>
  406168:	mov	w3, #0x8889                	// #34953
  40616c:	mov	w4, w0
  406170:	movk	w3, #0x8888, lsl #16
  406174:	adrp	x2, 407000 <ferror@plt+0x5090>
  406178:	mov	x0, x21
  40617c:	mov	x1, x20
  406180:	smull	x5, w4, w3
  406184:	add	x2, x2, #0x6c0
  406188:	lsr	x5, x5, #32
  40618c:	add	w5, w4, w5
  406190:	asr	w5, w5, #5
  406194:	sub	w4, w5, w4, asr #31
  406198:	smull	x3, w4, w3
  40619c:	lsr	x3, x3, #32
  4061a0:	add	w3, w4, w3
  4061a4:	asr	w3, w3, #5
  4061a8:	sub	w3, w3, w4, asr #31
  4061ac:	lsl	w5, w3, #4
  4061b0:	sub	w5, w5, w3
  4061b4:	subs	w4, w4, w5, lsl #2
  4061b8:	cneg	w4, w4, mi  // mi = first
  4061bc:	bl	401be0 <snprintf@plt>
  4061c0:	tbnz	w0, #31, 406140 <ferror@plt+0x41d0>
  4061c4:	cmp	x20, w0, sxtw
  4061c8:	b.cs	4060ac <ferror@plt+0x413c>  // b.hs, b.nlast
  4061cc:	b	406140 <ferror@plt+0x41d0>
  4061d0:	adrp	x2, 407000 <ferror@plt+0x5090>
  4061d4:	mov	x3, x22
  4061d8:	mov	x1, x20
  4061dc:	add	x2, x2, #0x6b8
  4061e0:	mov	x0, x21
  4061e4:	bl	401be0 <snprintf@plt>
  4061e8:	tbnz	w0, #31, 406140 <ferror@plt+0x41d0>
  4061ec:	cmp	x20, w0, sxtw
  4061f0:	sxtw	x0, w0
  4061f4:	b.cc	406140 <ferror@plt+0x41d0>  // b.lo, b.ul, b.last
  4061f8:	sub	x20, x20, x0
  4061fc:	add	x21, x21, x0
  406200:	tbz	w19, #2, 4060ac <ferror@plt+0x413c>
  406204:	b	406160 <ferror@plt+0x41f0>
  406208:	ldp	w5, w4, [sp, #84]
  40620c:	adrp	x2, 407000 <ferror@plt+0x5090>
  406210:	ldrsw	x3, [sp, #92]
  406214:	add	x2, x2, #0x668
  406218:	mov	x1, x20
  40621c:	mov	x0, x21
  406220:	add	x3, x3, #0x76c
  406224:	add	w4, w4, #0x1
  406228:	bl	401be0 <snprintf@plt>
  40622c:	tbnz	w0, #31, 406140 <ferror@plt+0x41d0>
  406230:	cmp	x20, w0, sxtw
  406234:	sxtw	x0, w0
  406238:	b.cc	406140 <ferror@plt+0x41d0>  // b.lo, b.ul, b.last
  40623c:	sub	x20, x20, x0
  406240:	add	x21, x21, x0
  406244:	b	406090 <ferror@plt+0x4120>
  406248:	mov	w2, #0x5                   	// #5
  40624c:	adrp	x1, 407000 <ferror@plt+0x5090>
  406250:	mov	x0, #0x0                   	// #0
  406254:	add	x1, x1, #0x6d0
  406258:	bl	401ec0 <dcgettext@plt>
  40625c:	ldr	x1, [x22]
  406260:	bl	401ea0 <warnx@plt>
  406264:	mov	w0, #0xffffffff            	// #-1
  406268:	b	4060b0 <ferror@plt+0x4140>
  40626c:	nop
  406270:	stp	x29, x30, [sp, #-48]!
  406274:	mov	x29, sp
  406278:	stp	x19, x20, [sp, #16]
  40627c:	mov	w20, w1
  406280:	mov	x19, x3
  406284:	stp	x21, x22, [sp, #32]
  406288:	mov	x22, x0
  40628c:	mov	x21, x2
  406290:	tbnz	w20, #0, 406418 <ferror@plt+0x44a8>
  406294:	and	w0, w20, #0x3
  406298:	cmp	w0, #0x3
  40629c:	b.eq	4062c4 <ferror@plt+0x4354>  // b.none
  4062a0:	tbnz	w20, #1, 4062e4 <ferror@plt+0x4374>
  4062a4:	tbnz	w20, #3, 40631c <ferror@plt+0x43ac>
  4062a8:	tbnz	w20, #4, 4063e0 <ferror@plt+0x4470>
  4062ac:	tbnz	w20, #2, 406350 <ferror@plt+0x43e0>
  4062b0:	mov	w0, #0x0                   	// #0
  4062b4:	ldp	x19, x20, [sp, #16]
  4062b8:	ldp	x21, x22, [sp, #32]
  4062bc:	ldp	x29, x30, [sp], #48
  4062c0:	ret
  4062c4:	cbz	x19, 4063c0 <ferror@plt+0x4450>
  4062c8:	tst	x20, #0x20
  4062cc:	mov	w0, #0x54                  	// #84
  4062d0:	mov	w1, #0x20                  	// #32
  4062d4:	csel	w0, w0, w1, ne  // ne = any
  4062d8:	strb	w0, [x21], #1
  4062dc:	sub	x19, x19, #0x1
  4062e0:	tbz	w20, #1, 4062a4 <ferror@plt+0x4334>
  4062e4:	ldp	w5, w4, [x22]
  4062e8:	mov	x1, x19
  4062ec:	ldr	w3, [x22, #8]
  4062f0:	mov	x0, x21
  4062f4:	adrp	x2, 407000 <ferror@plt+0x5090>
  4062f8:	add	x2, x2, #0x6a0
  4062fc:	bl	401be0 <snprintf@plt>
  406300:	sxtw	x1, w0
  406304:	tbnz	w1, #31, 4063c0 <ferror@plt+0x4450>
  406308:	cmp	x19, w1, sxtw
  40630c:	b.cc	4063c0 <ferror@plt+0x4450>  // b.lo, b.ul, b.last
  406310:	sub	x19, x19, x1
  406314:	add	x21, x21, x1
  406318:	tbz	w20, #3, 4062a8 <ferror@plt+0x4338>
  40631c:	mov	x1, x19
  406320:	mov	x0, x21
  406324:	adrp	x2, 407000 <ferror@plt+0x5090>
  406328:	mov	x3, #0x0                   	// #0
  40632c:	add	x2, x2, #0x6b0
  406330:	bl	401be0 <snprintf@plt>
  406334:	sxtw	x1, w0
  406338:	tbnz	w1, #31, 4063c0 <ferror@plt+0x4450>
  40633c:	cmp	x19, w1, sxtw
  406340:	b.cc	4063c0 <ferror@plt+0x4450>  // b.lo, b.ul, b.last
  406344:	sub	x19, x19, x1
  406348:	add	x21, x21, x1
  40634c:	tbz	w20, #2, 4062b0 <ferror@plt+0x4340>
  406350:	mov	x0, x22
  406354:	bl	406038 <ferror@plt+0x40c8>
  406358:	mov	w3, #0x8889                	// #34953
  40635c:	mov	w4, w0
  406360:	movk	w3, #0x8888, lsl #16
  406364:	adrp	x2, 407000 <ferror@plt+0x5090>
  406368:	mov	x0, x21
  40636c:	mov	x1, x19
  406370:	smull	x5, w4, w3
  406374:	add	x2, x2, #0x6c0
  406378:	lsr	x5, x5, #32
  40637c:	add	w5, w4, w5
  406380:	asr	w5, w5, #5
  406384:	sub	w4, w5, w4, asr #31
  406388:	smull	x3, w4, w3
  40638c:	lsr	x3, x3, #32
  406390:	add	w3, w4, w3
  406394:	asr	w3, w3, #5
  406398:	sub	w3, w3, w4, asr #31
  40639c:	lsl	w5, w3, #4
  4063a0:	sub	w5, w5, w3
  4063a4:	subs	w4, w4, w5, lsl #2
  4063a8:	cneg	w4, w4, mi  // mi = first
  4063ac:	bl	401be0 <snprintf@plt>
  4063b0:	tbnz	w0, #31, 4063c0 <ferror@plt+0x4450>
  4063b4:	cmp	x19, w0, sxtw
  4063b8:	b.cs	4062b0 <ferror@plt+0x4340>  // b.hs, b.nlast
  4063bc:	nop
  4063c0:	adrp	x1, 407000 <ferror@plt+0x5090>
  4063c4:	add	x1, x1, #0x678
  4063c8:	mov	w2, #0x5                   	// #5
  4063cc:	mov	x0, #0x0                   	// #0
  4063d0:	bl	401ec0 <dcgettext@plt>
  4063d4:	bl	401ea0 <warnx@plt>
  4063d8:	mov	w0, #0xffffffff            	// #-1
  4063dc:	b	4062b4 <ferror@plt+0x4344>
  4063e0:	adrp	x2, 407000 <ferror@plt+0x5090>
  4063e4:	mov	x1, x19
  4063e8:	add	x2, x2, #0x6b8
  4063ec:	mov	x0, x21
  4063f0:	mov	x3, #0x0                   	// #0
  4063f4:	bl	401be0 <snprintf@plt>
  4063f8:	tbnz	w0, #31, 4063c0 <ferror@plt+0x4450>
  4063fc:	cmp	x19, w0, sxtw
  406400:	sxtw	x0, w0
  406404:	b.cc	4063c0 <ferror@plt+0x4450>  // b.lo, b.ul, b.last
  406408:	sub	x19, x19, x0
  40640c:	add	x21, x21, x0
  406410:	tbz	w20, #2, 4062b0 <ferror@plt+0x4340>
  406414:	b	406350 <ferror@plt+0x43e0>
  406418:	ldp	w5, w4, [x22, #12]
  40641c:	mov	x1, x3
  406420:	ldrsw	x3, [x22, #20]
  406424:	mov	x0, x21
  406428:	add	w4, w4, #0x1
  40642c:	adrp	x2, 407000 <ferror@plt+0x5090>
  406430:	add	x3, x3, #0x76c
  406434:	add	x2, x2, #0x668
  406438:	bl	401be0 <snprintf@plt>
  40643c:	sxtw	x1, w0
  406440:	tbnz	w1, #31, 4063c0 <ferror@plt+0x4450>
  406444:	cmp	x19, w1, sxtw
  406448:	b.cc	4063c0 <ferror@plt+0x4450>  // b.lo, b.ul, b.last
  40644c:	sub	x19, x19, x1
  406450:	add	x21, x21, x1
  406454:	b	406294 <ferror@plt+0x4324>
  406458:	stp	x29, x30, [sp, #-128]!
  40645c:	mov	x29, sp
  406460:	stp	x19, x20, [sp, #16]
  406464:	mov	w19, w1
  406468:	mov	x20, x3
  40646c:	stp	x21, x22, [sp, #32]
  406470:	mov	x21, x2
  406474:	mov	x22, x0
  406478:	str	x23, [sp, #48]
  40647c:	add	x23, sp, #0x48
  406480:	mov	x1, x23
  406484:	tbz	w19, #6, 4064c8 <ferror@plt+0x4558>
  406488:	bl	401cd0 <gmtime_r@plt>
  40648c:	cbz	x0, 406650 <ferror@plt+0x46e0>
  406490:	tbnz	w19, #0, 406610 <ferror@plt+0x46a0>
  406494:	and	w0, w19, #0x3
  406498:	cmp	w0, #0x3
  40649c:	b.eq	4064d0 <ferror@plt+0x4560>  // b.none
  4064a0:	tbnz	w19, #1, 4064f0 <ferror@plt+0x4580>
  4064a4:	tbnz	w19, #3, 406528 <ferror@plt+0x45b8>
  4064a8:	tbnz	w19, #4, 4065d8 <ferror@plt+0x4668>
  4064ac:	tbnz	w19, #2, 406568 <ferror@plt+0x45f8>
  4064b0:	mov	w0, #0x0                   	// #0
  4064b4:	ldp	x19, x20, [sp, #16]
  4064b8:	ldp	x21, x22, [sp, #32]
  4064bc:	ldr	x23, [sp, #48]
  4064c0:	ldp	x29, x30, [sp], #128
  4064c4:	ret
  4064c8:	bl	401b70 <localtime_r@plt>
  4064cc:	b	40648c <ferror@plt+0x451c>
  4064d0:	cbz	x20, 406548 <ferror@plt+0x45d8>
  4064d4:	tst	x19, #0x20
  4064d8:	mov	w0, #0x54                  	// #84
  4064dc:	mov	w1, #0x20                  	// #32
  4064e0:	csel	w0, w0, w1, ne  // ne = any
  4064e4:	strb	w0, [x21], #1
  4064e8:	sub	x20, x20, #0x1
  4064ec:	tbz	w19, #1, 4064a4 <ferror@plt+0x4534>
  4064f0:	ldp	w5, w4, [sp, #72]
  4064f4:	adrp	x2, 407000 <ferror@plt+0x5090>
  4064f8:	ldr	w3, [sp, #80]
  4064fc:	add	x2, x2, #0x6a0
  406500:	mov	x1, x20
  406504:	mov	x0, x21
  406508:	bl	401be0 <snprintf@plt>
  40650c:	tbnz	w0, #31, 406548 <ferror@plt+0x45d8>
  406510:	cmp	x20, w0, sxtw
  406514:	sxtw	x0, w0
  406518:	b.cc	406548 <ferror@plt+0x45d8>  // b.lo, b.ul, b.last
  40651c:	sub	x20, x20, x0
  406520:	add	x21, x21, x0
  406524:	tbz	w19, #3, 4064a8 <ferror@plt+0x4538>
  406528:	adrp	x2, 407000 <ferror@plt+0x5090>
  40652c:	mov	x1, x20
  406530:	add	x2, x2, #0x6b0
  406534:	mov	x0, x21
  406538:	mov	x3, #0x0                   	// #0
  40653c:	bl	401be0 <snprintf@plt>
  406540:	tbz	w0, #31, 4065f4 <ferror@plt+0x4684>
  406544:	nop
  406548:	adrp	x1, 407000 <ferror@plt+0x5090>
  40654c:	add	x1, x1, #0x678
  406550:	mov	w2, #0x5                   	// #5
  406554:	mov	x0, #0x0                   	// #0
  406558:	bl	401ec0 <dcgettext@plt>
  40655c:	bl	401ea0 <warnx@plt>
  406560:	mov	w0, #0xffffffff            	// #-1
  406564:	b	4064b4 <ferror@plt+0x4544>
  406568:	mov	x0, x23
  40656c:	bl	406038 <ferror@plt+0x40c8>
  406570:	mov	w3, #0x8889                	// #34953
  406574:	mov	w4, w0
  406578:	movk	w3, #0x8888, lsl #16
  40657c:	adrp	x2, 407000 <ferror@plt+0x5090>
  406580:	mov	x0, x21
  406584:	mov	x1, x20
  406588:	smull	x5, w4, w3
  40658c:	add	x2, x2, #0x6c0
  406590:	lsr	x5, x5, #32
  406594:	add	w5, w4, w5
  406598:	asr	w5, w5, #5
  40659c:	sub	w4, w5, w4, asr #31
  4065a0:	smull	x3, w4, w3
  4065a4:	lsr	x3, x3, #32
  4065a8:	add	w3, w4, w3
  4065ac:	asr	w3, w3, #5
  4065b0:	sub	w3, w3, w4, asr #31
  4065b4:	lsl	w5, w3, #4
  4065b8:	sub	w5, w5, w3
  4065bc:	subs	w4, w4, w5, lsl #2
  4065c0:	cneg	w4, w4, mi  // mi = first
  4065c4:	bl	401be0 <snprintf@plt>
  4065c8:	tbnz	w0, #31, 406548 <ferror@plt+0x45d8>
  4065cc:	cmp	x20, w0, sxtw
  4065d0:	b.cs	4064b0 <ferror@plt+0x4540>  // b.hs, b.nlast
  4065d4:	b	406548 <ferror@plt+0x45d8>
  4065d8:	adrp	x2, 407000 <ferror@plt+0x5090>
  4065dc:	mov	x1, x20
  4065e0:	add	x2, x2, #0x6b8
  4065e4:	mov	x0, x21
  4065e8:	mov	x3, #0x0                   	// #0
  4065ec:	bl	401be0 <snprintf@plt>
  4065f0:	tbnz	w0, #31, 406548 <ferror@plt+0x45d8>
  4065f4:	cmp	x20, w0, sxtw
  4065f8:	sxtw	x0, w0
  4065fc:	b.cc	406548 <ferror@plt+0x45d8>  // b.lo, b.ul, b.last
  406600:	sub	x20, x20, x0
  406604:	add	x21, x21, x0
  406608:	tbz	w19, #2, 4064b0 <ferror@plt+0x4540>
  40660c:	b	406568 <ferror@plt+0x45f8>
  406610:	ldp	w5, w4, [sp, #84]
  406614:	adrp	x2, 407000 <ferror@plt+0x5090>
  406618:	ldrsw	x3, [sp, #92]
  40661c:	add	x2, x2, #0x668
  406620:	mov	x1, x20
  406624:	mov	x0, x21
  406628:	add	x3, x3, #0x76c
  40662c:	add	w4, w4, #0x1
  406630:	bl	401be0 <snprintf@plt>
  406634:	tbnz	w0, #31, 406548 <ferror@plt+0x45d8>
  406638:	cmp	x20, w0, sxtw
  40663c:	sxtw	x0, w0
  406640:	b.cc	406548 <ferror@plt+0x45d8>  // b.lo, b.ul, b.last
  406644:	sub	x20, x20, x0
  406648:	add	x21, x21, x0
  40664c:	b	406494 <ferror@plt+0x4524>
  406650:	mov	w2, #0x5                   	// #5
  406654:	adrp	x1, 407000 <ferror@plt+0x5090>
  406658:	mov	x0, #0x0                   	// #0
  40665c:	add	x1, x1, #0x6d0
  406660:	bl	401ec0 <dcgettext@plt>
  406664:	mov	x1, x22
  406668:	bl	401ea0 <warnx@plt>
  40666c:	mov	w0, #0xffffffff            	// #-1
  406670:	b	4064b4 <ferror@plt+0x4544>
  406674:	nop
  406678:	stp	x29, x30, [sp, #-176]!
  40667c:	mov	x29, sp
  406680:	stp	x21, x22, [sp, #32]
  406684:	mov	x21, x0
  406688:	mov	x22, x3
  40668c:	ldr	x0, [x1]
  406690:	stp	x19, x20, [sp, #16]
  406694:	mov	x19, x1
  406698:	stp	x23, x24, [sp, #48]
  40669c:	mov	x20, x4
  4066a0:	mov	w23, w2
  4066a4:	cbz	x0, 406740 <ferror@plt+0x47d0>
  4066a8:	add	x24, sp, #0x40
  4066ac:	mov	x0, x21
  4066b0:	mov	x1, x24
  4066b4:	bl	401b70 <localtime_r@plt>
  4066b8:	add	x1, sp, #0x78
  4066bc:	mov	x0, x19
  4066c0:	bl	401b70 <localtime_r@plt>
  4066c4:	ldr	w0, [sp, #92]
  4066c8:	ldr	w1, [sp, #148]
  4066cc:	cmp	w1, w0
  4066d0:	ldr	w1, [sp, #84]
  4066d4:	ldr	w0, [sp, #140]
  4066d8:	b.eq	40671c <ferror@plt+0x47ac>  // b.none
  4066dc:	cmp	w1, w0
  4066e0:	b.ne	406724 <ferror@plt+0x47b4>  // b.any
  4066e4:	mov	x3, x24
  4066e8:	mov	x1, x20
  4066ec:	mov	x0, x22
  4066f0:	tbz	w23, #1, 406750 <ferror@plt+0x47e0>
  4066f4:	adrp	x2, 407000 <ferror@plt+0x5090>
  4066f8:	add	x2, x2, #0x700
  4066fc:	bl	401b80 <strftime@plt>
  406700:	cmp	w0, #0x0
  406704:	csetm	w0, le
  406708:	ldp	x19, x20, [sp, #16]
  40670c:	ldp	x21, x22, [sp, #32]
  406710:	ldp	x23, x24, [sp, #48]
  406714:	ldp	x29, x30, [sp], #176
  406718:	ret
  40671c:	cmp	w1, w0
  406720:	b.eq	406760 <ferror@plt+0x47f0>  // b.none
  406724:	mov	x3, x24
  406728:	mov	x1, x20
  40672c:	mov	x0, x22
  406730:	adrp	x2, 407000 <ferror@plt+0x5090>
  406734:	add	x2, x2, #0x718
  406738:	bl	401b80 <strftime@plt>
  40673c:	b	406700 <ferror@plt+0x4790>
  406740:	mov	x0, x19
  406744:	mov	x1, #0x0                   	// #0
  406748:	bl	401cc0 <gettimeofday@plt>
  40674c:	b	4066a8 <ferror@plt+0x4738>
  406750:	adrp	x2, 407000 <ferror@plt+0x5090>
  406754:	add	x2, x2, #0x710
  406758:	bl	401b80 <strftime@plt>
  40675c:	b	406700 <ferror@plt+0x4790>
  406760:	ldp	w4, w3, [sp, #68]
  406764:	adrp	x2, 407000 <ferror@plt+0x5090>
  406768:	mov	x0, x22
  40676c:	mov	x1, x20
  406770:	add	x2, x2, #0x6f0
  406774:	bl	401be0 <snprintf@plt>
  406778:	tbnz	w0, #31, 406798 <ferror@plt+0x4828>
  40677c:	cmp	x20, w0, sxtw
  406780:	csetm	w0, cc  // cc = lo, ul, last
  406784:	ldp	x19, x20, [sp, #16]
  406788:	ldp	x21, x22, [sp, #32]
  40678c:	ldp	x23, x24, [sp, #48]
  406790:	ldp	x29, x30, [sp], #176
  406794:	ret
  406798:	mov	w0, #0xffffffff            	// #-1
  40679c:	b	406708 <ferror@plt+0x4798>
  4067a0:	stp	x29, x30, [sp, #-64]!
  4067a4:	mov	x29, sp
  4067a8:	stp	x19, x20, [sp, #16]
  4067ac:	adrp	x20, 418000 <ferror@plt+0x16090>
  4067b0:	add	x20, x20, #0xb40
  4067b4:	stp	x21, x22, [sp, #32]
  4067b8:	adrp	x21, 418000 <ferror@plt+0x16090>
  4067bc:	add	x21, x21, #0xb38
  4067c0:	sub	x20, x20, x21
  4067c4:	mov	w22, w0
  4067c8:	stp	x23, x24, [sp, #48]
  4067cc:	mov	x23, x1
  4067d0:	mov	x24, x2
  4067d4:	bl	401a50 <memcpy@plt-0x40>
  4067d8:	cmp	xzr, x20, asr #3
  4067dc:	b.eq	406808 <ferror@plt+0x4898>  // b.none
  4067e0:	asr	x20, x20, #3
  4067e4:	mov	x19, #0x0                   	// #0
  4067e8:	ldr	x3, [x21, x19, lsl #3]
  4067ec:	mov	x2, x24
  4067f0:	add	x19, x19, #0x1
  4067f4:	mov	x1, x23
  4067f8:	mov	w0, w22
  4067fc:	blr	x3
  406800:	cmp	x20, x19
  406804:	b.ne	4067e8 <ferror@plt+0x4878>  // b.any
  406808:	ldp	x19, x20, [sp, #16]
  40680c:	ldp	x21, x22, [sp, #32]
  406810:	ldp	x23, x24, [sp, #48]
  406814:	ldp	x29, x30, [sp], #64
  406818:	ret
  40681c:	nop
  406820:	ret
  406824:	nop
  406828:	adrp	x2, 419000 <ferror@plt+0x17090>
  40682c:	mov	x1, #0x0                   	// #0
  406830:	ldr	x2, [x2, #640]
  406834:	b	401ba0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000406838 <.fini>:
  406838:	stp	x29, x30, [sp, #-16]!
  40683c:	mov	x29, sp
  406840:	ldp	x29, x30, [sp], #16
  406844:	ret
