#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jul 21 11:42:44 2021
# Process ID: 488
# Current directory: C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.runs/synth_1
# Command line: vivado.exe -log CPU_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU_top.tcl
# Log file: C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.runs/synth_1/CPU_top.vds
# Journal file: C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CPU_top.tcl -notrace
Command: synth_design -top CPU_top -part xc7a100tfgg484-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/ip/cpuclk/cpuclk.xci

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/ip/cpuclk/cpuclk.xci

INFO: [IP_Flow 19-2162] IP 'cpuclk' is locked:
* Current project part 'xc7a100tfgg484-1' and the part 'xc7k70tfbv676-1' used to customize the IP 'cpuclk' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2608 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 468.520 ; gain = 100.371
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU_top' [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/top_display.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpuclk' [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.runs/synth_1/.Xil/Vivado-488-PA11/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpuclk' (1#1) [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.runs/synth_1/.Xil/Vivado-488-PA11/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'CPU' [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'Top_PC' [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/Top_PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/PC.v:47]
INFO: [Synth 8-6155] done synthesizing module 'PC' (2#1) [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'NPC' [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/NPC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'NPC' (3#1) [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/NPC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Top_PC' (4#1) [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/Top_PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'IROM' [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/IROM.v:23]
INFO: [Synth 8-6157] synthesizing module 'prgrom' [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.runs/synth_1/.Xil/Vivado-488-PA11/realtime/prgrom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'prgrom' (5#1) [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.runs/synth_1/.Xil/Vivado-488-PA11/realtime/prgrom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'IROM' (6#1) [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/IROM.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ID_Regs' [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/IF_ID_Regs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID_Regs' (7#1) [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/IF_ID_Regs.v:23]
INFO: [Synth 8-6157] synthesizing module 'RF' [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/RF.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RF' (8#1) [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/RF.v:23]
INFO: [Synth 8-6157] synthesizing module 'CTRL_Unit' [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CTRL_Unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CTRL_Unit' (9#1) [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CTRL_Unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmGenerator' [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/ImmGenerator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmGenerator' (10#1) [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/ImmGenerator.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_EXE_Regs' [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/ID_EXE_Regs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_EXE_Regs' (11#1) [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/ID_EXE_Regs.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-3848] Net zero in module/entity ALU does not have driver. [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/ALU.v:33]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (12#1) [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'PCsel_selected' [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/PCsel_selected.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PCsel_selected' (13#1) [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/PCsel_selected.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_MEM_Regs' [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/EXE_MEM_Regs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXE_MEM_Regs' (14#1) [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/EXE_MEM_Regs.v:23]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/DRAM.v:23]
INFO: [Synth 8-6157] synthesizing module 'dram' [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.runs/synth_1/.Xil/Vivado-488-PA11/realtime/dram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dram' (15#1) [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.runs/synth_1/.Xil/Vivado-488-PA11/realtime/dram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (16#1) [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/DRAM.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB_Regs' [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/MEM_WB_Regs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB_Regs' (17#1) [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/MEM_WB_Regs.v:23]
INFO: [Synth 8-6157] synthesizing module 'Ctrl_Hazard_Detector' [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/Ctrl_Hazard_Detector.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Ctrl_Hazard_Detector' (18#1) [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/Ctrl_Hazard_Detector.v:27]
INFO: [Synth 8-6157] synthesizing module 'Data_Hazard_Detector' [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/Data_Hazard_Detector.v:32]
INFO: [Synth 8-6155] done synthesizing module 'Data_Hazard_Detector' (19#1) [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/Data_Hazard_Detector.v:32]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (20#1) [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/display.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/display.v:94]
INFO: [Synth 8-6155] done synthesizing module 'display' (21#1) [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/display.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CPU_top' (22#1) [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/top_display.v:23]
WARNING: [Synth 8-3331] design Ctrl_Hazard_Detector has unconnected port clk
WARNING: [Synth 8-3331] design DRAM has unconnected port addr_i[31]
WARNING: [Synth 8-3331] design DRAM has unconnected port addr_i[30]
WARNING: [Synth 8-3331] design DRAM has unconnected port addr_i[29]
WARNING: [Synth 8-3331] design DRAM has unconnected port addr_i[28]
WARNING: [Synth 8-3331] design DRAM has unconnected port addr_i[27]
WARNING: [Synth 8-3331] design DRAM has unconnected port addr_i[26]
WARNING: [Synth 8-3331] design DRAM has unconnected port addr_i[25]
WARNING: [Synth 8-3331] design DRAM has unconnected port addr_i[24]
WARNING: [Synth 8-3331] design DRAM has unconnected port addr_i[23]
WARNING: [Synth 8-3331] design DRAM has unconnected port addr_i[22]
WARNING: [Synth 8-3331] design DRAM has unconnected port addr_i[21]
WARNING: [Synth 8-3331] design DRAM has unconnected port addr_i[20]
WARNING: [Synth 8-3331] design DRAM has unconnected port addr_i[19]
WARNING: [Synth 8-3331] design DRAM has unconnected port addr_i[18]
WARNING: [Synth 8-3331] design DRAM has unconnected port addr_i[17]
WARNING: [Synth 8-3331] design DRAM has unconnected port addr_i[16]
WARNING: [Synth 8-3331] design ALU has unconnected port zero
WARNING: [Synth 8-3331] design ID_EXE_Regs has unconnected port rs1[4]
WARNING: [Synth 8-3331] design ID_EXE_Regs has unconnected port rs1[3]
WARNING: [Synth 8-3331] design ID_EXE_Regs has unconnected port rs1[2]
WARNING: [Synth 8-3331] design ID_EXE_Regs has unconnected port rs1[1]
WARNING: [Synth 8-3331] design ID_EXE_Regs has unconnected port rs1[0]
WARNING: [Synth 8-3331] design ID_EXE_Regs has unconnected port rs2[4]
WARNING: [Synth 8-3331] design ID_EXE_Regs has unconnected port rs2[3]
WARNING: [Synth 8-3331] design ID_EXE_Regs has unconnected port rs2[2]
WARNING: [Synth 8-3331] design ID_EXE_Regs has unconnected port rs2[1]
WARNING: [Synth 8-3331] design ID_EXE_Regs has unconnected port rs2[0]
WARNING: [Synth 8-3331] design CTRL_Unit has unconnected port rs1[4]
WARNING: [Synth 8-3331] design CTRL_Unit has unconnected port rs1[3]
WARNING: [Synth 8-3331] design CTRL_Unit has unconnected port rs1[2]
WARNING: [Synth 8-3331] design CTRL_Unit has unconnected port rs1[1]
WARNING: [Synth 8-3331] design CTRL_Unit has unconnected port rs1[0]
WARNING: [Synth 8-3331] design CTRL_Unit has unconnected port rs2[4]
WARNING: [Synth 8-3331] design CTRL_Unit has unconnected port rs2[3]
WARNING: [Synth 8-3331] design CTRL_Unit has unconnected port rs2[2]
WARNING: [Synth 8-3331] design CTRL_Unit has unconnected port rs2[1]
WARNING: [Synth 8-3331] design CTRL_Unit has unconnected port rs2[0]
WARNING: [Synth 8-3331] design IROM has unconnected port PC[31]
WARNING: [Synth 8-3331] design IROM has unconnected port PC[30]
WARNING: [Synth 8-3331] design IROM has unconnected port PC[29]
WARNING: [Synth 8-3331] design IROM has unconnected port PC[28]
WARNING: [Synth 8-3331] design IROM has unconnected port PC[27]
WARNING: [Synth 8-3331] design IROM has unconnected port PC[26]
WARNING: [Synth 8-3331] design IROM has unconnected port PC[25]
WARNING: [Synth 8-3331] design IROM has unconnected port PC[24]
WARNING: [Synth 8-3331] design IROM has unconnected port PC[23]
WARNING: [Synth 8-3331] design IROM has unconnected port PC[22]
WARNING: [Synth 8-3331] design IROM has unconnected port PC[21]
WARNING: [Synth 8-3331] design IROM has unconnected port PC[20]
WARNING: [Synth 8-3331] design IROM has unconnected port PC[19]
WARNING: [Synth 8-3331] design IROM has unconnected port PC[18]
WARNING: [Synth 8-3331] design IROM has unconnected port PC[17]
WARNING: [Synth 8-3331] design IROM has unconnected port PC[16]
WARNING: [Synth 8-3331] design IROM has unconnected port PC[1]
WARNING: [Synth 8-3331] design IROM has unconnected port PC[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 529.414 ; gain = 161.266
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 529.414 ; gain = 161.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 529.414 ; gain = 161.266
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/download_test/synthesized_ip/dram/dram/dram_in_context.xdc] for cell 'mycpu/dram/U_dram'
Finished Parsing XDC File [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/download_test/synthesized_ip/dram/dram/dram_in_context.xdc] for cell 'mycpu/dram/U_dram'
Parsing XDC File [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/download_test/synthesized_ip/prgrom/prgrom/prgrom_in_context.xdc] for cell 'mycpu/irom/U0_irom'
Finished Parsing XDC File [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/download_test/synthesized_ip/prgrom/prgrom/prgrom_in_context.xdc] for cell 'mycpu/irom/U0_irom'
Parsing XDC File [c:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc] for cell 'UCLK_u'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc] for cell 'UCLK_u'
Parsing XDC File [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/constrs_1/new/cpu_cstr.xdc]
WARNING: [Vivado 12-507] No nets matched 'start_IBUF'. [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/constrs_1/new/cpu_cstr.xdc:47]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/constrs_1/new/cpu_cstr.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/constrs_1/new/cpu_cstr.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/CPU_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/constrs_1/new/cpu_cstr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 896.094 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 896.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 896.094 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 896.094 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 896.094 ; gain = 527.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 896.094 ; gain = 527.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for UCLK_u. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 896.094 ; gain = 527.945
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "DataReg_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataReg_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataReg_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataReg_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataReg_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataReg_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataReg_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataReg_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataReg_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataReg_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataReg_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataReg_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataReg_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataReg_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataReg_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataReg_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataReg_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataReg_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataReg_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataReg_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataReg_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataReg_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataReg_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataReg_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataReg_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataReg_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataReg_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataReg_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataReg_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataReg_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataReg_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataReg_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ALUop" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALUop" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ImmSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemWriteEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PCSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ALUop" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALUop" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ImmSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemWriteEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PCSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ALUop" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "value" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "clk_1khz" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 're1_reg' [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CTRL_Unit.v:54]
WARNING: [Synth 8-327] inferring latch for variable 're2_reg' [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CTRL_Unit.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'ImmSel_reg' [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CTRL_Unit.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'op_A_sel_reg' [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CTRL_Unit.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'op_B_sel_reg' [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CTRL_Unit.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'ALUop_reg' [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CTRL_Unit.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'WDataSel_reg' [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CTRL_Unit.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'MemSel_reg' [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CTRL_Unit.v:57]
WARNING: [Synth 8-327] inferring latch for variable 'MemWriteEn_reg' [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CTRL_Unit.v:58]
WARNING: [Synth 8-327] inferring latch for variable 'RegWriteEn_reg' [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CTRL_Unit.v:59]
WARNING: [Synth 8-327] inferring latch for variable 'PCSel_reg' [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CTRL_Unit.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'value_reg' [C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/ALU.v:46]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 896.094 ; gain = 527.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 45    
	               18 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 34    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 24    
	  33 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 55    
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module NPC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module IF_ID_Regs 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module RF 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  33 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
Module CTRL_Unit 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 2     
Module ImmGenerator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module ID_EXE_Regs 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 1     
Module PCsel_selected 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module EXE_MEM_Regs 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module DRAM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module MEM_WB_Regs 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Ctrl_Hazard_Detector 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Data_Hazard_Detector 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module CPU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "ImmSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemWriteEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PCSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Display/clk_1khz" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design ALU has unconnected port zero
WARNING: [Synth 8-3331] design ID_EXE_Regs has unconnected port rs1[4]
WARNING: [Synth 8-3331] design ID_EXE_Regs has unconnected port rs1[3]
WARNING: [Synth 8-3331] design ID_EXE_Regs has unconnected port rs1[2]
WARNING: [Synth 8-3331] design ID_EXE_Regs has unconnected port rs1[1]
WARNING: [Synth 8-3331] design ID_EXE_Regs has unconnected port rs1[0]
WARNING: [Synth 8-3331] design ID_EXE_Regs has unconnected port rs2[4]
WARNING: [Synth 8-3331] design ID_EXE_Regs has unconnected port rs2[3]
WARNING: [Synth 8-3331] design ID_EXE_Regs has unconnected port rs2[2]
WARNING: [Synth 8-3331] design ID_EXE_Regs has unconnected port rs2[1]
WARNING: [Synth 8-3331] design ID_EXE_Regs has unconnected port rs2[0]
WARNING: [Synth 8-3331] design CTRL_Unit has unconnected port rs1[4]
WARNING: [Synth 8-3331] design CTRL_Unit has unconnected port rs1[3]
WARNING: [Synth 8-3331] design CTRL_Unit has unconnected port rs1[2]
WARNING: [Synth 8-3331] design CTRL_Unit has unconnected port rs1[1]
WARNING: [Synth 8-3331] design CTRL_Unit has unconnected port rs1[0]
WARNING: [Synth 8-3331] design CTRL_Unit has unconnected port rs2[4]
WARNING: [Synth 8-3331] design CTRL_Unit has unconnected port rs2[3]
WARNING: [Synth 8-3331] design CTRL_Unit has unconnected port rs2[2]
WARNING: [Synth 8-3331] design CTRL_Unit has unconnected port rs2[1]
WARNING: [Synth 8-3331] design CTRL_Unit has unconnected port rs2[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu/ctrl_unit/\ALUop_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Display/led_dp_reg )
WARNING: [Synth 8-3332] Sequential element (ALUop_reg[4]) is unused and will be removed from module CTRL_Unit.
INFO: [Synth 8-3886] merging instance 'mycpu/ctrl_unit/ALUop_reg[3]' (LD) to 'mycpu/ctrl_unit/ImmSel_reg[1]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 896.094 ; gain = 527.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'UCLK_u/clk_out1' to pin 'UCLK_u/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 896.094 ; gain = 527.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 896.094 ; gain = 527.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 933.973 ; gain = 565.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 933.973 ; gain = 565.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 933.973 ; gain = 565.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 933.973 ; gain = 565.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 933.973 ; gain = 565.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 933.973 ; gain = 565.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 933.973 ; gain = 565.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |cpuclk        |         1|
|2     |dram          |         1|
|3     |prgrom        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |cpuclk |     1|
|2     |dram   |     1|
|3     |prgrom |     1|
|4     |BUFG   |     2|
|5     |CARRY4 |    60|
|6     |LUT1   |    21|
|7     |LUT2   |   184|
|8     |LUT3   |   208|
|9     |LUT4   |    62|
|10    |LUT5   |   252|
|11    |LUT6   |   997|
|12    |MUXF7  |   298|
|13    |MUXF8  |   128|
|14    |FDCE   |  1461|
|15    |FDPE   |     8|
|16    |FDRE   |    19|
|17    |LD     |    48|
|18    |IBUF   |     1|
|19    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+----------------+-------------+------+
|      |Instance        |Module       |Cells |
+------+----------------+-------------+------+
|1     |top             |             |  3831|
|2     |  Display       |display      |    61|
|3     |  mycpu         |CPU          |  3748|
|4     |    ctrl_unit   |CTRL_Unit    |    40|
|5     |    dram        |DRAM         |    35|
|6     |    ex_mem_regs |EXE_MEM_Regs |   141|
|7     |    id_ex_regs  |ID_EXE_Regs  |  1004|
|8     |    if_id_regs  |IF_ID_Regs   |   202|
|9     |    irom        |IROM         |    73|
|10    |    mem_wb_regs |MEM_WB_Regs  |   213|
|11    |    module_alu  |ALU          |    32|
|12    |    module_pc   |Top_PC       |    91|
|13    |      npc1      |NPC          |    28|
|14    |      pc1       |PC           |    63|
|15    |    regfile     |RF           |  1917|
+------+----------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 933.973 ; gain = 565.824
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 933.973 ; gain = 199.145
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 933.973 ; gain = 565.824
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 534 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 933.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  LD => LDCE: 48 instances

INFO: [Common 17-83] Releasing license: Synthesis
117 Infos, 95 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 933.973 ; gain = 577.305
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 933.973 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/CPU_SingleCycle/CPU_SingleCycle/CPU_SingleCycle.runs/synth_1/CPU_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_top_utilization_synth.rpt -pb CPU_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul 21 11:43:17 2021...
