<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>yosys-master: proc_arst.cc File Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">yosys-master
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../files.html"><span>File&#160;List</span></a></li>
      <li><a href="../../globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('dd/dbd/proc__arst_8cc.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Macros</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">proc_arst.cc File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="../../df/d80/register_8h_source.html">kernel/register.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d5/d98/sigtools_8h_source.html">kernel/sigtools.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d7/d7f/log_8h_source.html">kernel/log.h</a>&quot;</code><br/>
<code>#include &lt;stdlib.h&gt;</code><br/>
<code>#include &lt;stdio.h&gt;</code><br/>
</div><div class="textblock"><div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="../../closed.png" alt="+"/> Include dependency graph for proc_arst.cc:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d5/dc2/proc__arst_8cc__incl.png" border="0" usemap="#proc__arst_8cc" alt=""/></div>
<map name="proc__arst_8cc" id="proc__arst_8cc">
<area shape="rect" id="node2" href="../../df/d80/register_8h.html" title="kernel/register.h" alt="" coords="877,80,992,107"/><area shape="rect" id="node21" href="../../d7/d7f/log_8h.html" title="kernel/log.h" alt="" coords="1471,229,1559,256"/><area shape="rect" id="node26" href="../../d5/d98/sigtools_8h.html" title="kernel/sigtools.h" alt="" coords="1189,80,1304,107"/><area shape="rect" id="node3" href="../../d6/d81/yosys_8h.html" title="kernel/yosys.h" alt="" coords="883,155,987,181"/><area shape="rect" id="node25" href="../../d4/d80/rtlil_8h.html" title="kernel/rtlil.h" alt="" coords="273,229,361,256"/></map>
</div>
</div>
<p><a href="../../dd/dbd/proc__arst_8cc_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d70/structProcArstPass.html">ProcArstPass</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:acde73b38139ce8850675720c84126e23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d81/yosys_8h.html#ab837f131e38538392f0da88450f6d248">YOSYS_NAMESPACE_BEGIN</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/dbd/proc__arst_8cc.html#acde73b38139ce8850675720c84126e23">proc_clean_case</a> (<a class="el" href="../../db/d5b/structRTLIL_1_1CaseRule.html">RTLIL::CaseRule</a> *cs, bool &amp;<a class="el" href="../../d5/d72/opt__const_8cc.html#a0d4d1c88a764dbb77fe4a3a8dbc882e3">did_something</a>, int &amp;count, int max_depth)</td></tr>
<tr class="separator:acde73b38139ce8850675720c84126e23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a101c2d1400db9253d0ca0d5e2abf5455"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d81/yosys_8h.html#a71c41a9081a672583a1db968be54112c">YOSYS_NAMESPACE_END</a> <br class="typebreak"/>
<a class="el" href="../../d6/d81/yosys_8h.html#aa8687f3e6fff919b5c71cc2654d69f13">USING_YOSYS_NAMESPACE</a> <br class="typebreak"/>
<a class="el" href="../../d6/d81/yosys_8h.html#a361de5ff07fc17687fd73f446a380d29">PRIVATE_NAMESPACE_BEGIN</a> bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/dbd/proc__arst_8cc.html#a101c2d1400db9253d0ca0d5e2abf5455">check_signal</a> (<a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *mod, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> signal, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> ref, bool &amp;polarity)</td></tr>
<tr class="separator:a101c2d1400db9253d0ca0d5e2abf5455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f6e1cc412126946008ee98c8eb927a2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/dbd/proc__arst_8cc.html#a9f6e1cc412126946008ee98c8eb927a2">apply_const</a> (<a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *mod, const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> rspec, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;rval, <a class="el" href="../../db/d5b/structRTLIL_1_1CaseRule.html">RTLIL::CaseRule</a> *cs, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> const_sig, bool polarity, bool unknown)</td></tr>
<tr class="separator:a9f6e1cc412126946008ee98c8eb927a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee820899e80f4d8bd8ec7fc07c47436d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/dbd/proc__arst_8cc.html#aee820899e80f4d8bd8ec7fc07c47436d">eliminate_const</a> (<a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *mod, <a class="el" href="../../db/d5b/structRTLIL_1_1CaseRule.html">RTLIL::CaseRule</a> *cs, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> const_sig, bool polarity)</td></tr>
<tr class="separator:aee820899e80f4d8bd8ec7fc07c47436d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a833547f7e18b003d817264fb2d86c66a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/dbd/proc__arst_8cc.html#a833547f7e18b003d817264fb2d86c66a">proc_arst</a> (<a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *mod, <a class="el" href="../../df/d7b/structRTLIL_1_1Process.html">RTLIL::Process</a> *proc, <a class="el" href="../../d0/dbf/structSigMap.html">SigMap</a> &amp;<a class="el" href="../../d3/d02/opt__rmdff_8cc.html#a83085bf615286828d6ab42e69d0cda75">assign_map</a>)</td></tr>
<tr class="separator:a833547f7e18b003d817264fb2d86c66a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a2c9e876490c1ba1e8a7277054cb2b0f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d70/structProcArstPass.html">ProcArstPass</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/dbd/proc__arst_8cc.html#a2c9e876490c1ba1e8a7277054cb2b0f2">ProcArstPass</a></td></tr>
<tr class="separator:a2c9e876490c1ba1e8a7277054cb2b0f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a9f6e1cc412126946008ee98c8eb927a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void apply_const </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td>
          <td class="paramname"><em>mod</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>rspec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>rval</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../db/d5b/structRTLIL_1_1CaseRule.html">RTLIL::CaseRule</a> *&#160;</td>
          <td class="paramname"><em>cs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>const_sig</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>polarity</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>unknown</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dd/dbd/proc__arst_8cc_source.html#l00088">88</a> of file <a class="el" href="../../dd/dbd/proc__arst_8cc_source.html">proc_arst.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;{</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;action : cs-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a56d3ce1e78fc2ab0c36f8ec3ff919de7">actions</a>) {</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        <span class="keywordflow">if</span> (unknown)</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;            rspec.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd">replace</a>(action.first, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a2f93ae5d90e2c4d3d945f76ae68d5743">RTLIL::State::Sm</a>, action.second.size()), &amp;rval);</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        <span class="keywordflow">else</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;            rspec.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd">replace</a>(action.first, action.second, &amp;rval);</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    }</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> sw : cs-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a8dab499a1f68902dce2b6f019bde88c2">switches</a>) {</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        <span class="keywordflow">if</span> (sw-&gt;signal.size() == 0) {</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> cs2 : sw-&gt;cases)</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                <a class="code" href="../../dd/dbd/proc__arst_8cc.html#a9f6e1cc412126946008ee98c8eb927a2">apply_const</a>(mod, rspec, rval, cs2, const_sig, polarity, unknown);</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        }</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        <span class="keywordtype">bool</span> this_polarity = polarity;</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../dd/dbd/proc__arst_8cc.html#a101c2d1400db9253d0ca0d5e2abf5455">check_signal</a>(mod, sw-&gt;signal, const_sig, this_polarity)) {</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> cs2 : sw-&gt;cases) {</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                <span class="keywordflow">for</span> (<span class="keyword">auto</span> comp : cs2-&gt;compare)</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                    <span class="keywordflow">if</span> (comp == <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(this_polarity, 1))</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                        <span class="keywordflow">goto</span> matched_case;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                <span class="keywordflow">if</span> (cs2-&gt;compare.size() == 0) {</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;            matched_case:</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                    <a class="code" href="../../dd/dbd/proc__arst_8cc.html#a9f6e1cc412126946008ee98c8eb927a2">apply_const</a>(mod, rspec, rval, cs2, const_sig, polarity, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                }</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;            }</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> cs2 : sw-&gt;cases)</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                <a class="code" href="../../dd/dbd/proc__arst_8cc.html#a9f6e1cc412126946008ee98c8eb927a2">apply_const</a>(mod, rspec, rval, cs2, const_sig, polarity, <span class="keyword">true</span>);</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        }</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    }</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;}</div>
<div class="ttc" id="proc__arst_8cc_html_a101c2d1400db9253d0ca0d5e2abf5455"><div class="ttname"><a href="../../dd/dbd/proc__arst_8cc.html#a101c2d1400db9253d0ca0d5e2abf5455">check_signal</a></div><div class="ttdeci">YOSYS_NAMESPACE_END USING_YOSYS_NAMESPACE PRIVATE_NAMESPACE_BEGIN bool check_signal(RTLIL::Module *mod, RTLIL::SigSpec signal, RTLIL::SigSpec ref, bool &amp;polarity)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dbd/proc__arst_8cc_source.html#l00033">proc_arst.cc:33</a></div></div>
<div class="ttc" id="proc__arst_8cc_html_a9f6e1cc412126946008ee98c8eb927a2"><div class="ttname"><a href="../../dd/dbd/proc__arst_8cc.html#a9f6e1cc412126946008ee98c8eb927a2">apply_const</a></div><div class="ttdeci">void apply_const(RTLIL::Module *mod, const RTLIL::SigSpec rspec, RTLIL::SigSpec &amp;rval, RTLIL::CaseRule *cs, RTLIL::SigSpec const_sig, bool polarity, bool unknown)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dbd/proc__arst_8cc_source.html#l00088">proc_arst.cc:88</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a3fb735f158100bae38e6359f80ca09cd"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd">RTLIL::SigSpec::replace</a></div><div class="ttdeci">void replace(const RTLIL::SigSpec &amp;pattern, const RTLIL::SigSpec &amp;with)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02297">rtlil.cc:2297</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a2f93ae5d90e2c4d3d945f76ae68d5743"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a2f93ae5d90e2c4d3d945f76ae68d5743">RTLIL::Sm</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00035">rtlil.h:35</a></div></div>
<div class="ttc" id="structRTLIL_1_1CaseRule_html_a56d3ce1e78fc2ab0c36f8ec3ff919de7"><div class="ttname"><a href="../../db/d5b/structRTLIL_1_1CaseRule.html#a56d3ce1e78fc2ab0c36f8ec3ff919de7">RTLIL::CaseRule::actions</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigSig &gt; actions</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01120">rtlil.h:1120</a></div></div>
<div class="ttc" id="structRTLIL_1_1CaseRule_html_a8dab499a1f68902dce2b6f019bde88c2"><div class="ttname"><a href="../../db/d5b/structRTLIL_1_1CaseRule.html#a8dab499a1f68902dce2b6f019bde88c2">RTLIL::CaseRule::switches</a></div><div class="ttdeci">std::vector&lt; RTLIL::SwitchRule * &gt; switches</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01121">rtlil.h:1121</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/dbd/proc__arst_8cc_a9f6e1cc412126946008ee98c8eb927a2_cgraph.png" border="0" usemap="#dd/dbd/proc__arst_8cc_a9f6e1cc412126946008ee98c8eb927a2_cgraph" alt=""/></div>
<map name="dd/dbd/proc__arst_8cc_a9f6e1cc412126946008ee98c8eb927a2_cgraph" id="dd/dbd/proc__arst_8cc_a9f6e1cc412126946008ee98c8eb927a2_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd" title="RTLIL::SigSpec::replace" alt="" coords="144,284,307,311"/><area shape="rect" id="node17" href="../../dd/dbd/proc__arst_8cc.html#a101c2d1400db9253d0ca0d5e2abf5455" title="check_signal" alt="" coords="176,411,275,437"/><area shape="rect" id="node3" href="../../de/d45/extract_8cc.html#a666706867bca9d4aa5ae683251070a33" title="replace" alt="" coords="393,284,457,311"/><area shape="rect" id="node4" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676" title="RTLIL::Module::addCell" alt="" coords="547,5,703,32"/><area shape="rect" id="node5" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="596,56,655,83"/><area shape="rect" id="node8" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="553,107,698,133"/><area shape="rect" id="node9" href="../../d2/de4/structSigSet.html#a37742bc83f86e1e529e02e1552d353e1" title="SigSet::insert" alt="" coords="576,157,675,184"/><area shape="rect" id="node10" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="558,208,693,235"/><area shape="rect" id="node11" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873" title="RTLIL::Cell::connections" alt="" coords="544,259,707,285"/><area shape="rect" id="node12" href="../../d2/de4/structSigSet.html#adb50a29124e6edb3f54e0e3b0fec2a4b" title="SigSet::has" alt="" coords="581,309,669,336"/><area shape="rect" id="node13" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="554,512,697,539"/><area shape="rect" id="node14" href="../../d2/de4/structSigSet.html#a0854696d26b940fb3420cacfbfa51b7a" title="SigSet::find" alt="" coords="582,360,669,387"/><area shape="rect" id="node15" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea" title="RTLIL::Cell::getPort" alt="" coords="558,411,693,437"/><area shape="rect" id="node16" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438" title="RTLIL::Module::remove" alt="" coords="547,461,703,488"/><area shape="rect" id="node6" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="755,56,821,83"/><area shape="rect" id="node7" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="870,56,914,83"/><area shape="rect" id="node18" href="../../d7/d6c/structRTLIL_1_1Module.html#a57b60c312397a5fb92741b2dd63e9a5d" title="RTLIL::Module::cells" alt="" coords="355,461,495,488"/></map>
</div>
</p>

<p><div id="dynsection-2" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-2-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-2-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-2-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/dbd/proc__arst_8cc_a9f6e1cc412126946008ee98c8eb927a2_icgraph.png" border="0" usemap="#dd/dbd/proc__arst_8cc_a9f6e1cc412126946008ee98c8eb927a2_icgraph" alt=""/></div>
<map name="dd/dbd/proc__arst_8cc_a9f6e1cc412126946008ee98c8eb927a2_icgraph" id="dd/dbd/proc__arst_8cc_a9f6e1cc412126946008ee98c8eb927a2_icgraph">
<area shape="rect" id="node2" href="../../dd/dbd/proc__arst_8cc.html#a833547f7e18b003d817264fb2d86c66a" title="proc_arst" alt="" coords="145,5,221,32"/><area shape="rect" id="node3" href="../../d5/d70/structProcArstPass.html#a2ec4b40ecee7672fe1221f73cef4148b" title="ProcArstPass::execute" alt="" coords="269,5,424,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a101c2d1400db9253d0ca0d5e2abf5455"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d81/yosys_8h.html#a71c41a9081a672583a1db968be54112c">YOSYS_NAMESPACE_END</a> <a class="el" href="../../d6/d81/yosys_8h.html#aa8687f3e6fff919b5c71cc2654d69f13">USING_YOSYS_NAMESPACE</a> <a class="el" href="../../d6/d81/yosys_8h.html#a361de5ff07fc17687fd73f446a380d29">PRIVATE_NAMESPACE_BEGIN</a> bool check_signal </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td>
          <td class="paramname"><em>mod</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>signal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>ref</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>polarity</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dd/dbd/proc__arst_8cc_source.html#l00033">33</a> of file <a class="el" href="../../dd/dbd/proc__arst_8cc_source.html">proc_arst.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;{</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    <span class="keywordflow">if</span> (signal.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() != 1)</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;    <span class="keywordflow">if</span> (signal == ref)</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> cell : mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a57b60c312397a5fb92741b2dd63e9a5d">cells</a>())</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    {</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        <span class="keywordflow">if</span> (cell-&gt;type == <span class="stringliteral">&quot;$reduce_or&quot;</span> &amp;&amp; cell-&gt;getPort(<span class="stringliteral">&quot;\\Y&quot;</span>) == signal)</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="../../dd/dbd/proc__arst_8cc.html#a101c2d1400db9253d0ca0d5e2abf5455">check_signal</a>(mod, cell-&gt;getPort(<span class="stringliteral">&quot;\\A&quot;</span>), ref, polarity);</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        <span class="keywordflow">if</span> (cell-&gt;type == <span class="stringliteral">&quot;$reduce_bool&quot;</span> &amp;&amp; cell-&gt;getPort(<span class="stringliteral">&quot;\\Y&quot;</span>) == signal)</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="../../dd/dbd/proc__arst_8cc.html#a101c2d1400db9253d0ca0d5e2abf5455">check_signal</a>(mod, cell-&gt;getPort(<span class="stringliteral">&quot;\\A&quot;</span>), ref, polarity);</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        <span class="keywordflow">if</span> (cell-&gt;type == <span class="stringliteral">&quot;$logic_not&quot;</span> &amp;&amp; cell-&gt;getPort(<span class="stringliteral">&quot;\\Y&quot;</span>) == signal) {</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;            polarity = !polarity;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="../../dd/dbd/proc__arst_8cc.html#a101c2d1400db9253d0ca0d5e2abf5455">check_signal</a>(mod, cell-&gt;getPort(<span class="stringliteral">&quot;\\A&quot;</span>), ref, polarity);</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        }</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        <span class="keywordflow">if</span> (cell-&gt;type == <span class="stringliteral">&quot;$not&quot;</span> &amp;&amp; cell-&gt;getPort(<span class="stringliteral">&quot;\\Y&quot;</span>) == signal) {</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;            polarity = !polarity;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="../../dd/dbd/proc__arst_8cc.html#a101c2d1400db9253d0ca0d5e2abf5455">check_signal</a>(mod, cell-&gt;getPort(<span class="stringliteral">&quot;\\A&quot;</span>), ref, polarity);</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        }</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        <span class="keywordflow">if</span> ((cell-&gt;type == <span class="stringliteral">&quot;$eq&quot;</span> || cell-&gt;type == <span class="stringliteral">&quot;$eqx&quot;</span>) &amp;&amp; cell-&gt;getPort(<span class="stringliteral">&quot;\\Y&quot;</span>) == signal) {</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;            <span class="keywordflow">if</span> (cell-&gt;getPort(<span class="stringliteral">&quot;\\A&quot;</span>).is_fully_const()) {</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                <span class="keywordflow">if</span> (!cell-&gt;getPort(<span class="stringliteral">&quot;\\A&quot;</span>).as_bool())</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                    polarity = !polarity;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                <span class="keywordflow">return</span> <a class="code" href="../../dd/dbd/proc__arst_8cc.html#a101c2d1400db9253d0ca0d5e2abf5455">check_signal</a>(mod, cell-&gt;getPort(<span class="stringliteral">&quot;\\B&quot;</span>), ref, polarity);</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;            }</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;            <span class="keywordflow">if</span> (cell-&gt;getPort(<span class="stringliteral">&quot;\\B&quot;</span>).is_fully_const()) {</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                <span class="keywordflow">if</span> (!cell-&gt;getPort(<span class="stringliteral">&quot;\\B&quot;</span>).as_bool())</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                    polarity = !polarity;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                <span class="keywordflow">return</span> <a class="code" href="../../dd/dbd/proc__arst_8cc.html#a101c2d1400db9253d0ca0d5e2abf5455">check_signal</a>(mod, cell-&gt;getPort(<span class="stringliteral">&quot;\\A&quot;</span>), ref, polarity);</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;            }</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        }</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        <span class="keywordflow">if</span> ((cell-&gt;type == <span class="stringliteral">&quot;$ne&quot;</span> || cell-&gt;type == <span class="stringliteral">&quot;$nex&quot;</span>) &amp;&amp; cell-&gt;getPort(<span class="stringliteral">&quot;\\Y&quot;</span>) == signal) {</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;            <span class="keywordflow">if</span> (cell-&gt;getPort(<span class="stringliteral">&quot;\\A&quot;</span>).is_fully_const()) {</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                <span class="keywordflow">if</span> (cell-&gt;getPort(<span class="stringliteral">&quot;\\A&quot;</span>).as_bool())</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                    polarity = !polarity;</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                <span class="keywordflow">return</span> <a class="code" href="../../dd/dbd/proc__arst_8cc.html#a101c2d1400db9253d0ca0d5e2abf5455">check_signal</a>(mod, cell-&gt;getPort(<span class="stringliteral">&quot;\\B&quot;</span>), ref, polarity);</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;            }</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;            <span class="keywordflow">if</span> (cell-&gt;getPort(<span class="stringliteral">&quot;\\B&quot;</span>).is_fully_const()) {</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                <span class="keywordflow">if</span> (cell-&gt;getPort(<span class="stringliteral">&quot;\\B&quot;</span>).as_bool())</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                    polarity = !polarity;</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                <span class="keywordflow">return</span> <a class="code" href="../../dd/dbd/proc__arst_8cc.html#a101c2d1400db9253d0ca0d5e2abf5455">check_signal</a>(mod, cell-&gt;getPort(<span class="stringliteral">&quot;\\A&quot;</span>), ref, polarity);</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;            }</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        }</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    }</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;}</div>
<div class="ttc" id="proc__arst_8cc_html_a101c2d1400db9253d0ca0d5e2abf5455"><div class="ttname"><a href="../../dd/dbd/proc__arst_8cc.html#a101c2d1400db9253d0ca0d5e2abf5455">check_signal</a></div><div class="ttdeci">YOSYS_NAMESPACE_END USING_YOSYS_NAMESPACE PRIVATE_NAMESPACE_BEGIN bool check_signal(RTLIL::Module *mod, RTLIL::SigSpec signal, RTLIL::SigSpec ref, bool &amp;polarity)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dbd/proc__arst_8cc_source.html#l00033">proc_arst.cc:33</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a57b60c312397a5fb92741b2dd63e9a5d"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a57b60c312397a5fb92741b2dd63e9a5d">RTLIL::Module::cells</a></div><div class="ttdeci">RTLIL::ObjRange&lt; RTLIL::Cell * &gt; cells()</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00641">rtlil.h:641</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-3" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-3-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-3-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-3-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/dbd/proc__arst_8cc_a101c2d1400db9253d0ca0d5e2abf5455_cgraph.png" border="0" usemap="#dd/dbd/proc__arst_8cc_a101c2d1400db9253d0ca0d5e2abf5455_cgraph" alt=""/></div>
<map name="dd/dbd/proc__arst_8cc_a101c2d1400db9253d0ca0d5e2abf5455_cgraph" id="dd/dbd/proc__arst_8cc_a101c2d1400db9253d0ca0d5e2abf5455_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="153,5,295,32"/><area shape="rect" id="node3" href="../../d7/d6c/structRTLIL_1_1Module.html#a57b60c312397a5fb92741b2dd63e9a5d" title="RTLIL::Module::cells" alt="" coords="154,56,294,83"/></map>
</div>
</p>

<p><div id="dynsection-4" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-4-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-4-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-4-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/dbd/proc__arst_8cc_a101c2d1400db9253d0ca0d5e2abf5455_icgraph.png" border="0" usemap="#dd/dbd/proc__arst_8cc_a101c2d1400db9253d0ca0d5e2abf5455_icgraph" alt=""/></div>
<map name="dd/dbd/proc__arst_8cc_a101c2d1400db9253d0ca0d5e2abf5455_icgraph" id="dd/dbd/proc__arst_8cc_a101c2d1400db9253d0ca0d5e2abf5455_icgraph">
<area shape="rect" id="node2" href="../../dd/dbd/proc__arst_8cc.html#a9f6e1cc412126946008ee98c8eb927a2" title="apply_const" alt="" coords="164,5,255,32"/><area shape="rect" id="node3" href="../../dd/dbd/proc__arst_8cc.html#a833547f7e18b003d817264fb2d86c66a" title="proc_arst" alt="" coords="315,56,391,83"/><area shape="rect" id="node5" href="../../dd/dbd/proc__arst_8cc.html#aee820899e80f4d8bd8ec7fc07c47436d" title="eliminate_const" alt="" coords="153,107,266,133"/><area shape="rect" id="node4" href="../../d5/d70/structProcArstPass.html#a2ec4b40ecee7672fe1221f73cef4148b" title="ProcArstPass::execute" alt="" coords="440,56,595,83"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="aee820899e80f4d8bd8ec7fc07c47436d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void eliminate_const </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td>
          <td class="paramname"><em>mod</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../db/d5b/structRTLIL_1_1CaseRule.html">RTLIL::CaseRule</a> *&#160;</td>
          <td class="paramname"><em>cs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>const_sig</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>polarity</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dd/dbd/proc__arst_8cc_source.html#l00121">121</a> of file <a class="el" href="../../dd/dbd/proc__arst_8cc_source.html">proc_arst.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;{</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> sw : cs-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a8dab499a1f68902dce2b6f019bde88c2">switches</a>) {</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        <span class="keywordtype">bool</span> this_polarity = polarity;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../dd/dbd/proc__arst_8cc.html#a101c2d1400db9253d0ca0d5e2abf5455">check_signal</a>(mod, sw-&gt;signal, const_sig, this_polarity)) {</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;            <span class="keywordtype">bool</span> found_rem_path = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; sw-&gt;cases.size(); i++) {</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;                <a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html">RTLIL::CaseRule</a> *cs2 = sw-&gt;cases[i];</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;                <span class="keywordflow">for</span> (<span class="keyword">auto</span> comp : cs2-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a58425aec350ebe8f242b1dd757505534">compare</a>)</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                    <span class="keywordflow">if</span> (comp == <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(this_polarity, 1))</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;                        <span class="keywordflow">goto</span> matched_case;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                <span class="keywordflow">if</span> (found_rem_path) {</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;            matched_case:</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;                    sw-&gt;cases.erase(sw-&gt;cases.begin() + (i--));</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;                    <span class="keyword">delete</span> cs2;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                    <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;                }</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;                found_rem_path = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                cs2-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a58425aec350ebe8f242b1dd757505534">compare</a>.clear();</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;            }</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;            sw-&gt;signal = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>();</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> cs2 : sw-&gt;cases)</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                <a class="code" href="../../dd/dbd/proc__arst_8cc.html#aee820899e80f4d8bd8ec7fc07c47436d">eliminate_const</a>(mod, cs2, const_sig, polarity);</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        }</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    }</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="keywordtype">int</span> dummy_count = 0;</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="../../d5/d72/opt__const_8cc.html#a0d4d1c88a764dbb77fe4a3a8dbc882e3">did_something</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="keywordflow">while</span> (did_something) {</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        did_something = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        <a class="code" href="../../dd/dbd/proc__arst_8cc.html#acde73b38139ce8850675720c84126e23">proc_clean_case</a>(cs, did_something, dummy_count, 1);</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    }</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;}</div>
<div class="ttc" id="proc__arst_8cc_html_a101c2d1400db9253d0ca0d5e2abf5455"><div class="ttname"><a href="../../dd/dbd/proc__arst_8cc.html#a101c2d1400db9253d0ca0d5e2abf5455">check_signal</a></div><div class="ttdeci">YOSYS_NAMESPACE_END USING_YOSYS_NAMESPACE PRIVATE_NAMESPACE_BEGIN bool check_signal(RTLIL::Module *mod, RTLIL::SigSpec signal, RTLIL::SigSpec ref, bool &amp;polarity)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dbd/proc__arst_8cc_source.html#l00033">proc_arst.cc:33</a></div></div>
<div class="ttc" id="structRTLIL_1_1CaseRule_html"><div class="ttname"><a href="../../db/d5b/structRTLIL_1_1CaseRule.html">RTLIL::CaseRule</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01117">rtlil.h:1117</a></div></div>
<div class="ttc" id="structRTLIL_1_1CaseRule_html_a58425aec350ebe8f242b1dd757505534"><div class="ttname"><a href="../../db/d5b/structRTLIL_1_1CaseRule.html#a58425aec350ebe8f242b1dd757505534">RTLIL::CaseRule::compare</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigSpec &gt; compare</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01119">rtlil.h:1119</a></div></div>
<div class="ttc" id="proc__arst_8cc_html_aee820899e80f4d8bd8ec7fc07c47436d"><div class="ttname"><a href="../../dd/dbd/proc__arst_8cc.html#aee820899e80f4d8bd8ec7fc07c47436d">eliminate_const</a></div><div class="ttdeci">void eliminate_const(RTLIL::Module *mod, RTLIL::CaseRule *cs, RTLIL::SigSpec const_sig, bool polarity)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dbd/proc__arst_8cc_source.html#l00121">proc_arst.cc:121</a></div></div>
<div class="ttc" id="opt__const_8cc_html_a0d4d1c88a764dbb77fe4a3a8dbc882e3"><div class="ttname"><a href="../../d5/d72/opt__const_8cc.html#a0d4d1c88a764dbb77fe4a3a8dbc882e3">did_something</a></div><div class="ttdeci">USING_YOSYS_NAMESPACE PRIVATE_NAMESPACE_BEGIN bool did_something</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d72/opt__const_8cc_source.html#l00032">opt_const.cc:32</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="proc__arst_8cc_html_acde73b38139ce8850675720c84126e23"><div class="ttname"><a href="../../dd/dbd/proc__arst_8cc.html#acde73b38139ce8850675720c84126e23">proc_clean_case</a></div><div class="ttdeci">YOSYS_NAMESPACE_BEGIN void proc_clean_case(RTLIL::CaseRule *cs, bool &amp;did_something, int &amp;count, int max_depth)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d5d/proc__clean_8cc_source.html#l00099">proc_clean.cc:99</a></div></div>
<div class="ttc" id="structRTLIL_1_1CaseRule_html_a8dab499a1f68902dce2b6f019bde88c2"><div class="ttname"><a href="../../db/d5b/structRTLIL_1_1CaseRule.html#a8dab499a1f68902dce2b6f019bde88c2">RTLIL::CaseRule::switches</a></div><div class="ttdeci">std::vector&lt; RTLIL::SwitchRule * &gt; switches</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01121">rtlil.h:1121</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-5" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-5-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-5-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-5-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/dbd/proc__arst_8cc_aee820899e80f4d8bd8ec7fc07c47436d_cgraph.png" border="0" usemap="#dd/dbd/proc__arst_8cc_aee820899e80f4d8bd8ec7fc07c47436d_cgraph" alt=""/></div>
<map name="dd/dbd/proc__arst_8cc_aee820899e80f4d8bd8ec7fc07c47436d_cgraph" id="dd/dbd/proc__arst_8cc_aee820899e80f4d8bd8ec7fc07c47436d_cgraph">
<area shape="rect" id="node2" href="../../dd/dbd/proc__arst_8cc.html#a101c2d1400db9253d0ca0d5e2abf5455" title="check_signal" alt="" coords="179,56,277,83"/><area shape="rect" id="node5" href="../../dd/dbd/proc__arst_8cc.html#acde73b38139ce8850675720c84126e23" title="proc_clean_case" alt="" coords="168,107,288,133"/><area shape="rect" id="node3" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="526,5,669,32"/><area shape="rect" id="node4" href="../../d7/d6c/structRTLIL_1_1Module.html#a57b60c312397a5fb92741b2dd63e9a5d" title="RTLIL::Module::cells" alt="" coords="337,56,477,83"/><area shape="rect" id="node6" href="../../d4/d5d/proc__clean_8cc.html#a47867c312bfb46d1fb61f1f15ed68097" title="proc_clean_switch" alt="" coords="341,107,472,133"/><area shape="rect" id="node7" href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207" title="RTLIL::SigSpec::is\l_fully_const" alt="" coords="532,57,663,98"/><area shape="rect" id="node8" href="../../d4/d5d/proc__clean_8cc.html#a2a5daed2a451283f7397ff4a52f6f146" title="proc_clean_case" alt="" coords="537,123,657,149"/></map>
</div>
</p>

<p><div id="dynsection-6" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-6-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-6-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-6-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/dbd/proc__arst_8cc_aee820899e80f4d8bd8ec7fc07c47436d_icgraph.png" border="0" usemap="#dd/dbd/proc__arst_8cc_aee820899e80f4d8bd8ec7fc07c47436d_icgraph" alt=""/></div>
<map name="dd/dbd/proc__arst_8cc_aee820899e80f4d8bd8ec7fc07c47436d_icgraph" id="dd/dbd/proc__arst_8cc_aee820899e80f4d8bd8ec7fc07c47436d_icgraph">
<area shape="rect" id="node2" href="../../dd/dbd/proc__arst_8cc.html#a833547f7e18b003d817264fb2d86c66a" title="proc_arst" alt="" coords="169,5,245,32"/><area shape="rect" id="node3" href="../../d5/d70/structProcArstPass.html#a2ec4b40ecee7672fe1221f73cef4148b" title="ProcArstPass::execute" alt="" coords="293,5,448,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a833547f7e18b003d817264fb2d86c66a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void proc_arst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td>
          <td class="paramname"><em>mod</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../df/d7b/structRTLIL_1_1Process.html">RTLIL::Process</a> *&#160;</td>
          <td class="paramname"><em>proc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d0/dbf/structSigMap.html">SigMap</a> &amp;&#160;</td>
          <td class="paramname"><em>assign_map</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dd/dbd/proc__arst_8cc_source.html#l00156">156</a> of file <a class="el" href="../../dd/dbd/proc__arst_8cc_source.html">proc_arst.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;{</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;restart_proc_arst:</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <span class="keywordflow">if</span> (proc-&gt;<a class="code" href="../../df/d7b/structRTLIL_1_1Process.html#a644f137dfccd2d7b0a7c4e74ea155b37">root_case</a>.<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a8dab499a1f68902dce2b6f019bde88c2">switches</a>.size() != 1)</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> root_sig = proc-&gt;<a class="code" href="../../df/d7b/structRTLIL_1_1Process.html#a644f137dfccd2d7b0a7c4e74ea155b37">root_case</a>.<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a8dab499a1f68902dce2b6f019bde88c2">switches</a>[0]-&gt;signal;</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;sync : proc-&gt;<a class="code" href="../../df/d7b/structRTLIL_1_1Process.html#ae13957f7c26982b8d99df375172a4c51">syncs</a>) {</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        <span class="keywordflow">if</span> (sync-&gt;type == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa50a6b247a1dedc63b888216c19a3c44e">RTLIL::SyncType::STp</a> || sync-&gt;type == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa9728422b07ad54eb365e6333c9fd8559">RTLIL::SyncType::STn</a>) {</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;            <span class="keywordtype">bool</span> polarity = sync-&gt;type == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa50a6b247a1dedc63b888216c19a3c44e">RTLIL::SyncType::STp</a>;</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="../../dd/dbd/proc__arst_8cc.html#a101c2d1400db9253d0ca0d5e2abf5455">check_signal</a>(mod, root_sig, sync-&gt;signal, polarity)) {</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                <span class="keywordflow">if</span> (proc-&gt;<a class="code" href="../../df/d7b/structRTLIL_1_1Process.html#ae13957f7c26982b8d99df375172a4c51">syncs</a>.size() == 1) {</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                    <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Found VHDL-style edge-trigger %s in `%s.%s&#39;.\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(sync-&gt;signal), mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(), proc-&gt;<a class="code" href="../../df/d7b/structRTLIL_1_1Process.html#a58af9702f7d363547531ab7c0e64ad8a">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>());</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                    <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Found async reset %s in `%s.%s&#39;.\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(sync-&gt;signal), mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(), proc-&gt;<a class="code" href="../../df/d7b/structRTLIL_1_1Process.html#a58af9702f7d363547531ab7c0e64ad8a">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>());</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                    sync-&gt;type = sync-&gt;type == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa50a6b247a1dedc63b888216c19a3c44e">RTLIL::SyncType::STp</a> ? <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa28ea00c8ba9ece92394c457158d55737">RTLIL::SyncType::ST1</a> : <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900faf9346eb4a30f3e794a486e1aca606f72">RTLIL::SyncType::ST0</a>;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;                }</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;action : sync-&gt;actions) {</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> rspec = action.second;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> rval = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a2f93ae5d90e2c4d3d945f76ae68d5743">RTLIL::State::Sm</a>, rspec.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>());</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(rspec); i++)</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                        <span class="keywordflow">if</span> (rspec[i].wire == <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                            rval[i] = rspec[i];</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;                    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> last_rval;</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;                    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> count = 0; rval != last_rval; count++) {</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                        last_rval = rval;</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                        <a class="code" href="../../dd/dbd/proc__arst_8cc.html#a9f6e1cc412126946008ee98c8eb927a2">apply_const</a>(mod, rspec, rval, &amp;proc-&gt;<a class="code" href="../../df/d7b/structRTLIL_1_1Process.html#a644f137dfccd2d7b0a7c4e74ea155b37">root_case</a>, root_sig, polarity, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                        assign_map.<a class="code" href="../../d0/dbf/structSigMap.html#a738d7b0e076b09f842f1bde2275aaba1">apply</a>(rval);</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;                        <span class="keywordflow">if</span> (rval.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207">is_fully_const</a>())</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;                            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;                        <span class="keywordflow">if</span> (count &gt; 100)</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                            <a class="code" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64">log_error</a>(<span class="stringliteral">&quot;Async reset %s yields endless loop at value %s for signal %s.\n&quot;</span>,</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                                    <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(sync-&gt;signal), <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(rval), <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(action.first));</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                        rspec = rval;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;                    }</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;                    <span class="keywordflow">if</span> (rval.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ad90e53f5ab9dea9de2f251cf1750b1a1">has_marked_bits</a>())</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                        <a class="code" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64">log_error</a>(<span class="stringliteral">&quot;Async reset %s yields non-constant value %s for signal %s.\n&quot;</span>,</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;                                <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(sync-&gt;signal), <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(rval), <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(action.first));</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;                    action.second = rval;</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;                }</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;                <a class="code" href="../../dd/dbd/proc__arst_8cc.html#aee820899e80f4d8bd8ec7fc07c47436d">eliminate_const</a>(mod, &amp;proc-&gt;<a class="code" href="../../df/d7b/structRTLIL_1_1Process.html#a644f137dfccd2d7b0a7c4e74ea155b37">root_case</a>, root_sig, polarity);</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                <span class="keywordflow">goto</span> restart_proc_arst;</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;            }</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        }</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    }</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1IdString_html_a7bfe582986df40d056142ceb673240fa"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">RTLIL::IdString::c_str</a></div><div class="ttdeci">const char * c_str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00178">rtlil.h:178</a></div></div>
<div class="ttc" id="proc__arst_8cc_html_a101c2d1400db9253d0ca0d5e2abf5455"><div class="ttname"><a href="../../dd/dbd/proc__arst_8cc.html#a101c2d1400db9253d0ca0d5e2abf5455">check_signal</a></div><div class="ttdeci">YOSYS_NAMESPACE_END USING_YOSYS_NAMESPACE PRIVATE_NAMESPACE_BEGIN bool check_signal(RTLIL::Module *mod, RTLIL::SigSpec signal, RTLIL::SigSpec ref, bool &amp;polarity)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dbd/proc__arst_8cc_source.html#l00033">proc_arst.cc:33</a></div></div>
<div class="ttc" id="log_8cc_html_a750cfed6c58b0dae503c2a6762c92a86"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a></div><div class="ttdeci">const char * log_signal(const RTLIL::SigSpec &amp;sig, bool autoint)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00269">log.cc:269</a></div></div>
<div class="ttc" id="log_8cc_html_a01de98826735d07d7d41604a2ced9a64"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64">log_error</a></div><div class="ttdeci">void log_error(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00204">log.cc:204</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="structSigMap_html_a738d7b0e076b09f842f1bde2275aaba1"><div class="ttname"><a href="../../d0/dbf/structSigMap.html#a738d7b0e076b09f842f1bde2275aaba1">SigMap::apply</a></div><div class="ttdeci">void apply(RTLIL::SigBit &amp;bit) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00383">sigtools.h:383</a></div></div>
<div class="ttc" id="proc__arst_8cc_html_aee820899e80f4d8bd8ec7fc07c47436d"><div class="ttname"><a href="../../dd/dbd/proc__arst_8cc.html#aee820899e80f4d8bd8ec7fc07c47436d">eliminate_const</a></div><div class="ttdeci">void eliminate_const(RTLIL::Module *mod, RTLIL::CaseRule *cs, RTLIL::SigSpec const_sig, bool polarity)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dbd/proc__arst_8cc_source.html#l00121">proc_arst.cc:121</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a79713e13c00e4e216c60fb297be1900fa9728422b07ad54eb365e6333c9fd8559"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa9728422b07ad54eb365e6333c9fd8559">RTLIL::STn</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00042">rtlil.h:42</a></div></div>
<div class="ttc" id="proc__arst_8cc_html_a9f6e1cc412126946008ee98c8eb927a2"><div class="ttname"><a href="../../dd/dbd/proc__arst_8cc.html#a9f6e1cc412126946008ee98c8eb927a2">apply_const</a></div><div class="ttdeci">void apply_const(RTLIL::Module *mod, const RTLIL::SigSpec rspec, RTLIL::SigSpec &amp;rval, RTLIL::CaseRule *cs, RTLIL::SigSpec const_sig, bool polarity, bool unknown)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dbd/proc__arst_8cc_source.html#l00088">proc_arst.cc:88</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a79713e13c00e4e216c60fb297be1900fa50a6b247a1dedc63b888216c19a3c44e"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa50a6b247a1dedc63b888216c19a3c44e">RTLIL::STp</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00041">rtlil.h:41</a></div></div>
<div class="ttc" id="yosys_8cc_html_a5b55d619b7ad65835292ad444c784eb8"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a></div><div class="ttdeci">int GetSize(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00334">yosys.cc:334</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_affb6be514bcd0dd530279d57a2fe0207"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207">RTLIL::SigSpec::is_fully_const</a></div><div class="ttdeci">bool is_fully_const() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02763">rtlil.cc:2763</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_aec8d4a1a8c3f3573492e90b6e2f5fb64"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">RTLIL::Module::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00599">rtlil.h:599</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a79713e13c00e4e216c60fb297be1900faf9346eb4a30f3e794a486e1aca606f72"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900faf9346eb4a30f3e794a486e1aca606f72">RTLIL::ST0</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00039">rtlil.h:39</a></div></div>
<div class="ttc" id="structRTLIL_1_1Process_html_a58af9702f7d363547531ab7c0e64ad8a"><div class="ttname"><a href="../../df/d7b/structRTLIL_1_1Process.html#a58af9702f7d363547531ab7c0e64ad8a">RTLIL::Process::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01154">rtlil.h:1154</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="log_8cc_html_a5ed8e2adc6340d877478a62cc1d448c9"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a></div><div class="ttdeci">void log(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00180">log.cc:180</a></div></div>
<div class="ttc" id="structRTLIL_1_1Process_html_ae13957f7c26982b8d99df375172a4c51"><div class="ttname"><a href="../../df/d7b/structRTLIL_1_1Process.html#ae13957f7c26982b8d99df375172a4c51">RTLIL::Process::syncs</a></div><div class="ttdeci">std::vector&lt; RTLIL::SyncRule * &gt; syncs</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01157">rtlil.h:1157</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a2f93ae5d90e2c4d3d945f76ae68d5743"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a2f93ae5d90e2c4d3d945f76ae68d5743">RTLIL::Sm</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00035">rtlil.h:35</a></div></div>
<div class="ttc" id="structRTLIL_1_1CaseRule_html_a8dab499a1f68902dce2b6f019bde88c2"><div class="ttname"><a href="../../db/d5b/structRTLIL_1_1CaseRule.html#a8dab499a1f68902dce2b6f019bde88c2">RTLIL::CaseRule::switches</a></div><div class="ttdeci">std::vector&lt; RTLIL::SwitchRule * &gt; switches</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01121">rtlil.h:1121</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ad90e53f5ab9dea9de2f251cf1750b1a1"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ad90e53f5ab9dea9de2f251cf1750b1a1">RTLIL::SigSpec::has_marked_bits</a></div><div class="ttdeci">bool has_marked_bits() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02804">rtlil.cc:2804</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a79713e13c00e4e216c60fb297be1900fa28ea00c8ba9ece92394c457158d55737"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa28ea00c8ba9ece92394c457158d55737">RTLIL::ST1</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00040">rtlil.h:40</a></div></div>
<div class="ttc" id="structRTLIL_1_1Process_html_a644f137dfccd2d7b0a7c4e74ea155b37"><div class="ttname"><a href="../../df/d7b/structRTLIL_1_1Process.html#a644f137dfccd2d7b0a7c4e74ea155b37">RTLIL::Process::root_case</a></div><div class="ttdeci">RTLIL_ATTRIBUTE_MEMBERS RTLIL::CaseRule root_case</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01156">rtlil.h:1156</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-7" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-7-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-7-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-7-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/dbd/proc__arst_8cc_a833547f7e18b003d817264fb2d86c66a_cgraph.png" border="0" usemap="#dd/dbd/proc__arst_8cc_a833547f7e18b003d817264fb2d86c66a_cgraph" alt=""/></div>
<map name="dd/dbd/proc__arst_8cc_a833547f7e18b003d817264fb2d86c66a_cgraph" id="dd/dbd/proc__arst_8cc_a833547f7e18b003d817264fb2d86c66a_cgraph">
<area shape="rect" id="node2" href="../../dd/dbd/proc__arst_8cc.html#a101c2d1400db9253d0ca0d5e2abf5455" title="check_signal" alt="" coords="356,869,455,896"/><area shape="rect" id="node3" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="771,1047,914,1073"/><area shape="rect" id="node5" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="1429,144,1467,171"/><area shape="rect" id="node9" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="1730,93,1798,120"/><area shape="rect" id="node12" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86" title="log_signal" alt="" coords="161,495,241,521"/><area shape="rect" id="node18" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="770,540,915,567"/><area shape="rect" id="node20" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="1013,220,1085,247"/><area shape="rect" id="node30" href="../../dd/dbd/proc__arst_8cc.html#a9f6e1cc412126946008ee98c8eb927a2" title="apply_const" alt="" coords="156,768,247,795"/><area shape="rect" id="node41" href="../../d0/dbf/structSigMap.html#a738d7b0e076b09f842f1bde2275aaba1" title="SigMap::apply" alt="" coords="150,971,253,997"/><area shape="rect" id="node43" href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207" title="RTLIL::SigSpec::is\l_fully_const" alt="" coords="777,1149,908,1190"/><area shape="rect" id="node44" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ad90e53f5ab9dea9de2f251cf1750b1a1" title="RTLIL::SigSpec::has\l_marked_bits" alt="" coords="131,1022,272,1063"/><area shape="rect" id="node45" href="../../dd/dbd/proc__arst_8cc.html#aee820899e80f4d8bd8ec7fc07c47436d" title="eliminate_const" alt="" coords="145,920,258,947"/><area shape="rect" id="node4" href="../../d7/d6c/structRTLIL_1_1Module.html#a57b60c312397a5fb92741b2dd63e9a5d" title="RTLIL::Module::cells" alt="" coords="554,869,694,896"/><area shape="rect" id="node6" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="1575,173,1622,200"/><area shape="rect" id="node7" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1865,341,1930,368"/><area shape="rect" id="node10" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="1713,173,1815,200"/><area shape="rect" id="node11" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="1735,397,1793,424"/><area shape="rect" id="node8" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="1979,341,2023,368"/><area shape="rect" id="node13" href="../../d5/d25/namespaceILANG__BACKEND.html#ae3133a9ab2619ff10a74ebff9d1b4d36" title="ILANG_BACKEND::dump\l_sigspec" alt="" coords="320,391,491,433"/><area shape="rect" id="node14" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a" title="RTLIL::SigSpec::is\l_chunk" alt="" coords="1533,86,1664,127"/><area shape="rect" id="node15" href="../../d5/d25/namespaceILANG__BACKEND.html#a42e2480bb26bd97dc7bd9b0503af8195" title="ILANG_BACKEND::dump\l_sigchunk" alt="" coords="539,358,709,399"/><area shape="rect" id="node23" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619" title="RTLIL::SigSpec::as\l_chunk" alt="" coords="557,423,691,465"/><area shape="rect" id="node24" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0" title="RTLIL::SigSpec::chunks" alt="" coords="543,288,705,315"/><area shape="rect" id="node16" href="../../d5/d25/namespaceILANG__BACKEND.html#a39658b7a471ec22caabf6717ccfe0e1b" title="ILANG_BACKEND::dump\l_const" alt="" coords="757,423,928,465"/><area shape="rect" id="node19" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f" title="dump_const" alt="" coords="796,372,889,399"/><area shape="rect" id="node17" href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf" title="RTLIL::Const::decode\l_string" alt="" coords="976,423,1123,465"/><area shape="rect" id="node21" href="../../d4/dc1/log_8cc.html#a25b6c81d25f95461e4d756a6785c9798" title="logv_error" alt="" coords="1227,144,1306,171"/><area shape="rect" id="node22" href="../../d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="1411,245,1485,272"/><area shape="rect" id="node25" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="769,271,917,297"/><area shape="rect" id="node26" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="1021,271,1078,297"/><area shape="rect" id="node27" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="1175,296,1358,323"/><area shape="rect" id="node28" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="1190,195,1343,221"/><area shape="rect" id="node29" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="1171,245,1363,272"/><area shape="rect" id="node31" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd" title="RTLIL::SigSpec::replace" alt="" coords="324,768,487,795"/><area shape="rect" id="node32" href="../../de/d45/extract_8cc.html#a666706867bca9d4aa5ae683251070a33" title="replace" alt="" coords="592,768,656,795"/><area shape="rect" id="node33" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676" title="RTLIL::Module::addCell" alt="" coords="765,844,921,871"/><area shape="rect" id="node34" href="../../d2/de4/structSigSet.html#a37742bc83f86e1e529e02e1552d353e1" title="SigSet::insert" alt="" coords="793,895,892,921"/><area shape="rect" id="node35" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="775,945,910,972"/><area shape="rect" id="node36" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873" title="RTLIL::Cell::connections" alt="" coords="761,996,924,1023"/><area shape="rect" id="node37" href="../../d2/de4/structSigSet.html#adb50a29124e6edb3f54e0e3b0fec2a4b" title="SigSet::has" alt="" coords="799,591,887,617"/><area shape="rect" id="node38" href="../../d2/de4/structSigSet.html#a0854696d26b940fb3420cacfbfa51b7a" title="SigSet::find" alt="" coords="799,641,886,668"/><area shape="rect" id="node39" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea" title="RTLIL::Cell::getPort" alt="" coords="775,692,910,719"/><area shape="rect" id="node40" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438" title="RTLIL::Module::remove" alt="" coords="765,743,921,769"/><area shape="rect" id="node42" href="../../d0/dbf/structSigMap.html#a17c1e00474e24e1b6befdfa9570a96bd" title="SigMap::map_bit" alt="" coords="346,971,465,997"/><area shape="rect" id="node46" href="../../dd/dbd/proc__arst_8cc.html#acde73b38139ce8850675720c84126e23" title="proc_clean_case" alt="" coords="345,920,465,947"/><area shape="rect" id="node47" href="../../d4/d5d/proc__clean_8cc.html#a47867c312bfb46d1fb61f1f15ed68097" title="proc_clean_switch" alt="" coords="559,1097,689,1124"/><area shape="rect" id="node48" href="../../d4/d5d/proc__clean_8cc.html#a2a5daed2a451283f7397ff4a52f6f146" title="proc_clean_case" alt="" coords="783,1097,903,1124"/></map>
</div>
</p>

<p><div id="dynsection-8" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-8-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-8-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-8-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/dbd/proc__arst_8cc_a833547f7e18b003d817264fb2d86c66a_icgraph.png" border="0" usemap="#dd/dbd/proc__arst_8cc_a833547f7e18b003d817264fb2d86c66a_icgraph" alt=""/></div>
<map name="dd/dbd/proc__arst_8cc_a833547f7e18b003d817264fb2d86c66a_icgraph" id="dd/dbd/proc__arst_8cc_a833547f7e18b003d817264fb2d86c66a_icgraph">
<area shape="rect" id="node2" href="../../d5/d70/structProcArstPass.html#a2ec4b40ecee7672fe1221f73cef4148b" title="ProcArstPass::execute" alt="" coords="131,5,285,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="acde73b38139ce8850675720c84126e23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d81/yosys_8h.html#a4644409e1588406955e3512b98eff02a">PRIVATE_NAMESPACE_END</a> <a class="el" href="../../d6/d81/yosys_8h.html#ab837f131e38538392f0da88450f6d248">YOSYS_NAMESPACE_BEGIN</a> void proc_clean_case </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../db/d5b/structRTLIL_1_1CaseRule.html">RTLIL::CaseRule</a> *&#160;</td>
          <td class="paramname"><em>cs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>did_something</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>count</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>max_depth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d5d/proc__clean_8cc_source.html#l00099">99</a> of file <a class="el" href="../../d4/d5d/proc__clean_8cc_source.html">proc_clean.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;{</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; cs-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a56d3ce1e78fc2ab0c36f8ec3ff919de7">actions</a>.size(); i++) {</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        <span class="keywordflow">if</span> (cs-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a56d3ce1e78fc2ab0c36f8ec3ff919de7">actions</a>[i].first.size() == 0) {</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;            <a class="code" href="../../d5/d72/opt__const_8cc.html#a0d4d1c88a764dbb77fe4a3a8dbc882e3">did_something</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;            cs-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a56d3ce1e78fc2ab0c36f8ec3ff919de7">actions</a>.erase(cs-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a56d3ce1e78fc2ab0c36f8ec3ff919de7">actions</a>.begin() + (i--));</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        }</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    }</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; cs-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a8dab499a1f68902dce2b6f019bde88c2">switches</a>.size(); i++) {</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        <a class="code" href="../../d4/dca/structRTLIL_1_1SwitchRule.html">RTLIL::SwitchRule</a> *sw = cs-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a8dab499a1f68902dce2b6f019bde88c2">switches</a>[i];</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        <span class="keywordflow">if</span> (sw-&gt;<a class="code" href="../../d4/dca/structRTLIL_1_1SwitchRule.html#ad7df507624c435bf6ffc901cd8bff3ad">cases</a>.size() == 0) {</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;            cs-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a8dab499a1f68902dce2b6f019bde88c2">switches</a>.erase(cs-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a8dab499a1f68902dce2b6f019bde88c2">switches</a>.begin() + (i--));</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;            <a class="code" href="../../d5/d72/opt__const_8cc.html#a0d4d1c88a764dbb77fe4a3a8dbc882e3">did_something</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;            <span class="keyword">delete</span> sw;</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;            count++;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (max_depth != 0)</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;            <a class="code" href="../../d4/d5d/proc__clean_8cc.html#a47867c312bfb46d1fb61f1f15ed68097">proc_clean_switch</a>(sw, cs, <a class="code" href="../../d5/d72/opt__const_8cc.html#a0d4d1c88a764dbb77fe4a3a8dbc882e3">did_something</a>, count, max_depth-1);</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    }</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1SwitchRule_html"><div class="ttname"><a href="../../d4/dca/structRTLIL_1_1SwitchRule.html">RTLIL::SwitchRule</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01130">rtlil.h:1130</a></div></div>
<div class="ttc" id="proc__clean_8cc_html_a47867c312bfb46d1fb61f1f15ed68097"><div class="ttname"><a href="../../d4/d5d/proc__clean_8cc.html#a47867c312bfb46d1fb61f1f15ed68097">proc_clean_switch</a></div><div class="ttdeci">YOSYS_NAMESPACE_END USING_YOSYS_NAMESPACE PRIVATE_NAMESPACE_BEGIN void proc_clean_switch(RTLIL::SwitchRule *sw, RTLIL::CaseRule *parent, bool &amp;did_something, int &amp;count, int max_depth)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d5d/proc__clean_8cc_source.html#l00032">proc_clean.cc:32</a></div></div>
<div class="ttc" id="structRTLIL_1_1SwitchRule_html_ad7df507624c435bf6ffc901cd8bff3ad"><div class="ttname"><a href="../../d4/dca/structRTLIL_1_1SwitchRule.html#ad7df507624c435bf6ffc901cd8bff3ad">RTLIL::SwitchRule::cases</a></div><div class="ttdeci">RTLIL_ATTRIBUTE_MEMBERS std::vector&lt; RTLIL::CaseRule * &gt; cases</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01134">rtlil.h:1134</a></div></div>
<div class="ttc" id="opt__const_8cc_html_a0d4d1c88a764dbb77fe4a3a8dbc882e3"><div class="ttname"><a href="../../d5/d72/opt__const_8cc.html#a0d4d1c88a764dbb77fe4a3a8dbc882e3">did_something</a></div><div class="ttdeci">USING_YOSYS_NAMESPACE PRIVATE_NAMESPACE_BEGIN bool did_something</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d72/opt__const_8cc_source.html#l00032">opt_const.cc:32</a></div></div>
<div class="ttc" id="structRTLIL_1_1CaseRule_html_a56d3ce1e78fc2ab0c36f8ec3ff919de7"><div class="ttname"><a href="../../db/d5b/structRTLIL_1_1CaseRule.html#a56d3ce1e78fc2ab0c36f8ec3ff919de7">RTLIL::CaseRule::actions</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigSig &gt; actions</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01120">rtlil.h:1120</a></div></div>
<div class="ttc" id="structRTLIL_1_1CaseRule_html_a8dab499a1f68902dce2b6f019bde88c2"><div class="ttname"><a href="../../db/d5b/structRTLIL_1_1CaseRule.html#a8dab499a1f68902dce2b6f019bde88c2">RTLIL::CaseRule::switches</a></div><div class="ttdeci">std::vector&lt; RTLIL::SwitchRule * &gt; switches</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01121">rtlil.h:1121</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-9" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-9-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-9-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-9-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/dbd/proc__arst_8cc_acde73b38139ce8850675720c84126e23_cgraph.png" border="0" usemap="#dd/dbd/proc__arst_8cc_acde73b38139ce8850675720c84126e23_cgraph" alt=""/></div>
<map name="dd/dbd/proc__arst_8cc_acde73b38139ce8850675720c84126e23_cgraph" id="dd/dbd/proc__arst_8cc_acde73b38139ce8850675720c84126e23_cgraph">
<area shape="rect" id="node2" href="../../d4/d5d/proc__clean_8cc.html#a47867c312bfb46d1fb61f1f15ed68097" title="proc_clean_switch" alt="" coords="173,93,304,120"/><area shape="rect" id="node3" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="353,5,495,32"/><area shape="rect" id="node4" href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207" title="RTLIL::SigSpec::is\l_fully_const" alt="" coords="359,57,489,98"/><area shape="rect" id="node5" href="../../d4/d5d/proc__clean_8cc.html#a2a5daed2a451283f7397ff4a52f6f146" title="proc_clean_case" alt="" coords="364,123,484,149"/></map>
</div>
</p>

<p><div id="dynsection-10" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-10-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-10-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-10-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/dbd/proc__arst_8cc_acde73b38139ce8850675720c84126e23_icgraph.png" border="0" usemap="#dd/dbd/proc__arst_8cc_acde73b38139ce8850675720c84126e23_icgraph" alt=""/></div>
<map name="dd/dbd/proc__arst_8cc_acde73b38139ce8850675720c84126e23_icgraph" id="dd/dbd/proc__arst_8cc_acde73b38139ce8850675720c84126e23_icgraph">
<area shape="rect" id="node2" href="../../dd/dbd/proc__arst_8cc.html#aee820899e80f4d8bd8ec7fc07c47436d" title="eliminate_const" alt="" coords="521,5,634,32"/><area shape="rect" id="node5" href="../../d4/d5d/proc__clean_8cc.html#a47867c312bfb46d1fb61f1f15ed68097" title="proc_clean_switch" alt="" coords="173,31,304,57"/><area shape="rect" id="node7" href="../../d4/d5d/proc__clean_8cc.html#a3ec64c8b80eca95ee9e9b10625d4ba04" title="proc_clean" alt="" coords="535,56,620,83"/><area shape="rect" id="node3" href="../../dd/dbd/proc__arst_8cc.html#a833547f7e18b003d817264fb2d86c66a" title="proc_arst" alt="" coords="726,5,802,32"/><area shape="rect" id="node4" href="../../d5/d70/structProcArstPass.html#a2ec4b40ecee7672fe1221f73cef4148b" title="ProcArstPass::execute" alt="" coords="893,5,1048,32"/><area shape="rect" id="node6" href="../../d4/d5d/proc__clean_8cc.html#a2a5daed2a451283f7397ff4a52f6f146" title="proc_clean_case" alt="" coords="352,31,472,57"/><area shape="rect" id="node8" href="../../d0/d84/structProcCleanPass.html#a732e8b364cab0175685295730f22202f" title="ProcCleanPass::execute" alt="" coords="683,56,845,83"/></map>
</div>
</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="a2c9e876490c1ba1e8a7277054cb2b0f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"> <a class="el" href="../../d5/d70/structProcArstPass.html">ProcArstPass</a>  <a class="el" href="../../d5/d70/structProcArstPass.html">ProcArstPass</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_909ba3c047acf83b28267ff3e9830e84.html">passes</a></li><li class="navelem"><a class="el" href="../../dir_7300d943cafa0fcc2a91d0b438fdeb20.html">proc</a></li><li class="navelem"><a class="el" href="../../dd/dbd/proc__arst_8cc.html">proc_arst.cc</a></li>
    <li class="footer">Generated on Tue Dec 16 2014 13:37:16 for yosys-master by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
