{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "design_1_daq_spy_control_0_1",
    "cell_name": "daq_spy_1/daq_spy_control_0",
    "component_reference": "xilinx.com:module_ref:daq_spy_control:1.0",
    "ip_revision": "1",
    "gen_directory": "../../../../../../wib_zu6cg.gen/sources_1/bd/design_1/ip/design_1_daq_spy_control_0_1",
    "parameters": {
      "component_parameters": {
        "IDLE": [ { "value": "\"000\"", "resolve_type": "user", "format": "bitString", "usage": "all" } ],
        "IDLE_CHECK": [ { "value": "\"001\"", "resolve_type": "user", "format": "bitString", "usage": "all" } ],
        "RECORD": [ { "value": "\"010\"", "resolve_type": "user", "format": "bitString", "usage": "all" } ],
        "LAST": [ { "value": "\"011\"", "resolve_type": "user", "format": "bitString", "usage": "all" } ],
        "FULL": [ { "value": "\"100\"", "resolve_type": "user", "format": "bitString", "usage": "all" } ],
        "FRAME_LNG": [ { "value": "0x001E0", "resolve_type": "user", "format": "bitString", "usage": "all" } ],
        "DT_INTERMEDIATE": [ { "value": "\"00\"", "resolve_type": "user", "format": "bitString", "usage": "all" } ],
        "DT_FIRST": [ { "value": "\"01\"", "resolve_type": "user", "format": "bitString", "usage": "all" } ],
        "DT_LAST": [ { "value": "\"10\"", "resolve_type": "user", "format": "bitString", "usage": "all" } ],
        "DT_IGNORE": [ { "value": "\"11\"", "resolve_type": "user", "format": "bitString", "usage": "all" } ],
        "Component_Name": [ { "value": "design_1_daq_spy_control_0_1", "resolve_type": "user", "usage": "all" } ]
      },
      "model_parameters": {
        "IDLE": [ { "value": "\"000\"", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "IDLE_CHECK": [ { "value": "\"001\"", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "RECORD": [ { "value": "\"010\"", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "LAST": [ { "value": "\"011\"", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "FULL": [ { "value": "\"100\"", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "FRAME_LNG": [ { "value": "0x001E0", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "DT_INTERMEDIATE": [ { "value": "\"00\"", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "DT_FIRST": [ { "value": "\"01\"", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "DT_LAST": [ { "value": "\"10\"", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "DT_IGNORE": [ { "value": "\"11\"", "resolve_type": "generated", "format": "bitString", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "zynquplus" } ],
        "BASE_BOARD_PART": [ { "value": "" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xczu6cg" } ],
        "PACKAGE": [ { "value": "ffvb1156" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-1" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "E" } ],
        "USE_RDI_CUSTOMIZATION": [ { "value": "TRUE" } ],
        "USE_RDI_GENERATION": [ { "value": "TRUE" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "1" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../wib_zu6cg.gen/sources_1/bd/design_1/ip/design_1_daq_spy_control_0_1" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2022.2.2" } ],
        "SYNTHESISFLOW": [ { "value": "OOC_HIERARCHICAL" } ]
      }
    },
    "boundary": {
      "ports": {
        "daq_stream": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "daq_stream_k": [ { "direction": "in", "size_left": "3", "size_right": "0" } ],
        "daq_data_type": [ { "direction": "in", "size_left": "1", "size_right": "0" } ],
        "daq_clk": [ { "direction": "in" } ],
        "bram_addr": [ { "direction": "out", "size_left": "19", "size_right": "0" } ],
        "bram_clk": [ { "direction": "out" } ],
        "bram_din": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "bram_en": [ { "direction": "out" } ],
        "bram_rst": [ { "direction": "out" } ],
        "bram_we": [ { "direction": "out", "size_left": "3", "size_right": "0" } ],
        "time_stamp": [ { "direction": "in", "size_left": "63", "size_right": "0" } ],
        "clk65p5": [ { "direction": "in" } ],
        "reset": [ { "direction": "in" } ],
        "full": [ { "direction": "out" } ],
        "state": [ { "direction": "out", "size_left": "2", "size_right": "0" } ],
        "trigger": [ { "direction": "in" } ],
        "rec_time": [ { "direction": "in", "size_left": "17", "size_right": "0" } ]
      },
      "interfaces": {
        "bram_rst": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "master",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "bram_rst" } ]
          }
        },
        "reset": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "reset" } ]
          }
        },
        "bram_clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "master",
          "parameters": {
            "ASSOCIATED_RESET": [ { "value": "bram_rst", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "100000000", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "design_1_daq_spy_control_0_1_bram_clk", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "bram_clk" } ]
          }
        },
        "daq_clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_RESET": [ { "value": "reset", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "62500000", "value_src": "user_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_src": "default_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "design_1_ddi_clk", "value_src": "default_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "daq_clk" } ]
          }
        }
      }
    }
  }
}