// Seed: 749089923
module module_0 (
    input  wire id_0,
    input  tri  id_1,
    output tri1 id_2,
    output tri1 id_3
);
  wire id_5;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input uwire id_2,
    output uwire id_3,
    output uwire id_4,
    input tri id_5,
    input tri id_6,
    output tri id_7,
    input supply0 id_8,
    input uwire id_9,
    input wand id_10,
    output supply0 id_11,
    output supply0 id_12,
    input supply1 id_13
);
  wire id_15;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_4,
      id_4
  );
  wire id_16;
  id_17(
      .id_0(1), .id_1(1), .id_2(1'b0), .id_3()
  );
  wire id_18;
  assign id_12 = 1'b0;
endmodule
