<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <header>
    <!-- ISE source project file created by Project Navigator.             -->
    <!--                                                                   -->
    <!-- This file contains project source information including a list of -->
    <!-- project source files, project and process properties.  This file, -->
    <!-- along with the project source files, is sufficient to open and    -->
    <!-- implement in ISE Project Navigator.                               -->
    <!--                                                                   -->
    <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->
  </header>

  <version xil_pn:ise_version="13.1" xil_pn:schema_version="2"/>

  <files>
    <file xil_pn:name="endpoint_blk_plus_v1_14/example_design/EP_MEM.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="1"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="1"/>
      <association xil_pn:name="PostMapSimulation" xil_pn:seqID="1"/>
      <association xil_pn:name="PostRouteSimulation" xil_pn:seqID="1"/>
      <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="1"/>
    </file>
    <file xil_pn:name="endpoint_blk_plus_v1_14/example_design/pci_exp_64b_app.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="2"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="2"/>
      <association xil_pn:name="PostMapSimulation" xil_pn:seqID="2"/>
      <association xil_pn:name="PostRouteSimulation" xil_pn:seqID="2"/>
      <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="2"/>
    </file>
    <file xil_pn:name="endpoint_blk_plus_v1_14/example_design/PIO_64_RX_ENGINE.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="3"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="3"/>
      <association xil_pn:name="PostMapSimulation" xil_pn:seqID="3"/>
      <association xil_pn:name="PostRouteSimulation" xil_pn:seqID="3"/>
      <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="3"/>
    </file>
    <file xil_pn:name="endpoint_blk_plus_v1_14/example_design/PIO_64_TX_ENGINE.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="4"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="4"/>
      <association xil_pn:name="PostMapSimulation" xil_pn:seqID="4"/>
      <association xil_pn:name="PostRouteSimulation" xil_pn:seqID="4"/>
      <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="4"/>
    </file>
    <file xil_pn:name="endpoint_blk_plus_v1_14/example_design/PIO_64.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="5"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="5"/>
      <association xil_pn:name="PostMapSimulation" xil_pn:seqID="5"/>
      <association xil_pn:name="PostRouteSimulation" xil_pn:seqID="5"/>
      <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="5"/>
    </file>
    <file xil_pn:name="endpoint_blk_plus_v1_14/example_design/PIO_EP_MEM_ACCESS.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="6"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="6"/>
      <association xil_pn:name="PostMapSimulation" xil_pn:seqID="6"/>
      <association xil_pn:name="PostRouteSimulation" xil_pn:seqID="6"/>
      <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="6"/>
    </file>
    <file xil_pn:name="endpoint_blk_plus_v1_14/example_design/PIO_EP.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="7"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="7"/>
      <association xil_pn:name="PostMapSimulation" xil_pn:seqID="7"/>
      <association xil_pn:name="PostRouteSimulation" xil_pn:seqID="7"/>
      <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="7"/>
    </file>
    <file xil_pn:name="endpoint_blk_plus_v1_14/example_design/PIO_TO_CTRL.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="8"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="8"/>
      <association xil_pn:name="PostMapSimulation" xil_pn:seqID="8"/>
      <association xil_pn:name="PostRouteSimulation" xil_pn:seqID="8"/>
      <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="8"/>
    </file>
    <file xil_pn:name="endpoint_blk_plus_v1_14/example_design/PIO.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="9"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="9"/>
      <association xil_pn:name="PostMapSimulation" xil_pn:seqID="9"/>
      <association xil_pn:name="PostRouteSimulation" xil_pn:seqID="9"/>
      <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="9"/>
    </file>
    <file xil_pn:name="endpoint_blk_plus_v1_14/example_design/xilinx_pci_exp_1_lane_ep_product.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="10"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="10"/>
      <association xil_pn:name="PostMapSimulation" xil_pn:seqID="10"/>
      <association xil_pn:name="PostRouteSimulation" xil_pn:seqID="10"/>
      <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="10"/>
    </file>
    <file xil_pn:name="endpoint_blk_plus_v1_14/example_design/xilinx_pci_exp_ep.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="11"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="11"/>
      <association xil_pn:name="PostMapSimulation" xil_pn:seqID="11"/>
      <association xil_pn:name="PostRouteSimulation" xil_pn:seqID="11"/>
      <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="11"/>
    </file>
    <file xil_pn:name="endpoint_blk_plus_v1_14/example_design/pci_exp_1_lane_64b_ep.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="12"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="12"/>
      <association xil_pn:name="PostMapSimulation" xil_pn:seqID="12"/>
      <association xil_pn:name="PostRouteSimulation" xil_pn:seqID="12"/>
      <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="12"/>
    </file>
    <file xil_pn:name="endpoint_blk_plus_v1_14/simulation/board_common.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="13"/>
      <association xil_pn:name="PostMapSimulation" xil_pn:seqID="13"/>
      <association xil_pn:name="PostRouteSimulation" xil_pn:seqID="13"/>
      <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="13"/>
    </file>
    <file xil_pn:name="endpoint_blk_plus_v1_14/simulation/board.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="14"/>
      <association xil_pn:name="PostMapSimulation" xil_pn:seqID="14"/>
      <association xil_pn:name="PostRouteSimulation" xil_pn:seqID="14"/>
      <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="14"/>
    </file>
    <file xil_pn:name="endpoint_blk_plus_v1_14/simulation/sys_clk_gen_ds.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="15"/>
      <association xil_pn:name="PostMapSimulation" xil_pn:seqID="15"/>
      <association xil_pn:name="PostRouteSimulation" xil_pn:seqID="15"/>
      <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="15"/>
    </file>
    <file xil_pn:name="endpoint_blk_plus_v1_14/simulation/sys_clk_gen.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="16"/>
      <association xil_pn:name="PostMapSimulation" xil_pn:seqID="16"/>
      <association xil_pn:name="PostRouteSimulation" xil_pn:seqID="16"/>
      <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="16"/>
    </file>
    <file xil_pn:name="endpoint_blk_plus_v1_14/simulation/tests/pio_tests.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="17"/>
      <association xil_pn:name="PostMapSimulation" xil_pn:seqID="17"/>
      <association xil_pn:name="PostRouteSimulation" xil_pn:seqID="17"/>
      <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="17"/>
    </file>
    <file xil_pn:name="endpoint_blk_plus_v1_14/simulation/tests/sample_tests1.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="18"/>
      <association xil_pn:name="PostMapSimulation" xil_pn:seqID="18"/>
      <association xil_pn:name="PostRouteSimulation" xil_pn:seqID="18"/>
      <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="18"/>
    </file>
    <file xil_pn:name="endpoint_blk_plus_v1_14/simulation/tests/tests.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="19"/>
      <association xil_pn:name="PostMapSimulation" xil_pn:seqID="19"/>
      <association xil_pn:name="PostRouteSimulation" xil_pn:seqID="19"/>
      <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="19"/>
    </file>
    <file xil_pn:name="endpoint_blk_plus_v1_14/simulation/dsport/gtx_tx_sync_rate_v6.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="20"/>
      <association xil_pn:name="PostMapSimulation" xil_pn:seqID="20"/>
      <association xil_pn:name="PostRouteSimulation" xil_pn:seqID="20"/>
      <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="20"/>
    </file>
    <file xil_pn:name="endpoint_blk_plus_v1_14/simulation/dsport/gtx_wrapper_v6.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="21"/>
      <association xil_pn:name="PostMapSimulation" xil_pn:seqID="21"/>
      <association xil_pn:name="PostRouteSimulation" xil_pn:seqID="21"/>
      <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="21"/>
    </file>
    <file xil_pn:name="endpoint_blk_plus_v1_14/simulation/dsport/pcie_gtx_v6.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="22"/>
      <association xil_pn:name="PostMapSimulation" xil_pn:seqID="22"/>
      <association xil_pn:name="PostRouteSimulation" xil_pn:seqID="22"/>
      <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="22"/>
    </file>
    <file xil_pn:name="endpoint_blk_plus_v1_14/simulation/dsport/pcie_bram_v6.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="23"/>
      <association xil_pn:name="PostMapSimulation" xil_pn:seqID="23"/>
      <association xil_pn:name="PostRouteSimulation" xil_pn:seqID="23"/>
      <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="23"/>
    </file>
    <file xil_pn:name="endpoint_blk_plus_v1_14/simulation/dsport/pcie_brams_v6.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="24"/>
      <association xil_pn:name="PostMapSimulation" xil_pn:seqID="24"/>
      <association xil_pn:name="PostRouteSimulation" xil_pn:seqID="24"/>
      <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="24"/>
    </file>
    <file xil_pn:name="endpoint_blk_plus_v1_14/simulation/dsport/pcie_bram_top_v6.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="25"/>
      <association xil_pn:name="PostMapSimulation" xil_pn:seqID="25"/>
      <association xil_pn:name="PostRouteSimulation" xil_pn:seqID="25"/>
      <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="25"/>
    </file>
    <file xil_pn:name="endpoint_blk_plus_v1_14/simulation/dsport/pcie_pipe_v6.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="26"/>
      <association xil_pn:name="PostMapSimulation" xil_pn:seqID="26"/>
      <association xil_pn:name="PostRouteSimulation" xil_pn:seqID="26"/>
      <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="26"/>
    </file>
    <file xil_pn:name="endpoint_blk_plus_v1_14/simulation/dsport/pcie_pipe_misc_v6.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="27"/>
      <association xil_pn:name="PostMapSimulation" xil_pn:seqID="27"/>
      <association xil_pn:name="PostRouteSimulation" xil_pn:seqID="27"/>
      <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="27"/>
    </file>
    <file xil_pn:name="endpoint_blk_plus_v1_14/simulation/dsport/pcie_pipe_lane_v6.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="28"/>
      <association xil_pn:name="PostMapSimulation" xil_pn:seqID="28"/>
      <association xil_pn:name="PostRouteSimulation" xil_pn:seqID="28"/>
      <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="28"/>
    </file>
    <file xil_pn:name="endpoint_blk_plus_v1_14/simulation/dsport/pcie_clocking_v6.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="29"/>
      <association xil_pn:name="PostMapSimulation" xil_pn:seqID="29"/>
      <association xil_pn:name="PostRouteSimulation" xil_pn:seqID="29"/>
      <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="29"/>
    </file>
    <file xil_pn:name="endpoint_blk_plus_v1_14/simulation/dsport/pcie_reset_delay_v6.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="30"/>
      <association xil_pn:name="PostMapSimulation" xil_pn:seqID="30"/>
      <association xil_pn:name="PostRouteSimulation" xil_pn:seqID="30"/>
      <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="30"/>
    </file>
    <file xil_pn:name="endpoint_blk_plus_v1_14/simulation/dsport/pci_exp_usrapp_pl.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="31"/>
      <association xil_pn:name="PostMapSimulation" xil_pn:seqID="31"/>
      <association xil_pn:name="PostRouteSimulation" xil_pn:seqID="31"/>
      <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="31"/>
    </file>
    <file xil_pn:name="endpoint_blk_plus_v1_14/simulation/dsport/pci_exp_expect_tasks.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="32"/>
      <association xil_pn:name="PostMapSimulation" xil_pn:seqID="32"/>
      <association xil_pn:name="PostRouteSimulation" xil_pn:seqID="32"/>
      <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="32"/>
    </file>
    <file xil_pn:name="endpoint_blk_plus_v1_14/simulation/dsport/pci_exp_usrapp_com.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="33"/>
      <association xil_pn:name="PostMapSimulation" xil_pn:seqID="33"/>
      <association xil_pn:name="PostRouteSimulation" xil_pn:seqID="33"/>
      <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="33"/>
    </file>
    <file xil_pn:name="endpoint_blk_plus_v1_14/simulation/dsport/pcie_2_0_rport_v6.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="34"/>
      <association xil_pn:name="PostMapSimulation" xil_pn:seqID="34"/>
      <association xil_pn:name="PostRouteSimulation" xil_pn:seqID="34"/>
      <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="34"/>
    </file>
    <file xil_pn:name="endpoint_blk_plus_v1_14/simulation/dsport/xilinx_pcie_2_0_rport_v6.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="35"/>
      <association xil_pn:name="PostMapSimulation" xil_pn:seqID="35"/>
      <association xil_pn:name="PostRouteSimulation" xil_pn:seqID="35"/>
      <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="35"/>
    </file>
    <file xil_pn:name="endpoint_blk_plus_v1_14/simulation/dsport/pci_exp_usrapp_tx.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="36"/>
      <association xil_pn:name="PostMapSimulation" xil_pn:seqID="36"/>
      <association xil_pn:name="PostRouteSimulation" xil_pn:seqID="36"/>
      <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="36"/>
    </file>
    <file xil_pn:name="endpoint_blk_plus_v1_14/simulation/dsport/pci_exp_usrapp_rx.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="37"/>
      <association xil_pn:name="PostMapSimulation" xil_pn:seqID="37"/>
      <association xil_pn:name="PostRouteSimulation" xil_pn:seqID="37"/>
      <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="37"/>
    </file>
    <file xil_pn:name="endpoint_blk_plus_v1_14/simulation/dsport/pci_exp_usrapp_cfg.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="38"/>
      <association xil_pn:name="PostMapSimulation" xil_pn:seqID="38"/>
      <association xil_pn:name="PostRouteSimulation" xil_pn:seqID="38"/>
      <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="38"/>
    </file>
    <file xil_pn:name="endpoint_blk_plus_v1_14/example_design/xilinx_pci_exp_blk_plus_1_lane_ep_xc5vlx20t-ff323-1.ucf" xil_pn:type="FILE_UCF">
      <association xil_pn:name="Implementation" xil_pn:seqID="39"/>
    </file>
    <file xil_pn:name="endpoint_blk_plus_v1_14/source/cmm_errman_nfl.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="60"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="60"/>
      <association xil_pn:name="PostMapSimulation" xil_pn:seqID="60"/>
      <association xil_pn:name="PostRouteSimulation" xil_pn:seqID="60"/>
      <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="60"/>
    </file>
    <file xil_pn:name="endpoint_blk_plus_v1_14/source/cmm_errman_cnt_nfl_en.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="64"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="64"/>
      <association xil_pn:name="PostMapSimulation" xil_pn:seqID="64"/>
      <association xil_pn:name="PostRouteSimulation" xil_pn:seqID="64"/>
      <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="64"/>
    </file>
    <file xil_pn:name="endpoint_blk_plus_v1_14/source/use_newinterrupt.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="84"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="84"/>
      <association xil_pn:name="PostMapSimulation" xil_pn:seqID="84"/>
      <association xil_pn:name="PostRouteSimulation" xil_pn:seqID="84"/>
      <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="84"/>
    </file>
  </files>

  <properties>
    <property xil_pn:name="Auto Implementation Top" xil_pn:value="false" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Device" xil_pn:value="xc5vlx20t" xil_pn:valueState="default"/>
    <property xil_pn:name="Device Family" xil_pn:value="Virtex5" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Implementation Stop View" xil_pn:value="PreSynthesis" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Implementation Top" xil_pn:value="Module|endpoint_blk_plus_v1_14" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Implementation Top File" xil_pn:value="endpoint_blk_plus_v1_14/example_design/pci_exp_1_lane_64b_ep.v" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Implementation Top Instance Path" xil_pn:value="/xilinx_pci_exp_ep/ep" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Package" xil_pn:value="ff323" xil_pn:valueState="default"/>
    <property xil_pn:name="Preferred Language" xil_pn:value="Verilog" xil_pn:valueState="default"/>
    <property xil_pn:name="Project Generator" xil_pn:value="CoreGen" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Property Specification in Project File" xil_pn:value="Store all values" xil_pn:valueState="default"/>
    <property xil_pn:name="Simulator" xil_pn:value="ISim (VHDL/Verilog)" xil_pn:valueState="default"/>
    <property xil_pn:name="Speed Grade" xil_pn:value="-1" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Synthesis Tool" xil_pn:value="XST (VHDL/Verilog)" xil_pn:valueState="default"/>
    <property xil_pn:name="Top-Level Source Type" xil_pn:value="HDL" xil_pn:valueState="default"/>
    <property xil_pn:name="Working Directory" xil_pn:value="." xil_pn:valueState="non-default"/>
    <!--                                                                                  -->
    <!-- The following properties are for internal use only. These should not be modified.-->
    <!--                                                                                  -->
    <property xil_pn:name="PROP_DesignName" xil_pn:value="endpoint_blk_plus_v1_14" xil_pn:valueState="non-default"/>
    <property xil_pn:name="PROP_DevFamilyPMName" xil_pn:value="virtex5" xil_pn:valueState="default"/>
    <property xil_pn:name="PROP_intProjectCreationTimestamp" xil_pn:value="2012-07-09T21:34:34" xil_pn:valueState="non-default"/>
    <property xil_pn:name="PROP_intWbtProjectID" xil_pn:value="BC1883A619A843469CC0D7F72B7FE1EE" xil_pn:valueState="non-default"/>
    <property xil_pn:name="PROP_intWorkingDirLocWRTProjDir" xil_pn:value="Same" xil_pn:valueState="non-default"/>
    <property xil_pn:name="PROP_intWorkingDirUsed" xil_pn:value="No" xil_pn:valueState="non-default"/>
  </properties>

  <bindings>
    <binding xil_pn:location="/endpoint_blk_plus_v1_14" xil_pn:name="endpoint_blk_plus_v1_14/example_design/xilinx_pci_exp_blk_plus_1_lane_ep_xc5vlx20t-ff323-1.ucf"/>
  </bindings>

  <libraries/>

  <autoManagedFiles>
    <!-- The following files are identified by `include statements in verilog -->
    <!-- source files and are automatically managed by Project Navigator.     -->
    <!--                                                                      -->
    <!-- Do not hand-edit this section, as it will be overwritten when the    -->
    <!-- project is analyzed based on files automatically identified as       -->
    <!-- include files.                                                       -->
  </autoManagedFiles>

</project>
