Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Sun Feb 14 17:26:50 2016
| Host         : PerkWinMini running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file camera2640_module_v1_0_control_sets_placed.rpt
| Design       : camera2640_module_v1_0
| Device       : xc7z020
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    13 |
| Minimum Number of register sites lost to control set restrictions |    61 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            4 |
| No           | No                    | Yes                    |              46 |           23 |
| No           | Yes                   | No                     |              13 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             121 |           33 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|      Clock Signal      |                                                                      Enable Signal                                                                      |                                                                           Set/Reset Signal                                                                           | Slice Load Count | Bel Load Count |
+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  pclk_IBUF_BUFG        |                                                                                                                                                         | camera2640_module_v1_0_M_AXIS_1/camera2640_1/U1_CAPTURE_FRAME/U4_FRAME_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                  |                1 |              1 |
|  pclk_IBUF_BUFG        |                                                                                                                                                         | camera2640_module_v1_0_M_AXIS_1/camera2640_1/U1_CAPTURE_FRAME/U4_FRAME_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                       |                1 |              1 |
|  pclk_IBUF_BUFG        |                                                                                                                                                         | camera2640_module_v1_0_M_AXIS_1/camera2640_1/U1_CAPTURE_FRAME/U4_FRAME_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0 |                1 |              1 |
|  m_axis_aclk_IBUF_BUFG |                                                                                                                                                         | camera2640_module_v1_0_M_AXIS_1/camera2640_1/U1_CAPTURE_FRAME/U4_FRAME_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                  |                1 |              1 |
|  m_axis_aclk_IBUF_BUFG |                                                                                                                                                         | camera2640_module_v1_0_M_AXIS_1/camera2640_1/U1_CAPTURE_FRAME/U4_FRAME_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 |                1 |              1 |
|  pclk_IBUF_BUFG        |                                                                                                                                                         |                                                                                                                                                                      |                1 |              2 |
|  pclk_IBUF_BUFG        |                                                                                                                                                         | camera2640_module_v1_0_M_AXIS_1/camera2640_1/U0_CAMERA2640_INIT/U1_I2C_MASTER/scl_cnt_reg[0]_0                                                                       |                2 |              5 |
|  m_axis_aclk_IBUF_BUFG |                                                                                                                                                         |                                                                                                                                                                      |                3 |              5 |
|  m_axis_aclk_IBUF_BUFG | camera2640_module_v1_0_M_AXIS_1/camera2640_1/U0_CAMERA2640_INIT/rom_addr                                                                                | camera2640_module_v1_0_M_AXIS_1/camera2640_1/U0_CAMERA2640_INIT/U1_I2C_MASTER/scl_cnt_reg[0]_0                                                                       |                5 |             16 |
|  m_axis_aclk_IBUF_BUFG | camera2640_module_v1_0_M_AXIS_1/camera2640_1/U0_CAMERA2640_INIT/U1_I2C_MASTER/sda_b_cat[21]_i_1_n_0                                                     | camera2640_module_v1_0_M_AXIS_1/camera2640_1/U0_CAMERA2640_INIT/U1_I2C_MASTER/scl_cnt_reg[0]_0                                                                       |               10 |             17 |
|  m_axis_aclk_IBUF_BUFG | camera2640_module_v1_0_M_AXIS_1/camera2640_1/U0_CAMERA2640_INIT/U1_I2C_MASTER/scl_cnt[0]_i_1_n_0                                                        | camera2640_module_v1_0_M_AXIS_1/camera2640_1/U0_CAMERA2640_INIT/U1_I2C_MASTER/scl_cnt_reg[0]_0                                                                       |                8 |             32 |
|  m_axis_aclk_IBUF_BUFG |                                                                                                                                                         | camera2640_module_v1_0_M_AXIS_1/camera2640_1/U0_CAMERA2640_INIT/U1_I2C_MASTER/scl_cnt_reg[0]_0                                                                       |               22 |             49 |
|  pclk_IBUF_BUFG        | camera2640_module_v1_0_M_AXIS_1/camera2640_1/U1_CAPTURE_FRAME/U4_FRAME_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/sel | camera2640_module_v1_0_M_AXIS_1/camera2640_1/U1_CAPTURE_FRAME/U4_FRAME_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                         |               10 |             56 |
+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


