$date
	Sun May 08 17:19:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_tb $end
$var wire 8 ! out1 [7:0] $end
$var reg 8 " in1 [7:0] $end
$var reg 8 # in2 [7:0] $end
$var reg 1 $ sel $end
$scope module imm $end
$var wire 8 % inA [7:0] $end
$var wire 8 & inB [7:0] $end
$var wire 1 $ sel $end
$var reg 8 ' out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 '
b11 &
b10 %
0$
b11 #
b10 "
b11 !
$end
#10
b10 !
b10 '
1$
#20
b11 !
b11 '
0$
