{"Source Block": ["zipcpu/rtl/core/dcache.v@302:312@HdlStmProcess", "\tinitial\tr_wb_cyc_gbl = 0;\n\tinitial\tr_wb_cyc_lcl = 0;\n\tinitial\to_wb_stb_gbl = 0;\n\tinitial\to_wb_stb_lcl = 0;\n\tinitial\tc_v = 0;\n\tinitial\tcyc = 0;\n\tinitial\tc_wr = 0;\n\tinitial\tstate = `DC_IDLE;\n\talways @(posedge i_clk)\n\tif (i_reset)\n\tbegin\n"], "Clone Blocks": [["zipcpu/rtl/core/pipemem.v@161:171", "\tassign\tgbl_stb = ((!lcl_bus)||(!WITH_LOCAL_BUS))&&(!misaligned);\n\t\t\t//= ((i_addr[31:8]!=24'hc00000)||(i_addr[7:5]!=3'h0));\n\n\tinitial\tcyc = 0;\n\tinitial\tr_wb_cyc_lcl = 0;\n\tinitial\tr_wb_cyc_gbl = 0;\n\tinitial\to_wb_stb_lcl = 0;\n\tinitial\to_wb_stb_gbl = 0;\n\talways @(posedge i_clk)\n\t\tif (i_reset)\n\t\tbegin\n"], ["zipcpu/rtl/core/dcache.v@300:310", "\treg\t[(CS-1):0]\twr_addr;\n\n\tinitial\tr_wb_cyc_gbl = 0;\n\tinitial\tr_wb_cyc_lcl = 0;\n\tinitial\to_wb_stb_gbl = 0;\n\tinitial\to_wb_stb_lcl = 0;\n\tinitial\tc_v = 0;\n\tinitial\tcyc = 0;\n\tinitial\tc_wr = 0;\n\tinitial\tstate = `DC_IDLE;\n\talways @(posedge i_clk)\n"], ["zipcpu/rtl/core/dcache.v@301:311", "\n\tinitial\tr_wb_cyc_gbl = 0;\n\tinitial\tr_wb_cyc_lcl = 0;\n\tinitial\to_wb_stb_gbl = 0;\n\tinitial\to_wb_stb_lcl = 0;\n\tinitial\tc_v = 0;\n\tinitial\tcyc = 0;\n\tinitial\tc_wr = 0;\n\tinitial\tstate = `DC_IDLE;\n\talways @(posedge i_clk)\n\tif (i_reset)\n"], ["zipcpu/rtl/core/pipemem.v@160:170", "\tassign\tlcl_stb = (lcl_bus)&&(!misaligned);\n\tassign\tgbl_stb = ((!lcl_bus)||(!WITH_LOCAL_BUS))&&(!misaligned);\n\t\t\t//= ((i_addr[31:8]!=24'hc00000)||(i_addr[7:5]!=3'h0));\n\n\tinitial\tcyc = 0;\n\tinitial\tr_wb_cyc_lcl = 0;\n\tinitial\tr_wb_cyc_gbl = 0;\n\tinitial\to_wb_stb_lcl = 0;\n\tinitial\to_wb_stb_gbl = 0;\n\talways @(posedge i_clk)\n\t\tif (i_reset)\n"], ["zipcpu/rtl/core/pipemem.v@163:173", "\n\tinitial\tcyc = 0;\n\tinitial\tr_wb_cyc_lcl = 0;\n\tinitial\tr_wb_cyc_gbl = 0;\n\tinitial\to_wb_stb_lcl = 0;\n\tinitial\to_wb_stb_gbl = 0;\n\talways @(posedge i_clk)\n\t\tif (i_reset)\n\t\tbegin\n\t\t\tr_wb_cyc_gbl <= 1'b0;\n\t\t\tr_wb_cyc_lcl <= 1'b0;\n"], ["zipcpu/rtl/core/dcache.v@299:309", "\n\treg\t[(CS-1):0]\twr_addr;\n\n\tinitial\tr_wb_cyc_gbl = 0;\n\tinitial\tr_wb_cyc_lcl = 0;\n\tinitial\to_wb_stb_gbl = 0;\n\tinitial\to_wb_stb_lcl = 0;\n\tinitial\tc_v = 0;\n\tinitial\tcyc = 0;\n\tinitial\tc_wr = 0;\n\tinitial\tstate = `DC_IDLE;\n"], ["zipcpu/rtl/core/pipemem.v@162:172", "\t\t\t//= ((i_addr[31:8]!=24'hc00000)||(i_addr[7:5]!=3'h0));\n\n\tinitial\tcyc = 0;\n\tinitial\tr_wb_cyc_lcl = 0;\n\tinitial\tr_wb_cyc_gbl = 0;\n\tinitial\to_wb_stb_lcl = 0;\n\tinitial\to_wb_stb_gbl = 0;\n\talways @(posedge i_clk)\n\t\tif (i_reset)\n\t\tbegin\n\t\t\tr_wb_cyc_gbl <= 1'b0;\n"], ["zipcpu/rtl/core/dcache.v@297:307", "\n\treg\t[1:0]\tstate;\n\n\treg\t[(CS-1):0]\twr_addr;\n\n\tinitial\tr_wb_cyc_gbl = 0;\n\tinitial\tr_wb_cyc_lcl = 0;\n\tinitial\to_wb_stb_gbl = 0;\n\tinitial\to_wb_stb_lcl = 0;\n\tinitial\tc_v = 0;\n\tinitial\tcyc = 0;\n"], ["zipcpu/rtl/core/dcache.v@298:308", "\treg\t[1:0]\tstate;\n\n\treg\t[(CS-1):0]\twr_addr;\n\n\tinitial\tr_wb_cyc_gbl = 0;\n\tinitial\tr_wb_cyc_lcl = 0;\n\tinitial\to_wb_stb_gbl = 0;\n\tinitial\to_wb_stb_lcl = 0;\n\tinitial\tc_v = 0;\n\tinitial\tcyc = 0;\n\tinitial\tc_wr = 0;\n"], ["zipcpu/rtl/core/dcache.v@303:313", "\tinitial\tr_wb_cyc_lcl = 0;\n\tinitial\to_wb_stb_gbl = 0;\n\tinitial\to_wb_stb_lcl = 0;\n\tinitial\tc_v = 0;\n\tinitial\tcyc = 0;\n\tinitial\tc_wr = 0;\n\tinitial\tstate = `DC_IDLE;\n\talways @(posedge i_clk)\n\tif (i_reset)\n\tbegin\n\t\tc_v <= 0;\n"]], "Diff Content": {"Delete": [], "Add": [[307, "\tinitial\tstb = 0;\n"]]}}