$date
  Wed Dec 17 16:05:16 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_clb $end
$var reg 1 ! in0 $end
$var reg 1 " in1 $end
$var reg 1 # in2 $end
$var reg 1 $ in3 $end
$var reg 1 % clk $end
$var reg 1 & ce $end
$var reg 1 ' sel0 $end
$var reg 1 ( sel1 $end
$var reg 1 ) regsel $end
$var reg 1 * clb_out $end
$scope module uut $end
$var reg 1 + in0 $end
$var reg 1 , in1 $end
$var reg 1 - in2 $end
$var reg 1 . in3 $end
$var reg 1 / clk $end
$var reg 1 0 ce $end
$var reg 1 1 sel0 $end
$var reg 1 2 sel1 $end
$var reg 1 3 regsel $end
$var reg 1 4 clb_out $end
$var reg 2 5 sel[1:0] $end
$var reg 1 6 lut_in $end
$var reg 1 7 lut_out $end
$var reg 1 8 reg_out $end
$var reg 1 9 mux_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
b00 5
06
07
U8
09
#5000000
1%
1/
#10000000
0%
0/
#15000000
1%
1/
#20000000
1!
0%
1&
1*
1+
0/
10
14
16
17
19
#25000000
1%
1/
18
#30000000
0%
0/
#35000000
1%
1/
#40000000
0%
1'
0*
0/
11
04
b01 5
06
07
09
#45000000
1%
1/
08
#50000000
0%
0/
#55000000
1%
1/
#60000000
1$
0%
1(
1*
1.
0/
12
14
b11 5
16
17
19
#65000000
1%
1/
18
#70000000
0%
0/
#75000000
1%
1/
#80000000
0!
1"
1#
0%
0'
0(
1)
0+
1,
1-
0/
01
02
13
b00 5
06
#85000000
1%
1/
#90000000
0%
0/
#95000000
1%
1/
#100000000
0%
0/
#105000000
1%
1/
#110000000
0"
0#
0%
0,
0-
0/
07
#115000000
1%
0*
1/
04
08
09
#120000000
0%
0/
#125000000
1%
1/
#130000000
0%
0/
#135000000
1%
1/
#140000000
1!
0%
0&
1+
0/
00
16
17
#145000000
1%
1/
#150000000
0%
0/
#155000000
1%
1/
#160000000
0%
0/
#165000000
1%
1/
#170000000
0%
0/
#175000000
1%
1/
#180000000
0%
0/
#185000000
1%
1/
#190000000
0%
0/
#195000000
1%
1/
#200000000
0%
0/
#205000000
1%
1/
#210000000
0%
0/
#215000000
1%
1/
