DEFINED_PHASES=-
DESCRIPTION=Verilog compiler and simulator
EAPI=7
HOMEPAGE=http://www.veripool.org/wiki/verilator
IUSE=doc
KEYWORDS=~amd64 ~x86
LICENSE=|| ( Artistic-2 LGPL-3 )
SLOT=0
SRC_URI=http://www.veripool.org/ftp/verilator-4.014.tgz
_eclasses_=multilib	ba693a7065ee4edc78b3ea02a015bcad	toolchain-funcs	d3e75048a89c0445838d2f44e5c65d97
_md5_=51be67e3193411a5c3985abdd9124b71
