<?xml version="1" encoding="UTF-8"?>
<!DOCTYPE gowin-fpga-project>
<Project>
    <Template>FPGA</Template>
    <Version>5</Version>
    <Device name="GW2A-18" pn="GW2A-LV18PG256C8/I7">gw2a18-002</Device>
    <FileList>
        <File path="src/ddr_clocking.v" type="file.verilog" enable="1"/>
        <File path="src/defines.v" type="file.verilog" enable="1"/>
        <File path="src/pll_ddr1/pll_ddr1.v" type="file.verilog" enable="1"/>
        <File path="src/pll_ddr2/pll_ddr2.v" type="file.verilog" enable="1"/>
        <File path="src/top.v" type="file.verilog" enable="1"/>
        <File path="src/test.cst" type="file.cst" enable="1"/>
    </FileList>
</Project>
