defstar {
	name { xx73 }
	domain {VHDLB}
	desc {
JK Flip-Flop with clock and clear inputs, Q and /Q outputs.
	}
        version { @(#)VHDLBxx73.pl	1.5 3/2/95 }
	author { Edward A. Lee }
	copyright {
Copyright (c) 1990-1996 The Regents of the University of California.
All rights reserved.
See the file $PTOLEMY/copyright for copyright notice,
limitation of liability, and disclaimer of warranty provisions.
	}
	location { VHDLB main library }
	input {
		name { J }
		type { int }
	}
	input {
		name { K }
		type { int }
	}
	input {
		name { clock }
		type { int }
	}
	input {
		name { notClr }
		type { int }
	}
	output {
		name { Q }
		type { int }
	}
	output {
		name { notQ }
		type { int }
	}
        defstate {
                name { delay }
                type { int }
                default { 1 }
                desc { The propagation delay, in nsec }
        }
	go {
	}
}
