Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /opt/Xilinx/Projects/HDMI_Rotator/project/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_hdmi_out_0_wrapper_xst.prj"
Verilog Include Directory          : {"/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc6slx45csg324-2
Output File Name                   : "../implementation/system_hdmi_out_0_wrapper.ngc"

---- Source Options
Top Module Name                    : system_hdmi_out_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/DRAM16XN.v" into library hdmi_out_v1_00_a
Parsing module <DRAM16XN>.
Analyzing Verilog file "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/convert_30to15_fifo.v" into library hdmi_out_v1_00_a
Parsing module <convert_30to15_fifo>.
Analyzing Verilog file "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/encode.v" into library hdmi_out_v1_00_a
Parsing module <encode>.
Analyzing Verilog file "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/decode.v" into library hdmi_out_v1_00_a
Parsing module <decode>.
Analyzing Verilog file "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/serdes_1_to_5_diff_data.v" into library hdmi_out_v1_00_a
Parsing module <serdes_1_to_5_diff_data>.
Analyzing Verilog file "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/serdes_n_to_1.v" into library hdmi_out_v1_00_a
Parsing module <serdes_n_to_1>.
Analyzing Verilog file "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/dvi_encoder.v" into library hdmi_out_v1_00_a
Parsing module <dvi_encoder>.
Analyzing Verilog file "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/dvi_decoder.v" into library hdmi_out_v1_00_a
Parsing module <dvi_decoder>.
Analyzing Verilog file "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/dvi_out_native.v" into library hdmi_out_v1_00_a
Parsing module <dvi_out_native>.
Analyzing Verilog file "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/chnlbond.v" into library hdmi_out_v1_00_a
Parsing module <chnlbond>.
Analyzing Verilog file "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/phsaligner.v" into library hdmi_out_v1_00_a
Parsing module <phsaligner>.
INFO:HDLCompiler:693 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/phsaligner.v" Line 65. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/phsaligner.v" Line 66. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/phsaligner.v" Line 67. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/phsaligner.v" Line 68. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/phsaligner.v" Line 133. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/phsaligner.v" Line 134. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/phsaligner.v" Line 135. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/phsaligner.v" Line 136. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/phsaligner.v" Line 137. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/phsaligner.v" Line 138. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/phsaligner.v" Line 139. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/phsaligner.v" Line 169. parameter declaration becomes local in phsaligner with formal parameter declaration list
Parsing VHDL file "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/vhdl/hdmi_out.vhd" into library hdmi_out_v1_00_a
Parsing entity <hdmi_out>.
Parsing architecture <IMP> of entity <hdmi_out>.
Parsing VHDL file "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system_hdmi_out_0_wrapper.vhd" into library work
Parsing entity <system_hdmi_out_0_wrapper>.
Parsing architecture <STRUCTURE> of entity <system_hdmi_out_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system_hdmi_out_0_wrapper> (architecture <STRUCTURE>) from library <work>.

Elaborating entity <hdmi_out> (architecture <IMP>) with generics from library <hdmi_out_v1_00_a>.
INFO:HDLCompiler:679 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/vhdl/hdmi_out.vhd" Line 187. Case statement is complete. others clause is never selected
Going to verilog side to elaborate module dvi_decoder

Elaborating module <dvi_decoder>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/dvi_decoder.v" Line 119: Assignment to sdout ignored, since the identifier is never used

Elaborating module <IBUFDS(IOSTANDARD="TMDS_33",DIFF_TERM="FALSE")>.

Elaborating module <BUFIO2(DIVIDE_BYPASS="TRUE",DIVIDE=1)>.

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/dvi_decoder.v" Line 144: Assignment to tmdsclk ignored, since the identifier is never used

Elaborating module <PLL_BASE(CLKIN_PERIOD=10,CLKFBOUT_MULT=10,CLKOUT0_DIVIDE=1,CLKOUT1_DIVIDE=10,CLKOUT2_DIVIDE=5,COMPENSATION="INTERNAL")>.

Elaborating module <BUFPLL(DIVIDE=5)>.

Elaborating module <decode>.

Elaborating module <serdes_1_to_5_diff_data(DIFF_TERM="FALSE",BITSLIP_ENABLE="TRUE")>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/serdes_1_to_5_diff_data.v" Line 250: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/serdes_1_to_5_diff_data.v" Line 252: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/serdes_1_to_5_diff_data.v" Line 253: Result of 2-bit expression is truncated to fit in 1-bit target.

Elaborating module <IBUFDS(DIFF_TERM="FALSE")>.

Elaborating module <IODELAY2(DATA_RATE="SDR",IDELAY_VALUE=0,IDELAY2_VALUE=0,IDELAY_MODE="NORMAL",ODELAY_VALUE=0,IDELAY_TYPE="DIFF_PHASE_DETECTOR",COUNTER_WRAPAROUND="STAY_AT_LIMIT",DELAY_SRC="IDATAIN",SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=49)>.

Elaborating module <IODELAY2(DATA_RATE="SDR",IDELAY_VALUE=0,IDELAY2_VALUE=0,IDELAY_MODE="NORMAL",ODELAY_VALUE=0,IDELAY_TYPE="DIFF_PHASE_DETECTOR",COUNTER_WRAPAROUND="WRAPAROUND",DELAY_SRC="IDATAIN",SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=49)>.

Elaborating module <ISERDES2(DATA_WIDTH=5,DATA_RATE="SDR",BITSLIP_ENABLE="TRUE",SERDES_MODE="MASTER",INTERFACE_TYPE="RETIMED")>.

Elaborating module <ISERDES2(DATA_WIDTH=5,DATA_RATE="SDR",BITSLIP_ENABLE="TRUE",SERDES_MODE="SLAVE",INTERFACE_TYPE="RETIMED")>.

Elaborating module <phsaligner>.
WARNING:HDLCompiler:1308 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/phsaligner.v" Line 174: Found full_case directive in module phsaligner. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1308 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/phsaligner.v" Line 221: Found full_case directive in module phsaligner. Use of full_case directives may cause differences between RTL and post-synthesis simulation

Elaborating module <chnlbond>.

Elaborating module <DRAM16XN(data_width=10)>.

Elaborating module <RAM16X1D>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/dvi_decoder.v" Line 236: Assignment to de_g ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/dvi_decoder.v" Line 258: Assignment to de_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/dvi_decoder.v" Line 264: Assignment to psalgnerr ignored, since the identifier is never used
Back to vhdl to continue elaboration
Going to verilog side to elaborate module dvi_out_native

Elaborating module <dvi_out_native>.

Elaborating module <dvi_encoder>.

Elaborating module <encode>.

Elaborating module <convert_30to15_fifo>.

Elaborating module <FDC>.

Elaborating module <DRAM16XN(data_width=30)>.

Elaborating module <FDP>.

Elaborating module <FD>.

Elaborating module <FDR>.

Elaborating module <FDRE>.

Elaborating module <FDE>.

Elaborating module <serdes_n_to_1(SF=5)>.

Elaborating module <OSERDES2(DATA_WIDTH=5,DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",SERDES_MODE="MASTER",OUTPUT_MODE="DIFFERENTIAL")>.

Elaborating module <OSERDES2(DATA_WIDTH=5,DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",SERDES_MODE="SLAVE",OUTPUT_MODE="DIFFERENTIAL")>.

Elaborating module <OBUFDS>.
Back to vhdl to continue elaboration

Elaborating entity <BRAM_TDP_MACRO> (architecture <bram_V>) with generics from library <unimacro>.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 878: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 890: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 905: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 926: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 234: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 303: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 577: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 374: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 385: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 465: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 476: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 553: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 945: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 628: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 658: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 687: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 709: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1009: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1111: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1238: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 740: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 741: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 762: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 772: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 791: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 801: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 820: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 830: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1430: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1431: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1432: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1433: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1434: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1451: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1452: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1453: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1454: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1455: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1472: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1491: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1510: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1535: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1561: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1571: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1572: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1579: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1589: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1590: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1597: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1613: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1933: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 2263: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:634 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1409: Net <dia_pattern[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1410: Net <dib_pattern[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1411: Net <dipa_pattern[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1412: Net <dipb_pattern[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/vhdl/hdmi_out.vhd" Line 112: Net <pll_reset> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_hdmi_out_0_wrapper>.
    Related source file is "/opt/Xilinx/Projects/HDMI_Rotator/project/hdl/system_hdmi_out_0_wrapper.vhd".
    Summary:
	no macro.
Unit <system_hdmi_out_0_wrapper> synthesized.

Synthesizing Unit <hdmi_out>.
    Related source file is "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/vhdl/hdmi_out.vhd".
        FRAME_BASE_ADDR = "11010001000000000000000000000000"
        LINE_STRIDE = "000000000000010100000000"
        RESOLUTION_SELECT = 3
WARNING:Xst:647 - Input <VFBC_CMD_IDLE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC_CMD_FULL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC_CMD_ALMOST_FULL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC_RD_EMPTY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC_RD_ALMOST_EMPTY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/vhdl/hdmi_out.vhd" line 205: Output port <red> of the instance <Inst_dvi_decoder> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/vhdl/hdmi_out.vhd" line 205: Output port <green> of the instance <Inst_dvi_decoder> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/vhdl/hdmi_out.vhd" line 205: Output port <blue> of the instance <Inst_dvi_decoder> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/vhdl/hdmi_out.vhd" line 331: Output port <DOA> of the instance <BRAM_640P_LINE_BUFFER> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <pll_reset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 16-bit register for signal <hcnt>.
    Found 2-bit register for signal <frame_buffer_out>.
    Found 32-bit register for signal <vfbc_cmd_data_i>.
    Found 1-bit register for signal <vfbc_cmd_write_i>.
    Found 8-bit register for signal <vfbc_cmd_cnt>.
    Found 1-bit register for signal <vfbc_rd_reset_i>.
    Found 8-bit register for signal <vfbc_rd_rst_cnt>.
    Found 10-bit register for signal <line_buffer_waddr>.
    Found 10-bit register for signal <line_buffer_raddr>.
    Found 1-bit register for signal <vsync_reg>.
    Found 16-bit adder for signal <hcnt[15]_GND_8_o_add_6_OUT> created at line 191.
    Found 8-bit adder for signal <vfbc_cmd_cnt[7]_GND_8_o_add_26_OUT> created at line 275.
    Found 8-bit adder for signal <vfbc_rd_rst_cnt[7]_GND_8_o_add_38_OUT> created at line 303.
    Found 10-bit adder for signal <line_buffer_waddr[9]_GND_8_o_add_42_OUT> created at line 315.
    Found 10-bit adder for signal <line_buffer_raddr[9]_GND_8_o_add_46_OUT> created at line 320.
    Found 4x32-bit Read Only RAM for signal <vfbc_cmd1>
    Found 4x2-bit Read Only RAM for signal <frame_buffer_in[1]_GND_8_o_wide_mux_4_OUT>
    Found 16-bit comparator greater for signal <hcnt[15]_GND_8_o_LessThan_6_o> created at line 190
    Found 8-bit comparator greater for signal <vfbc_rd_rst_cnt[7]_GND_8_o_LessThan_38_o> created at line 301
    Found 16-bit comparator lessequal for signal <GND_8_o_hcnt[15]_LessThan_46_o> created at line 319
    Summary:
	inferred   2 RAM(s).
	inferred   5 Adder/Subtractor(s).
	inferred  89 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <hdmi_out> synthesized.

Synthesizing Unit <dvi_decoder>.
    Related source file is "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/dvi_decoder.v".
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/dvi_decoder.v" line 196: Output port <sdout> of the instance <dec_b> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/dvi_decoder.v" line 196: Output port <psalgnerr> of the instance <dec_b> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/dvi_decoder.v" line 218: Output port <sdout> of the instance <dec_g> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/dvi_decoder.v" line 218: Output port <psalgnerr> of the instance <dec_g> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/dvi_decoder.v" line 218: Output port <c0> of the instance <dec_g> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/dvi_decoder.v" line 218: Output port <c1> of the instance <dec_g> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/dvi_decoder.v" line 218: Output port <de> of the instance <dec_g> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/dvi_decoder.v" line 240: Output port <sdout> of the instance <dec_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/dvi_decoder.v" line 240: Output port <psalgnerr> of the instance <dec_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/dvi_decoder.v" line 240: Output port <c0> of the instance <dec_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/dvi_decoder.v" line 240: Output port <c1> of the instance <dec_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/dvi_decoder.v" line 240: Output port <de> of the instance <dec_r> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dvi_decoder> synthesized.

Synthesizing Unit <decode>.
    Related source file is "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/decode.v".
        CTRLTOKEN0 = 10'b1101010100
        CTRLTOKEN1 = 10'b0010101011
        CTRLTOKEN2 = 10'b0101010100
        CTRLTOKEN3 = 10'b1010101011
    Found 1-bit register for signal <toggle>.
    Found 1-bit register for signal <de>.
    Found 1-bit register for signal <flipgearx2>.
    Found 5-bit register for signal <raw5bit_q>.
    Found 10-bit register for signal <rawword>.
    Found 1-bit register for signal <bitslip_q>.
    Found 1-bit register for signal <bitslipx2>.
    Found 1-bit register for signal <c0>.
    Found 1-bit register for signal <c1>.
    Found 1-bit register for signal <de_orig>.
    Found 8-bit register for signal <dout>.
    Found 10-bit register for signal <sdout>.
    Found 16-bit register for signal <delay>.
    Found 16-bit adder for signal <delay[15]_GND_16_o_add_2_OUT> created at line 79.
    Found 1-bit comparator equal for signal <n0000> created at line 78
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  57 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <decode> synthesized.

Synthesizing Unit <serdes_1_to_5_diff_data>.
    Related source file is "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/serdes_1_to_5_diff_data.v".
        DIFF_TERM = "FALSE"
        SIM_TAP_DELAY = 49
        BITSLIP_ENABLE = "TRUE"
    Found 9-bit register for signal <counter>.
    Found 5-bit register for signal <pdcounter>.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <cal_data_master>.
    Found 1-bit register for signal <cal_data_sint>.
    Found 1-bit register for signal <enable>.
    Found 1-bit register for signal <ce_data_inta>.
    Found 1-bit register for signal <flag>.
    Found 1-bit register for signal <rst_data>.
    Found 1-bit register for signal <busy_data_d>.
    Found 1-bit register for signal <incdec_data_d>.
    Found 1-bit register for signal <valid_data_d>.
    Found 1-bit register for signal <ce_data>.
    Found 1-bit register for signal <inc_data_int>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 36                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | gclk (rising_edge)                             |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit adder for signal <counter[8]_GND_17_o_add_2_OUT> created at line 124.
    Found 5-bit adder for signal <pdcounter[4]_GND_17_o_add_54_OUT> created at line 226.
    Found 5-bit adder for signal <pdcounter[4]_PWR_17_o_add_57_OUT> created at line 229.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serdes_1_to_5_diff_data> synthesized.

Synthesizing Unit <phsaligner>.
    Related source file is "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/phsaligner.v".
        OPENEYE_CNT_WD = 3
        CTKNCNTWD = 7
        SRCHTIMERWD = 12
    Found 1-bit register for signal <ctkn_srh_rst>.
    Found 1-bit register for signal <ctkn_cnt_rst>.
    Found 3-bit register for signal <bitslip_cnt>.
    Found 6-bit register for signal <cstate>.
    Found 1-bit register for signal <psaligned>.
    Found 1-bit register for signal <bitslip>.
    Found 1-bit register for signal <flipgear>.
    Found 1-bit register for signal <blnkprd_cnt>.
    Found 1-bit register for signal <rcvd_ctkn_q>.
    Found 1-bit register for signal <blnkbgn>.
    Found 12-bit register for signal <ctkn_srh_timer>.
    Found 1-bit register for signal <ctkn_srh_tout>.
    Found 7-bit register for signal <ctkn_counter>.
    Found 1-bit register for signal <ctkn_cnt_tout>.
    Found 1-bit register for signal <rcvd_ctkn>.
    Found finite state machine <FSM_1> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000001                                         |
    | Power Up State     | 000001                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <ctkn_srh_timer[11]_GND_25_o_add_6_OUT> created at line 98.
    Found 7-bit adder for signal <ctkn_counter[6]_GND_25_o_add_12_OUT> created at line 122.
    Found 3-bit adder for signal <bitslip_cnt[2]_GND_25_o_add_32_OUT> created at line 245.
    Found 1-bit adder for signal <blnkprd_cnt[0]_PWR_24_o_add_33_OUT<0>> created at line 255.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <phsaligner> synthesized.

Synthesizing Unit <chnlbond>.
    Related source file is "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/chnlbond.v".
        CTRLTOKEN0 = 10'b1101010100
        CTRLTOKEN1 = 10'b0010101011
        CTRLTOKEN2 = 10'b0101010100
        CTRLTOKEN3 = 10'b1010101011
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/chnlbond.v" line 86: Output port <O_DATA_OUT> of the instance <cbfifo_i> is unconnected or connected to loadless signal.
    Register <we> equivalent to <rawdata_vld_q> has been removed
    Found 4-bit register for signal <wa>.
    Found 10-bit register for signal <sdata>.
    Found 1-bit register for signal <rcvd_ctkn>.
    Found 1-bit register for signal <rcvd_ctkn_q>.
    Found 1-bit register for signal <blnkbgn>.
    Found 1-bit register for signal <skip_line>.
    Found 1-bit register for signal <iamrdy>.
    Found 1-bit register for signal <rawdata_vld_q>.
    Found 1-bit register for signal <rawdata_vld_rising>.
    Found 1-bit register for signal <ra_en>.
    Found 4-bit register for signal <ra>.
    Found 4-bit adder for signal <wa[3]_GND_27_o_add_2_OUT> created at line 79.
    Found 4-bit adder for signal <ra[3]_GND_27_o_add_17_OUT> created at line 167.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
Unit <chnlbond> synthesized.

Synthesizing Unit <DRAM16XN_1>.
    Related source file is "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/DRAM16XN.v".
        data_width = 10
    Summary:
	no macro.
Unit <DRAM16XN_1> synthesized.

Synthesizing Unit <dvi_out_native>.
    Related source file is "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/dvi_out_native.v".
    Found 5-bit register for signal <tmdsclkint>.
    Found 1-bit register for signal <toggle>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <dvi_out_native> synthesized.

Synthesizing Unit <dvi_encoder>.
    Related source file is "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/dvi_encoder.v".
    Summary:
	no macro.
Unit <dvi_encoder> synthesized.

Synthesizing Unit <encode>.
    Related source file is "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/encode.v".
        CTRLTOKEN0 = 10'b1101010100
        CTRLTOKEN1 = 10'b0010101011
        CTRLTOKEN2 = 10'b0101010100
        CTRLTOKEN3 = 10'b1010101011
    Found 10-bit register for signal <dout>.
    Found 5-bit register for signal <cnt>.
    Found 8-bit register for signal <din_q>.
    Found 4-bit register for signal <n1q_m>.
    Found 4-bit register for signal <n0q_m>.
    Found 1-bit register for signal <de_q>.
    Found 1-bit register for signal <de_reg>.
    Found 1-bit register for signal <c0_q>.
    Found 1-bit register for signal <c0_reg>.
    Found 1-bit register for signal <c1_q>.
    Found 1-bit register for signal <c1_reg>.
    Found 9-bit register for signal <q_m_reg>.
    Found 4-bit register for signal <n1d>.
    Found 4-bit subtractor for signal <PWR_30_o_BUS_0017_sub_29_OUT> created at line 110.
    Found 5-bit subtractor for signal <n0233> created at line 169.
    Found 5-bit subtractor for signal <n0235> created at line 175.
    Found 5-bit subtractor for signal <n0236> created at line 175.
    Found 2-bit adder for signal <n0183[1:0]> created at line 66.
    Found 3-bit adder for signal <n0186[2:0]> created at line 66.
    Found 2-bit adder for signal <n0204[1:0]> created at line 109.
    Found 3-bit adder for signal <n0207[2:0]> created at line 109.
    Found 5-bit adder for signal <n0232> created at line 169.
    Found 5-bit adder for signal <cnt[4]_GND_32_o_add_47_OUT> created at line 169.
    Found 5-bit adder for signal <cnt[4]_GND_32_o_add_50_OUT> created at line 175.
    Found 4-bit adder for signal <_n0248> created at line 66.
    Found 4-bit adder for signal <_n0249> created at line 66.
    Found 4-bit adder for signal <_n0250> created at line 66.
    Found 4-bit adder for signal <_n0251> created at line 66.
    Found 4-bit adder for signal <BUS_0003_GND_32_o_add_7_OUT> created at line 66.
    Found 4-bit adder for signal <_n0253> created at line 109.
    Found 4-bit adder for signal <_n0254> created at line 109.
    Found 4-bit adder for signal <_n0255> created at line 109.
    Found 4-bit adder for signal <_n0256> created at line 109.
    Found 4-bit adder for signal <BUS_0010_GND_32_o_add_20_OUT> created at line 109.
    Found 5-bit adder for signal <cnt[4]_GND_32_o_sub_41_OUT> created at line 162.
    Found 5-bit adder for signal <cnt[4]_GND_32_o_sub_43_OUT> created at line 162.
    Found 4x10-bit Read Only RAM for signal <c1_reg_PWR_30_o_wide_mux_53_OUT>
    Found 4-bit comparator greater for signal <GND_32_o_n1d[3]_LessThan_11_o> created at line 77
    Found 4-bit comparator equal for signal <n1q_m[3]_n0q_m[3]_equal_33_o> created at line 121
    Found 4-bit comparator greater for signal <n0q_m[3]_n1q_m[3]_LessThan_34_o> created at line 125
    Found 4-bit comparator greater for signal <n1q_m[3]_n0q_m[3]_LessThan_35_o> created at line 125
    Summary:
	inferred   1 RAM(s).
	inferred  23 Adder/Subtractor(s).
	inferred  50 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  37 Multiplexer(s).
Unit <encode> synthesized.

Synthesizing Unit <convert_30to15_fifo>.
    Related source file is "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/convert_30to15_fifo.v".
        ADDR0 = 4'b0000
        ADDR1 = 4'b0001
        ADDR2 = 4'b0010
        ADDR3 = 4'b0011
        ADDR4 = 4'b0100
        ADDR5 = 4'b0101
        ADDR6 = 4'b0110
        ADDR7 = 4'b0111
        ADDR8 = 4'b1000
        ADDR9 = 4'b1001
        ADDR10 = 4'b1010
        ADDR11 = 4'b1011
        ADDR12 = 4'b1100
        ADDR13 = 4'b1101
        ADDR14 = 4'b1110
        ADDR15 = 4'b1111
    Set property "ASYNC_REG = TRUE" for instance <fdp_rst>.
INFO:Xst:3210 - "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/convert_30to15_fifo.v" line 64: Output port <O_DATA_OUT> of the instance <fifo_u> is unconnected or connected to loadless signal.
    Found 16x4-bit Read Only RAM for signal <wa_d>
    Found 16x4-bit Read Only RAM for signal <ra_d>
    Summary:
	inferred   2 RAM(s).
	inferred   1 Multiplexer(s).
Unit <convert_30to15_fifo> synthesized.

Synthesizing Unit <DRAM16XN_2>.
    Related source file is "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/DRAM16XN.v".
        data_width = 30
    Summary:
	no macro.
Unit <DRAM16XN_2> synthesized.

Synthesizing Unit <serdes_n_to_1>.
    Related source file is "/opt/Xilinx/Projects/HDMI_Rotator/project/pcores/hdmi_out_v1_00_a/hdl/verilog/serdes_n_to_1.v".
        SF = 5
    Summary:
	no macro.
Unit <serdes_n_to_1> synthesized.

Synthesizing Unit <BRAM_TDP_MACRO>.
    Related source file is "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd".
        BRAM_SIZE = "18Kb"
        DEVICE = "SPARTAN6"
        DOA_REG = 0
        DOB_REG = 0
        INITP_00 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_01 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_02 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_08 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_09 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_00 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_01 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_02 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_08 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_09 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_10 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_11 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_12 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_13 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_14 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_15 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_16 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_17 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_18 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_19 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_20 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_21 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_22 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_23 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_24 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_25 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_26 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_27 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_28 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_29 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_30 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_31 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_32 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_33 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_34 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_35 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_36 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_37 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_38 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_39 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_40 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_41 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_42 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_43 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_44 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_45 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_46 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_47 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_48 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_49 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_50 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_51 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_52 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_53 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_54 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_55 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_56 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_57 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_58 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_59 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_60 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_61 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_62 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_63 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_64 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_65 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_66 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_67 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_68 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_69 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_70 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_71 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_72 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_73 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_74 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_75 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_76 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_77 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_78 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_79 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_A = "000000000000000000000000000000000000"
        INIT_B = "000000000000000000000000000000000000"
        INIT_FILE = "NONE"
        READ_WIDTH_A = 16
        READ_WIDTH_B = 16
        SIM_COLLISION_CHECK = "ALL"
        SIM_MODE = "SAFE"
        SRVAL_A = "000000000000000000000000000000000000"
        SRVAL_B = "000000000000000000000000000000000000"
        WRITE_MODE_A = "WRITE_FIRST"
        WRITE_MODE_B = "WRITE_FIRST"
        WRITE_WIDTH_A = 16
        WRITE_WIDTH_B = 16
WARNING:Xst:2935 - Signal 'dia_pattern<31:16>', unconnected in block 'BRAM_TDP_MACRO', is tied to its initial value (0000000000000000).
WARNING:Xst:2935 - Signal 'dib_pattern<31:16>', unconnected in block 'BRAM_TDP_MACRO', is tied to its initial value (0000000000000000).
WARNING:Xst:2935 - Signal 'dipa_pattern', unconnected in block 'BRAM_TDP_MACRO', is tied to its initial value (0000).
WARNING:Xst:2935 - Signal 'dipb_pattern', unconnected in block 'BRAM_TDP_MACRO', is tied to its initial value (0000).
    Summary:
	no macro.
Unit <BRAM_TDP_MACRO> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 7
 16x4-bit single-port Read Only RAM                    : 2
 4x10-bit single-port Read Only RAM                    : 3
 4x2-bit single-port Read Only RAM                     : 1
 4x32-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 101
 1-bit adder                                           : 3
 10-bit adder                                          : 2
 12-bit adder                                          : 3
 16-bit adder                                          : 4
 2-bit adder                                           : 6
 3-bit adder                                           : 9
 4-bit adder                                           : 36
 4-bit subtractor                                      : 3
 5-bit adder                                           : 18
 5-bit subtractor                                      : 9
 7-bit adder                                           : 3
 8-bit adder                                           : 2
 9-bit adder                                           : 3
# Registers                                            : 201
 1-bit register                                        : 130
 10-bit register                                       : 14
 12-bit register                                       : 3
 16-bit register                                       : 4
 2-bit register                                        : 4
 3-bit register                                        : 3
 32-bit register                                       : 1
 4-bit register                                        : 15
 5-bit register                                        : 10
 7-bit register                                        : 3
 8-bit register                                        : 8
 9-bit register                                        : 6
# Comparators                                          : 18
 1-bit comparator equal                                : 3
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 4-bit comparator equal                                : 3
 4-bit comparator greater                              : 9
 8-bit comparator greater                              : 1
# Multiplexers                                         : 172
 1-bit 2-to-1 multiplexer                              : 133
 10-bit 2-to-1 multiplexer                             : 3
 15-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 24
 8-bit 2-to-1 multiplexer                              : 5
 9-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 6
# Xors                                                 : 89
 1-bit xor2                                            : 89

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <chnlbond>.
The following registers are absorbed into counter <wa>: 1 register on signal <wa>.
The following registers are absorbed into counter <ra>: 1 register on signal <ra>.
Unit <chnlbond> synthesized (advanced).

Synthesizing (advanced) Unit <convert_30to15_fifo>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_wa_d> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <wa>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <wa_d>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ra_d> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ra>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ra_d>          |          |
    -----------------------------------------------------------------------
Unit <convert_30to15_fifo> synthesized (advanced).

Synthesizing (advanced) Unit <decode>.
The following registers are absorbed into counter <delay>: 1 register on signal <delay>.
Unit <decode> synthesized (advanced).

Synthesizing (advanced) Unit <encode>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0010_GND_32_o_add_20_OUT_Madd1> :
 	<Madd__n0253> in block <encode>, 	<Madd__n0254> in block <encode>, 	<Madd__n0256_Madd> in block <encode>, 	<Madd_n0204[1:0]> in block <encode>, 	<Madd_BUS_0010_GND_32_o_add_20_OUT_Madd> in block <encode>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0003_GND_32_o_add_7_OUT_Madd1> :
 	<Madd__n0248> in block <encode>, 	<Madd__n0249> in block <encode>, 	<Madd__n0251_Madd> in block <encode>, 	<Madd_n0183[1:0]> in block <encode>, 	<Madd_BUS_0003_GND_32_o_add_7_OUT_Madd> in block <encode>.
INFO:Xst:3231 - The small RAM <Mram_c1_reg_PWR_30_o_wide_mux_53_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(c1_reg,c0_reg)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3217 - HDL ADVISOR - Register <dout> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_c1_reg_PWR_30_o_wide_mux_53_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
Unit <encode> synthesized (advanced).

Synthesizing (advanced) Unit <hdmi_out>.
The following registers are absorbed into counter <hcnt>: 1 register on signal <hcnt>.
The following registers are absorbed into counter <vfbc_rd_rst_cnt>: 1 register on signal <vfbc_rd_rst_cnt>.
The following registers are absorbed into counter <line_buffer_waddr>: 1 register on signal <line_buffer_waddr>.
The following registers are absorbed into counter <line_buffer_raddr>: 1 register on signal <line_buffer_raddr>.
INFO:Xst:3231 - The small RAM <Mram_vfbc_cmd1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 32-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <frame_buffer_out> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <vfbc_cmd1>     |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_frame_buffer_in[1]_GND_8_o_wide_mux_4_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <FB_SELECT>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <hdmi_out> synthesized (advanced).

Synthesizing (advanced) Unit <phsaligner>.
The following registers are absorbed into counter <ctkn_srh_timer>: 1 register on signal <ctkn_srh_timer>.
The following registers are absorbed into counter <ctkn_counter>: 1 register on signal <ctkn_counter>.
Unit <phsaligner> synthesized (advanced).

Synthesizing (advanced) Unit <serdes_1_to_5_diff_data>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <serdes_1_to_5_diff_data> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 7
 16x4-bit single-port distributed Read Only RAM        : 2
 4x10-bit single-port distributed Read Only RAM        : 3
 4x2-bit single-port distributed Read Only RAM         : 1
 4x32-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 37
 1-bit adder                                           : 3
 3-bit adder                                           : 3
 4-bit subtractor                                      : 3
 5-bit adder                                           : 18
 5-bit subtractor                                      : 9
 8-bit adder                                           : 1
# Adder Trees                                          : 6
 4-bit / 6-inputs adder tree                           : 6
# Counters                                             : 22
 10-bit up counter                                     : 2
 12-bit up counter                                     : 3
 16-bit up counter                                     : 4
 4-bit up counter                                      : 6
 7-bit up counter                                      : 3
 8-bit up counter                                      : 1
 9-bit up counter                                      : 3
# Registers                                            : 525
 Flip-Flops                                            : 525
# Comparators                                          : 18
 1-bit comparator equal                                : 3
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 4-bit comparator equal                                : 3
 4-bit comparator greater                              : 9
 8-bit comparator greater                              : 1
# Multiplexers                                         : 168
 1-bit 2-to-1 multiplexer                              : 133
 10-bit 2-to-1 multiplexer                             : 3
 15-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 24
 8-bit 2-to-1 multiplexer                              : 5
# FSMs                                                 : 6
# Xors                                                 : 89
 1-bit xor2                                            : 89

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <tmdsclkint_0> in Unit <dvi_out_native> is equivalent to the following 4 FFs/Latches, which will be removed : <tmdsclkint_1> <tmdsclkint_2> <tmdsclkint_3> <tmdsclkint_4> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <hdmi_out_0/Inst_dvi_decoder/dec_b/des_0/FSM_0> on signal <state[1:4]> with user encoding.
Optimizing FSM <hdmi_out_0/Inst_dvi_decoder/dec_g/des_0/FSM_0> on signal <state[1:4]> with user encoding.
Optimizing FSM <hdmi_out_0/Inst_dvi_decoder/dec_r/des_0/FSM_0> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 0001  | 0001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <hdmi_out_0/Inst_dvi_decoder/dec_b/phsalgn_0/FSM_1> on signal <cstate[1:6]> with user encoding.
Optimizing FSM <hdmi_out_0/Inst_dvi_decoder/dec_g/phsalgn_0/FSM_1> on signal <cstate[1:6]> with user encoding.
Optimizing FSM <hdmi_out_0/Inst_dvi_decoder/dec_r/phsalgn_0/FSM_1> on signal <cstate[1:6]> with user encoding.
--------------------
 State  | Encoding
--------------------
 000001 | 000001
 000010 | 000010
 000100 | 000100
 001000 | 001000
 010000 | 010000
 100000 | 100000
--------------------
WARNING:Xst:1710 - FF/Latch <vfbc_cmd_data_i_4> (without init value) has a constant value of 0 in block <hdmi_out>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vfbc_cmd_data_i_5> (without init value) has a constant value of 0 in block <hdmi_out>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vfbc_cmd_data_i_8> (without init value) has a constant value of 0 in block <hdmi_out>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vfbc_cmd_data_i_10> (without init value) has a constant value of 0 in block <hdmi_out>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vfbc_cmd_data_i_12> (without init value) has a constant value of 0 in block <hdmi_out>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vfbc_cmd_data_i_15> (without init value) has a constant value of 0 in block <hdmi_out>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vfbc_cmd_data_i_16> (without init value) has a constant value of 0 in block <hdmi_out>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vfbc_cmd_data_i_17> (without init value) has a constant value of 0 in block <hdmi_out>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vfbc_cmd_data_i_23> (without init value) has a constant value of 0 in block <hdmi_out>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vfbc_cmd_data_i_25> (without init value) has a constant value of 0 in block <hdmi_out>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vfbc_cmd_data_i_26> (without init value) has a constant value of 0 in block <hdmi_out>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vfbc_cmd_data_i_28> (without init value) has a constant value of 0 in block <hdmi_out>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vfbc_cmd_data_i_29> (without init value) has a constant value of 0 in block <hdmi_out>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vfbc_cmd_data_i_31> (without init value) has a constant value of 0 in block <hdmi_out>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance PLL_ISERDES in unit PLL_ISERDES of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:2261 - The FF/Latch <vfbc_cmd_data_i_24> in Unit <hdmi_out> is equivalent to the following 2 FFs/Latches, which will be removed : <vfbc_cmd_data_i_27> <vfbc_cmd_data_i_30> 
INFO:Xst:2261 - The FF/Latch <vfbc_cmd_data_i_0> in Unit <hdmi_out> is equivalent to the following 5 FFs/Latches, which will be removed : <vfbc_cmd_data_i_1> <vfbc_cmd_data_i_2> <vfbc_cmd_data_i_3> <vfbc_cmd_data_i_6> <vfbc_cmd_data_i_7> 
INFO:Xst:2261 - The FF/Latch <vfbc_cmd_data_i_13> in Unit <hdmi_out> is equivalent to the following FF/Latch, which will be removed : <vfbc_cmd_data_i_18> 
INFO:Xst:2261 - The FF/Latch <n1q_m_0> in Unit <encode> is equivalent to the following FF/Latch, which will be removed : <n0q_m_0> 
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <n1q_m_0> is unconnected in block <encode>.

Optimizing unit <system_hdmi_out_0_wrapper> ...

Optimizing unit <DRAM16XN_1> ...

Optimizing unit <DRAM16XN_2> ...

Optimizing unit <hdmi_out> ...

Optimizing unit <dvi_decoder> ...

Optimizing unit <decode> ...

Optimizing unit <serdes_1_to_5_diff_data> ...

Optimizing unit <phsaligner> ...

Optimizing unit <chnlbond> ...

Optimizing unit <dvi_out_native> ...

Optimizing unit <encode> ...
WARNING:Xst:1710 - FF/Latch <cnt_0> (without init value) has a constant value of 0 in block <encode>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <convert_30to15_fifo> ...
WARNING:Xst:1710 - FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encr/din_q_0> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encr/din_q_1> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encr/din_q_2> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encr/c0_q> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encr/c1_q> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encr/n1d_3> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encr/q_m_reg_2> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encg/din_q_0> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encg/din_q_1> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encg/c0_q> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encg/c1_q> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encg/n1d_3> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encb/din_q_0> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encb/din_q_1> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encb/din_q_2> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encb/n1d_3> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encb/q_m_reg_2> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encg/c0_reg> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encg/c1_reg> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encg/q_m_reg_0> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encr/q_m_reg_0> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encr/c1_reg> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encr/c0_reg> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encb/q_m_reg_0> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_r/delay_15> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_r/delay_14> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_r/delay_13> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_r/delay_12> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_r/delay_11> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_r/delay_10> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_r/delay_9> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_r/delay_8> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_r/delay_7> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_r/delay_6> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_r/delay_5> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_r/delay_4> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_r/delay_3> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_r/delay_2> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_r/delay_1> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_r/delay_0> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_r/dout_7> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_r/dout_6> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_r/dout_5> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_r/dout_4> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_r/dout_3> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_r/dout_2> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_r/dout_1> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_r/dout_0> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_r/sdout_9> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_r/sdout_8> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_r/sdout_7> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_r/sdout_6> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_r/sdout_5> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_r/sdout_4> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_r/sdout_3> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_r/sdout_2> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_r/sdout_1> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_r/sdout_0> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_r/de> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_r/de_orig> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_r/c1> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_r/c0> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_g/delay_15> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_g/delay_14> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_g/delay_13> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_g/delay_12> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_g/delay_11> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_g/delay_10> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_g/delay_9> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_g/delay_8> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_g/delay_7> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_g/delay_6> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_g/delay_5> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_g/delay_4> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_g/delay_3> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_g/delay_2> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_g/delay_1> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_g/delay_0> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_g/dout_7> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_g/dout_6> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_g/dout_5> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_g/dout_4> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_g/dout_3> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_g/dout_2> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_g/dout_1> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_g/dout_0> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_g/sdout_9> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_g/sdout_8> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_g/sdout_7> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_g/sdout_6> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_g/sdout_5> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_g/sdout_4> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_g/sdout_3> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_g/sdout_2> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_g/sdout_1> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_g/sdout_0> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_g/de> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_g/de_orig> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_g/c1> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_g/c0> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_b/dout_7> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_b/dout_6> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_b/dout_5> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_b/dout_4> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_b/dout_3> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_b/dout_2> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_b/dout_1> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_b/dout_0> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_b/sdout_9> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_b/sdout_8> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_b/sdout_7> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_b/sdout_6> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_b/sdout_5> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_b/sdout_4> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_b/sdout_3> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_b/sdout_2> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_b/sdout_1> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_b/sdout_0> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_g/cbnd/sdata_9> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_decoder/dec_r/cbnd/sdata_9> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_out_native/enc0/encb/n1d_1> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_out_native/enc0/encb/n1d_0> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_out_native/enc0/encg/n1d_1> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_out_native/enc0/encg/n1d_0> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_out_native/enc0/encr/n1d_1> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_out_0/Inst_dvi_out_native/enc0/encr/n1d_0> of sequential type is unconnected in block <system_hdmi_out_0_wrapper>.
WARNING:Xst:1710 - FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encr/n1q_m_3> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encg/n1q_m_3> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encb/n1q_m_3> (without init value) has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/Inst_dvi_decoder/dec_b/delay_4> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/Inst_dvi_decoder/dec_b/delay_5> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/Inst_dvi_decoder/dec_b/delay_6> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/Inst_dvi_decoder/dec_b/delay_7> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/Inst_dvi_decoder/dec_b/delay_8> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/Inst_dvi_decoder/dec_b/delay_9> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/Inst_dvi_decoder/dec_b/delay_10> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/Inst_dvi_decoder/dec_b/delay_11> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/Inst_dvi_decoder/dec_b/delay_12> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/Inst_dvi_decoder/dec_b/delay_13> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/Inst_dvi_decoder/dec_b/delay_14> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/Inst_dvi_decoder/dec_b/delay_15> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/vfbc_cmd_cnt_3> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/vfbc_cmd_cnt_4> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/vfbc_cmd_cnt_5> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/vfbc_cmd_cnt_6> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/vfbc_cmd_cnt_7> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/hcnt_11> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/hcnt_12> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/hcnt_13> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/hcnt_14> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/hcnt_15> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/vfbc_rd_rst_cnt_4> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/vfbc_rd_rst_cnt_5> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/vfbc_rd_rst_cnt_6> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out_0/vfbc_rd_rst_cnt_7> has a constant value of 0 in block <system_hdmi_out_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <hdmi_out_0/Inst_dvi_decoder/dec_b/cbnd/rawdata_vld_rising> in Unit <system_hdmi_out_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_out_0/Inst_dvi_decoder/dec_g/cbnd/rawdata_vld_rising> <hdmi_out_0/Inst_dvi_decoder/dec_r/cbnd/rawdata_vld_rising> 
INFO:Xst:2261 - The FF/Latch <hdmi_out_0/Inst_dvi_decoder/dec_b/des_0/counter_0> in Unit <system_hdmi_out_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_out_0/Inst_dvi_decoder/dec_g/des_0/counter_0> <hdmi_out_0/Inst_dvi_decoder/dec_r/des_0/counter_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out_0/Inst_dvi_decoder/dec_r/toggle> in Unit <system_hdmi_out_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_out_0/Inst_dvi_decoder/dec_g/toggle> <hdmi_out_0/Inst_dvi_decoder/dec_b/toggle> 
INFO:Xst:2261 - The FF/Latch <hdmi_out_0/Inst_dvi_decoder/dec_b/des_0/counter_1> in Unit <system_hdmi_out_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_out_0/Inst_dvi_decoder/dec_g/des_0/counter_1> <hdmi_out_0/Inst_dvi_decoder/dec_r/des_0/counter_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out_0/Inst_dvi_decoder/dec_b/des_0/counter_2> in Unit <system_hdmi_out_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_out_0/Inst_dvi_decoder/dec_g/des_0/counter_2> <hdmi_out_0/Inst_dvi_decoder/dec_r/des_0/counter_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_out_0/Inst_dvi_decoder/dec_b/des_0/counter_3> in Unit <system_hdmi_out_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_out_0/Inst_dvi_decoder/dec_g/des_0/counter_3> <hdmi_out_0/Inst_dvi_decoder/dec_r/des_0/counter_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_out_0/Inst_dvi_decoder/dec_b/des_0/counter_4> in Unit <system_hdmi_out_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_out_0/Inst_dvi_decoder/dec_g/des_0/counter_4> <hdmi_out_0/Inst_dvi_decoder/dec_r/des_0/counter_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_out_0/Inst_dvi_decoder/dec_b/des_0/counter_5> in Unit <system_hdmi_out_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_out_0/Inst_dvi_decoder/dec_g/des_0/counter_5> <hdmi_out_0/Inst_dvi_decoder/dec_r/des_0/counter_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_out_0/Inst_dvi_decoder/dec_b/des_0/counter_6> in Unit <system_hdmi_out_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_out_0/Inst_dvi_decoder/dec_g/des_0/counter_6> <hdmi_out_0/Inst_dvi_decoder/dec_r/des_0/counter_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_out_0/Inst_dvi_decoder/dec_b/des_0/counter_7> in Unit <system_hdmi_out_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_out_0/Inst_dvi_decoder/dec_g/des_0/counter_7> <hdmi_out_0/Inst_dvi_decoder/dec_r/des_0/counter_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_out_0/Inst_dvi_decoder/dec_b/des_0/counter_8> in Unit <system_hdmi_out_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_out_0/Inst_dvi_decoder/dec_g/des_0/counter_8> <hdmi_out_0/Inst_dvi_decoder/dec_r/des_0/counter_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_out_0/vsync_reg> in Unit <system_hdmi_out_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <hdmi_out_0/Inst_dvi_out_native/enc0/encb/c1_q> 
INFO:Xst:2261 - The FF/Latch <hdmi_out_0/Inst_dvi_decoder/dec_b/cbnd/rawdata_vld_q> in Unit <system_hdmi_out_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_out_0/Inst_dvi_decoder/dec_g/cbnd/rawdata_vld_q> <hdmi_out_0/Inst_dvi_decoder/dec_r/cbnd/rawdata_vld_q> 
INFO:Xst:2261 - The FF/Latch <hdmi_out_0/Inst_dvi_decoder/dec_b/cbnd/wa_0> in Unit <system_hdmi_out_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_out_0/Inst_dvi_decoder/dec_g/cbnd/wa_0> <hdmi_out_0/Inst_dvi_decoder/dec_r/cbnd/wa_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out_0/Inst_dvi_decoder/dec_b/cbnd/wa_1> in Unit <system_hdmi_out_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_out_0/Inst_dvi_decoder/dec_g/cbnd/wa_1> <hdmi_out_0/Inst_dvi_decoder/dec_r/cbnd/wa_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out_0/Inst_dvi_decoder/dec_b/cbnd/wa_2> in Unit <system_hdmi_out_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_out_0/Inst_dvi_decoder/dec_g/cbnd/wa_2> <hdmi_out_0/Inst_dvi_decoder/dec_r/cbnd/wa_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_out_0/Inst_dvi_decoder/dec_b/cbnd/wa_3> in Unit <system_hdmi_out_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_out_0/Inst_dvi_decoder/dec_g/cbnd/wa_3> <hdmi_out_0/Inst_dvi_decoder/dec_r/cbnd/wa_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_out_0/Inst_dvi_decoder/dec_b/des_0/enable> in Unit <system_hdmi_out_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_out_0/Inst_dvi_decoder/dec_g/des_0/enable> <hdmi_out_0/Inst_dvi_decoder/dec_r/des_0/enable> 
INFO:Xst:2261 - The FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encb/de_reg> in Unit <system_hdmi_out_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_out_0/Inst_dvi_out_native/enc0/encg/de_reg> <hdmi_out_0/Inst_dvi_out_native/enc0/encr/de_reg> 
INFO:Xst:2261 - The FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encb/de_q> in Unit <system_hdmi_out_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_out_0/Inst_dvi_out_native/enc0/encg/de_q> <hdmi_out_0/Inst_dvi_out_native/enc0/encr/de_q> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <hdmi_out_0/Inst_dvi_out_native/enc0/encr/dout_9> in Unit <system_hdmi_out_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <hdmi_out_0/Inst_dvi_out_native/enc0/encr/dout_2> 
WARNING:Xst:2398 - RAMs <hdmi_out_0/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U>, <hdmi_out_0/Inst_dvi_out_native/enc0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U> are equivalent
Found area constraint ratio of 100 (+ 0) on block system_hdmi_out_0_wrapper, actual ratio is 3.
FlipFlop hdmi_out_0/Inst_dvi_out_native/enc0/encb/n0q_m_1 has been replicated 2 time(s)
FlipFlop hdmi_out_0/Inst_dvi_out_native/enc0/encb/n1q_m_1 has been replicated 1 time(s)
FlipFlop hdmi_out_0/Inst_dvi_out_native/enc0/encg/din_q_2 has been replicated 1 time(s)
FlipFlop hdmi_out_0/Inst_dvi_out_native/enc0/encg/n0q_m_1 has been replicated 2 time(s)
FlipFlop hdmi_out_0/Inst_dvi_out_native/enc0/encg/n0q_m_2 has been replicated 1 time(s)
FlipFlop hdmi_out_0/Inst_dvi_out_native/enc0/encg/n1q_m_1 has been replicated 1 time(s)
FlipFlop hdmi_out_0/Inst_dvi_out_native/enc0/encg/n1q_m_2 has been replicated 1 time(s)
FlipFlop hdmi_out_0/Inst_dvi_out_native/enc0/encr/n0q_m_1 has been replicated 2 time(s)
FlipFlop hdmi_out_0/Inst_dvi_out_native/enc0/encr/n0q_m_2 has been replicated 1 time(s)
FlipFlop hdmi_out_0/Inst_dvi_out_native/enc0/encr/n1q_m_1 has been replicated 1 time(s)
FlipFlop hdmi_out_0/Inst_dvi_out_native/enc0/encr/n1q_m_2 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <system_hdmi_out_0_wrapper> :
	Found 2-bit shift register for signal <hdmi_out_0/Inst_dvi_out_native/enc0/encb/c0_reg>.
	Found 2-bit shift register for signal <hdmi_out_0/Inst_dvi_out_native/enc0/encb/de_reg>.
Unit <system_hdmi_out_0_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 532
 Flip-Flops                                            : 532
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_hdmi_out_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 826
#      GND                         : 1
#      INV                         : 28
#      LUT1                        : 57
#      LUT2                        : 79
#      LUT3                        : 86
#      LUT4                        : 96
#      LUT5                        : 100
#      LUT6                        : 203
#      MUXCY                       : 75
#      MUXF7                       : 16
#      VCC                         : 1
#      XORCY                       : 84
# FlipFlops/Latches                : 534
#      FD                          : 180
#      FDC                         : 114
#      FDCE                        : 12
#      FDE                         : 73
#      FDP                         : 10
#      FDPE                        : 3
#      FDR                         : 95
#      FDRE                        : 45
#      FDS                         : 2
# RAMS                             : 61
#      RAM16X1D                    : 60
#      RAMB16BWER                  : 1
# Shift Registers                  : 2
#      SRLC16E                     : 2
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 9
#      BUFIO2                      : 1
#      IBUFDS                      : 4
#      OBUFDS                      : 4
# Others                           : 23
#      BUFPLL                      : 2
#      IODELAY2                    : 6
#      ISERDES2                    : 6
#      OSERDES2                    : 8
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             534  out of  54576     0%  
 Number of Slice LUTs:                  771  out of  27288     2%  
    Number used as Logic:               649  out of  27288     2%  
    Number used as Memory:              122  out of   6408     1%  
       Number used as RAM:              120
       Number used as SRL:                2

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    879
   Number with an unused Flip Flop:     345  out of    879    39%  
   Number with an unused LUT:           108  out of    879    12%  
   Number of fully used LUT-FF pairs:   426  out of    879    48%  
   Number of unique control sets:        35

IO Utilization: 
 Number of IOs:                          82
 Number of bonded IOBs:                  16  out of    218     7%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    116     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------+------------------------+-------+
Clock Signal                                   | Clock buffer(FF name)  | Load  |
-----------------------------------------------+------------------------+-------+
hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1| BUFG                   | 423   |
hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2| BUFG                   | 174   |
-----------------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.373ns (Maximum Frequency: 186.116MHz)
   Minimum input arrival time before clock: 4.461ns
   Maximum output required time after clock: 1.365ns
   Maximum combinational path delay: 4.002ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1'
  Clock period: 5.373ns (frequency: 186.116MHz)
  Total number of paths / destination ports: 5151 / 979
-------------------------------------------------------------------------
Delay:               5.373ns (Levels of Logic = 4)
  Source:            hdmi_out_0/Inst_dvi_out_native/enc0/encg/din_q_3 (FF)
  Destination:       hdmi_out_0/Inst_dvi_out_native/enc0/encg/n0q_m_3 (FF)
  Source Clock:      hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1 rising
  Destination Clock: hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1 rising

  Data Path: hdmi_out_0/Inst_dvi_out_native/enc0/encg/din_q_3 to hdmi_out_0/Inst_dvi_out_native/enc0/encg/n0q_m_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              16   0.525   1.290  hdmi_out_0/Inst_dvi_out_native/enc0/encg/din_q_3 (hdmi_out_0/Inst_dvi_out_native/enc0/encg/din_q_3)
     LUT3:I1->O            6   0.250   0.876  hdmi_out_0/Inst_dvi_out_native/enc0/encg/Mmux_q_m<4>11 (hdmi_out_0/Inst_dvi_out_native/enc0/encg/q_m<4>)
     LUT5:I4->O            3   0.254   0.766  hdmi_out_0/Inst_dvi_out_native/enc0/encg/Mmux_q_m<7>11 (hdmi_out_0/Inst_dvi_out_native/enc0/encg/q_m<7>)
     LUT6:I5->O            2   0.254   0.834  hdmi_out_0/Inst_dvi_out_native/enc0/encg/Msub_PWR_30_o_BUS_0017_sub_29_OUT_xor<2>161 (hdmi_out_0/Inst_dvi_out_native/enc0/encg/Msub_PWR_30_o_BUS_0017_sub_29_OUT_xor<2>16)
     LUT6:I4->O            1   0.250   0.000  hdmi_out_0/Inst_dvi_out_native/enc0/encg/Msub_PWR_30_o_BUS_0017_sub_29_OUT_xor<3>1 (hdmi_out_0/Inst_dvi_out_native/enc0/encg/PWR_30_o_BUS_0017_sub_29_OUT<3>)
     FD:D                      0.074          hdmi_out_0/Inst_dvi_out_native/enc0/encg/n0q_m_3
    ----------------------------------------
    Total                      5.373ns (1.607ns logic, 3.766ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2'
  Clock period: 4.561ns (frequency: 219.250MHz)
  Total number of paths / destination ports: 1331 / 212
-------------------------------------------------------------------------
Delay:               4.561ns (Levels of Logic = 2)
  Source:            hdmi_out_0/Inst_dvi_decoder/dec_b/des_0/pdcounter_4 (FF)
  Destination:       hdmi_out_0/Inst_dvi_decoder/dec_b/des_0/pdcounter_4 (FF)
  Source Clock:      hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2 rising
  Destination Clock: hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2 rising

  Data Path: hdmi_out_0/Inst_dvi_decoder/dec_b/des_0/pdcounter_4 to hdmi_out_0/Inst_dvi_decoder/dec_b/des_0/pdcounter_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.525   1.406  hdmi_out_0/Inst_dvi_decoder/dec_b/des_0/pdcounter_4 (hdmi_out_0/Inst_dvi_decoder/dec_b/des_0/pdcounter_4)
     LUT5:I0->O            6   0.254   0.984  hdmi_out_0/Inst_dvi_decoder/dec_b/des_0/pdcounter[4]_GND_17_o_equal_50_o<4>1 (hdmi_out_0/Inst_dvi_decoder/dec_b/des_0/pdcounter[4]_GND_17_o_equal_50_o)
     LUT6:I4->O            5   0.250   0.840  hdmi_out_0/Inst_dvi_decoder/dec_b/des_0/_n0276_inv1 (hdmi_out_0/Inst_dvi_decoder/dec_b/des_0/_n0276_inv1)
     FDCE:CE                   0.302          hdmi_out_0/Inst_dvi_decoder/dec_b/des_0/pdcounter_0
    ----------------------------------------
    Total                      4.561ns (1.331ns logic, 3.230ns route)
                                       (29.2% logic, 70.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1'
  Total number of paths / destination ports: 133 / 128
-------------------------------------------------------------------------
Offset:              4.461ns (Levels of Logic = 1)
  Source:            hdmi_out_0/Inst_dvi_decoder/ioclk_buf:LOCK (PAD)
  Destination:       hdmi_out_0/Inst_dvi_decoder/dec_b/phsalgn_0/cstate_FSM_FFd1 (FF)
  Destination Clock: hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1 rising

  Data Path: hdmi_out_0/Inst_dvi_decoder/ioclk_buf:LOCK to hdmi_out_0/Inst_dvi_decoder/dec_b/phsalgn_0/cstate_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFPLL:LOCK           26   0.000   1.419  hdmi_out_0/Inst_dvi_decoder/ioclk_buf (hdmi_out_0/Inst_dvi_decoder/bufpll_lock)
     INV:I->O            139   0.255   2.328  hdmi_out_0/Inst_dvi_decoder/reset1_INV_0 (hdmi_out_0/pll_locked_n)
     FDC:CLR                   0.459          hdmi_out_0/Inst_dvi_decoder/dec_b/phsalgn_0/bitslip_cnt_0
    ----------------------------------------
    Total                      4.461ns (0.714ns logic, 3.747ns route)
                                       (16.0% logic, 84.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2'
  Total number of paths / destination ports: 114 / 107
-------------------------------------------------------------------------
Offset:              4.461ns (Levels of Logic = 1)
  Source:            hdmi_out_0/Inst_dvi_decoder/ioclk_buf:LOCK (PAD)
  Destination:       hdmi_out_0/Inst_dvi_decoder/dec_r/toggle (FF)
  Destination Clock: hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2 rising

  Data Path: hdmi_out_0/Inst_dvi_decoder/ioclk_buf:LOCK to hdmi_out_0/Inst_dvi_decoder/dec_r/toggle
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFPLL:LOCK           26   0.000   1.419  hdmi_out_0/Inst_dvi_decoder/ioclk_buf (hdmi_out_0/Inst_dvi_decoder/bufpll_lock)
     INV:I->O            139   0.255   2.328  hdmi_out_0/Inst_dvi_decoder/reset1_INV_0 (hdmi_out_0/pll_locked_n)
     FDC:CLR                   0.459          hdmi_out_0/Inst_dvi_decoder/dec_r/toggle
    ----------------------------------------
    Total                      4.461ns (0.714ns logic, 3.747ns route)
                                       (16.0% logic, 84.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              0.525ns (Levels of Logic = 0)
  Source:            hdmi_out_0/vfbc_cmd_data_i_24 (FF)
  Destination:       VFBC_CMD_DATA<30> (PAD)
  Source Clock:      hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1 rising

  Data Path: hdmi_out_0/vfbc_cmd_data_i_24 to VFBC_CMD_DATA<30>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              0   0.525   0.000  hdmi_out_0/vfbc_cmd_data_i_24 (hdmi_out_0/vfbc_cmd_data_i_24)
    ----------------------------------------
    Total                      0.525ns (0.525ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2'
  Total number of paths / destination ports: 50 / 50
-------------------------------------------------------------------------
Offset:              1.365ns (Levels of Logic = 0)
  Source:            hdmi_out_0/Inst_dvi_out_native/tmdsclkint_0 (FF)
  Destination:       hdmi_out_0/Inst_dvi_out_native/clkout/oserdes_m:D1 (PAD)
  Source Clock:      hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2 rising

  Data Path: hdmi_out_0/Inst_dvi_out_native/tmdsclkint_0 to hdmi_out_0/Inst_dvi_out_native/clkout/oserdes_m:D1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.525   0.840  hdmi_out_0/Inst_dvi_out_native/tmdsclkint_0 (hdmi_out_0/Inst_dvi_out_native/tmdsclkint_0)
    OSERDES2:D1                0.000          hdmi_out_0/Inst_dvi_out_native/clkout/oserdes_s
    ----------------------------------------
    Total                      1.365ns (0.525ns logic, 0.840ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 106 / 91
-------------------------------------------------------------------------
Delay:               4.002ns (Levels of Logic = 1)
  Source:            hdmi_out_0/Inst_dvi_decoder/ioclk_buf:LOCK (PAD)
  Destination:       hdmi_out_0/Inst_dvi_decoder/dec_b/des_0/iserdes_s:RST (PAD)

  Data Path: hdmi_out_0/Inst_dvi_decoder/ioclk_buf:LOCK to hdmi_out_0/Inst_dvi_decoder/dec_b/des_0/iserdes_s:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFPLL:LOCK           26   0.000   1.419  hdmi_out_0/Inst_dvi_decoder/ioclk_buf (hdmi_out_0/Inst_dvi_decoder/bufpll_lock)
     INV:I->O            139   0.255   2.328  hdmi_out_0/Inst_dvi_decoder/reset1_INV_0 (hdmi_out_0/pll_locked_n)
    ISERDES2:RST               0.000          hdmi_out_0/Inst_dvi_decoder/dec_b/des_0/iserdes_m
    ----------------------------------------
    Total                      4.002ns (0.255ns logic, 3.747ns route)
                                       (6.4% logic, 93.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1|    5.373|         |         |         |
hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2|    3.089|         |         |         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1|    1.937|         |         |         |
hdmi_out_0/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2|    4.561|         |         |         |
-----------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.51 secs
 
--> 


Total memory usage is 505352 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  249 (   0 filtered)
Number of infos    :   52 (   0 filtered)

