--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml spi_mem.twx spi_mem.ncd -o spi_mem.twr spi_mem.pcf -ucf
top.ucf

Design file:              spi_mem.ncd
Physical constraint file: spi_mem.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLOCK_50 = PERIOD TIMEGRP "CLOCK_50" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 880 paths analyzed, 292 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.889ns.
--------------------------------------------------------------------------------

Paths for end point Inst_spi_slave/miso_buffer_14 (SLICE_X19Y33.D2), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_spi_slave/mosi_buffer_7 (FF)
  Destination:          Inst_spi_slave/miso_buffer_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.831ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.606 - 0.629)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_spi_slave/mosi_buffer_7 to Inst_spi_slave/miso_buffer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.DMUX    Tshcko                0.488   Inst_spi_slave/mosi_buffer<6>
                                                       Inst_spi_slave/mosi_buffer_7
    SLICE_X12Y32.D4      net (fanout=3)        1.221   Inst_spi_slave/mosi_buffer<7>
    SLICE_X12Y32.D       Tilo                  0.203   Inst_spi_slave/mosi_buffer<15>
                                                       Inst_spi_slave/GND_5_o_mosi_buffer[15]_equal_7_o<15>2
    SLICE_X12Y32.B1      net (fanout=2)        0.471   Inst_spi_slave/GND_5_o_mosi_buffer[15]_equal_7_o<15>1
    SLICE_X12Y32.B       Tilo                  0.203   Inst_spi_slave/mosi_buffer<15>
                                                       Inst_spi_slave/GND_5_o_mosi_buffer[15]_equal_7_o<15>3
    SLICE_X19Y33.D2      net (fanout=15)       0.923   Inst_spi_slave/GND_5_o_mosi_buffer[15]_equal_7_o
    SLICE_X19Y33.CLK     Tas                   0.322   Inst_spi_slave/miso_buffer<14>
                                                       Inst_spi_slave/Mmux_miso_buffer[15]_BUF_IN[15]_mux_9_OUT61
                                                       Inst_spi_slave/miso_buffer_14
    -------------------------------------------------  ---------------------------
    Total                                      3.831ns (1.216ns logic, 2.615ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_spi_slave/mosi_buffer_9 (FF)
  Destination:          Inst_spi_slave/miso_buffer_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.264ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.244 - 0.257)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_spi_slave/mosi_buffer_9 to Inst_spi_slave/miso_buffer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.AMUX    Tshcko                0.455   Inst_spi_slave/mosi_buffer<13>
                                                       Inst_spi_slave/mosi_buffer_9
    SLICE_X12Y32.D2      net (fanout=3)        0.687   Inst_spi_slave/mosi_buffer<9>
    SLICE_X12Y32.D       Tilo                  0.203   Inst_spi_slave/mosi_buffer<15>
                                                       Inst_spi_slave/GND_5_o_mosi_buffer[15]_equal_7_o<15>2
    SLICE_X12Y32.B1      net (fanout=2)        0.471   Inst_spi_slave/GND_5_o_mosi_buffer[15]_equal_7_o<15>1
    SLICE_X12Y32.B       Tilo                  0.203   Inst_spi_slave/mosi_buffer<15>
                                                       Inst_spi_slave/GND_5_o_mosi_buffer[15]_equal_7_o<15>3
    SLICE_X19Y33.D2      net (fanout=15)       0.923   Inst_spi_slave/GND_5_o_mosi_buffer[15]_equal_7_o
    SLICE_X19Y33.CLK     Tas                   0.322   Inst_spi_slave/miso_buffer<14>
                                                       Inst_spi_slave/Mmux_miso_buffer[15]_BUF_IN[15]_mux_9_OUT61
                                                       Inst_spi_slave/miso_buffer_14
    -------------------------------------------------  ---------------------------
    Total                                      3.264ns (1.183ns logic, 2.081ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_spi_slave/mosi_buffer_8 (FF)
  Destination:          Inst_spi_slave/miso_buffer_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.245ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.244 - 0.257)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_spi_slave/mosi_buffer_8 to Inst_spi_slave/miso_buffer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.AQ      Tcko                  0.408   Inst_spi_slave/mosi_buffer<13>
                                                       Inst_spi_slave/mosi_buffer_8
    SLICE_X12Y32.D3      net (fanout=3)        0.715   Inst_spi_slave/mosi_buffer<8>
    SLICE_X12Y32.D       Tilo                  0.203   Inst_spi_slave/mosi_buffer<15>
                                                       Inst_spi_slave/GND_5_o_mosi_buffer[15]_equal_7_o<15>2
    SLICE_X12Y32.B1      net (fanout=2)        0.471   Inst_spi_slave/GND_5_o_mosi_buffer[15]_equal_7_o<15>1
    SLICE_X12Y32.B       Tilo                  0.203   Inst_spi_slave/mosi_buffer<15>
                                                       Inst_spi_slave/GND_5_o_mosi_buffer[15]_equal_7_o<15>3
    SLICE_X19Y33.D2      net (fanout=15)       0.923   Inst_spi_slave/GND_5_o_mosi_buffer[15]_equal_7_o
    SLICE_X19Y33.CLK     Tas                   0.322   Inst_spi_slave/miso_buffer<14>
                                                       Inst_spi_slave/Mmux_miso_buffer[15]_BUF_IN[15]_mux_9_OUT61
                                                       Inst_spi_slave/miso_buffer_14
    -------------------------------------------------  ---------------------------
    Total                                      3.245ns (1.136ns logic, 2.109ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_spi_slave/miso_buffer_5 (SLICE_X18Y31.C4), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_spi_slave/mosi_buffer_7 (FF)
  Destination:          Inst_spi_slave/miso_buffer_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.802ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.244 - 0.257)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_spi_slave/mosi_buffer_7 to Inst_spi_slave/miso_buffer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.DMUX    Tshcko                0.488   Inst_spi_slave/mosi_buffer<6>
                                                       Inst_spi_slave/mosi_buffer_7
    SLICE_X12Y32.D4      net (fanout=3)        1.221   Inst_spi_slave/mosi_buffer<7>
    SLICE_X12Y32.D       Tilo                  0.203   Inst_spi_slave/mosi_buffer<15>
                                                       Inst_spi_slave/GND_5_o_mosi_buffer[15]_equal_7_o<15>2
    SLICE_X12Y32.B1      net (fanout=2)        0.471   Inst_spi_slave/GND_5_o_mosi_buffer[15]_equal_7_o<15>1
    SLICE_X12Y32.B       Tilo                  0.203   Inst_spi_slave/mosi_buffer<15>
                                                       Inst_spi_slave/GND_5_o_mosi_buffer[15]_equal_7_o<15>3
    SLICE_X18Y31.C4      net (fanout=15)       0.875   Inst_spi_slave/GND_5_o_mosi_buffer[15]_equal_7_o
    SLICE_X18Y31.CLK     Tas                   0.341   Inst_spi_slave/miso_buffer<6>
                                                       Inst_spi_slave/Mmux_miso_buffer[15]_BUF_IN[15]_mux_9_OUT121
                                                       Inst_spi_slave/miso_buffer_5
    -------------------------------------------------  ---------------------------
    Total                                      3.802ns (1.235ns logic, 2.567ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_spi_slave/mosi_buffer_9 (FF)
  Destination:          Inst_spi_slave/miso_buffer_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.235ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.606 - 0.629)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_spi_slave/mosi_buffer_9 to Inst_spi_slave/miso_buffer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.AMUX    Tshcko                0.455   Inst_spi_slave/mosi_buffer<13>
                                                       Inst_spi_slave/mosi_buffer_9
    SLICE_X12Y32.D2      net (fanout=3)        0.687   Inst_spi_slave/mosi_buffer<9>
    SLICE_X12Y32.D       Tilo                  0.203   Inst_spi_slave/mosi_buffer<15>
                                                       Inst_spi_slave/GND_5_o_mosi_buffer[15]_equal_7_o<15>2
    SLICE_X12Y32.B1      net (fanout=2)        0.471   Inst_spi_slave/GND_5_o_mosi_buffer[15]_equal_7_o<15>1
    SLICE_X12Y32.B       Tilo                  0.203   Inst_spi_slave/mosi_buffer<15>
                                                       Inst_spi_slave/GND_5_o_mosi_buffer[15]_equal_7_o<15>3
    SLICE_X18Y31.C4      net (fanout=15)       0.875   Inst_spi_slave/GND_5_o_mosi_buffer[15]_equal_7_o
    SLICE_X18Y31.CLK     Tas                   0.341   Inst_spi_slave/miso_buffer<6>
                                                       Inst_spi_slave/Mmux_miso_buffer[15]_BUF_IN[15]_mux_9_OUT121
                                                       Inst_spi_slave/miso_buffer_5
    -------------------------------------------------  ---------------------------
    Total                                      3.235ns (1.202ns logic, 2.033ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_spi_slave/mosi_buffer_8 (FF)
  Destination:          Inst_spi_slave/miso_buffer_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.216ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.606 - 0.629)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_spi_slave/mosi_buffer_8 to Inst_spi_slave/miso_buffer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.AQ      Tcko                  0.408   Inst_spi_slave/mosi_buffer<13>
                                                       Inst_spi_slave/mosi_buffer_8
    SLICE_X12Y32.D3      net (fanout=3)        0.715   Inst_spi_slave/mosi_buffer<8>
    SLICE_X12Y32.D       Tilo                  0.203   Inst_spi_slave/mosi_buffer<15>
                                                       Inst_spi_slave/GND_5_o_mosi_buffer[15]_equal_7_o<15>2
    SLICE_X12Y32.B1      net (fanout=2)        0.471   Inst_spi_slave/GND_5_o_mosi_buffer[15]_equal_7_o<15>1
    SLICE_X12Y32.B       Tilo                  0.203   Inst_spi_slave/mosi_buffer<15>
                                                       Inst_spi_slave/GND_5_o_mosi_buffer[15]_equal_7_o<15>3
    SLICE_X18Y31.C4      net (fanout=15)       0.875   Inst_spi_slave/GND_5_o_mosi_buffer[15]_equal_7_o
    SLICE_X18Y31.CLK     Tas                   0.341   Inst_spi_slave/miso_buffer<6>
                                                       Inst_spi_slave/Mmux_miso_buffer[15]_BUF_IN[15]_mux_9_OUT121
                                                       Inst_spi_slave/miso_buffer_5
    -------------------------------------------------  ---------------------------
    Total                                      3.216ns (1.155ns logic, 2.061ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_spi_slave/miso_buffer_9 (SLICE_X18Y33.C4), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_spi_slave/mosi_buffer_7 (FF)
  Destination:          Inst_spi_slave/miso_buffer_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.770ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.606 - 0.629)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_spi_slave/mosi_buffer_7 to Inst_spi_slave/miso_buffer_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.DMUX    Tshcko                0.488   Inst_spi_slave/mosi_buffer<6>
                                                       Inst_spi_slave/mosi_buffer_7
    SLICE_X12Y32.D4      net (fanout=3)        1.221   Inst_spi_slave/mosi_buffer<7>
    SLICE_X12Y32.D       Tilo                  0.203   Inst_spi_slave/mosi_buffer<15>
                                                       Inst_spi_slave/GND_5_o_mosi_buffer[15]_equal_7_o<15>2
    SLICE_X12Y32.B1      net (fanout=2)        0.471   Inst_spi_slave/GND_5_o_mosi_buffer[15]_equal_7_o<15>1
    SLICE_X12Y32.B       Tilo                  0.203   Inst_spi_slave/mosi_buffer<15>
                                                       Inst_spi_slave/GND_5_o_mosi_buffer[15]_equal_7_o<15>3
    SLICE_X18Y33.C4      net (fanout=15)       0.843   Inst_spi_slave/GND_5_o_mosi_buffer[15]_equal_7_o
    SLICE_X18Y33.CLK     Tas                   0.341   Inst_spi_slave/miso_buffer<10>
                                                       Inst_spi_slave/Mmux_miso_buffer[15]_BUF_IN[15]_mux_9_OUT161
                                                       Inst_spi_slave/miso_buffer_9
    -------------------------------------------------  ---------------------------
    Total                                      3.770ns (1.235ns logic, 2.535ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_spi_slave/mosi_buffer_9 (FF)
  Destination:          Inst_spi_slave/miso_buffer_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.203ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.244 - 0.257)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_spi_slave/mosi_buffer_9 to Inst_spi_slave/miso_buffer_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.AMUX    Tshcko                0.455   Inst_spi_slave/mosi_buffer<13>
                                                       Inst_spi_slave/mosi_buffer_9
    SLICE_X12Y32.D2      net (fanout=3)        0.687   Inst_spi_slave/mosi_buffer<9>
    SLICE_X12Y32.D       Tilo                  0.203   Inst_spi_slave/mosi_buffer<15>
                                                       Inst_spi_slave/GND_5_o_mosi_buffer[15]_equal_7_o<15>2
    SLICE_X12Y32.B1      net (fanout=2)        0.471   Inst_spi_slave/GND_5_o_mosi_buffer[15]_equal_7_o<15>1
    SLICE_X12Y32.B       Tilo                  0.203   Inst_spi_slave/mosi_buffer<15>
                                                       Inst_spi_slave/GND_5_o_mosi_buffer[15]_equal_7_o<15>3
    SLICE_X18Y33.C4      net (fanout=15)       0.843   Inst_spi_slave/GND_5_o_mosi_buffer[15]_equal_7_o
    SLICE_X18Y33.CLK     Tas                   0.341   Inst_spi_slave/miso_buffer<10>
                                                       Inst_spi_slave/Mmux_miso_buffer[15]_BUF_IN[15]_mux_9_OUT161
                                                       Inst_spi_slave/miso_buffer_9
    -------------------------------------------------  ---------------------------
    Total                                      3.203ns (1.202ns logic, 2.001ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_spi_slave/mosi_buffer_8 (FF)
  Destination:          Inst_spi_slave/miso_buffer_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.184ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.244 - 0.257)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_spi_slave/mosi_buffer_8 to Inst_spi_slave/miso_buffer_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.AQ      Tcko                  0.408   Inst_spi_slave/mosi_buffer<13>
                                                       Inst_spi_slave/mosi_buffer_8
    SLICE_X12Y32.D3      net (fanout=3)        0.715   Inst_spi_slave/mosi_buffer<8>
    SLICE_X12Y32.D       Tilo                  0.203   Inst_spi_slave/mosi_buffer<15>
                                                       Inst_spi_slave/GND_5_o_mosi_buffer[15]_equal_7_o<15>2
    SLICE_X12Y32.B1      net (fanout=2)        0.471   Inst_spi_slave/GND_5_o_mosi_buffer[15]_equal_7_o<15>1
    SLICE_X12Y32.B       Tilo                  0.203   Inst_spi_slave/mosi_buffer<15>
                                                       Inst_spi_slave/GND_5_o_mosi_buffer[15]_equal_7_o<15>3
    SLICE_X18Y33.C4      net (fanout=15)       0.843   Inst_spi_slave/GND_5_o_mosi_buffer[15]_equal_7_o
    SLICE_X18Y33.CLK     Tas                   0.341   Inst_spi_slave/miso_buffer<10>
                                                       Inst_spi_slave/Mmux_miso_buffer[15]_BUF_IN[15]_mux_9_OUT161
                                                       Inst_spi_slave/miso_buffer_9
    -------------------------------------------------  ---------------------------
    Total                                      3.184ns (1.155ns logic, 2.029ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLOCK_50 = PERIOD TIMEGRP "CLOCK_50" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y16.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.307ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_in_0 (FF)
  Destination:          your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.309ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.077 - 0.075)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem_in_0 to your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y32.AMUX    Tshcko                0.244   mem_in<15>
                                                       mem_in_0
    RAMB16_X1Y16.DIA0    net (fanout=1)        0.118   mem_in<0>
    RAMB16_X1Y16.CLKA    Trckd_DIA   (-Th)     0.053   your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.309ns (0.191ns logic, 0.118ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Paths for end point your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y16.DIA3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.338ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_in_3 (FF)
  Destination:          your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.340ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.077 - 0.075)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem_in_3 to your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y32.DMUX    Tshcko                0.244   mem_in<15>
                                                       mem_in_3
    RAMB16_X1Y16.DIA3    net (fanout=1)        0.149   mem_in<3>
    RAMB16_X1Y16.CLKA    Trckd_DIA   (-Th)     0.053   your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.340ns (0.191ns logic, 0.149ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------

Paths for end point your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y16.ADDRA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.362ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_address_1 (FF)
  Destination:          your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.364ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.077 - 0.075)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem_address_1 to your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y32.BQ      Tcko                  0.200   mem_address<3>
                                                       mem_address_1
    RAMB16_X1Y16.ADDRA5  net (fanout=3)        0.230   mem_address<1>
    RAMB16_X1Y16.CLKA    Trckc_ADDRA (-Th)     0.066   your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.364ns (0.134ns logic, 0.230ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLOCK_50 = PERIOD TIMEGRP "CLOCK_50" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y16.CLKB
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLOCK_1 = PERIOD TIMEGRP "CLOCK_1" 1 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.394ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLOCK_1 = PERIOD TIMEGRP "CLOCK_1" 1 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 999.606ns (period - min period limit)
  Period: 1000.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_spi_slave/spiSR<1>/CLK
  Logical resource: Inst_spi_slave/spiSR_0/CK
  Location pin: SLICE_X13Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.889|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 880 paths, 0 nets, and 290 connections

Design statistics:
   Minimum period:   3.889ns{1}   (Maximum frequency: 257.135MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Mar  9 18:37:52 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 403 MB



