# MIPS-Processor-Single-Pipelined-Hazards
In ECE 4120 I designed and implemented a 32-bit MIPS Processor using VHDL. It has three versions including Single Cycle, Pipelined, and Pipelined w Hazards.
