# Microsemi Physical design constraints file

# Version: 2022.1 2022.1.0.10

# Design Name: ROC 

# Input Netlist Format: EDIF 

# Family: PolarFire , Die: MPF300TS , Package: FCG484 , Speed grade: STD 

# Date generated: Tue Sep 27 22:30:49 2022 


#
# Local clock constraints
#


#
# Region constraints
#


#
# Core cell constraints
#

set_location -inst_name DigiInterface_0/DigiLink_0/PF_XCVR_0_0/I_XCVR/LANE1 -fixed true -x 2462 -y 236
set_location -inst_name DigiInterface_0/DigiLink_0/PF_XCVR_REF_CLK_0_0/PF_XCVR_REF_CLK_0_0/I_IO -fixed true -x 2467 -y 236
set_location -inst_name DigiInterface_0/DigiLink_1/PF_XCVR_0_0/I_XCVR/LANE1 -fixed true -x 2460 -y 236
set_location -inst_name TOP_SERDES_0/XCVR_Block_0/XCVR_IF_0/I_XCVR/LANE0 -fixed true -x 2460 -y 98
set_location -inst_name DigiInterface_0/DigiLink_1/PF_XCVR_REF_CLK_0_0/PF_XCVR_REF_CLK_0_0/I_IO -fixed true -x 2466 -y 236
set_location -inst_name TOP_SERDES_0/XCVR_Block_0/XCVR_PLL_0_inst_0/XCVR_PLL_0_0/txpll_isnt_0 -fixed true -x 2466 -y 101
set_location -inst_name DigiInterface_0/DigiLink_1/PF_TX_PLL_0_0/PF_TX_PLL_0_0/txpll_isnt_0 -fixed true -x 2460 -y 239
set_location -inst_name DigiInterface_0/DigiLink_0/PF_XCVR_0_0/I_XCVR/LANE0 -fixed true -x 2463 -y 236
set_location -inst_name DigiInterface_0/DigiLink_1/PF_XCVR_0_0/I_XCVR/LANE0 -fixed true -x 2461 -y 236
set_location -inst_name TOP_SERDES_0/XCVR_Block_0/XCVR_CLK_0/PF_XCVR_REF_CLK_C0_0/I_IO -fixed true -x 2467 -y 152
set_location -inst_name DigiInterface_0/DigiLink_0/PF_TX_PLL_0_0/PF_TX_PLL_0_0/txpll_isnt_0 -fixed true -x 2461 -y 239
