0.6
2016.4
Jan 23 2017
19:37:30
E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Full_adder/Full_adder.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Full_adder/Full_adder.srcs/sim_1/new/sim_1.v,1523696194,verilog,,,,sim_1,,,,,,,,
E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Full_adder/Full_adder.srcs/sources_1/new/4_bit_adder.v,1518285022,verilog,,,,four_bit_adder,,,,,,,,
E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Full_adder/Full_adder.srcs/sources_1/new/full_adder.v,1517915240,verilog,,,,full_adder,,,,,,,,
E:/B. Tech II year/II Semester/EC_252/FPGA week 1/FPGA_Projects/Full_adder/Full_adder.srcs/sources_1/new/half_adder.v,1517914905,verilog,,,,half_adder,,,,,,,,
