vendor_name = ModelSim
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/dataMem.vhd
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/singleCycleProcessor.vhd
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/instrMem.vhd
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/three_to_eight_decoder.vhd
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/registerFile.vhd
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/oneBit8to1Mux.vhd
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/oneBit5to1Mux.vhd
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/eightBitRegister.vhd
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/eightBitComparator.vhd
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/eightBitAddSub.vhd
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/eightBit8to1Mux.vhd
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/eightBit5to1Mux.vhd
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/ALUCtrlUnit.vhd
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/ALUControlUnit.vhd
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/alu.vhd
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Testbenches/tb_controlLogicUnit.vhd
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/threebitshiftregister.vhd
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/threebitregister.vhd
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/threebitcomparator.vhd
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/threebitadder.vhd
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/tFF_2.vhd
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/srlatch.vhd
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/sbarrbarlatch.vhd
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/onebitcomparator.vhd
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/onebitadder.vhd
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/jkFF_2.vhd
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/endFF_2.vhd
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/enardFF_2.vhd
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/enabledsrlatch.vhd
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/dFF_2.vhd
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/counter.vhd
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/controlLogicUnit.vhd
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/eightBitAdder.vhd
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/thirtyTwoBitAdder.vhd
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/oneBit2to1Mux.vhd
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/eightBit2to1Mux.vhd
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/shiftLeft2.vhd
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/threeBit2to1Mux.vhd
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/shiftLeft2_eightBits.vhd
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/eightBit6to1Mux.vhd
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/oneBit6to1Mux.vhd
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/db/lab2.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/db/altsyncram_pua1.tdf
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/MIFs/verificationTest.mif
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/db/altsyncram_gnt1.tdf
source_file = 1, D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab2/mifs/instrmemtest.mif
design_name = singleCycleProcessor
instance = comp, \dataMemory|altsyncram_component|auto_generated|ram_block1a0\, dataMemory|altsyncram_component|auto_generated|ram_block1a0, singleCycleProcessor, 1
instance = comp, \regFile|row6|b0|int_q\, regFile|row6|b0|int_q, singleCycleProcessor, 1
instance = comp, \regFile|row6|b1|int_q\, regFile|row6|b1|int_q, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux1|i_out~1\, regFile|mux_readData2|mux1|i_out~1, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux1|i_out~0\, regFile|mux_readData1|mux1|i_out~0, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux1|i_out~1\, regFile|mux_readData1|mux1|i_out~1, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux6|choice~0\, regFile|mux_readData1|mux6|choice~0, singleCycleProcessor, 1
instance = comp, \outputMux|mux1|i_out~0\, outputMux|mux1|i_out~0, singleCycleProcessor, 1
instance = comp, \regFile|row1|b2|int_q\, regFile|row1|b2|int_q, singleCycleProcessor, 1
instance = comp, \regFile|row2|b2|int_q\, regFile|row2|b2|int_q, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux2|choice~3\, regFile|mux_readData1|mux2|choice~3, singleCycleProcessor, 1
instance = comp, \regFile|row4|b3|int_q\, regFile|row4|b3|int_q, singleCycleProcessor, 1
instance = comp, \regFile|row5|b3|int_q\, regFile|row5|b3|int_q, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux3|i_out~3\, regFile|mux_readData2|mux3|i_out~3, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux3|i_out~4\, regFile|mux_readData2|mux3|i_out~4, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux3|choice~1\, regFile|mux_readData1|mux3|choice~1, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux3|choice~2\, regFile|mux_readData1|mux3|choice~2, singleCycleProcessor, 1
instance = comp, \regFile|row5|b5|int_q\, regFile|row5|b5|int_q, singleCycleProcessor, 1
instance = comp, \regFile|row3|b5|int_q\, regFile|row3|b5|int_q, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux5|i_out~3\, regFile|mux_readData2|mux5|i_out~3, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux5|i_out~4\, regFile|mux_readData2|mux5|i_out~4, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux5|choice~5\, regFile|mux_readData1|mux5|choice~5, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux6|i_out~3\, regFile|mux_readData2|mux6|i_out~3, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux6|i_out~4\, regFile|mux_readData2|mux6|i_out~4, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux6|choice~2\, regFile|mux_readData1|mux6|choice~2, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux6|choice~4\, regFile|mux_readData1|mux6|choice~4, singleCycleProcessor, 1
instance = comp, \regFile|row4|b7|int_q\, regFile|row4|b7|int_q, singleCycleProcessor, 1
instance = comp, \regFile|row2|b7|int_q\, regFile|row2|b7|int_q, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux7|i_out~0\, regFile|mux_readData2|mux7|i_out~0, singleCycleProcessor, 1
instance = comp, \regFile|row1|b7|int_q\, regFile|row1|b7|int_q, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux7|i_out~0\, regFile|mux_readData1|mux7|i_out~0, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux7|i_out~1\, regFile|mux_readData1|mux7|i_out~1, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux7|i_out~2\, regFile|mux_readData1|mux7|i_out~2, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux7|i_out~3\, regFile|mux_readData1|mux7|i_out~3, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux7|i_out~4\, regFile|mux_readData1|mux7|i_out~4, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux7|i_out~5\, regFile|mux_readData1|mux7|i_out~5, singleCycleProcessor, 1
instance = comp, \outputMux|mux7|choice~2\, outputMux|mux7|choice~2, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|addSub|add0|o_Sum\, arithmeticUnit|addSub|add0|o_Sum, singleCycleProcessor, 1
instance = comp, \pcPlus4|add5|int_CarryOut1\, pcPlus4|add5|int_CarryOut1, singleCycleProcessor, 1
instance = comp, \pcPlus4|add6|int_CarryOut1\, pcPlus4|add6|int_CarryOut1, singleCycleProcessor, 1
instance = comp, \pcPlus4|add4|int_CarryOut3\, pcPlus4|add4|int_CarryOut3, singleCycleProcessor, 1
instance = comp, \aluMux|mux7|mux_out~2\, aluMux|mux7|mux_out~2, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|addSub|o_Zero~7\, arithmeticUnit|addSub|o_Zero~7, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|mux|mux7|choice~0\, arithmeticUnit|mux|mux7|choice~0, singleCycleProcessor, 1
instance = comp, \ValueSelect[1]~input\, ValueSelect[1]~input, singleCycleProcessor, 1
instance = comp, \regFile|row6|b0|int_q~feeder\, regFile|row6|b0|int_q~feeder, singleCycleProcessor, 1
instance = comp, \regFile|row5|b3|int_q~feeder\, regFile|row5|b3|int_q~feeder, singleCycleProcessor, 1
instance = comp, \regFile|row5|b5|int_q~feeder\, regFile|row5|b5|int_q~feeder, singleCycleProcessor, 1
instance = comp, \regFile|row1|b7|int_q~feeder\, regFile|row1|b7|int_q~feeder, singleCycleProcessor, 1
instance = comp, \MuxOut[0]~output\, MuxOut[0]~output, singleCycleProcessor, 1
instance = comp, \MuxOut[1]~output\, MuxOut[1]~output, singleCycleProcessor, 1
instance = comp, \MuxOut[2]~output\, MuxOut[2]~output, singleCycleProcessor, 1
instance = comp, \MuxOut[3]~output\, MuxOut[3]~output, singleCycleProcessor, 1
instance = comp, \MuxOut[4]~output\, MuxOut[4]~output, singleCycleProcessor, 1
instance = comp, \MuxOut[5]~output\, MuxOut[5]~output, singleCycleProcessor, 1
instance = comp, \MuxOut[6]~output\, MuxOut[6]~output, singleCycleProcessor, 1
instance = comp, \MuxOut[7]~output\, MuxOut[7]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[0]~output\, InstructionOut[0]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[1]~output\, InstructionOut[1]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[2]~output\, InstructionOut[2]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[3]~output\, InstructionOut[3]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[4]~output\, InstructionOut[4]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[5]~output\, InstructionOut[5]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[6]~output\, InstructionOut[6]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[7]~output\, InstructionOut[7]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[8]~output\, InstructionOut[8]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[9]~output\, InstructionOut[9]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[10]~output\, InstructionOut[10]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[11]~output\, InstructionOut[11]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[12]~output\, InstructionOut[12]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[13]~output\, InstructionOut[13]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[14]~output\, InstructionOut[14]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[15]~output\, InstructionOut[15]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[16]~output\, InstructionOut[16]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[17]~output\, InstructionOut[17]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[18]~output\, InstructionOut[18]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[19]~output\, InstructionOut[19]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[20]~output\, InstructionOut[20]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[21]~output\, InstructionOut[21]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[22]~output\, InstructionOut[22]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[23]~output\, InstructionOut[23]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[24]~output\, InstructionOut[24]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[25]~output\, InstructionOut[25]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[26]~output\, InstructionOut[26]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[27]~output\, InstructionOut[27]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[28]~output\, InstructionOut[28]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[29]~output\, InstructionOut[29]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[30]~output\, InstructionOut[30]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[31]~output\, InstructionOut[31]~output, singleCycleProcessor, 1
instance = comp, \BranchOut~output\, BranchOut~output, singleCycleProcessor, 1
instance = comp, \ZeroOut~output\, ZeroOut~output, singleCycleProcessor, 1
instance = comp, \MemWriteOut~output\, MemWriteOut~output, singleCycleProcessor, 1
instance = comp, \RegWriteOut~output\, RegWriteOut~output, singleCycleProcessor, 1
instance = comp, \ValueSelect[0]~input\, ValueSelect[0]~input, singleCycleProcessor, 1
instance = comp, \ValueSelect[2]~input\, ValueSelect[2]~input, singleCycleProcessor, 1
instance = comp, \outputMux|mux7|choice~0\, outputMux|mux7|choice~0, singleCycleProcessor, 1
instance = comp, \GClock~input\, GClock~input, singleCycleProcessor, 1
instance = comp, \GClock~inputclkctrl\, GClock~inputclkctrl, singleCycleProcessor, 1
instance = comp, \~GND\, ~GND, singleCycleProcessor, 1
instance = comp, \branchALU|add3|int_CarryOut2\, branchALU|add3|int_CarryOut2, singleCycleProcessor, 1
instance = comp, \pcPlus4|add4|int_CarryOut1\, pcPlus4|add4|int_CarryOut1, singleCycleProcessor, 1
instance = comp, \branchALU|add3|int_CarryOut3~0\, branchALU|add3|int_CarryOut3~0, singleCycleProcessor, 1
instance = comp, \branchALU|add4|o_CarryOut~0\, branchALU|add4|o_CarryOut~0, singleCycleProcessor, 1
instance = comp, \branchALU|add5|o_CarryOut~0\, branchALU|add5|o_CarryOut~0, singleCycleProcessor, 1
instance = comp, \pcPlus4|add5|int_CarryOut3\, pcPlus4|add5|int_CarryOut3, singleCycleProcessor, 1
instance = comp, \pcPlus4|add7|int_CarryOut1\, pcPlus4|add7|int_CarryOut1, singleCycleProcessor, 1
instance = comp, \branchALU|add6|o_CarryOut~0\, branchALU|add6|o_CarryOut~0, singleCycleProcessor, 1
instance = comp, \jumpMux|mux7|mux_out~0\, jumpMux|mux7|mux_out~0, singleCycleProcessor, 1
instance = comp, \GReset~input\, GReset~input, singleCycleProcessor, 1
instance = comp, \GReset~inputclkctrl\, GReset~inputclkctrl, singleCycleProcessor, 1
instance = comp, \pcRegister|b7|int_q\, pcRegister|b7|int_q, singleCycleProcessor, 1
instance = comp, \insMemory|altsyncram_component|auto_generated|ram_block1a0\, insMemory|altsyncram_component|auto_generated|ram_block1a0, singleCycleProcessor, 1
instance = comp, \jumpMux|mux6|mux_out~0\, jumpMux|mux6|mux_out~0, singleCycleProcessor, 1
instance = comp, \pcRegister|b6|int_q\, pcRegister|b6|int_q, singleCycleProcessor, 1
instance = comp, \jumpMux|mux5|mux_out~0\, jumpMux|mux5|mux_out~0, singleCycleProcessor, 1
instance = comp, \pcRegister|b5|int_q\, pcRegister|b5|int_q, singleCycleProcessor, 1
instance = comp, \control|beq~1\, control|beq~1, singleCycleProcessor, 1
instance = comp, \aluCtrl|Op[0]~0\, aluCtrl|Op[0]~0, singleCycleProcessor, 1
instance = comp, \control|beq~0\, control|beq~0, singleCycleProcessor, 1
instance = comp, \aluCtrl|Op[0]\, aluCtrl|Op[0], singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux6|choice~0\, regFile|mux_readData2|mux6|choice~0, singleCycleProcessor, 1
instance = comp, \control|ALUOp1~0\, control|ALUOp1~0, singleCycleProcessor, 1
instance = comp, \control|ALUOp1\, control|ALUOp1, singleCycleProcessor, 1
instance = comp, \regFile|sig_regWrite[1]~0\, regFile|sig_regWrite[1]~0, singleCycleProcessor, 1
instance = comp, \regFile|sig_regWrite[1]~1\, regFile|sig_regWrite[1]~1, singleCycleProcessor, 1
instance = comp, \regFile|sig_regWrite[0]~2\, regFile|sig_regWrite[0]~2, singleCycleProcessor, 1
instance = comp, \regFile|row0|b3|int_q\, regFile|row0|b3|int_q, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux6|choice~1\, regFile|mux_readData1|mux6|choice~1, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux3|choice~3\, regFile|mux_readData1|mux3|choice~3, singleCycleProcessor, 1
instance = comp, \regFile|sig_regWrite[2]~7\, regFile|sig_regWrite[2]~7, singleCycleProcessor, 1
instance = comp, \regFile|sig_regWrite[3]~12\, regFile|sig_regWrite[3]~12, singleCycleProcessor, 1
instance = comp, \regFile|row3|b3|int_q\, regFile|row3|b3|int_q, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux3|choice~4\, regFile|mux_readData1|mux3|choice~4, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux3|choice~5\, regFile|mux_readData1|mux3|choice~5, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|mux|mux3|choice~0\, arithmeticUnit|mux|mux3|choice~0, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|mux|mux3|choice~1\, arithmeticUnit|mux|mux3|choice~1, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|mux|mux3|choice~2\, arithmeticUnit|mux|mux3|choice~2, singleCycleProcessor, 1
instance = comp, \dataMemMux|mux3|mux_out~0\, dataMemMux|mux3|mux_out~0, singleCycleProcessor, 1
instance = comp, \regFile|sig_regWrite[1]~9\, regFile|sig_regWrite[1]~9, singleCycleProcessor, 1
instance = comp, \regFile|row1|b3|int_q\, regFile|row1|b3|int_q, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux6|choice~1\, regFile|mux_readData2|mux6|choice~1, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux7|choice~0\, regFile|mux_readData2|mux7|choice~0, singleCycleProcessor, 1
instance = comp, \regFile|sig_regWrite[7]~3\, regFile|sig_regWrite[7]~3, singleCycleProcessor, 1
instance = comp, \regFile|sig_regWrite[4]~4\, regFile|sig_regWrite[4]~4, singleCycleProcessor, 1
instance = comp, \regFile|sig_regWrite[6]~6\, regFile|sig_regWrite[6]~6, singleCycleProcessor, 1
instance = comp, \regFile|row6|b3|int_q\, regFile|row6|b3|int_q, singleCycleProcessor, 1
instance = comp, \regFile|sig_regWrite[2]~8\, regFile|sig_regWrite[2]~8, singleCycleProcessor, 1
instance = comp, \regFile|row2|b3|int_q\, regFile|row2|b3|int_q, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux3|i_out~0\, regFile|mux_readData2|mux3|i_out~0, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux3|i_out~1\, regFile|mux_readData2|mux3|i_out~1, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux3|i_out~2\, regFile|mux_readData2|mux3|i_out~2, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux3|i_out~5\, regFile|mux_readData2|mux3|i_out~5, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|addSub|b_Comp[3]\, arithmeticUnit|addSub|b_Comp[3], singleCycleProcessor, 1
instance = comp, \aluCtrl|Op[2]~1\, aluCtrl|Op[2]~1, singleCycleProcessor, 1
instance = comp, \aluCtrl|Op[2]\, aluCtrl|Op[2], singleCycleProcessor, 1
instance = comp, \regFile|row6|b2|int_q~feeder\, regFile|row6|b2|int_q~feeder, singleCycleProcessor, 1
instance = comp, \regFile|row6|b2|int_q\, regFile|row6|b2|int_q, singleCycleProcessor, 1
instance = comp, \regFile|sig_regWrite[7]~10\, regFile|sig_regWrite[7]~10, singleCycleProcessor, 1
instance = comp, \regFile|sig_regWrite[7]~13\, regFile|sig_regWrite[7]~13, singleCycleProcessor, 1
instance = comp, \regFile|row7|b2|int_q\, regFile|row7|b2|int_q, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux2|i_out~1\, regFile|mux_readData2|mux2|i_out~1, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux1|choice~0\, regFile|mux_readData2|mux1|choice~0, singleCycleProcessor, 1
instance = comp, \regFile|row3|b2|int_q\, regFile|row3|b2|int_q, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux2|i_out~0\, regFile|mux_readData2|mux2|i_out~0, singleCycleProcessor, 1
instance = comp, \regFile|row0|b2|int_q~feeder\, regFile|row0|b2|int_q~feeder, singleCycleProcessor, 1
instance = comp, \regFile|row0|b2|int_q\, regFile|row0|b2|int_q, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux2|i_out~3\, regFile|mux_readData2|mux2|i_out~3, singleCycleProcessor, 1
instance = comp, \regFile|sig_regWrite[4]~5\, regFile|sig_regWrite[4]~5, singleCycleProcessor, 1
instance = comp, \regFile|row4|b2|int_q\, regFile|row4|b2|int_q, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux2|i_out~2\, regFile|mux_readData2|mux2|i_out~2, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux2|i_out~4\, regFile|mux_readData2|mux2|i_out~4, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux2|i_out~5\, regFile|mux_readData2|mux2|i_out~5, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|addSub|b_Comp[2]\, arithmeticUnit|addSub|b_Comp[2], singleCycleProcessor, 1
instance = comp, \regFile|row4|b0|int_q\, regFile|row4|b0|int_q, singleCycleProcessor, 1
instance = comp, \regFile|row0|b0|int_q\, regFile|row0|b0|int_q, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux0|i_out~0\, regFile|mux_readData2|mux0|i_out~0, singleCycleProcessor, 1
instance = comp, \regFile|row2|b0|int_q\, regFile|row2|b0|int_q, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux0|i_out~1\, regFile|mux_readData2|mux0|i_out~1, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux0|i_out~2\, regFile|mux_readData2|mux0|i_out~2, singleCycleProcessor, 1
instance = comp, \control|MemWrite~1\, control|MemWrite~1, singleCycleProcessor, 1
instance = comp, \regFile|sig_regWrite[5]~11\, regFile|sig_regWrite[5]~11, singleCycleProcessor, 1
instance = comp, \regFile|row5|b0|int_q\, regFile|row5|b0|int_q, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux0|i_out~3\, regFile|mux_readData2|mux0|i_out~3, singleCycleProcessor, 1
instance = comp, \regFile|row3|b0|int_q\, regFile|row3|b0|int_q, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux0|i_out~4\, regFile|mux_readData2|mux0|i_out~4, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux0|i_out~5\, regFile|mux_readData2|mux0|i_out~5, singleCycleProcessor, 1
instance = comp, \aluMux|mux0|mux_out~0\, aluMux|mux0|mux_out~0, singleCycleProcessor, 1
instance = comp, \regFile|row7|b0|int_q\, regFile|row7|b0|int_q, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux0|i_out~1\, regFile|mux_readData1|mux0|i_out~1, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux0|i_out~2\, regFile|mux_readData1|mux0|i_out~2, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux0|i_out~3\, regFile|mux_readData1|mux0|i_out~3, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux0|i_out~4\, regFile|mux_readData1|mux0|i_out~4, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux1|choice~0\, regFile|mux_readData1|mux1|choice~0, singleCycleProcessor, 1
instance = comp, \regFile|row1|b0|int_q\, regFile|row1|b0|int_q, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux0|choice~0\, regFile|mux_readData1|mux0|choice~0, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux0|i_out~0\, regFile|mux_readData1|mux0|i_out~0, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux0|i_out~5\, regFile|mux_readData1|mux0|i_out~5, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|addSub|add0|int_CarryOut2\, arithmeticUnit|addSub|add0|int_CarryOut2, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|mux|mux1|choice~2\, arithmeticUnit|mux|mux1|choice~2, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|addSub|add0|int_CarryOut3\, arithmeticUnit|addSub|add0|int_CarryOut3, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|addSub|add1|o_Sum\, arithmeticUnit|addSub|add1|o_Sum, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|mux|mux1|choice~3\, arithmeticUnit|mux|mux1|choice~3, singleCycleProcessor, 1
instance = comp, \control|MemWrite~2\, control|MemWrite~2, singleCycleProcessor, 1
instance = comp, \dataMemory|altsyncram_component|auto_generated|rden_b_store\, dataMemory|altsyncram_component|auto_generated|rden_b_store, singleCycleProcessor, 1
instance = comp, \dataMemory|altsyncram_component|auto_generated|ram_block1a0~0\, dataMemory|altsyncram_component|auto_generated|ram_block1a0~0, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux0|i_out~6\, regFile|mux_readData2|mux0|i_out~6, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|mux|mux0|i_out~3\, arithmeticUnit|mux|mux0|i_out~3, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|mux|mux1|choice~4\, arithmeticUnit|mux|mux1|choice~4, singleCycleProcessor, 1
instance = comp, \regFile|row7|b6|int_q\, regFile|row7|b6|int_q, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux6|choice~7\, regFile|mux_readData1|mux6|choice~7, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|addSub|b_Comp[6]\, arithmeticUnit|addSub|b_Comp[6], singleCycleProcessor, 1
instance = comp, \regFile|row1|b5|int_q~feeder\, regFile|row1|b5|int_q~feeder, singleCycleProcessor, 1
instance = comp, \regFile|row1|b5|int_q\, regFile|row1|b5|int_q, singleCycleProcessor, 1
instance = comp, \regFile|row0|b5|int_q~feeder\, regFile|row0|b5|int_q~feeder, singleCycleProcessor, 1
instance = comp, \regFile|row0|b5|int_q\, regFile|row0|b5|int_q, singleCycleProcessor, 1
instance = comp, \regFile|row6|b5|int_q\, regFile|row6|b5|int_q, singleCycleProcessor, 1
instance = comp, \regFile|row2|b5|int_q\, regFile|row2|b5|int_q, singleCycleProcessor, 1
instance = comp, \regFile|row4|b5|int_q\, regFile|row4|b5|int_q, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux5|i_out~0\, regFile|mux_readData2|mux5|i_out~0, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux5|i_out~1\, regFile|mux_readData2|mux5|i_out~1, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux5|i_out~2\, regFile|mux_readData2|mux5|i_out~2, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux5|i_out~5\, regFile|mux_readData2|mux5|i_out~5, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|addSub|b_Comp[5]\, arithmeticUnit|addSub|b_Comp[5], singleCycleProcessor, 1
instance = comp, \regFile|row1|b4|int_q~feeder\, regFile|row1|b4|int_q~feeder, singleCycleProcessor, 1
instance = comp, \regFile|row1|b4|int_q\, regFile|row1|b4|int_q, singleCycleProcessor, 1
instance = comp, \regFile|row5|b4|int_q~feeder\, regFile|row5|b4|int_q~feeder, singleCycleProcessor, 1
instance = comp, \regFile|row5|b4|int_q\, regFile|row5|b4|int_q, singleCycleProcessor, 1
instance = comp, \regFile|row3|b4|int_q\, regFile|row3|b4|int_q, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux4|i_out~3\, regFile|mux_readData2|mux4|i_out~3, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux4|i_out~4\, regFile|mux_readData2|mux4|i_out~4, singleCycleProcessor, 1
instance = comp, \regFile|row0|b4|int_q~feeder\, regFile|row0|b4|int_q~feeder, singleCycleProcessor, 1
instance = comp, \regFile|row0|b4|int_q\, regFile|row0|b4|int_q, singleCycleProcessor, 1
instance = comp, \regFile|row6|b4|int_q~feeder\, regFile|row6|b4|int_q~feeder, singleCycleProcessor, 1
instance = comp, \regFile|row6|b4|int_q\, regFile|row6|b4|int_q, singleCycleProcessor, 1
instance = comp, \regFile|row4|b4|int_q\, regFile|row4|b4|int_q, singleCycleProcessor, 1
instance = comp, \regFile|row2|b4|int_q\, regFile|row2|b4|int_q, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux4|i_out~0\, regFile|mux_readData2|mux4|i_out~0, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux4|i_out~1\, regFile|mux_readData2|mux4|i_out~1, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux4|i_out~2\, regFile|mux_readData2|mux4|i_out~2, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux4|i_out~5\, regFile|mux_readData2|mux4|i_out~5, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|addSub|b_Comp[4]\, arithmeticUnit|addSub|b_Comp[4], singleCycleProcessor, 1
instance = comp, \regFile|row7|b3|int_q\, regFile|row7|b3|int_q, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux3|choice~0\, regFile|mux_readData1|mux3|choice~0, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|addSub|add3|o_CarryOut~0\, arithmeticUnit|addSub|add3|o_CarryOut~0, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|addSub|add4|o_CarryOut~0\, arithmeticUnit|addSub|add4|o_CarryOut~0, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|addSub|add5|o_CarryOut~0\, arithmeticUnit|addSub|add5|o_CarryOut~0, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|addSub|add6|o_CarryOut~0\, arithmeticUnit|addSub|add6|o_CarryOut~0, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|mux|mux7|choice~1\, arithmeticUnit|mux|mux7|choice~1, singleCycleProcessor, 1
instance = comp, \dataMemMux|mux7|mux_out~0\, dataMemMux|mux7|mux_out~0, singleCycleProcessor, 1
instance = comp, \regFile|row0|b7|int_q\, regFile|row0|b7|int_q, singleCycleProcessor, 1
instance = comp, \regFile|row6|b7|int_q\, regFile|row6|b7|int_q, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux7|i_out~1\, regFile|mux_readData2|mux7|i_out~1, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux7|i_out~2\, regFile|mux_readData2|mux7|i_out~2, singleCycleProcessor, 1
instance = comp, \regFile|row7|b7|int_q\, regFile|row7|b7|int_q, singleCycleProcessor, 1
instance = comp, \regFile|row3|b7|int_q\, regFile|row3|b7|int_q, singleCycleProcessor, 1
instance = comp, \regFile|row5|b7|int_q\, regFile|row5|b7|int_q, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux7|i_out~3\, regFile|mux_readData2|mux7|i_out~3, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux7|i_out~4\, regFile|mux_readData2|mux7|i_out~4, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux7|i_out~5\, regFile|mux_readData2|mux7|i_out~5, singleCycleProcessor, 1
instance = comp, \dataMemMux|mux6|mux_out~0\, dataMemMux|mux6|mux_out~0, singleCycleProcessor, 1
instance = comp, \regFile|row1|b6|int_q\, regFile|row1|b6|int_q, singleCycleProcessor, 1
instance = comp, \regFile|row0|b6|int_q\, regFile|row0|b6|int_q, singleCycleProcessor, 1
instance = comp, \regFile|row2|b6|int_q\, regFile|row2|b6|int_q, singleCycleProcessor, 1
instance = comp, \regFile|row4|b6|int_q\, regFile|row4|b6|int_q, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux6|i_out~0\, regFile|mux_readData2|mux6|i_out~0, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux6|i_out~1\, regFile|mux_readData2|mux6|i_out~1, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux6|i_out~2\, regFile|mux_readData2|mux6|i_out~2, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux6|i_out~5\, regFile|mux_readData2|mux6|i_out~5, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|mux|mux6|choice~0\, arithmeticUnit|mux|mux6|choice~0, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|mux|mux6|choice~1\, arithmeticUnit|mux|mux6|choice~1, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|addSub|add6|o_Sum\, arithmeticUnit|addSub|add6|o_Sum, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|mux|mux6|choice~2\, arithmeticUnit|mux|mux6|choice~2, singleCycleProcessor, 1
instance = comp, \dataMemMux|mux5|mux_out~0\, dataMemMux|mux5|mux_out~0, singleCycleProcessor, 1
instance = comp, \regFile|row7|b5|int_q\, regFile|row7|b5|int_q, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux5|choice~1\, regFile|mux_readData1|mux5|choice~1, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux5|choice~2\, regFile|mux_readData1|mux5|choice~2, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux5|choice~3\, regFile|mux_readData1|mux5|choice~3, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux5|choice~4\, regFile|mux_readData1|mux5|choice~4, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux5|choice~6\, regFile|mux_readData1|mux5|choice~6, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|mux|mux5|choice~0\, arithmeticUnit|mux|mux5|choice~0, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|mux|mux5|choice~1\, arithmeticUnit|mux|mux5|choice~1, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|addSub|add5|o_Sum\, arithmeticUnit|addSub|add5|o_Sum, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|mux|mux5|choice~2\, arithmeticUnit|mux|mux5|choice~2, singleCycleProcessor, 1
instance = comp, \dataMemMux|mux4|mux_out~0\, dataMemMux|mux4|mux_out~0, singleCycleProcessor, 1
instance = comp, \regFile|row7|b4|int_q\, regFile|row7|b4|int_q, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux4|choice~0\, regFile|mux_readData1|mux4|choice~0, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux4|choice~3\, regFile|mux_readData1|mux4|choice~3, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux4|choice~4\, regFile|mux_readData1|mux4|choice~4, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux4|choice~1\, regFile|mux_readData1|mux4|choice~1, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux5|choice~0\, regFile|mux_readData1|mux5|choice~0, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux4|choice~2\, regFile|mux_readData1|mux4|choice~2, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux4|choice~5\, regFile|mux_readData1|mux4|choice~5, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|mux|mux4|choice~0\, arithmeticUnit|mux|mux4|choice~0, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|mux|mux4|choice~1\, arithmeticUnit|mux|mux4|choice~1, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|addSub|add4|o_Sum\, arithmeticUnit|addSub|add4|o_Sum, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|mux|mux4|choice~2\, arithmeticUnit|mux|mux4|choice~2, singleCycleProcessor, 1
instance = comp, \dataMemMux|mux1|mux_out~0\, dataMemMux|mux1|mux_out~0, singleCycleProcessor, 1
instance = comp, \regFile|row2|b1|int_q\, regFile|row2|b1|int_q, singleCycleProcessor, 1
instance = comp, \regFile|row4|b1|int_q\, regFile|row4|b1|int_q, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux1|i_out~2\, regFile|mux_readData2|mux1|i_out~2, singleCycleProcessor, 1
instance = comp, \regFile|row5|b1|int_q\, regFile|row5|b1|int_q, singleCycleProcessor, 1
instance = comp, \regFile|row0|b1|int_q\, regFile|row0|b1|int_q, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux1|i_out~3\, regFile|mux_readData2|mux1|i_out~3, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux1|i_out~4\, regFile|mux_readData2|mux1|i_out~4, singleCycleProcessor, 1
instance = comp, \regFile|row1|b1|int_q\, regFile|row1|b1|int_q, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux1|i_out~0\, regFile|mux_readData2|mux1|i_out~0, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData2|mux1|i_out~5\, regFile|mux_readData2|mux1|i_out~5, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|addSub|b_Comp[1]\, arithmeticUnit|addSub|b_Comp[1], singleCycleProcessor, 1
instance = comp, \regFile|row7|b1|int_q~feeder\, regFile|row7|b1|int_q~feeder, singleCycleProcessor, 1
instance = comp, \regFile|row7|b1|int_q\, regFile|row7|b1|int_q, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux1|choice~1\, regFile|mux_readData1|mux1|choice~1, singleCycleProcessor, 1
instance = comp, \regFile|row3|b1|int_q\, regFile|row3|b1|int_q, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux1|i_out~2\, regFile|mux_readData1|mux1|i_out~2, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux1|i_out~3\, regFile|mux_readData1|mux1|i_out~3, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux1|i_out~4\, regFile|mux_readData1|mux1|i_out~4, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|addSub|add1|o_CarryOut~0\, arithmeticUnit|addSub|add1|o_CarryOut~0, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|addSub|add2|o_Sum\, arithmeticUnit|addSub|add2|o_Sum, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux2|choice~0\, regFile|mux_readData1|mux2|choice~0, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|mux|mux2|choice~0\, arithmeticUnit|mux|mux2|choice~0, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|mux|mux2|choice~1\, arithmeticUnit|mux|mux2|choice~1, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|mux|mux2|choice~2\, arithmeticUnit|mux|mux2|choice~2, singleCycleProcessor, 1
instance = comp, \dataMemMux|mux2|mux_out~0\, dataMemMux|mux2|mux_out~0, singleCycleProcessor, 1
instance = comp, \regFile|row5|b2|int_q~feeder\, regFile|row5|b2|int_q~feeder, singleCycleProcessor, 1
instance = comp, \regFile|row5|b2|int_q\, regFile|row5|b2|int_q, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux2|choice~4\, regFile|mux_readData1|mux2|choice~4, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux2|choice~1\, regFile|mux_readData1|mux2|choice~1, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux2|choice~2\, regFile|mux_readData1|mux2|choice~2, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux2|choice~5\, regFile|mux_readData1|mux2|choice~5, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|addSub|add2|o_CarryOut~0\, arithmeticUnit|addSub|add2|o_CarryOut~0, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|addSub|add3|o_Sum\, arithmeticUnit|addSub|add3|o_Sum, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|addSub|o_Zero~2\, arithmeticUnit|addSub|o_Zero~2, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|addSub|o_Zero~3\, arithmeticUnit|addSub|o_Zero~3, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|addSub|o_Zero~4\, arithmeticUnit|addSub|o_Zero~4, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|addSub|o_Zero~5\, arithmeticUnit|addSub|o_Zero~5, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|addSub|o_Zero~6\, arithmeticUnit|addSub|o_Zero~6, singleCycleProcessor, 1
instance = comp, \sig_branchSel~0\, sig_branchSel~0, singleCycleProcessor, 1
instance = comp, \branchALU|add4|o_Sum\, branchALU|add4|o_Sum, singleCycleProcessor, 1
instance = comp, \jumpMux|mux4|mux_out~0\, jumpMux|mux4|mux_out~0, singleCycleProcessor, 1
instance = comp, \pcRegister|b4|int_q\, pcRegister|b4|int_q, singleCycleProcessor, 1
instance = comp, \jumpMux|mux3|mux_out~0\, jumpMux|mux3|mux_out~0, singleCycleProcessor, 1
instance = comp, \jumpMux|mux3|mux_out~1\, jumpMux|mux3|mux_out~1, singleCycleProcessor, 1
instance = comp, \pcRegister|b3|int_q\, pcRegister|b3|int_q, singleCycleProcessor, 1
instance = comp, \jumpMux|mux2|mux_out~0\, jumpMux|mux2|mux_out~0, singleCycleProcessor, 1
instance = comp, \pcRegister|b2|int_q\, pcRegister|b2|int_q, singleCycleProcessor, 1
instance = comp, \control|MemWrite~0\, control|MemWrite~0, singleCycleProcessor, 1
instance = comp, \control|MemRead~0\, control|MemRead~0, singleCycleProcessor, 1
instance = comp, \arithmeticUnit|mux|mux0|i_out~2\, arithmeticUnit|mux|mux0|i_out~2, singleCycleProcessor, 1
instance = comp, \dataMemMux|mux0|mux_out~0\, dataMemMux|mux0|mux_out~0, singleCycleProcessor, 1
instance = comp, \outputMux|mux4|choice~1\, outputMux|mux4|choice~1, singleCycleProcessor, 1
instance = comp, \outputMux|mux0|i_out~1\, outputMux|mux0|i_out~1, singleCycleProcessor, 1
instance = comp, \outputMux|mux2|choice~0\, outputMux|mux2|choice~0, singleCycleProcessor, 1
instance = comp, \outputMux|mux0|i_out~0\, outputMux|mux0|i_out~0, singleCycleProcessor, 1
instance = comp, \outputMux|mux0|i_out~2\, outputMux|mux0|i_out~2, singleCycleProcessor, 1
instance = comp, \outputMux|mux0|i_out~3\, outputMux|mux0|i_out~3, singleCycleProcessor, 1
instance = comp, \control|ALUOp0\, control|ALUOp0, singleCycleProcessor, 1
instance = comp, \outputMux|mux1|i_out~1\, outputMux|mux1|i_out~1, singleCycleProcessor, 1
instance = comp, \outputMux|mux1|i_out~2\, outputMux|mux1|i_out~2, singleCycleProcessor, 1
instance = comp, \outputMux|mux1|i_out~3\, outputMux|mux1|i_out~3, singleCycleProcessor, 1
instance = comp, \outputMux|mux2|i_out~1\, outputMux|mux2|i_out~1, singleCycleProcessor, 1
instance = comp, \outputMux|mux4|choice~0\, outputMux|mux4|choice~0, singleCycleProcessor, 1
instance = comp, \outputMux|mux2|i_out~0\, outputMux|mux2|i_out~0, singleCycleProcessor, 1
instance = comp, \outputMux|mux2|i_out~2\, outputMux|mux2|i_out~2, singleCycleProcessor, 1
instance = comp, \outputMux|mux2|i_out~3\, outputMux|mux2|i_out~3, singleCycleProcessor, 1
instance = comp, \outputMux|mux3|i_out~0\, outputMux|mux3|i_out~0, singleCycleProcessor, 1
instance = comp, \outputMux|mux3|i_out~2\, outputMux|mux3|i_out~2, singleCycleProcessor, 1
instance = comp, \outputMux|mux3|i_out~1\, outputMux|mux3|i_out~1, singleCycleProcessor, 1
instance = comp, \outputMux|mux3|i_out~3\, outputMux|mux3|i_out~3, singleCycleProcessor, 1
instance = comp, \outputMux|mux4|i_out~1\, outputMux|mux4|i_out~1, singleCycleProcessor, 1
instance = comp, \outputMux|mux4|i_out~0\, outputMux|mux4|i_out~0, singleCycleProcessor, 1
instance = comp, \outputMux|mux4|i_out~2\, outputMux|mux4|i_out~2, singleCycleProcessor, 1
instance = comp, \outputMux|mux4|i_out~3\, outputMux|mux4|i_out~3, singleCycleProcessor, 1
instance = comp, \outputMux|mux5|i_out~1\, outputMux|mux5|i_out~1, singleCycleProcessor, 1
instance = comp, \outputMux|mux5|i_out~2\, outputMux|mux5|i_out~2, singleCycleProcessor, 1
instance = comp, \control|Jump~0\, control|Jump~0, singleCycleProcessor, 1
instance = comp, \outputMux|mux5|i_out~0\, outputMux|mux5|i_out~0, singleCycleProcessor, 1
instance = comp, \outputMux|mux5|i_out~3\, outputMux|mux5|i_out~3, singleCycleProcessor, 1
instance = comp, \regFile|row6|b6|int_q\, regFile|row6|b6|int_q, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux6|choice~3\, regFile|mux_readData1|mux6|choice~3, singleCycleProcessor, 1
instance = comp, \regFile|row3|b6|int_q\, regFile|row3|b6|int_q, singleCycleProcessor, 1
instance = comp, \regFile|row5|b6|int_q\, regFile|row5|b6|int_q, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux6|choice~5\, regFile|mux_readData1|mux6|choice~5, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux6|choice~6\, regFile|mux_readData1|mux6|choice~6, singleCycleProcessor, 1
instance = comp, \regFile|mux_readData1|mux6|i_out\, regFile|mux_readData1|mux6|i_out, singleCycleProcessor, 1
instance = comp, \outputMux|mux6|i_out~0\, outputMux|mux6|i_out~0, singleCycleProcessor, 1
instance = comp, \outputMux|mux6|i_out~1\, outputMux|mux6|i_out~1, singleCycleProcessor, 1
instance = comp, \outputMux|mux6|i_out~2\, outputMux|mux6|i_out~2, singleCycleProcessor, 1
instance = comp, \outputMux|mux6|i_out~3\, outputMux|mux6|i_out~3, singleCycleProcessor, 1
instance = comp, \outputMux|mux7|choice~1\, outputMux|mux7|choice~1, singleCycleProcessor, 1
instance = comp, \outputMux|mux7|choice~3\, outputMux|mux7|choice~3, singleCycleProcessor, 1
instance = comp, \outputMux|mux7|choice~4\, outputMux|mux7|choice~4, singleCycleProcessor, 1
instance = comp, \control|RegWrite~2\, control|RegWrite~2, singleCycleProcessor, 1
