

================================================================
== Vivado HLS Report for 'filtrel_kernelXS'
================================================================
* Date:           Sat Jun  4 16:23:47 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Sobel_SkLines
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.075|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-------+-------+----------+-----------+-----------+--------+----------+
        |                     |    Latency    | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      |  min  |  max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+-------+-------+----------+-----------+-----------+--------+----------+
        |- Loop 1             |      ?|      ?|         ?|          -|          -|       6|    no    |
        | + Loop 1.1          |   8160|   8160|       272|          -|          -|      30|    no    |
        |  ++ Loop 1.1.1      |    270|    270|         1|          -|          -|     270|    no    |
        | + Loop 1.2          |      ?|      ?|         ?|          -|          -|       9|    no    |
        |  ++ Loop 1.2.1      |      ?|      ?|  4 ~ 64  |          -|          -|       ?|    no    |
        |   +++ Loop 1.2.1.1  |      2|     61|         2|          -|          -| 1 ~ 30 |    no    |
        | + Loop 1.3          |  16260|  16260|       542|          -|          -|      30|    no    |
        |  ++ Loop 1.3.1      |    540|    540|         2|          -|          -|     270|    no    |
        +---------------------+-------+-------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      1|       -|       -|    -|
|Expression       |        -|      -|       0|     471|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        4|      -|       2|       1|    -|
|Multiplexer      |        -|      -|       -|     287|    -|
|Register         |        -|      -|     304|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        4|      1|     306|     759|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +---------------------------+----------------------+-----------+
    |          Instance         |        Module        | Expression|
    +---------------------------+----------------------+-----------+
    |TOP_fuct_mul_mul_pcA_U116  |TOP_fuct_mul_mul_pcA  |  i0 * i1  |
    +---------------------------+----------------------+-----------+

    * Memory: 
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+
    |line_buf1_U   |filtrel_kernelXS_ncg  |        4|  0|   0|  8100|    8|     1|        64800|
    |Line_Flag2_U  |filtrel_kernelXS_ocq  |        0|  2|   1|     9|    1|     1|            9|
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                      |        4|  2|   1|  8109|    9|     2|        64809|
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |count_1_fu_352_p2    |     +    |      0|  0|  11|           3|           1|
    |i_1_fu_409_p2        |     +    |      0|  0|  12|           4|           1|
    |j_1_fu_468_p2        |     +    |      0|  0|  39|          32|           1|
    |k_1_fu_494_p2        |     +    |      0|  0|  15|           5|           1|
    |next_mul1_fu_573_p2  |     +    |      0|  0|  25|          18|          10|
    |next_mul_fu_358_p2   |     +    |      0|  0|  20|          13|           9|
    |p_sum1_fu_392_p2     |     +    |      0|  0|  20|          13|          13|
    |p_sum_fu_509_p2      |     +    |      0|  0|  21|          14|          14|
    |temp_2_fu_525_p2     |     +    |      0|  0|  39|          32|           1|
    |tmp_12_fu_500_p2     |     +    |      0|  0|  17|          10|          10|
    |xi_1_fu_382_p2       |     +    |      0|  0|  16|           9|           1|
    |xi_2_fu_567_p2       |     +    |      0|  0|  16|           9|           1|
    |yi_1_fu_370_p2       |     +    |      0|  0|  15|           5|           1|
    |yi_2_fu_555_p2       |     +    |      0|  0|  15|           5|           1|
    |tmp_3_fu_444_p2      |     -    |      0|  0|  17|          10|          10|
    |ap_block_state4      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_268     |    and   |      0|  0|   2|           1|           1|
    |or_cond7_fu_462_p2   |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_544_p2    |    and   |      0|  0|   2|           1|           1|
    |exitcond3_fu_561_p2  |   icmp   |      0|  0|  13|           9|           9|
    |exitcond4_fu_364_p2  |   icmp   |      0|  0|  11|           5|           3|
    |exitcond6_fu_403_p2  |   icmp   |      0|  0|   9|           4|           4|
    |exitcond7_fu_376_p2  |   icmp   |      0|  0|  13|           9|           9|
    |exitcond8_fu_346_p2  |   icmp   |      0|  0|   9|           3|           3|
    |exitcond_fu_549_p2   |   icmp   |      0|  0|  11|           5|           3|
    |tmp_13_fu_519_p2     |   icmp   |      0|  0|  11|           8|           1|
    |tmp_14_fu_532_p2     |   icmp   |      0|  0|  20|          32|           5|
    |tmp_15_fu_538_p2     |   icmp   |      0|  0|  11|           5|           3|
    |tmp_5_fu_450_p2      |   icmp   |      0|  0|  20|          32|           5|
    |tmp_8_fu_488_p2      |   icmp   |      0|  0|  11|           5|           3|
    |tmp_s_fu_478_p2      |   icmp   |      0|  0|  20|          32|           5|
    |ap_block_state1      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state11     |    or    |      0|  0|   2|           1|           1|
    |tmp_6_fu_456_p2      |    xor   |      0|  0|   2|           1|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 471|         338|         136|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |Line_Flag2_address0                 |  21|          4|    4|         16|
    |Line_Flag2_d0                       |  15|          3|    1|          3|
    |ap_NS_fsm                           |  53|         12|    1|         12|
    |ap_done                             |   9|          2|    1|          2|
    |ap_phi_mux_flag_be_phi_fu_304_p4    |   9|          2|    1|          2|
    |ap_phi_mux_temp_1_be_phi_fu_288_p6  |  15|          3|   32|         96|
    |count_reg_170                       |   9|          2|    3|          6|
    |dst_data_stream_V_blk_n             |   9|          2|    1|          2|
    |dst_data_stream_V_din               |  15|          3|    8|         24|
    |flag_reg_238                        |   9|          2|    1|          2|
    |i_reg_215                           |   9|          2|    4|          8|
    |j_reg_249                           |   9|          2|   32|         64|
    |k_reg_272                           |   9|          2|    5|         10|
    |line_buf1_address0                  |  15|          3|   13|         39|
    |phi_mul1_reg_335                    |   9|          2|   18|         36|
    |phi_mul_reg_192                     |   9|          2|   13|         26|
    |src_data_stream_V_blk_n             |   9|          2|    1|          2|
    |temp_1_reg_260                      |   9|          2|   32|         64|
    |temp_reg_226                        |   9|          2|   32|         64|
    |xi2_reg_324                         |   9|          2|    9|         18|
    |xi_reg_204                          |   9|          2|    9|         18|
    |yi1_reg_313                         |   9|          2|    5|         10|
    |yi_reg_181                          |   9|          2|    5|         10|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 287|         62|  231|        534|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |Line_Flag2_addr_reg_637  |   4|   0|    4|          0|
    |ap_CS_fsm                |  11|   0|   11|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |count_1_reg_603          |   3|   0|    3|          0|
    |count_reg_170            |   3|   0|    3|          0|
    |flag_be_reg_299          |   1|   0|    1|          0|
    |flag_reg_238             |   1|   0|    1|          0|
    |i_1_reg_632              |   4|   0|    4|          0|
    |i_reg_215                |   4|   0|    4|          0|
    |j_1_reg_650              |  32|   0|   32|          0|
    |j_reg_249                |  32|   0|   32|          0|
    |k_1_reg_669              |   5|   0|    5|          0|
    |k_reg_272                |   5|   0|    5|          0|
    |next_mul1_reg_704        |  18|   0|   18|          0|
    |next_mul_reg_608         |  13|   0|   13|          0|
    |phi_mul1_reg_335         |  18|   0|   18|          0|
    |phi_mul_reg_192          |  13|   0|   13|          0|
    |temp_1_reg_260           |  32|   0|   32|          0|
    |temp_reg_226             |  32|   0|   32|          0|
    |tmp_3_reg_642            |   9|   0|   10|          1|
    |tmp_7_reg_655            |  14|   0|   14|          0|
    |tmp_8_reg_665            |   1|   0|    1|          0|
    |tmp_s_reg_660            |   1|   0|    1|          0|
    |xi2_reg_324              |   9|   0|    9|          0|
    |xi_2_reg_699             |   9|   0|    9|          0|
    |xi_reg_204               |   9|   0|    9|          0|
    |yi1_reg_313              |   5|   0|    5|          0|
    |yi_1_reg_616             |   5|   0|    5|          0|
    |yi_2_reg_691             |   5|   0|    5|          0|
    |yi_reg_181               |   5|   0|    5|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 304|   0|  305|          1|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |  filtrel_kernelXS | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |  filtrel_kernelXS | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |  filtrel_kernelXS | return value |
|ap_done                    | out |    1| ap_ctrl_hs |  filtrel_kernelXS | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |  filtrel_kernelXS | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |  filtrel_kernelXS | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |  filtrel_kernelXS | return value |
|src_data_stream_V_dout     |  in |    8|   ap_fifo  | src_data_stream_V |    pointer   |
|src_data_stream_V_empty_n  |  in |    1|   ap_fifo  | src_data_stream_V |    pointer   |
|src_data_stream_V_read     | out |    1|   ap_fifo  | src_data_stream_V |    pointer   |
|dst_data_stream_V_din      | out |    8|   ap_fifo  | dst_data_stream_V |    pointer   |
|dst_data_stream_V_full_n   |  in |    1|   ap_fifo  | dst_data_stream_V |    pointer   |
|dst_data_stream_V_write    | out |    1|   ap_fifo  | dst_data_stream_V |    pointer   |
+---------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond8)
3 --> 
	4  / (!exitcond4)
	5  / (exitcond4)
4 --> 
	4  / (!exitcond7)
	3  / (exitcond7)
5 --> 
	6  / (!exitcond6)
	9  / (exitcond6)
6 --> 
	7  / (or_cond7)
	5  / (!or_cond7)
7 --> 
	8  / true
8 --> 
	7  / (tmp_8 & !tmp_14) | (tmp_8 & !tmp_13)
	6  / (tmp_13 & tmp_14) | (!tmp_8)
9 --> 
	10  / (!exitcond)
	2  / (exitcond)
10 --> 
	11  / (!exitcond3)
	9  / (exitcond3)
11 --> 
	10  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.23ns)   --->   "%line_buf1 = alloca [8100 x i8], align 1"   --->   Operation 14 'alloca' 'line_buf1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 9> <RAM>
ST_1 : Operation 15 [1/1] (0.67ns)   --->   "%Line_Flag2 = alloca [9 x i1], align 1"   --->   Operation 15 'alloca' 'Line_Flag2' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 9> <RAM>
ST_1 : Operation 16 [1/1] (0.65ns)   --->   "br label %.loopexit27" [Sobel_SkLines/src/filtrel_kernelXS.cpp:15]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 0.67>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%count = phi i3 [ 0, %0 ], [ %count_1, %.loopexit27.loopexit ]"   --->   Operation 17 'phi' 'count' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.58ns)   --->   "%exitcond8 = icmp eq i3 %count, -2" [Sobel_SkLines/src/filtrel_kernelXS.cpp:15]   --->   Operation 18 'icmp' 'exitcond8' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 19 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.67ns)   --->   "%count_1 = add i3 %count, 1" [Sobel_SkLines/src/filtrel_kernelXS.cpp:15]   --->   Operation 20 'add' 'count_1' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %13, label %.preheader14.preheader" [Sobel_SkLines/src/filtrel_kernelXS.cpp:15]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.65ns)   --->   "br label %.preheader14"   --->   Operation 22 'br' <Predicate = (!exitcond8)> <Delay = 0.65>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void" [Sobel_SkLines/src/filtrel_kernelXS.cpp:79]   --->   Operation 23 'ret' <Predicate = (exitcond8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.82>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%yi = phi i5 [ %yi_1, %.preheader14.loopexit ], [ 0, %.preheader14.preheader ]"   --->   Operation 24 'phi' 'yi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%phi_mul = phi i13 [ %next_mul, %.preheader14.loopexit ], [ 0, %.preheader14.preheader ]"   --->   Operation 25 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.82ns)   --->   "%next_mul = add i13 %phi_mul, 270"   --->   Operation 26 'add' 'next_mul' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.75ns)   --->   "%exitcond4 = icmp eq i5 %yi, -2" [Sobel_SkLines/src/filtrel_kernelXS.cpp:16]   --->   Operation 27 'icmp' 'exitcond4' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)"   --->   Operation 28 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.78ns)   --->   "%yi_1 = add i5 %yi, 1" [Sobel_SkLines/src/filtrel_kernelXS.cpp:16]   --->   Operation 29 'add' 'yi_1' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader1.preheader, label %.preheader13.preheader" [Sobel_SkLines/src/filtrel_kernelXS.cpp:16]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.65ns)   --->   "br label %.preheader13" [Sobel_SkLines/src/filtrel_kernelXS.cpp:17]   --->   Operation 31 'br' <Predicate = (!exitcond4)> <Delay = 0.65>
ST_3 : Operation 32 [1/1] (0.65ns)   --->   "br label %.preheader1" [Sobel_SkLines/src/filtrel_kernelXS.cpp:26]   --->   Operation 32 'br' <Predicate = (exitcond4)> <Delay = 0.65>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%xi = phi i9 [ %xi_1, %1 ], [ 0, %.preheader13.preheader ]"   --->   Operation 33 'phi' 'xi' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.88ns)   --->   "%exitcond7 = icmp eq i9 %xi, -242" [Sobel_SkLines/src/filtrel_kernelXS.cpp:17]   --->   Operation 34 'icmp' 'exitcond7' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 270, i64 270, i64 270)"   --->   Operation 35 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.77ns)   --->   "%xi_1 = add i9 %xi, 1" [Sobel_SkLines/src/filtrel_kernelXS.cpp:17]   --->   Operation 36 'add' 'xi_1' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.preheader14.loopexit, label %1" [Sobel_SkLines/src/filtrel_kernelXS.cpp:17]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:672->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Sobel_SkLines/src/filtrel_kernelXS.cpp:19]   --->   Operation 38 'specregionbegin' 'tmp' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:676->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Sobel_SkLines/src/filtrel_kernelXS.cpp:19]   --->   Operation 39 'specprotocol' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.83ns)   --->   "%tmp_1 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_data_stream_V)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Sobel_SkLines/src/filtrel_kernelXS.cpp:19]   --->   Operation 40 'read' 'tmp_1' <Predicate = (!exitcond7)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:681->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Sobel_SkLines/src/filtrel_kernelXS.cpp:19]   --->   Operation 41 'specregionend' 'empty' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_33_cast = zext i9 %xi to i13" [Sobel_SkLines/src/filtrel_kernelXS.cpp:20]   --->   Operation 42 'zext' 'tmp_33_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.82ns)   --->   "%p_sum1 = add i13 %phi_mul, %tmp_33_cast" [Sobel_SkLines/src/filtrel_kernelXS.cpp:20]   --->   Operation 43 'add' 'p_sum1' <Predicate = (!exitcond7)> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%p_sum1_cast = zext i13 %p_sum1 to i64" [Sobel_SkLines/src/filtrel_kernelXS.cpp:20]   --->   Operation 44 'zext' 'p_sum1_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%line_buf1_addr = getelementptr [8100 x i8]* %line_buf1, i64 0, i64 %p_sum1_cast" [Sobel_SkLines/src/filtrel_kernelXS.cpp:20]   --->   Operation 45 'getelementptr' 'line_buf1_addr' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.23ns)   --->   "store i8 %tmp_1, i8* %line_buf1_addr, align 1" [Sobel_SkLines/src/filtrel_kernelXS.cpp:20]   --->   Operation 46 'store' <Predicate = (!exitcond7)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 9> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br label %.preheader13" [Sobel_SkLines/src/filtrel_kernelXS.cpp:17]   --->   Operation 47 'br' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br label %.preheader14"   --->   Operation 48 'br' <Predicate = (exitcond7)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.79>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%i = phi i4 [ %i_1, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]"   --->   Operation 49 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.72ns)   --->   "%exitcond6 = icmp eq i4 %i, -7" [Sobel_SkLines/src/filtrel_kernelXS.cpp:26]   --->   Operation 50 'icmp' 'exitcond6' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 51 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.79ns)   --->   "%i_1 = add i4 %i, 1" [Sobel_SkLines/src/filtrel_kernelXS.cpp:26]   --->   Operation 52 'add' 'i_1' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader8.preheader, label %2" [Sobel_SkLines/src/filtrel_kernelXS.cpp:26]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_2 = zext i4 %i to i64" [Sobel_SkLines/src/filtrel_kernelXS.cpp:29]   --->   Operation 54 'zext' 'tmp_2' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%Line_Flag2_addr = getelementptr [9 x i1]* %Line_Flag2, i64 0, i64 %tmp_2" [Sobel_SkLines/src/filtrel_kernelXS.cpp:29]   --->   Operation 55 'getelementptr' 'Line_Flag2_addr' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.67ns)   --->   "store i1 false, i1* %Line_Flag2_addr, align 1" [Sobel_SkLines/src/filtrel_kernelXS.cpp:29]   --->   Operation 56 'store' <Predicate = (!exitcond6)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 9> <RAM>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%p_shl = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %i, i5 0)" [Sobel_SkLines/src/filtrel_kernelXS.cpp:34]   --->   Operation 57 'bitconcatenate' 'p_shl' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i9 %p_shl to i10" [Sobel_SkLines/src/filtrel_kernelXS.cpp:34]   --->   Operation 58 'zext' 'p_shl_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%p_shl9 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %i, i1 false)" [Sobel_SkLines/src/filtrel_kernelXS.cpp:34]   --->   Operation 59 'bitconcatenate' 'p_shl9' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%p_shl9_cast = zext i5 %p_shl9 to i10" [Sobel_SkLines/src/filtrel_kernelXS.cpp:34]   --->   Operation 60 'zext' 'p_shl9_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.77ns)   --->   "%tmp_3 = sub i10 %p_shl_cast, %p_shl9_cast" [Sobel_SkLines/src/filtrel_kernelXS.cpp:34]   --->   Operation 61 'sub' 'tmp_3' <Predicate = (!exitcond6)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.65ns)   --->   "br label %.loopexit" [Sobel_SkLines/src/filtrel_kernelXS.cpp:30]   --->   Operation 62 'br' <Predicate = (!exitcond6)> <Delay = 0.65>
ST_5 : Operation 63 [1/1] (0.65ns)   --->   "br label %.preheader8" [Sobel_SkLines/src/filtrel_kernelXS.cpp:63]   --->   Operation 63 'br' <Predicate = (exitcond6)> <Delay = 0.65>

State 6 <SV = 4> <Delay = 2.53>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%temp = phi i32 [ 0, %2 ], [ %temp_1, %.loopexit.backedge ]" [Sobel_SkLines/src/filtrel_kernelXS.cpp:35]   --->   Operation 64 'phi' 'temp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%flag = phi i1 [ false, %2 ], [ %flag_be, %.loopexit.backedge ]"   --->   Operation 65 'phi' 'flag' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%j = phi i32 [ 0, %2 ], [ %j_1, %.loopexit.backedge ]"   --->   Operation 66 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.99ns)   --->   "%tmp_5 = icmp slt i32 %j, 30" [Sobel_SkLines/src/filtrel_kernelXS.cpp:30]   --->   Operation 67 'icmp' 'tmp_5' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_cond7)   --->   "%tmp_6 = xor i1 %flag, true" [Sobel_SkLines/src/filtrel_kernelXS.cpp:31]   --->   Operation 68 'xor' 'tmp_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_cond7 = and i1 %tmp_5, %tmp_6" [Sobel_SkLines/src/filtrel_kernelXS.cpp:31]   --->   Operation 69 'and' 'or_cond7' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (1.01ns)   --->   "%j_1 = add nsw i32 %j, 1" [Sobel_SkLines/src/filtrel_kernelXS.cpp:30]   --->   Operation 70 'add' 'j_1' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %or_cond7, label %.preheader9.preheader, label %.preheader1.loopexit" [Sobel_SkLines/src/filtrel_kernelXS.cpp:30]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i32 %j to i14" [Sobel_SkLines/src/filtrel_kernelXS.cpp:34]   --->   Operation 72 'trunc' 'tmp_4' <Predicate = (or_cond7)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (2.53ns) (root node of the DSP)   --->   "%tmp_7 = mul i14 270, %tmp_4" [Sobel_SkLines/src/filtrel_kernelXS.cpp:34]   --->   Operation 73 'mul' 'tmp_7' <Predicate = (or_cond7)> <Delay = 2.53> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 74 [1/1] (0.99ns)   --->   "%tmp_s = icmp eq i32 %j, 29" [Sobel_SkLines/src/filtrel_kernelXS.cpp:54]   --->   Operation 74 'icmp' 'tmp_s' <Predicate = (or_cond7)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.65ns)   --->   "br label %.preheader9" [Sobel_SkLines/src/filtrel_kernelXS.cpp:33]   --->   Operation 75 'br' <Predicate = (or_cond7)> <Delay = 0.65>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 76 'br' <Predicate = (!or_cond7)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 2.85>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%temp_1 = phi i32 [ %temp, %.preheader9.preheader ], [ %temp_1_be, %.preheader9.backedge ]" [Sobel_SkLines/src/filtrel_kernelXS.cpp:35]   --->   Operation 77 'phi' 'temp_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%k = phi i5 [ 0, %.preheader9.preheader ], [ %k_1, %.preheader9.backedge ]"   --->   Operation 78 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%k_cast8 = zext i5 %k to i10" [Sobel_SkLines/src/filtrel_kernelXS.cpp:33]   --->   Operation 79 'zext' 'k_cast8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.75ns)   --->   "%tmp_8 = icmp ult i5 %k, -2" [Sobel_SkLines/src/filtrel_kernelXS.cpp:33]   --->   Operation 80 'icmp' 'tmp_8' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 30, i64 15)"   --->   Operation 81 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.78ns)   --->   "%k_1 = add i5 %k, 1" [Sobel_SkLines/src/filtrel_kernelXS.cpp:33]   --->   Operation 82 'add' 'k_1' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %3, label %.loopexit.loopexit" [Sobel_SkLines/src/filtrel_kernelXS.cpp:33]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.78ns)   --->   "%tmp_12 = add i10 %tmp_3, %k_cast8" [Sobel_SkLines/src/filtrel_kernelXS.cpp:34]   --->   Operation 84 'add' 'tmp_12' <Predicate = (tmp_8)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_44_cast = sext i10 %tmp_12 to i14" [Sobel_SkLines/src/filtrel_kernelXS.cpp:34]   --->   Operation 85 'sext' 'tmp_44_cast' <Predicate = (tmp_8)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.83ns)   --->   "%p_sum = add i14 %tmp_7, %tmp_44_cast" [Sobel_SkLines/src/filtrel_kernelXS.cpp:34]   --->   Operation 86 'add' 'p_sum' <Predicate = (tmp_8)> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%p_sum_cast = sext i14 %p_sum to i64" [Sobel_SkLines/src/filtrel_kernelXS.cpp:34]   --->   Operation 87 'sext' 'p_sum_cast' <Predicate = (tmp_8)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%line_buf1_addr_1 = getelementptr [8100 x i8]* %line_buf1, i64 0, i64 %p_sum_cast" [Sobel_SkLines/src/filtrel_kernelXS.cpp:34]   --->   Operation 88 'getelementptr' 'line_buf1_addr_1' <Predicate = (tmp_8)> <Delay = 0.00>
ST_7 : Operation 89 [2/2] (1.23ns)   --->   "%line_buf1_load = load i8* %line_buf1_addr_1, align 1" [Sobel_SkLines/src/filtrel_kernelXS.cpp:34]   --->   Operation 89 'load' 'line_buf1_load' <Predicate = (tmp_8)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 9> <RAM>
ST_7 : Operation 90 [1/1] (0.65ns)   --->   "br label %.loopexit.backedge"   --->   Operation 90 'br' <Predicate = (!tmp_8)> <Delay = 0.65>

State 8 <SV = 6> <Delay = 2.08>
ST_8 : Operation 91 [1/2] (1.23ns)   --->   "%line_buf1_load = load i8* %line_buf1_addr_1, align 1" [Sobel_SkLines/src/filtrel_kernelXS.cpp:34]   --->   Operation 91 'load' 'line_buf1_load' <Predicate = (tmp_8)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 9> <RAM>
ST_8 : Operation 92 [1/1] (0.84ns)   --->   "%tmp_13 = icmp eq i8 %line_buf1_load, 0" [Sobel_SkLines/src/filtrel_kernelXS.cpp:34]   --->   Operation 92 'icmp' 'tmp_13' <Predicate = (tmp_8)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %tmp_13, label %5, label %4" [Sobel_SkLines/src/filtrel_kernelXS.cpp:34]   --->   Operation 93 'br' <Predicate = (tmp_8)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (1.01ns)   --->   "%temp_2 = add nsw i32 %temp_1, 1" [Sobel_SkLines/src/filtrel_kernelXS.cpp:35]   --->   Operation 94 'add' 'temp_2' <Predicate = (tmp_8 & !tmp_13)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.65ns)   --->   "br label %.preheader9.backedge" [Sobel_SkLines/src/filtrel_kernelXS.cpp:35]   --->   Operation 95 'br' <Predicate = (tmp_8 & !tmp_13)> <Delay = 0.65>
ST_8 : Operation 96 [1/1] (0.99ns)   --->   "%tmp_14 = icmp sgt i32 %temp_1, 30" [Sobel_SkLines/src/filtrel_kernelXS.cpp:48]   --->   Operation 96 'icmp' 'tmp_14' <Predicate = (tmp_8 & tmp_13)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %tmp_14, label %6, label %7" [Sobel_SkLines/src/filtrel_kernelXS.cpp:48]   --->   Operation 97 'br' <Predicate = (tmp_8 & tmp_13)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.75ns)   --->   "%tmp_15 = icmp eq i5 %k, -3" [Sobel_SkLines/src/filtrel_kernelXS.cpp:54]   --->   Operation 98 'icmp' 'tmp_15' <Predicate = (tmp_8 & tmp_13 & !tmp_14)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.28ns)   --->   "%or_cond = and i1 %tmp_s, %tmp_15" [Sobel_SkLines/src/filtrel_kernelXS.cpp:54]   --->   Operation 99 'and' 'or_cond' <Predicate = (tmp_8 & tmp_13 & !tmp_14)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.65ns)   --->   "br i1 %or_cond, label %8, label %.preheader9.backedge" [Sobel_SkLines/src/filtrel_kernelXS.cpp:54]   --->   Operation 100 'br' <Predicate = (tmp_8 & tmp_13 & !tmp_14)> <Delay = 0.65>
ST_8 : Operation 101 [1/1] (0.67ns)   --->   "store i1 true, i1* %Line_Flag2_addr, align 1" [Sobel_SkLines/src/filtrel_kernelXS.cpp:55]   --->   Operation 101 'store' <Predicate = (tmp_8 & tmp_13 & !tmp_14 & or_cond)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 9> <RAM>
ST_8 : Operation 102 [1/1] (0.65ns)   --->   "br label %.preheader9.backedge"   --->   Operation 102 'br' <Predicate = (tmp_8 & tmp_13 & !tmp_14 & or_cond)> <Delay = 0.65>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%temp_1_be = phi i32 [ %temp_2, %4 ], [ %temp_1, %8 ], [ %temp_1, %7 ]"   --->   Operation 103 'phi' 'temp_1_be' <Predicate = (tmp_8 & !tmp_14) | (tmp_8 & !tmp_13)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "br label %.preheader9"   --->   Operation 104 'br' <Predicate = (tmp_8 & !tmp_14) | (tmp_8 & !tmp_13)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.67ns)   --->   "store i1 false, i1* %Line_Flag2_addr, align 1" [Sobel_SkLines/src/filtrel_kernelXS.cpp:50]   --->   Operation 105 'store' <Predicate = (tmp_8 & tmp_13 & tmp_14)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 9> <RAM>
ST_8 : Operation 106 [1/1] (0.65ns)   --->   "br label %.loopexit.backedge" [Sobel_SkLines/src/filtrel_kernelXS.cpp:52]   --->   Operation 106 'br' <Predicate = (tmp_8 & tmp_13 & tmp_14)> <Delay = 0.65>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%flag_be = phi i1 [ true, %6 ], [ false, %.loopexit.loopexit ]"   --->   Operation 107 'phi' 'flag_be' <Predicate = (tmp_13 & tmp_14) | (!tmp_8)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 108 'br' <Predicate = (tmp_13 & tmp_14) | (!tmp_8)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.78>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%yi1 = phi i5 [ %yi_2, %.preheader8.loopexit ], [ 0, %.preheader8.preheader ]"   --->   Operation 109 'phi' 'yi1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.75ns)   --->   "%exitcond = icmp eq i5 %yi1, -2" [Sobel_SkLines/src/filtrel_kernelXS.cpp:63]   --->   Operation 110 'icmp' 'exitcond' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)"   --->   Operation 111 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.78ns)   --->   "%yi_2 = add i5 %yi1, 1" [Sobel_SkLines/src/filtrel_kernelXS.cpp:63]   --->   Operation 112 'add' 'yi_2' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit27.loopexit, label %.preheader.preheader" [Sobel_SkLines/src/filtrel_kernelXS.cpp:63]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.65ns)   --->   "br label %.preheader" [Sobel_SkLines/src/filtrel_kernelXS.cpp:64]   --->   Operation 114 'br' <Predicate = (!exitcond)> <Delay = 0.65>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "br label %.loopexit27"   --->   Operation 115 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 0.88>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%xi2 = phi i9 [ %xi_2, %12 ], [ 0, %.preheader.preheader ]"   --->   Operation 116 'phi' 'xi2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i18 [ %next_mul1, %12 ], [ 0, %.preheader.preheader ]"   --->   Operation 117 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.88ns)   --->   "%exitcond3 = icmp eq i9 %xi2, -242" [Sobel_SkLines/src/filtrel_kernelXS.cpp:64]   --->   Operation 118 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 270, i64 270, i64 270)"   --->   Operation 119 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.77ns)   --->   "%xi_2 = add i9 %xi2, 1" [Sobel_SkLines/src/filtrel_kernelXS.cpp:64]   --->   Operation 120 'add' 'xi_2' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader8.loopexit, label %9" [Sobel_SkLines/src/filtrel_kernelXS.cpp:64]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.87ns)   --->   "%next_mul1 = add i18 %phi_mul1, 547"   --->   Operation 122 'add' 'next_mul1' <Predicate = (!exitcond3)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_9 = call i4 @_ssdm_op_PartSelect.i4.i18.i32.i32(i18 %phi_mul1, i32 14, i32 17)" [Sobel_SkLines/src/filtrel_kernelXS.cpp:66]   --->   Operation 123 'partselect' 'tmp_9' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_10 = zext i4 %tmp_9 to i64" [Sobel_SkLines/src/filtrel_kernelXS.cpp:66]   --->   Operation 124 'zext' 'tmp_10' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%Line_Flag2_addr_1 = getelementptr [9 x i1]* %Line_Flag2, i64 0, i64 %tmp_10" [Sobel_SkLines/src/filtrel_kernelXS.cpp:66]   --->   Operation 125 'getelementptr' 'Line_Flag2_addr_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_10 : Operation 126 [2/2] (0.67ns)   --->   "%Line_Flag2_load = load i1* %Line_Flag2_addr_1, align 1" [Sobel_SkLines/src/filtrel_kernelXS.cpp:66]   --->   Operation 126 'load' 'Line_Flag2_load' <Predicate = (!exitcond3)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 9> <RAM>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "br label %.preheader8"   --->   Operation 127 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 1.83>
ST_11 : Operation 128 [1/2] (0.67ns)   --->   "%Line_Flag2_load = load i1* %Line_Flag2_addr_1, align 1" [Sobel_SkLines/src/filtrel_kernelXS.cpp:66]   --->   Operation 128 'load' 'Line_Flag2_load' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 9> <RAM>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:696->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Sobel_SkLines/src/filtrel_kernelXS.cpp:68]   --->   Operation 129 'specregionbegin' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:700->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Sobel_SkLines/src/filtrel_kernelXS.cpp:68]   --->   Operation 130 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "br i1 %Line_Flag2_load, label %10, label %11" [Sobel_SkLines/src/filtrel_kernelXS.cpp:66]   --->   Operation 131 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_data_stream_V, i8 -1)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Sobel_SkLines/src/filtrel_kernelXS.cpp:72]   --->   Operation 132 'write' <Predicate = (!Line_Flag2_load)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_11)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:705->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Sobel_SkLines/src/filtrel_kernelXS.cpp:72]   --->   Operation 133 'specregionend' 'empty_22' <Predicate = (!Line_Flag2_load)> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "br label %12"   --->   Operation 134 'br' <Predicate = (!Line_Flag2_load)> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_data_stream_V, i8 0)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Sobel_SkLines/src/filtrel_kernelXS.cpp:68]   --->   Operation 135 'write' <Predicate = (Line_Flag2_load)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_11)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:705->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Sobel_SkLines/src/filtrel_kernelXS.cpp:68]   --->   Operation 136 'specregionend' 'empty_21' <Predicate = (Line_Flag2_load)> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "br label %12" [Sobel_SkLines/src/filtrel_kernelXS.cpp:69]   --->   Operation 137 'br' <Predicate = (Line_Flag2_load)> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "br label %.preheader" [Sobel_SkLines/src/filtrel_kernelXS.cpp:64]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_12       (specinterface    ) [ 000000000000]
StgValue_13       (specinterface    ) [ 000000000000]
line_buf1         (alloca           ) [ 001111111111]
Line_Flag2        (alloca           ) [ 001111111111]
StgValue_16       (br               ) [ 011111111111]
count             (phi              ) [ 001000000000]
exitcond8         (icmp             ) [ 001111111111]
StgValue_19       (speclooptripcount) [ 000000000000]
count_1           (add              ) [ 011111111111]
StgValue_21       (br               ) [ 000000000000]
StgValue_22       (br               ) [ 001111111111]
StgValue_23       (ret              ) [ 000000000000]
yi                (phi              ) [ 000100000000]
phi_mul           (phi              ) [ 000110000000]
next_mul          (add              ) [ 001111111111]
exitcond4         (icmp             ) [ 001111111111]
StgValue_28       (speclooptripcount) [ 000000000000]
yi_1              (add              ) [ 001111111111]
StgValue_30       (br               ) [ 000000000000]
StgValue_31       (br               ) [ 001111111111]
StgValue_32       (br               ) [ 001111111111]
xi                (phi              ) [ 000010000000]
exitcond7         (icmp             ) [ 001111111111]
StgValue_35       (speclooptripcount) [ 000000000000]
xi_1              (add              ) [ 001111111111]
StgValue_37       (br               ) [ 000000000000]
tmp               (specregionbegin  ) [ 000000000000]
StgValue_39       (specprotocol     ) [ 000000000000]
tmp_1             (read             ) [ 000000000000]
empty             (specregionend    ) [ 000000000000]
tmp_33_cast       (zext             ) [ 000000000000]
p_sum1            (add              ) [ 000000000000]
p_sum1_cast       (zext             ) [ 000000000000]
line_buf1_addr    (getelementptr    ) [ 000000000000]
StgValue_46       (store            ) [ 000000000000]
StgValue_47       (br               ) [ 001111111111]
StgValue_48       (br               ) [ 001111111111]
i                 (phi              ) [ 000001000000]
exitcond6         (icmp             ) [ 001111111111]
StgValue_51       (speclooptripcount) [ 000000000000]
i_1               (add              ) [ 001111111111]
StgValue_53       (br               ) [ 000000000000]
tmp_2             (zext             ) [ 000000000000]
Line_Flag2_addr   (getelementptr    ) [ 000000111000]
StgValue_56       (store            ) [ 000000000000]
p_shl             (bitconcatenate   ) [ 000000000000]
p_shl_cast        (zext             ) [ 000000000000]
p_shl9            (bitconcatenate   ) [ 000000000000]
p_shl9_cast       (zext             ) [ 000000000000]
tmp_3             (sub              ) [ 000000111000]
StgValue_62       (br               ) [ 001111111111]
StgValue_63       (br               ) [ 001111111111]
temp              (phi              ) [ 000000111000]
flag              (phi              ) [ 000000100000]
j                 (phi              ) [ 000000100000]
tmp_5             (icmp             ) [ 000000000000]
tmp_6             (xor              ) [ 000000000000]
or_cond7          (and              ) [ 001111111111]
j_1               (add              ) [ 001111111111]
StgValue_71       (br               ) [ 000000000000]
tmp_4             (trunc            ) [ 000000000000]
tmp_7             (mul              ) [ 000000011000]
tmp_s             (icmp             ) [ 000000011000]
StgValue_75       (br               ) [ 001111111111]
StgValue_76       (br               ) [ 001111111111]
temp_1            (phi              ) [ 001111111111]
k                 (phi              ) [ 000000011000]
k_cast8           (zext             ) [ 000000000000]
tmp_8             (icmp             ) [ 001111111111]
StgValue_81       (speclooptripcount) [ 000000000000]
k_1               (add              ) [ 001111111111]
StgValue_83       (br               ) [ 000000000000]
tmp_12            (add              ) [ 000000000000]
tmp_44_cast       (sext             ) [ 000000000000]
p_sum             (add              ) [ 000000000000]
p_sum_cast        (sext             ) [ 000000000000]
line_buf1_addr_1  (getelementptr    ) [ 000000001000]
StgValue_90       (br               ) [ 001111111111]
line_buf1_load    (load             ) [ 000000000000]
tmp_13            (icmp             ) [ 001111111111]
StgValue_93       (br               ) [ 000000000000]
temp_2            (add              ) [ 000000000000]
StgValue_95       (br               ) [ 000000000000]
tmp_14            (icmp             ) [ 001111111111]
StgValue_97       (br               ) [ 000000000000]
tmp_15            (icmp             ) [ 000000000000]
or_cond           (and              ) [ 001111111111]
StgValue_100      (br               ) [ 000000000000]
StgValue_101      (store            ) [ 000000000000]
StgValue_102      (br               ) [ 000000000000]
temp_1_be         (phi              ) [ 001111111111]
StgValue_104      (br               ) [ 001111111111]
StgValue_105      (store            ) [ 000000000000]
StgValue_106      (br               ) [ 000000000000]
flag_be           (phi              ) [ 001111101111]
StgValue_108      (br               ) [ 001111111111]
yi1               (phi              ) [ 000000000100]
exitcond          (icmp             ) [ 001111111111]
StgValue_111      (speclooptripcount) [ 000000000000]
yi_2              (add              ) [ 001111111111]
StgValue_113      (br               ) [ 000000000000]
StgValue_114      (br               ) [ 001111111111]
StgValue_115      (br               ) [ 011111111111]
xi2               (phi              ) [ 000000000010]
phi_mul1          (phi              ) [ 000000000010]
exitcond3         (icmp             ) [ 001111111111]
StgValue_119      (speclooptripcount) [ 000000000000]
xi_2              (add              ) [ 001111111111]
StgValue_121      (br               ) [ 000000000000]
next_mul1         (add              ) [ 001111111111]
tmp_9             (partselect       ) [ 000000000000]
tmp_10            (zext             ) [ 000000000000]
Line_Flag2_addr_1 (getelementptr    ) [ 000000000001]
StgValue_127      (br               ) [ 001111111111]
Line_Flag2_load   (load             ) [ 001111111111]
tmp_11            (specregionbegin  ) [ 000000000000]
StgValue_130      (specprotocol     ) [ 000000000000]
StgValue_131      (br               ) [ 000000000000]
StgValue_132      (write            ) [ 000000000000]
empty_22          (specregionend    ) [ 000000000000]
StgValue_134      (br               ) [ 000000000000]
StgValue_135      (write            ) [ 000000000000]
empty_21          (specregionend    ) [ 000000000000]
StgValue_137      (br               ) [ 000000000000]
StgValue_138      (br               ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dst_data_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="line_buf1_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buf1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="Line_Flag2_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Line_Flag2/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_1_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_132/11 StgValue_135/11 "/>
</bind>
</comp>

<comp id="129" class="1004" name="line_buf1_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="13" slack="0"/>
<pin id="133" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf1_addr/4 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="13" slack="0"/>
<pin id="137" dir="0" index="1" bw="8" slack="0"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_46/4 line_buf1_load/7 "/>
</bind>
</comp>

<comp id="142" class="1004" name="Line_Flag2_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="4" slack="0"/>
<pin id="146" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Line_Flag2_addr/5 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_56/5 StgValue_101/8 StgValue_105/8 Line_Flag2_load/10 "/>
</bind>
</comp>

<comp id="155" class="1004" name="line_buf1_addr_1_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="14" slack="0"/>
<pin id="159" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf1_addr_1/7 "/>
</bind>
</comp>

<comp id="163" class="1004" name="Line_Flag2_addr_1_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="4" slack="0"/>
<pin id="167" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Line_Flag2_addr_1/10 "/>
</bind>
</comp>

<comp id="170" class="1005" name="count_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="1"/>
<pin id="172" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="count (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="count_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="3" slack="0"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="count/2 "/>
</bind>
</comp>

<comp id="181" class="1005" name="yi_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="1"/>
<pin id="183" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="yi (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="yi_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="5" slack="0"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="1" slack="1"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="yi/3 "/>
</bind>
</comp>

<comp id="192" class="1005" name="phi_mul_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="13" slack="1"/>
<pin id="194" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="phi_mul_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="13" slack="0"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="1" slack="1"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="204" class="1005" name="xi_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="9" slack="1"/>
<pin id="206" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="xi (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="xi_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="9" slack="0"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="1" slack="1"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="xi/4 "/>
</bind>
</comp>

<comp id="215" class="1005" name="i_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="1"/>
<pin id="217" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="i_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="0"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="1" slack="1"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="226" class="1005" name="temp_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="temp_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="32" slack="1"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp/6 "/>
</bind>
</comp>

<comp id="238" class="1005" name="flag_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="flag (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="flag_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="1" slack="1"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="flag/6 "/>
</bind>
</comp>

<comp id="249" class="1005" name="j_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="j_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="32" slack="0"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/6 "/>
</bind>
</comp>

<comp id="260" class="1005" name="temp_1_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_1 (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="temp_1_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="32" slack="1"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_1/7 "/>
</bind>
</comp>

<comp id="272" class="1005" name="k_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="5" slack="1"/>
<pin id="274" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="k_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="5" slack="0"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/7 "/>
</bind>
</comp>

<comp id="284" class="1005" name="temp_1_be_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_1_be (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="temp_1_be_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="32" slack="1"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="4" bw="32" slack="1"/>
<pin id="294" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_1_be/8 "/>
</bind>
</comp>

<comp id="299" class="1005" name="flag_be_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="flag_be (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="flag_be_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="1" slack="1"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="flag_be/8 "/>
</bind>
</comp>

<comp id="313" class="1005" name="yi1_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="5" slack="1"/>
<pin id="315" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="yi1 (phireg) "/>
</bind>
</comp>

<comp id="317" class="1004" name="yi1_phi_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="1" slack="1"/>
<pin id="321" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="yi1/9 "/>
</bind>
</comp>

<comp id="324" class="1005" name="xi2_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="9" slack="1"/>
<pin id="326" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="xi2 (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="xi2_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="9" slack="0"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="1" slack="1"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="xi2/10 "/>
</bind>
</comp>

<comp id="335" class="1005" name="phi_mul1_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="18" slack="1"/>
<pin id="337" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="339" class="1004" name="phi_mul1_phi_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="18" slack="0"/>
<pin id="341" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="1" slack="1"/>
<pin id="343" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/10 "/>
</bind>
</comp>

<comp id="346" class="1004" name="exitcond8_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="3" slack="0"/>
<pin id="348" dir="0" index="1" bw="3" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="count_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="3" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_1/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="next_mul_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="13" slack="0"/>
<pin id="360" dir="0" index="1" bw="10" slack="0"/>
<pin id="361" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="exitcond4_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="5" slack="0"/>
<pin id="366" dir="0" index="1" bw="5" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="yi_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="5" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yi_1/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="exitcond7_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="9" slack="0"/>
<pin id="378" dir="0" index="1" bw="9" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="xi_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="9" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xi_1/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_33_cast_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="9" slack="0"/>
<pin id="390" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_33_cast/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="p_sum1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="13" slack="1"/>
<pin id="394" dir="0" index="1" bw="9" slack="0"/>
<pin id="395" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_sum1/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="p_sum1_cast_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="13" slack="0"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_sum1_cast/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="exitcond6_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="4" slack="0"/>
<pin id="405" dir="0" index="1" bw="4" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/5 "/>
</bind>
</comp>

<comp id="409" class="1004" name="i_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="4" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_2_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="4" slack="0"/>
<pin id="417" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="420" class="1004" name="p_shl_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="9" slack="0"/>
<pin id="422" dir="0" index="1" bw="4" slack="0"/>
<pin id="423" dir="0" index="2" bw="1" slack="0"/>
<pin id="424" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/5 "/>
</bind>
</comp>

<comp id="428" class="1004" name="p_shl_cast_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="9" slack="0"/>
<pin id="430" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="p_shl9_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="5" slack="0"/>
<pin id="434" dir="0" index="1" bw="4" slack="0"/>
<pin id="435" dir="0" index="2" bw="1" slack="0"/>
<pin id="436" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="p_shl9_cast_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="5" slack="0"/>
<pin id="442" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl9_cast/5 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_3_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="9" slack="0"/>
<pin id="446" dir="0" index="1" bw="5" slack="0"/>
<pin id="447" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_5_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_6_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="462" class="1004" name="or_cond7_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond7/6 "/>
</bind>
</comp>

<comp id="468" class="1004" name="j_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/6 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_4_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_s_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="0"/>
<pin id="480" dir="0" index="1" bw="32" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="484" class="1004" name="k_cast8_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="5" slack="0"/>
<pin id="486" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast8/7 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_8_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="5" slack="0"/>
<pin id="490" dir="0" index="1" bw="5" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="494" class="1004" name="k_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="5" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/7 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_12_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="10" slack="2"/>
<pin id="502" dir="0" index="1" bw="5" slack="0"/>
<pin id="503" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_44_cast_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="10" slack="0"/>
<pin id="507" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_44_cast/7 "/>
</bind>
</comp>

<comp id="509" class="1004" name="p_sum_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="14" slack="1"/>
<pin id="511" dir="0" index="1" bw="10" slack="0"/>
<pin id="512" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_sum/7 "/>
</bind>
</comp>

<comp id="514" class="1004" name="p_sum_cast_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="14" slack="0"/>
<pin id="516" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_sum_cast/7 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_13_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="0"/>
<pin id="521" dir="0" index="1" bw="8" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/8 "/>
</bind>
</comp>

<comp id="525" class="1004" name="temp_2_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="1"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_2/8 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_14_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="1"/>
<pin id="534" dir="0" index="1" bw="32" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_14/8 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_15_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="5" slack="1"/>
<pin id="540" dir="0" index="1" bw="5" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15/8 "/>
</bind>
</comp>

<comp id="544" class="1004" name="or_cond_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="2"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/8 "/>
</bind>
</comp>

<comp id="549" class="1004" name="exitcond_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="5" slack="0"/>
<pin id="551" dir="0" index="1" bw="5" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/9 "/>
</bind>
</comp>

<comp id="555" class="1004" name="yi_2_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="5" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yi_2/9 "/>
</bind>
</comp>

<comp id="561" class="1004" name="exitcond3_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="9" slack="0"/>
<pin id="563" dir="0" index="1" bw="9" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/10 "/>
</bind>
</comp>

<comp id="567" class="1004" name="xi_2_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="9" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xi_2/10 "/>
</bind>
</comp>

<comp id="573" class="1004" name="next_mul1_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="18" slack="0"/>
<pin id="575" dir="0" index="1" bw="11" slack="0"/>
<pin id="576" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul1/10 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_9_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="4" slack="0"/>
<pin id="581" dir="0" index="1" bw="18" slack="0"/>
<pin id="582" dir="0" index="2" bw="5" slack="0"/>
<pin id="583" dir="0" index="3" bw="6" slack="0"/>
<pin id="584" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/10 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp_10_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="4" slack="0"/>
<pin id="591" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/10 "/>
</bind>
</comp>

<comp id="594" class="1007" name="tmp_7_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="14" slack="0"/>
<pin id="596" dir="0" index="1" bw="14" slack="0"/>
<pin id="597" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="603" class="1005" name="count_1_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="3" slack="0"/>
<pin id="605" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="count_1 "/>
</bind>
</comp>

<comp id="608" class="1005" name="next_mul_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="13" slack="0"/>
<pin id="610" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="616" class="1005" name="yi_1_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="5" slack="0"/>
<pin id="618" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="yi_1 "/>
</bind>
</comp>

<comp id="624" class="1005" name="xi_1_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="9" slack="0"/>
<pin id="626" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="xi_1 "/>
</bind>
</comp>

<comp id="632" class="1005" name="i_1_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="4" slack="0"/>
<pin id="634" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="637" class="1005" name="Line_Flag2_addr_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="4" slack="3"/>
<pin id="639" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="Line_Flag2_addr "/>
</bind>
</comp>

<comp id="642" class="1005" name="tmp_3_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="10" slack="2"/>
<pin id="644" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="650" class="1005" name="j_1_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="0"/>
<pin id="652" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="655" class="1005" name="tmp_7_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="14" slack="1"/>
<pin id="657" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="660" class="1005" name="tmp_s_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="2"/>
<pin id="662" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="665" class="1005" name="tmp_8_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="1"/>
<pin id="667" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="669" class="1005" name="k_1_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="5" slack="0"/>
<pin id="671" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="674" class="1005" name="line_buf1_addr_1_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="13" slack="1"/>
<pin id="676" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="line_buf1_addr_1 "/>
</bind>
</comp>

<comp id="691" class="1005" name="yi_2_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="5" slack="0"/>
<pin id="693" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="yi_2 "/>
</bind>
</comp>

<comp id="699" class="1005" name="xi_2_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="9" slack="0"/>
<pin id="701" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="xi_2 "/>
</bind>
</comp>

<comp id="704" class="1005" name="next_mul1_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="18" slack="0"/>
<pin id="706" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="next_mul1 "/>
</bind>
</comp>

<comp id="709" class="1005" name="Line_Flag2_addr_1_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="4" slack="1"/>
<pin id="711" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Line_Flag2_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="54" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="102" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="104" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="128"><net_src comp="86" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="134"><net_src comp="58" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="140"><net_src comp="114" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="141"><net_src comp="129" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="147"><net_src comp="58" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="68" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="154"><net_src comp="142" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="160"><net_src comp="58" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="161"><net_src comp="155" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="162"><net_src comp="76" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="168"><net_src comp="58" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="169"><net_src comp="163" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="173"><net_src comp="18" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="28" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="195"><net_src comp="30" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="203"><net_src comp="196" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="207"><net_src comp="40" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="218"><net_src comp="60" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="229"><net_src comp="8" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="230" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="241"><net_src comp="68" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="8" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="260" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="270"><net_src comp="226" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="264" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="275"><net_src comp="28" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="272" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="276" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="287"><net_src comp="284" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="296"><net_src comp="260" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="297"><net_src comp="260" pin="1"/><net_sink comp="288" pin=4"/></net>

<net id="298"><net_src comp="288" pin="6"/><net_sink comp="284" pin=0"/></net>

<net id="302"><net_src comp="68" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="310"><net_src comp="76" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="299" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="312"><net_src comp="304" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="316"><net_src comp="28" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="323"><net_src comp="313" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="327"><net_src comp="40" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="324" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="338"><net_src comp="90" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="335" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="350"><net_src comp="174" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="20" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="174" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="26" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="196" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="32" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="185" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="34" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="185" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="38" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="208" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="42" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="208" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="46" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="208" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="192" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="388" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="401"><net_src comp="392" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="407"><net_src comp="219" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="62" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="219" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="66" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="219" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="425"><net_src comp="70" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="219" pin="4"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="28" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="431"><net_src comp="420" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="72" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="219" pin="4"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="68" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="443"><net_src comp="432" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="428" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="440" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="253" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="74" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="242" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="76" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="450" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="456" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="253" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="78" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="477"><net_src comp="253" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="253" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="82" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="487"><net_src comp="276" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="276" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="34" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="276" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="38" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="484" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="508"><net_src comp="500" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="513"><net_src comp="505" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="517"><net_src comp="509" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="523"><net_src comp="135" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="86" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="260" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="78" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="531"><net_src comp="525" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="536"><net_src comp="260" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="74" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="272" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="88" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="538" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="553"><net_src comp="317" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="34" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="317" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="38" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="328" pin="4"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="42" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="328" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="46" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="577"><net_src comp="339" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="92" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="585"><net_src comp="94" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="586"><net_src comp="339" pin="4"/><net_sink comp="579" pin=1"/></net>

<net id="587"><net_src comp="96" pin="0"/><net_sink comp="579" pin=2"/></net>

<net id="588"><net_src comp="98" pin="0"/><net_sink comp="579" pin=3"/></net>

<net id="592"><net_src comp="579" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="598"><net_src comp="80" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="474" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="606"><net_src comp="352" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="611"><net_src comp="358" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="619"><net_src comp="370" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="627"><net_src comp="382" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="635"><net_src comp="409" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="640"><net_src comp="142" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="645"><net_src comp="444" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="653"><net_src comp="468" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="658"><net_src comp="594" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="663"><net_src comp="478" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="668"><net_src comp="488" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="672"><net_src comp="494" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="677"><net_src comp="155" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="694"><net_src comp="555" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="702"><net_src comp="567" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="707"><net_src comp="573" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="712"><net_src comp="163" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="148" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_data_stream_V | {11 }
 - Input state : 
	Port: filtrel_kernelXS : src_data_stream_V | {4 }
  - Chain level:
	State 1
	State 2
		exitcond8 : 1
		count_1 : 1
		StgValue_21 : 2
	State 3
		next_mul : 1
		exitcond4 : 1
		yi_1 : 1
		StgValue_30 : 2
	State 4
		exitcond7 : 1
		xi_1 : 1
		StgValue_37 : 2
		empty : 1
		tmp_33_cast : 1
		p_sum1 : 2
		p_sum1_cast : 3
		line_buf1_addr : 4
		StgValue_46 : 5
	State 5
		exitcond6 : 1
		i_1 : 1
		StgValue_53 : 2
		tmp_2 : 1
		Line_Flag2_addr : 2
		StgValue_56 : 3
		p_shl : 1
		p_shl_cast : 2
		p_shl9 : 1
		p_shl9_cast : 2
		tmp_3 : 3
	State 6
		tmp_5 : 1
		tmp_6 : 1
		or_cond7 : 2
		j_1 : 1
		StgValue_71 : 2
		tmp_4 : 1
		tmp_7 : 2
		tmp_s : 1
	State 7
		k_cast8 : 1
		tmp_8 : 1
		k_1 : 1
		StgValue_83 : 2
		tmp_12 : 2
		tmp_44_cast : 3
		p_sum : 4
		p_sum_cast : 5
		line_buf1_addr_1 : 6
		line_buf1_load : 7
	State 8
		tmp_13 : 1
		StgValue_93 : 2
		StgValue_97 : 1
		or_cond : 1
		StgValue_100 : 1
		temp_1_be : 2
		flag_be : 1
	State 9
		exitcond : 1
		yi_2 : 1
		StgValue_113 : 2
	State 10
		exitcond3 : 1
		xi_2 : 1
		StgValue_121 : 2
		next_mul1 : 1
		tmp_9 : 1
		tmp_10 : 2
		Line_Flag2_addr_1 : 3
		Line_Flag2_load : 4
	State 11
		StgValue_131 : 1
		empty_22 : 1
		empty_21 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |   count_1_fu_352   |    0    |    0    |    11   |
|          |   next_mul_fu_358  |    0    |    0    |    20   |
|          |     yi_1_fu_370    |    0    |    0    |    15   |
|          |     xi_1_fu_382    |    0    |    0    |    16   |
|          |    p_sum1_fu_392   |    0    |    0    |    20   |
|          |     i_1_fu_409     |    0    |    0    |    12   |
|    add   |     j_1_fu_468     |    0    |    0    |    39   |
|          |     k_1_fu_494     |    0    |    0    |    15   |
|          |    tmp_12_fu_500   |    0    |    0    |    17   |
|          |    p_sum_fu_509    |    0    |    0    |    21   |
|          |    temp_2_fu_525   |    0    |    0    |    39   |
|          |     yi_2_fu_555    |    0    |    0    |    15   |
|          |     xi_2_fu_567    |    0    |    0    |    16   |
|          |  next_mul1_fu_573  |    0    |    0    |    25   |
|----------|--------------------|---------|---------|---------|
|          |  exitcond8_fu_346  |    0    |    0    |    9    |
|          |  exitcond4_fu_364  |    0    |    0    |    11   |
|          |  exitcond7_fu_376  |    0    |    0    |    13   |
|          |  exitcond6_fu_403  |    0    |    0    |    9    |
|          |    tmp_5_fu_450    |    0    |    0    |    20   |
|   icmp   |    tmp_s_fu_478    |    0    |    0    |    20   |
|          |    tmp_8_fu_488    |    0    |    0    |    11   |
|          |    tmp_13_fu_519   |    0    |    0    |    11   |
|          |    tmp_14_fu_532   |    0    |    0    |    20   |
|          |    tmp_15_fu_538   |    0    |    0    |    11   |
|          |   exitcond_fu_549  |    0    |    0    |    11   |
|          |  exitcond3_fu_561  |    0    |    0    |    13   |
|----------|--------------------|---------|---------|---------|
|    sub   |    tmp_3_fu_444    |    0    |    0    |    16   |
|----------|--------------------|---------|---------|---------|
|    and   |   or_cond7_fu_462  |    0    |    0    |    2    |
|          |   or_cond_fu_544   |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|    xor   |    tmp_6_fu_456    |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|    mul   |    tmp_7_fu_594    |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   read   |  tmp_1_read_fu_114 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   write  |  grp_write_fu_120  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          | tmp_33_cast_fu_388 |    0    |    0    |    0    |
|          | p_sum1_cast_fu_398 |    0    |    0    |    0    |
|          |    tmp_2_fu_415    |    0    |    0    |    0    |
|   zext   |  p_shl_cast_fu_428 |    0    |    0    |    0    |
|          | p_shl9_cast_fu_440 |    0    |    0    |    0    |
|          |   k_cast8_fu_484   |    0    |    0    |    0    |
|          |    tmp_10_fu_589   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|    p_shl_fu_420    |    0    |    0    |    0    |
|          |    p_shl9_fu_432   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |    tmp_4_fu_474    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   sext   | tmp_44_cast_fu_505 |    0    |    0    |    0    |
|          |  p_sum_cast_fu_514 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|    tmp_9_fu_579    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    1    |    0    |   462   |
|----------|--------------------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|Line_Flag2|    0   |    2   |    1   |
| line_buf1|    4   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |    4   |    2   |    1   |
+----------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|Line_Flag2_addr_1_reg_709|    4   |
| Line_Flag2_addr_reg_637 |    4   |
|     count_1_reg_603     |    3   |
|      count_reg_170      |    3   |
|     flag_be_reg_299     |    1   |
|       flag_reg_238      |    1   |
|       i_1_reg_632       |    4   |
|        i_reg_215        |    4   |
|       j_1_reg_650       |   32   |
|        j_reg_249        |   32   |
|       k_1_reg_669       |    5   |
|        k_reg_272        |    5   |
| line_buf1_addr_1_reg_674|   13   |
|    next_mul1_reg_704    |   18   |
|     next_mul_reg_608    |   13   |
|     phi_mul1_reg_335    |   18   |
|     phi_mul_reg_192     |   13   |
|    temp_1_be_reg_284    |   32   |
|      temp_1_reg_260     |   32   |
|       temp_reg_226      |   32   |
|      tmp_3_reg_642      |   10   |
|      tmp_7_reg_655      |   14   |
|      tmp_8_reg_665      |    1   |
|      tmp_s_reg_660      |    1   |
|       xi2_reg_324       |    9   |
|       xi_1_reg_624      |    9   |
|       xi_2_reg_699      |    9   |
|        xi_reg_204       |    9   |
|       yi1_reg_313       |    5   |
|       yi_1_reg_616      |    5   |
|       yi_2_reg_691      |    5   |
|        yi_reg_181       |    5   |
+-------------------------+--------+
|          Total          |   351  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_120 |  p2  |   2  |   1  |    2   |
| grp_access_fu_135 |  p0  |   3  |  13  |   39   ||    15   |
| grp_access_fu_148 |  p0  |   4  |   4  |   16   ||    21   |
| grp_access_fu_148 |  p1  |   2  |   1  |    2   |
|  phi_mul_reg_192  |  p0  |   2  |  13  |   26   ||    9    |
|    temp_reg_226   |  p0  |   2  |  32  |   64   ||    9    |
|     k_reg_272     |  p0  |   2  |   5  |   10   ||    9    |
|  flag_be_reg_299  |  p0  |   2  |   1  |    2   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   161  || 5.30425 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   462  |
|   Memory  |    4   |    -   |    -   |    2   |    1   |
|Multiplexer|    -   |    -   |    5   |    -   |   72   |
|  Register |    -   |    -   |    -   |   351  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    1   |    5   |   353  |   535  |
+-----------+--------+--------+--------+--------+--------+
