{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720280096230 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720280096231 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul  6 11:34:56 2024 " "Processing started: Sat Jul  6 11:34:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720280096231 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720280096231 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_RCVR -c UART_RCVR " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_RCVR -c UART_RCVR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720280096231 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720280097077 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720280097077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rcvr.v 3 3 " "Found 3 design units, including 3 entities, in source file uart_rcvr.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RCVR " "Found entity 1: UART_RCVR" {  } { { "UART_RCVR.v" "" { Text "C:/MyDocuments/college/ee417/projects/lesson08_A01/UART_RCVR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720280115448 ""} { "Info" "ISGN_ENTITY_NAME" "2 Control_Unit " "Found entity 2: Control_Unit" {  } { { "UART_RCVR.v" "" { Text "C:/MyDocuments/college/ee417/projects/lesson08_A01/UART_RCVR.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720280115448 ""} { "Info" "ISGN_ENTITY_NAME" "3 Datapath_Unit " "Found entity 3: Datapath_Unit" {  } { { "UART_RCVR.v" "" { Text "C:/MyDocuments/college/ee417/projects/lesson08_A01/UART_RCVR.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720280115448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720280115448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rcvr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rcvr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RCVR_tb " "Found entity 1: UART_RCVR_tb" {  } { { "UART_RCVR_tb.v" "" { Text "C:/MyDocuments/college/ee417/projects/lesson08_A01/UART_RCVR_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720280115452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720280115452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clr_Sample_counter UART_RCVR.v(10) " "Verilog HDL Implicit Net warning at UART_RCVR.v(10): created implicit net for \"clr_Sample_counter\"" {  } { { "UART_RCVR.v" "" { Text "C:/MyDocuments/college/ee417/projects/lesson08_A01/UART_RCVR.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720280115453 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inc_Sample_counter UART_RCVR.v(11) " "Verilog HDL Implicit Net warning at UART_RCVR.v(11): created implicit net for \"inc_Sample_counter\"" {  } { { "UART_RCVR.v" "" { Text "C:/MyDocuments/college/ee417/projects/lesson08_A01/UART_RCVR.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720280115453 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clr_Bit_counter UART_RCVR.v(12) " "Verilog HDL Implicit Net warning at UART_RCVR.v(12): created implicit net for \"clr_Bit_counter\"" {  } { { "UART_RCVR.v" "" { Text "C:/MyDocuments/college/ee417/projects/lesson08_A01/UART_RCVR.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720280115453 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inc_Bit_counter UART_RCVR.v(13) " "Verilog HDL Implicit Net warning at UART_RCVR.v(13): created implicit net for \"inc_Bit_counter\"" {  } { { "UART_RCVR.v" "" { Text "C:/MyDocuments/college/ee417/projects/lesson08_A01/UART_RCVR.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720280115454 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "shift UART_RCVR.v(14) " "Verilog HDL Implicit Net warning at UART_RCVR.v(14): created implicit net for \"shift\"" {  } { { "UART_RCVR.v" "" { Text "C:/MyDocuments/college/ee417/projects/lesson08_A01/UART_RCVR.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720280115454 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "load UART_RCVR.v(15) " "Verilog HDL Implicit Net warning at UART_RCVR.v(15): created implicit net for \"load\"" {  } { { "UART_RCVR.v" "" { Text "C:/MyDocuments/college/ee417/projects/lesson08_A01/UART_RCVR.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720280115454 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Ser_in_0 UART_RCVR.v(17) " "Verilog HDL Implicit Net warning at UART_RCVR.v(17): created implicit net for \"Ser_in_0\"" {  } { { "UART_RCVR.v" "" { Text "C:/MyDocuments/college/ee417/projects/lesson08_A01/UART_RCVR.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720280115454 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SC_eq_3 UART_RCVR.v(18) " "Verilog HDL Implicit Net warning at UART_RCVR.v(18): created implicit net for \"SC_eq_3\"" {  } { { "UART_RCVR.v" "" { Text "C:/MyDocuments/college/ee417/projects/lesson08_A01/UART_RCVR.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720280115454 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SC_lt_7 UART_RCVR.v(19) " "Verilog HDL Implicit Net warning at UART_RCVR.v(19): created implicit net for \"SC_lt_7\"" {  } { { "UART_RCVR.v" "" { Text "C:/MyDocuments/college/ee417/projects/lesson08_A01/UART_RCVR.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720280115454 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BC_eq_8 UART_RCVR.v(20) " "Verilog HDL Implicit Net warning at UART_RCVR.v(20): created implicit net for \"BC_eq_8\"" {  } { { "UART_RCVR.v" "" { Text "C:/MyDocuments/college/ee417/projects/lesson08_A01/UART_RCVR.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720280115454 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_RCVR " "Elaborating entity \"UART_RCVR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720280115519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:M0 " "Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:M0\"" {  } { { "UART_RCVR.v" "M0" { Text "C:/MyDocuments/college/ee417/projects/lesson08_A01/UART_RCVR.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720280115523 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BC_eq_8 UART_RCVR.v(92) " "Verilog HDL Always Construct warning at UART_RCVR.v(92): variable \"BC_eq_8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "UART_RCVR.v" "" { Text "C:/MyDocuments/college/ee417/projects/lesson08_A01/UART_RCVR.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1720280115526 "|UART_RCVR|Control_Unit:M0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath_Unit Datapath_Unit:M1 " "Elaborating entity \"Datapath_Unit\" for hierarchy \"Datapath_Unit:M1\"" {  } { { "UART_RCVR.v" "M1" { Text "C:/MyDocuments/college/ee417/projects/lesson08_A01/UART_RCVR.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720280115527 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_RCVR.v(145) " "Verilog HDL assignment warning at UART_RCVR.v(145): truncated value with size 32 to match size of target (4)" {  } { { "UART_RCVR.v" "" { Text "C:/MyDocuments/college/ee417/projects/lesson08_A01/UART_RCVR.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720280115529 "|UART_RCVR|Datapath_Unit:M1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 UART_RCVR.v(148) " "Verilog HDL assignment warning at UART_RCVR.v(148): truncated value with size 32 to match size of target (5)" {  } { { "UART_RCVR.v" "" { Text "C:/MyDocuments/college/ee417/projects/lesson08_A01/UART_RCVR.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720280115530 "|UART_RCVR|Datapath_Unit:M1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1720280116533 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1720280117077 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720280117077 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "60 " "Implemented 60 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720280117156 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720280117156 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Implemented 45 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1720280117156 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720280117156 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720280117192 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul  6 11:35:17 2024 " "Processing ended: Sat Jul  6 11:35:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720280117192 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720280117192 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720280117192 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720280117192 ""}
