-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
-- Date        : Fri Jun 13 23:28:49 2025
-- Host        : rogDesktop running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_0_hls_inst_0_sim_netlist.vhdl
-- Design      : bd_0_hls_inst_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_control_s_axi is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_start : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    s_axi_control_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 5 downto 0 );
    interrupt : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    ap_done : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_control_BREADY : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_control_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_control_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_5\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_5\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1_n_5\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_5\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_5\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal \^ap_start\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal auto_restart_status_i_1_n_5 : STD_LOGIC;
  signal auto_restart_status_reg_n_5 : STD_LOGIC;
  signal \int_ap_ready__0\ : STD_LOGIC;
  signal int_ap_ready_i_1_n_5 : STD_LOGIC;
  signal int_ap_start1 : STD_LOGIC;
  signal int_ap_start5_out : STD_LOGIC;
  signal int_ap_start_i_1_n_5 : STD_LOGIC;
  signal int_auto_restart_i_1_n_5 : STD_LOGIC;
  signal int_gie_i_1_n_5 : STD_LOGIC;
  signal int_gie_i_2_n_5 : STD_LOGIC;
  signal int_gie_reg_n_5 : STD_LOGIC;
  signal int_ier10_out : STD_LOGIC;
  signal \int_ier[0]_i_1_n_5\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_5\ : STD_LOGIC;
  signal \int_ier_reg_n_5_[0]\ : STD_LOGIC;
  signal int_interrupt0 : STD_LOGIC;
  signal int_isr7_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_5\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_5\ : STD_LOGIC;
  signal \int_isr_reg_n_5_[0]\ : STD_LOGIC;
  signal \int_isr_reg_n_5_[1]\ : STD_LOGIC;
  signal int_task_ap_done0 : STD_LOGIC;
  signal \int_task_ap_done__0\ : STD_LOGIC;
  signal int_task_ap_done_i_1_n_5 : STD_LOGIC;
  signal \^interrupt\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \p_0_in__0\ : STD_LOGIC;
  signal \rdata[0]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_1_n_5\ : STD_LOGIC;
  signal \^s_axi_control_bvalid\ : STD_LOGIC;
  signal \^s_axi_control_rdata\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^s_axi_control_rvalid\ : STD_LOGIC;
  signal \waddr[2]_i_1_n_5\ : STD_LOGIC;
  signal \waddr[3]_i_1_n_5\ : STD_LOGIC;
  signal \waddr_reg_n_5_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair3";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of auto_restart_status_i_1 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of int_ap_idle_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of int_ap_start_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of int_auto_restart_i_2 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of int_gie_i_2 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \int_ier[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_ier[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_ier[1]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair1";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  ap_start <= \^ap_start\;
  interrupt <= \^interrupt\;
  s_axi_control_BVALID <= \^s_axi_control_bvalid\;
  s_axi_control_RDATA(5 downto 0) <= \^s_axi_control_rdata\(5 downto 0);
  s_axi_control_RVALID <= \^s_axi_control_rvalid\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F747"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => \^s_axi_control_rvalid\,
      I3 => s_axi_control_RREADY,
      O => \FSM_onehot_rstate[1]_i_1_n_5\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_control_RREADY,
      I3 => \^s_axi_control_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1_n_5\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_5\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_5\,
      Q => \^s_axi_control_rvalid\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888BFF8B"
    )
        port map (
      I0 => s_axi_control_BREADY,
      I1 => \^s_axi_control_bvalid\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \^fsm_onehot_wstate_reg[1]_0\,
      I4 => s_axi_control_AWVALID,
      O => \FSM_onehot_wstate[1]_i_1_n_5\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_5\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_control_BREADY,
      I3 => \^s_axi_control_bvalid\,
      O => \FSM_onehot_wstate[3]_i_1_n_5\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_5\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_5\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_5\,
      Q => \^s_axi_control_bvalid\,
      R => \^ap_rst_n_inv\
    );
\ack_in_t_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_start\,
      O => D(0)
    );
auto_restart_status_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAA"
    )
        port map (
      I0 => p_0_in(7),
      I1 => \^ap_start\,
      I2 => Q(0),
      I3 => auto_restart_status_reg_n_5,
      O => auto_restart_status_i_1_n_5
    );
auto_restart_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => auto_restart_status_i_1_n_5,
      Q => auto_restart_status_reg_n_5,
      R => \^ap_rst_n_inv\
    );
int_ap_idle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_start\,
      O => ap_idle
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => p_0_in(2),
      R => \^ap_rst_n_inv\
    );
int_ap_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => p_0_in(7),
      I1 => ap_done,
      I2 => int_task_ap_done0,
      I3 => \int_ap_ready__0\,
      O => int_ap_ready_i_1_n_5
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_ready_i_1_n_5,
      Q => \int_ap_ready__0\,
      R => \^ap_rst_n_inv\
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => p_0_in(7),
      I1 => ap_done,
      I2 => int_ap_start5_out,
      I3 => \^ap_start\,
      O => int_ap_start_i_1_n_5
    );
int_ap_start_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \waddr_reg_n_5_[3]\,
      I3 => s_axi_control_WVALID,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      I5 => \waddr_reg_n_5_[2]\,
      O => int_ap_start5_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_5,
      Q => \^ap_start\,
      R => \^ap_rst_n_inv\
    );
int_auto_restart_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => int_ap_start1,
      I2 => p_0_in(7),
      O => int_auto_restart_i_1_n_5
    );
int_auto_restart_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \waddr_reg_n_5_[2]\,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_control_WVALID,
      I3 => \waddr_reg_n_5_[3]\,
      I4 => s_axi_control_WSTRB(0),
      O => int_ap_start1
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_5,
      Q => p_0_in(7),
      R => \^ap_rst_n_inv\
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => int_gie_i_2_n_5,
      I3 => \waddr_reg_n_5_[2]\,
      I4 => int_gie_reg_n_5,
      O => int_gie_i_1_n_5
    );
int_gie_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => s_axi_control_WVALID,
      I2 => \waddr_reg_n_5_[3]\,
      O => int_gie_i_2_n_5
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_5,
      Q => int_gie_reg_n_5,
      R => \^ap_rst_n_inv\
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => int_ier10_out,
      I2 => \int_ier_reg_n_5_[0]\,
      O => \int_ier[0]_i_1_n_5\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => int_ier10_out,
      I2 => \p_0_in__0\,
      O => \int_ier[1]_i_1_n_5\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => s_axi_control_WSTRB(0),
      I1 => \waddr_reg_n_5_[2]\,
      I2 => \waddr_reg_n_5_[3]\,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      I4 => s_axi_control_WVALID,
      O => int_ier10_out
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_5\,
      Q => \int_ier_reg_n_5_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_5\,
      Q => \p_0_in__0\,
      R => \^ap_rst_n_inv\
    );
int_interrupt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_5,
      I1 => \int_isr_reg_n_5_[1]\,
      I2 => \int_isr_reg_n_5_[0]\,
      O => int_interrupt0
    );
int_interrupt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_interrupt0,
      Q => \^interrupt\,
      R => \^ap_rst_n_inv\
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => int_isr7_out,
      I2 => \int_ier_reg_n_5_[0]\,
      I3 => ap_done,
      I4 => \int_isr_reg_n_5_[0]\,
      O => \int_isr[0]_i_1_n_5\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s_axi_control_WSTRB(0),
      I1 => \waddr_reg_n_5_[3]\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => s_axi_control_WVALID,
      I4 => \waddr_reg_n_5_[2]\,
      O => int_isr7_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => int_isr7_out,
      I2 => \p_0_in__0\,
      I3 => ap_done,
      I4 => \int_isr_reg_n_5_[1]\,
      O => \int_isr[1]_i_1_n_5\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_5\,
      Q => \int_isr_reg_n_5_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_5\,
      Q => \int_isr_reg_n_5_[1]\,
      R => \^ap_rst_n_inv\
    );
int_task_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7520FFFF75207520"
    )
        port map (
      I0 => auto_restart_status_reg_n_5,
      I1 => p_0_in(2),
      I2 => ap_idle,
      I3 => ap_done,
      I4 => int_task_ap_done0,
      I5 => \int_task_ap_done__0\,
      O => int_task_ap_done_i_1_n_5
    );
int_task_ap_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(1),
      I3 => s_axi_control_ARADDR(0),
      I4 => \^fsm_onehot_rstate_reg[1]_0\,
      I5 => s_axi_control_ARVALID,
      O => int_task_ap_done0
    );
int_task_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_task_ap_done_i_1_n_5,
      Q => \int_task_ap_done__0\,
      R => \^ap_rst_n_inv\
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FFFFFF10000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => \rdata[0]_i_2_n_5\,
      I3 => s_axi_control_ARVALID,
      I4 => \^fsm_onehot_rstate_reg[1]_0\,
      I5 => \^s_axi_control_rdata\(0),
      O => \rdata[0]_i_1_n_5\
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_isr_reg_n_5_[0]\,
      I1 => int_gie_reg_n_5,
      I2 => s_axi_control_ARADDR(2),
      I3 => \int_ier_reg_n_5_[0]\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \^ap_start\,
      O => \rdata[0]_i_2_n_5\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FFFFFF10000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => \rdata[1]_i_2_n_5\,
      I3 => s_axi_control_ARVALID,
      I4 => \^fsm_onehot_rstate_reg[1]_0\,
      I5 => \^s_axi_control_rdata\(1),
      O => \rdata[1]_i_1_n_5\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \int_isr_reg_n_5_[1]\,
      I1 => s_axi_control_ARADDR(2),
      I2 => \p_0_in__0\,
      I3 => s_axi_control_ARADDR(3),
      I4 => \int_task_ap_done__0\,
      O => \rdata[1]_i_2_n_5\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_control_ARVALID,
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(3),
      I5 => s_axi_control_ARADDR(0),
      O => \rdata[9]_i_1_n_5\
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => ar_hs
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rdata[0]_i_1_n_5\,
      Q => \^s_axi_control_rdata\(0),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rdata[1]_i_1_n_5\,
      Q => \^s_axi_control_rdata\(1),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => p_0_in(2),
      Q => \^s_axi_control_rdata\(2),
      R => \rdata[9]_i_1_n_5\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \int_ap_ready__0\,
      Q => \^s_axi_control_rdata\(3),
      R => \rdata[9]_i_1_n_5\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => p_0_in(7),
      Q => \^s_axi_control_rdata\(4),
      R => \rdata[9]_i_1_n_5\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^interrupt\,
      Q => \^s_axi_control_rdata\(5),
      R => \rdata[9]_i_1_n_5\
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_AWADDR(0),
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_control_AWVALID,
      I3 => \waddr_reg_n_5_[2]\,
      O => \waddr[2]_i_1_n_5\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_AWADDR(1),
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_control_AWVALID,
      I3 => \waddr_reg_n_5_[3]\,
      O => \waddr[3]_i_1_n_5\
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \waddr[2]_i_1_n_5\,
      Q => \waddr_reg_n_5_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \waddr[3]_i_1_n_5\,
      Q => \waddr_reg_n_5_[3]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[15]\ : out STD_LOGIC;
    grp_matmul_xnor_fu_5960_ap_ready : out STD_LOGIC;
    ap_sig_allocacmp_x_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    x_fu_1640 : out STD_LOGIC;
    add_ln61_fu_579_p2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_matmul_xnor_fu_5960_ap_start_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \x_1_reg_1863_reg[3]\ : in STD_LOGIC;
    \x_1_reg_1863_reg[2]\ : in STD_LOGIC;
    \x_1_reg_1863_reg[1]\ : in STD_LOGIC;
    \x_1_reg_1863_reg[0]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__4_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__5_n_5\ : STD_LOGIC;
  signal \^grp_matmul_xnor_fu_5960_ap_ready\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[16]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \ap_CS_fsm[17]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__4\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__5\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of grp_matmul_xnor_fu_5960_ap_start_reg_i_1 : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \x_1_reg_1863[0]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \x_1_reg_1863[1]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \x_1_reg_1863[2]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \x_1_reg_1863[3]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \x_fu_164[1]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \x_fu_164[2]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \x_fu_164[3]_i_2\ : label is "soft_lutpair156";
begin
  grp_matmul_xnor_fu_5960_ap_ready <= \^grp_matmul_xnor_fu_5960_ap_ready\;
\ap_CS_fsm[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBABAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => ap_done_cache,
      I3 => grp_matmul_xnor_fu_5960_ap_start_reg,
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA20"
    )
        port map (
      I0 => Q(1),
      I1 => grp_matmul_xnor_fu_5960_ap_start_reg,
      I2 => ap_done_cache,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => D(1)
    );
\ap_done_cache_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_matmul_xnor_fu_5960_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__4_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__4_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \x_1_reg_1863_reg[2]\,
      I1 => \x_1_reg_1863_reg[1]\,
      I2 => grp_matmul_xnor_fu_5960_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \x_1_reg_1863_reg[0]\,
      I5 => \x_1_reg_1863_reg[3]\,
      O => \^grp_matmul_xnor_fu_5960_ap_ready\
    );
\ap_loop_init_int_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_matmul_xnor_fu_5960_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__5_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__5_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_matmul_xnor_fu_5960_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(0),
      I1 => \^grp_matmul_xnor_fu_5960_ap_ready\,
      I2 => grp_matmul_xnor_fu_5960_ap_start_reg,
      O => \ap_CS_fsm_reg[15]\
    );
\x_1_reg_1863[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_matmul_xnor_fu_5960_ap_start_reg,
      I2 => \x_1_reg_1863_reg[0]\,
      O => ap_sig_allocacmp_x_1(0)
    );
\x_1_reg_1863[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_matmul_xnor_fu_5960_ap_start_reg,
      I2 => \x_1_reg_1863_reg[1]\,
      O => ap_sig_allocacmp_x_1(1)
    );
\x_1_reg_1863[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_matmul_xnor_fu_5960_ap_start_reg,
      I2 => \x_1_reg_1863_reg[2]\,
      O => ap_sig_allocacmp_x_1(2)
    );
\x_1_reg_1863[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_matmul_xnor_fu_5960_ap_start_reg,
      I2 => \x_1_reg_1863_reg[3]\,
      O => ap_sig_allocacmp_x_1(3)
    );
\x_fu_164[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \x_1_reg_1863_reg[0]\,
      O => add_ln61_fu_579_p2(0)
    );
\x_fu_164[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \x_1_reg_1863_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => \x_1_reg_1863_reg[1]\,
      O => add_ln61_fu_579_p2(1)
    );
\x_fu_164[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \x_1_reg_1863_reg[2]\,
      I1 => \x_1_reg_1863_reg[1]\,
      I2 => ap_loop_init_int,
      I3 => \x_1_reg_1863_reg[0]\,
      O => add_ln61_fu_579_p2(2)
    );
\x_fu_164[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF00000000"
    )
        port map (
      I0 => \x_1_reg_1863_reg[2]\,
      I1 => \x_1_reg_1863_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => \x_1_reg_1863_reg[1]\,
      I4 => \x_1_reg_1863_reg[3]\,
      I5 => grp_matmul_xnor_fu_5960_ap_start_reg,
      O => x_fu_1640
    );
\x_fu_164[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => \x_1_reg_1863_reg[3]\,
      I1 => \x_1_reg_1863_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => \x_1_reg_1863_reg[1]\,
      I4 => \x_1_reg_1863_reg[2]\,
      O => add_ln61_fu_579_p2(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_10 is
  port (
    layer2_activations_3_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[14]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[13]\ : out STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg_reg : out STD_LOGIC;
    add_ln153_fu_1084_p2 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_sig_allocacmp_i_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_fu_3100 : out STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_ready : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \i_fu_310_reg[4]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_fu_310_reg[4]_0\ : in STD_LOGIC;
    \i_fu_310_reg[4]_1\ : in STD_LOGIC;
    \i_fu_310_reg[6]\ : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    \i_fu_310_reg[4]_2\ : in STD_LOGIC;
    \i_fu_310_reg[4]_3\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \i_fu_310_reg[6]_0\ : in STD_LOGIC;
    \i_fu_310_reg[6]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_10 : entity is "feedforward_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_10 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__3_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__4_n_5\ : STD_LOGIC;
  signal \i_fu_310[4]_i_2_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[14]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \ap_CS_fsm[15]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter1_reg_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__4\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg_i_1 : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \i_fu_310[1]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \i_fu_310[2]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \i_fu_310[3]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \i_fu_310[4]_i_2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \i_fu_310[5]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \i_fu_310[6]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \i_fu_310[6]_i_2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \trunc_ln153_1_reg_2133[0]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \trunc_ln153_1_reg_2133[5]_i_1\ : label is "soft_lutpair89";
begin
\ap_CS_fsm[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBABAAAA"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => ap_done_cache,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg,
      I4 => Q(2),
      O => \ap_CS_fsm_reg[14]\(0)
    );
\ap_CS_fsm[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA20"
    )
        port map (
      I0 => Q(2),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg,
      I2 => ap_done_cache,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_CS_fsm_reg[14]\(1)
    );
\ap_done_cache_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__3_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__3_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1_reg,
      O => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_ready
    );
\ap_loop_init_int_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__4_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__4_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FAEA"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_CS_fsm_reg[13]\
    );
\i_fu_310[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \i_fu_310_reg[4]_2\,
      O => add_ln153_fu_1084_p2(0)
    );
\i_fu_310[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \i_fu_310_reg[4]_3\,
      I1 => ap_loop_init_int,
      I2 => \i_fu_310_reg[4]_2\,
      O => add_ln153_fu_1084_p2(1)
    );
\i_fu_310[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \i_fu_310_reg[4]_2\,
      I1 => \i_fu_310_reg[4]_3\,
      I2 => ap_loop_init_int,
      I3 => \i_fu_310_reg[4]\,
      O => add_ln153_fu_1084_p2(2)
    );
\i_fu_310[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \i_fu_310_reg[4]_3\,
      I1 => \i_fu_310_reg[4]_2\,
      I2 => \i_fu_310_reg[4]\,
      I3 => ap_loop_init_int,
      I4 => \i_fu_310_reg[4]_0\,
      O => add_ln153_fu_1084_p2(3)
    );
\i_fu_310[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \i_fu_310_reg[4]\,
      I1 => \i_fu_310_reg[4]_2\,
      I2 => \i_fu_310_reg[4]_3\,
      I3 => \i_fu_310_reg[4]_0\,
      I4 => \i_fu_310[4]_i_2_n_5\,
      I5 => \i_fu_310_reg[4]_1\,
      O => add_ln153_fu_1084_p2(4)
    );
\i_fu_310[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg,
      O => \i_fu_310[4]_i_2_n_5\
    );
\i_fu_310[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => \i_fu_310_reg[6]_0\,
      I1 => ap_loop_init_int,
      I2 => \i_fu_310_reg[6]\,
      O => add_ln153_fu_1084_p2(5)
    );
\i_fu_310[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg,
      I2 => ap_loop_init_int,
      O => i_fu_3100
    );
\i_fu_310[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D02"
    )
        port map (
      I0 => \i_fu_310_reg[6]\,
      I1 => \i_fu_310_reg[6]_0\,
      I2 => ap_loop_init_int,
      I3 => \i_fu_310_reg[6]_1\,
      O => add_ln153_fu_1084_p2(6)
    );
ram_reg_0_15_8_8_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \i_fu_310[4]_i_2_n_5\,
      I1 => \i_fu_310_reg[4]\,
      I2 => Q(2),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address0(0),
      I4 => Q(0),
      I5 => D(0),
      O => layer2_activations_3_address0(0)
    );
ram_reg_0_15_8_8_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \i_fu_310[4]_i_2_n_5\,
      I1 => \i_fu_310_reg[4]_0\,
      I2 => Q(2),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address0(1),
      I4 => Q(0),
      I5 => D(1),
      O => layer2_activations_3_address0(1)
    );
ram_reg_0_15_8_8_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \i_fu_310[4]_i_2_n_5\,
      I1 => \i_fu_310_reg[4]_1\,
      I2 => Q(2),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address0(2),
      I4 => Q(0),
      I5 => D(2),
      O => layer2_activations_3_address0(2)
    );
ram_reg_0_15_8_8_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \i_fu_310[4]_i_2_n_5\,
      I1 => \i_fu_310_reg[6]\,
      I2 => Q(2),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address0(3),
      I4 => Q(0),
      I5 => D(3),
      O => layer2_activations_3_address0(3)
    );
\trunc_ln153_1_reg_2133[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_310_reg[4]_2\,
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg,
      O => ap_sig_allocacmp_i_3(0)
    );
\trunc_ln153_1_reg_2133[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg,
      I1 => ap_loop_init_int,
      O => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_11 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[11]\ : out STD_LOGIC;
    i_3_fu_440 : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    add_ln146_fu_150_p2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \layer2_activations_1_addr_reg_229_reg[3]\ : in STD_LOGIC;
    \layer2_activations_1_addr_reg_229_reg[2]\ : in STD_LOGIC;
    \layer2_activations_1_addr_reg_229_reg[1]\ : in STD_LOGIC;
    \layer2_activations_1_addr_reg_229_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_11 : entity is "feedforward_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_11 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__2_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__3_n_5\ : STD_LOGIC;
  signal \i_3_fu_44[6]_i_3_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[13]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__3\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg_i_1 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \i_3_fu_44[2]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \i_3_fu_44[4]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \i_3_fu_44[5]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \i_3_fu_44[6]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \i_3_fu_44[6]_i_2\ : label is "soft_lutpair81";
begin
\ap_CS_fsm[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBABFBFBAAAAAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => ap_done_cache,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => ap_done_cache_reg_0,
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0800"
    )
        port map (
      I0 => Q(1),
      I1 => ap_done_cache_reg_0,
      I2 => ap_loop_init_int,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg,
      I4 => ap_done_cache,
      O => D(1)
    );
\ap_done_cache_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_done_cache_reg_0,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__2_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__2_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => ap_done_cache_reg_0,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg,
      O => ap_rst_n_0
    );
\ap_loop_init_int_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5FD5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_done_cache_reg_0,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__3_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__3_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEAE"
    )
        port map (
      I0 => Q(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg,
      I2 => ap_done_cache_reg_0,
      I3 => ap_loop_init_int,
      O => \ap_CS_fsm_reg[11]\
    );
\i_3_fu_44[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \layer2_activations_1_addr_reg_229_reg[0]\,
      O => add_ln146_fu_150_p2(0)
    );
\i_3_fu_44[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \layer2_activations_1_addr_reg_229_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => \layer2_activations_1_addr_reg_229_reg[1]\,
      O => add_ln146_fu_150_p2(1)
    );
\i_3_fu_44[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \layer2_activations_1_addr_reg_229_reg[2]\,
      I1 => \layer2_activations_1_addr_reg_229_reg[1]\,
      I2 => ap_loop_init_int,
      I3 => \layer2_activations_1_addr_reg_229_reg[0]\,
      O => add_ln146_fu_150_p2(2)
    );
\i_3_fu_44[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => \layer2_activations_1_addr_reg_229_reg[3]\,
      I1 => \layer2_activations_1_addr_reg_229_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => \layer2_activations_1_addr_reg_229_reg[1]\,
      I4 => \layer2_activations_1_addr_reg_229_reg[2]\,
      O => add_ln146_fu_150_p2(3)
    );
\i_3_fu_44[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => ap_done_cache_reg_0,
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg,
      O => i_3_fu_440
    );
\i_3_fu_44[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8B88"
    )
        port map (
      I0 => \i_3_fu_44[6]_i_3_n_5\,
      I1 => \layer2_activations_1_addr_reg_229_reg[3]\,
      I2 => ap_loop_init_int,
      I3 => ap_done_cache_reg_0,
      O => add_ln146_fu_150_p2(4)
    );
\i_3_fu_44[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F7F7F00808080"
    )
        port map (
      I0 => \layer2_activations_1_addr_reg_229_reg[1]\,
      I1 => \layer2_activations_1_addr_reg_229_reg[0]\,
      I2 => \layer2_activations_1_addr_reg_229_reg[2]\,
      I3 => ap_loop_init_int,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg,
      I5 => ap_done_cache_reg_0,
      O => \i_3_fu_44[6]_i_3_n_5\
    );
\layer2_activations_1_addr_reg_229[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \layer2_activations_1_addr_reg_229_reg[0]\,
      O => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0)
    );
\layer2_activations_1_addr_reg_229[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \layer2_activations_1_addr_reg_229_reg[1]\,
      O => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1)
    );
\layer2_activations_1_addr_reg_229[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \layer2_activations_1_addr_reg_229_reg[2]\,
      O => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2)
    );
\layer2_activations_1_addr_reg_229[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \layer2_activations_1_addr_reg_229_reg[3]\,
      O => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_12 is
  port (
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \i_2_fu_548_reg[2]\ : out STD_LOGIC;
    \i_2_fu_548_reg[1]\ : out STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg_reg : out STD_LOGIC;
    add_ln127_fu_2000_p2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_layer1_activations_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    i_2_fu_5480 : out STD_LOGIC;
    ap_sig_allocacmp_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \i_2_fu_548_reg[4]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg : in STD_LOGIC;
    \i_2_fu_548_reg[4]_0\ : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    \i_2_fu_548_reg[4]_1\ : in STD_LOGIC;
    \i_2_fu_548_reg[4]_2\ : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    \i_2_fu_548_reg[4]_3\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \i_2_fu_548_reg[7]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_12 : entity is "feedforward_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_12 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__8_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__8_n_5\ : STD_LOGIC;
  signal \i_2_fu_548[6]_i_2_n_5\ : STD_LOGIC;
  signal \i_2_fu_548[7]_i_3_n_5\ : STD_LOGIC;
  signal \i_2_fu_548[7]_i_4_n_5\ : STD_LOGIC;
  signal \i_2_fu_548[7]_i_5_n_5\ : STD_LOGIC;
  signal ram_reg_i_47_n_5 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__8\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__8\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg_i_1 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \i_2_fu_548[0]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \i_2_fu_548[1]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \i_2_fu_548[2]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \i_2_fu_548[3]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \i_2_fu_548[5]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \i_2_fu_548[6]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \i_2_fu_548[7]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of ram_reg_i_47 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \trunc_ln127_1_reg_3991[0]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \trunc_ln127_1_reg_3991[1]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \trunc_ln127_1_reg_3991[2]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \trunc_ln127_1_reg_3991[3]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \trunc_ln127_1_reg_3991[4]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \trunc_ln127_1_reg_3991[5]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \trunc_ln127_1_reg_3991[6]_i_1\ : label is "soft_lutpair66";
begin
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFBAAAA"
    )
        port map (
      I0 => Q(1),
      I1 => ap_done_cache,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg,
      I3 => \i_2_fu_548[7]_i_3_n_5\,
      I4 => Q(2),
      O => D(0)
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A80"
    )
        port map (
      I0 => Q(2),
      I1 => \i_2_fu_548[7]_i_3_n_5\,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg,
      I3 => ap_done_cache,
      O => D(1)
    );
\ap_done_cache_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg,
      I1 => \i_2_fu_548[7]_i_3_n_5\,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__8_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__8_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF8F"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg,
      I1 => \i_2_fu_548[7]_i_3_n_5\,
      I2 => ap_rst_n,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__8_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__8_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg,
      I1 => \i_2_fu_548[7]_i_3_n_5\,
      I2 => Q(1),
      O => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg_reg
    );
\i_2_fu_548[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \i_2_fu_548_reg[4]_3\,
      O => add_ln127_fu_2000_p2(0)
    );
\i_2_fu_548[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \i_2_fu_548_reg[4]\,
      I1 => ap_loop_init_int,
      I2 => \i_2_fu_548_reg[4]_3\,
      O => \i_2_fu_548_reg[1]\
    );
\i_2_fu_548[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \i_2_fu_548_reg[4]_1\,
      I1 => \i_2_fu_548_reg[4]_3\,
      I2 => ap_loop_init_int,
      I3 => \i_2_fu_548_reg[4]\,
      O => \i_2_fu_548_reg[2]\
    );
\i_2_fu_548[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => \i_2_fu_548_reg[4]_0\,
      I1 => \i_2_fu_548_reg[4]\,
      I2 => ap_loop_init_int,
      I3 => \i_2_fu_548_reg[4]_3\,
      I4 => \i_2_fu_548_reg[4]_1\,
      O => add_ln127_fu_2000_p2(1)
    );
\i_2_fu_548[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006A00AA00AA00AA"
    )
        port map (
      I0 => \i_2_fu_548_reg[4]_2\,
      I1 => \i_2_fu_548_reg[4]_1\,
      I2 => \i_2_fu_548_reg[4]_3\,
      I3 => ram_reg_i_47_n_5,
      I4 => \i_2_fu_548_reg[4]\,
      I5 => \i_2_fu_548_reg[4]_0\,
      O => add_ln127_fu_2000_p2(2)
    );
\i_2_fu_548[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ram_reg_0,
      I2 => \i_2_fu_548[6]_i_2_n_5\,
      I3 => \i_2_fu_548_reg[4]_2\,
      O => add_ln127_fu_2000_p2(3)
    );
\i_2_fu_548[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => ram_reg_1,
      I1 => \i_2_fu_548_reg[4]_2\,
      I2 => \i_2_fu_548[6]_i_2_n_5\,
      I3 => ram_reg_0,
      I4 => ap_loop_init_int,
      O => add_ln127_fu_2000_p2(4)
    );
\i_2_fu_548[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888000000000000"
    )
        port map (
      I0 => \i_2_fu_548_reg[4]_0\,
      I1 => \i_2_fu_548_reg[4]\,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \i_2_fu_548_reg[4]_3\,
      I5 => \i_2_fu_548_reg[4]_1\,
      O => \i_2_fu_548[6]_i_2_n_5\
    );
\i_2_fu_548[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg,
      I1 => \i_2_fu_548[7]_i_3_n_5\,
      O => i_2_fu_5480
    );
\i_2_fu_548[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12222222"
    )
        port map (
      I0 => \i_2_fu_548_reg[7]\,
      I1 => ap_loop_init_int,
      I2 => ram_reg_0,
      I3 => \i_2_fu_548[7]_i_4_n_5\,
      I4 => ram_reg_1,
      O => add_ln127_fu_2000_p2(5)
    );
\i_2_fu_548[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_i_47_n_5,
      I2 => \i_2_fu_548_reg[4]_3\,
      I3 => \i_2_fu_548_reg[7]\,
      I4 => \i_2_fu_548_reg[4]_0\,
      I5 => \i_2_fu_548[7]_i_5_n_5\,
      O => \i_2_fu_548[7]_i_3_n_5\
    );
\i_2_fu_548[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \i_2_fu_548_reg[4]_2\,
      I1 => \i_2_fu_548_reg[4]_1\,
      I2 => \i_2_fu_548_reg[4]_3\,
      I3 => ram_reg_i_47_n_5,
      I4 => \i_2_fu_548_reg[4]\,
      I5 => \i_2_fu_548_reg[4]_0\,
      O => \i_2_fu_548[7]_i_4_n_5\
    );
\i_2_fu_548[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFFFFFCCFEFEFE"
    )
        port map (
      I0 => \i_2_fu_548_reg[4]_1\,
      I1 => \i_2_fu_548_reg[4]\,
      I2 => ram_reg_1,
      I3 => ap_loop_init_int,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg,
      I5 => \i_2_fu_548_reg[4]_2\,
      O => \i_2_fu_548[7]_i_5_n_5\
    );
ram_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => ram_reg_1,
      I1 => ram_reg_i_47_n_5,
      I2 => Q(2),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0(5),
      I4 => Q(0),
      I5 => ram_reg(5),
      O => ADDRARDADDR(5)
    );
ram_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_i_47_n_5,
      I2 => Q(2),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0(4),
      I4 => Q(0),
      I5 => ram_reg(4),
      O => ADDRARDADDR(4)
    );
ram_reg_i_47: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg,
      I1 => ap_loop_init_int,
      O => ram_reg_i_47_n_5
    );
ram_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \i_2_fu_548_reg[4]_2\,
      I1 => ram_reg_i_47_n_5,
      I2 => Q(2),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0(3),
      I4 => Q(0),
      I5 => ram_reg(3),
      O => ADDRARDADDR(3)
    );
ram_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \i_2_fu_548_reg[4]_0\,
      I1 => ram_reg_i_47_n_5,
      I2 => Q(2),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0(2),
      I4 => Q(0),
      I5 => ram_reg(2),
      O => ADDRARDADDR(2)
    );
ram_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \i_2_fu_548_reg[4]_1\,
      I1 => ram_reg_i_47_n_5,
      I2 => Q(2),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0(1),
      I4 => Q(0),
      I5 => ram_reg(1),
      O => ADDRARDADDR(1)
    );
ram_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \i_2_fu_548_reg[4]\,
      I1 => ram_reg_i_47_n_5,
      I2 => Q(2),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0(0),
      I4 => Q(0),
      I5 => ram_reg(0),
      O => ADDRARDADDR(0)
    );
\trunc_ln127_1_reg_3991[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_2_fu_548_reg[4]_3\,
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg,
      O => ap_sig_allocacmp_i(0)
    );
\trunc_ln127_1_reg_3991[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_2_fu_548_reg[4]\,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg,
      I2 => ap_loop_init_int,
      O => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_layer1_activations_address0(0)
    );
\trunc_ln127_1_reg_3991[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_2_fu_548_reg[4]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg,
      O => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_layer1_activations_address0(1)
    );
\trunc_ln127_1_reg_3991[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_2_fu_548_reg[4]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg,
      O => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_layer1_activations_address0(2)
    );
\trunc_ln127_1_reg_3991[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_2_fu_548_reg[4]_2\,
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg,
      O => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_layer1_activations_address0(3)
    );
\trunc_ln127_1_reg_3991[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg,
      O => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_layer1_activations_address0(4)
    );
\trunc_ln127_1_reg_3991[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_1,
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg,
      O => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_layer1_activations_address0(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_13 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg_reg : out STD_LOGIC;
    add_ln120_fu_108_p2 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    i_1_fu_380 : out STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_ready : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    \i_1_fu_38_reg[5]\ : in STD_LOGIC;
    \i_1_fu_38_reg[5]_0\ : in STD_LOGIC;
    \i_1_fu_38_reg[5]_1\ : in STD_LOGIC;
    \i_1_fu_38_reg[5]_2\ : in STD_LOGIC;
    \i_1_fu_38_reg[5]_3\ : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \i_1_fu_38_reg[7]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_13 : entity is "feedforward_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_13 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__0_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__1_n_5\ : STD_LOGIC;
  signal \i_1_fu_38[5]_i_2_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter1_reg_i_1 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg_i_1 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \i_1_fu_38[1]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \i_1_fu_38[2]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \i_1_fu_38[3]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \i_1_fu_38[4]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \i_1_fu_38[5]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \i_1_fu_38[6]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \i_1_fu_38[7]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \i_1_fu_38[7]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \layer1_activations_1_addr_reg_160[5]_i_1\ : label is "soft_lutpair54";
begin
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBABAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => ap_done_cache,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg,
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA20"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg,
      I2 => ap_done_cache,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => D(1)
    );
\ap_done_cache_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__0_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__0_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1_reg,
      O => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_ready
    );
\ap_loop_init_int_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__1_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__1_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FABA"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_CS_fsm_reg[5]\
    );
\i_1_fu_38[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \i_1_fu_38_reg[5]_0\,
      O => add_ln120_fu_108_p2(0)
    );
\i_1_fu_38[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \i_1_fu_38_reg[5]_1\,
      I1 => ap_loop_init_int,
      I2 => \i_1_fu_38_reg[5]_0\,
      O => add_ln120_fu_108_p2(1)
    );
\i_1_fu_38[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \i_1_fu_38_reg[5]_0\,
      I1 => \i_1_fu_38_reg[5]_1\,
      I2 => ap_loop_init_int,
      I3 => \i_1_fu_38_reg[5]\,
      O => add_ln120_fu_108_p2(2)
    );
\i_1_fu_38[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \i_1_fu_38_reg[5]_1\,
      I1 => \i_1_fu_38_reg[5]_0\,
      I2 => \i_1_fu_38_reg[5]\,
      I3 => ap_loop_init_int,
      I4 => \i_1_fu_38_reg[5]_2\,
      O => add_ln120_fu_108_p2(3)
    );
\i_1_fu_38[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \i_1_fu_38_reg[5]\,
      I1 => \i_1_fu_38_reg[5]_0\,
      I2 => \i_1_fu_38_reg[5]_1\,
      I3 => \i_1_fu_38_reg[5]_2\,
      I4 => \i_1_fu_38[5]_i_2_n_5\,
      I5 => \i_1_fu_38_reg[5]_3\,
      O => add_ln120_fu_108_p2(4)
    );
\i_1_fu_38[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg,
      O => \i_1_fu_38[5]_i_2_n_5\
    );
\i_1_fu_38[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => \i_1_fu_38_reg[7]\,
      I1 => ap_loop_init_int,
      I2 => ram_reg,
      O => add_ln120_fu_108_p2(5)
    );
\i_1_fu_38[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C4"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg,
      I2 => ap_loop_init_int,
      O => i_1_fu_380
    );
\i_1_fu_38[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B04"
    )
        port map (
      I0 => \i_1_fu_38_reg[7]\,
      I1 => ram_reg,
      I2 => ap_loop_init_int,
      I3 => ap_enable_reg_pp0_iter1_reg,
      O => add_ln120_fu_108_p2(6)
    );
\layer1_activations_1_addr_reg_160[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg,
      I1 => ap_loop_init_int,
      O => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg_reg
    );
ram_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \i_1_fu_38_reg[5]_3\,
      O => ADDRBWRADDR(4)
    );
ram_reg_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \i_1_fu_38_reg[5]_2\,
      O => ADDRBWRADDR(3)
    );
ram_reg_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \i_1_fu_38_reg[5]\,
      O => ADDRBWRADDR(2)
    );
ram_reg_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \i_1_fu_38_reg[5]_1\,
      O => ADDRBWRADDR(1)
    );
ram_reg_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_1_fu_38_reg[5]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg,
      O => ADDRBWRADDR(0)
    );
ram_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg,
      O => ADDRBWRADDR(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_14 is
  port (
    ap_rst_n_0 : out STD_LOGIC;
    i_fu_3188 : out STD_LOGIC;
    add_ln101_fu_11848_p2 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \i_fu_3188_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init_int_reg_0 : in STD_LOGIC;
    \i_fu_3188_reg[8]\ : in STD_LOGIC;
    \i_fu_3188_reg[8]_0\ : in STD_LOGIC;
    \i_fu_3188_reg[4]\ : in STD_LOGIC;
    \i_fu_3188_reg[4]_0\ : in STD_LOGIC;
    \i_fu_3188_reg[9]\ : in STD_LOGIC;
    \i_fu_3188_reg[9]_0\ : in STD_LOGIC;
    \i_fu_3188_reg[8]_1\ : in STD_LOGIC;
    \i_fu_3188_reg[9]_1\ : in STD_LOGIC;
    \i_fu_3188_reg[4]_1\ : in STD_LOGIC;
    \i_4_reg_23656_reg[0]\ : in STD_LOGIC;
    \i_fu_3188_reg[9]_2\ : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_14 : entity is "feedforward_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_14 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__7_n_5\ : STD_LOGIC;
  signal ap_done_cache_i_2_n_5 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_5 : STD_LOGIC;
  signal \i_fu_3188[8]_i_2_n_5\ : STD_LOGIC;
  signal \i_fu_3188[9]_i_3_n_5\ : STD_LOGIC;
  signal \i_fu_3188[9]_i_4_n_5\ : STD_LOGIC;
  signal \i_fu_3188[9]_i_6_n_5\ : STD_LOGIC;
  signal \i_fu_3188[9]_i_7_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__7\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of ap_done_cache_i_2 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg_i_1 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \i_4_reg_23656[0]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \i_4_reg_23656[1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \i_4_reg_23656[2]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \i_4_reg_23656[3]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \i_4_reg_23656[4]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \i_4_reg_23656[5]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \i_4_reg_23656[6]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \i_4_reg_23656[7]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \i_4_reg_23656[8]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \i_4_reg_23656[9]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \i_fu_3188[0]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \i_fu_3188[1]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \i_fu_3188[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \i_fu_3188[3]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \i_fu_3188[5]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \i_fu_3188[6]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \i_fu_3188[7]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \i_fu_3188[9]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \i_fu_3188[9]_i_6\ : label is "soft_lutpair13";
begin
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAAAEA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\(0),
      I1 => \ap_CS_fsm_reg[3]\(1),
      I2 => ap_done_cache_i_2_n_5,
      I3 => ap_done_cache,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg,
      O => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg_reg(0)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F00"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg,
      I1 => ap_done_cache,
      I2 => ap_done_cache_i_2_n_5,
      I3 => \ap_CS_fsm_reg[3]\(1),
      O => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg_reg(1)
    );
\ap_done_cache_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_done_cache,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg,
      I3 => ap_done_cache_i_2_n_5,
      O => \ap_done_cache_i_1__7_n_5\
    );
ap_done_cache_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAEFF"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_loop_init_int_reg_0,
      I2 => Q(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg,
      I4 => \i_fu_3188[9]_i_3_n_5\,
      O => ap_done_cache_i_2_n_5
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__7_n_5\,
      Q => ap_done_cache,
      R => '0'
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888080"
    )
        port map (
      I0 => ap_done_cache_i_2_n_5,
      I1 => ap_rst_n,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg,
      I3 => Q(0),
      I4 => ap_loop_init_int_reg_0,
      O => ap_rst_n_0
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777F777F7F7F7F7"
    )
        port map (
      I0 => ap_done_cache_i_2_n_5,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => ap_loop_init_int_reg_0,
      I4 => Q(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg,
      O => ap_loop_init_int_i_1_n_5
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_5,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\(0),
      I1 => ap_done_cache_i_2_n_5,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg,
      O => \ap_CS_fsm_reg[1]\
    );
\i_4_reg_23656[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_4_reg_23656_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg,
      O => D(0)
    );
\i_4_reg_23656[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \i_fu_3188_reg[4]_1\,
      O => D(1)
    );
\i_4_reg_23656[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \i_fu_3188_reg[4]\,
      O => D(2)
    );
\i_4_reg_23656[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \i_fu_3188_reg[4]_0\,
      O => D(3)
    );
\i_4_reg_23656[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \i_fu_3188_reg[9]\,
      O => D(4)
    );
\i_4_reg_23656[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \i_fu_3188_reg[8]\,
      O => D(5)
    );
\i_4_reg_23656[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \i_fu_3188_reg[8]_0\,
      O => D(6)
    );
\i_4_reg_23656[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \i_fu_3188_reg[8]_1\,
      O => D(7)
    );
\i_4_reg_23656[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \i_fu_3188_reg[9]_0\,
      O => D(8)
    );
\i_4_reg_23656[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \i_fu_3188_reg[9]_1\,
      O => D(9)
    );
\i_fu_3188[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \i_4_reg_23656_reg[0]\,
      O => add_ln101_fu_11848_p2(0)
    );
\i_fu_3188[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \i_4_reg_23656_reg[0]\,
      I1 => \i_fu_3188_reg[4]_1\,
      I2 => ap_loop_init_int,
      O => \i_fu_3188_reg[0]\
    );
\i_fu_3188[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \i_4_reg_23656_reg[0]\,
      I1 => \i_fu_3188_reg[4]_1\,
      I2 => \i_fu_3188_reg[4]\,
      I3 => ap_loop_init_int,
      O => add_ln101_fu_11848_p2(1)
    );
\i_fu_3188[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => \i_fu_3188_reg[4]\,
      I1 => \i_fu_3188_reg[4]_1\,
      I2 => \i_4_reg_23656_reg[0]\,
      I3 => \i_fu_3188_reg[4]_0\,
      I4 => ap_loop_init_int,
      O => add_ln101_fu_11848_p2(2)
    );
\i_fu_3188[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF800000000000"
    )
        port map (
      I0 => \i_fu_3188_reg[4]_0\,
      I1 => \i_4_reg_23656_reg[0]\,
      I2 => \i_fu_3188_reg[4]_1\,
      I3 => \i_fu_3188_reg[4]\,
      I4 => \i_fu_3188_reg[9]\,
      I5 => \i_fu_3188[9]_i_6_n_5\,
      O => add_ln101_fu_11848_p2(3)
    );
\i_fu_3188[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => \i_fu_3188[8]_i_2_n_5\,
      I1 => \i_fu_3188_reg[8]\,
      I2 => ap_loop_init_int,
      O => add_ln101_fu_11848_p2(4)
    );
\i_fu_3188[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8878"
    )
        port map (
      I0 => \i_fu_3188_reg[8]\,
      I1 => \i_fu_3188[8]_i_2_n_5\,
      I2 => \i_fu_3188_reg[8]_0\,
      I3 => ap_loop_init_int,
      O => add_ln101_fu_11848_p2(5)
    );
\i_fu_3188[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80807F80"
    )
        port map (
      I0 => \i_fu_3188[8]_i_2_n_5\,
      I1 => \i_fu_3188_reg[8]\,
      I2 => \i_fu_3188_reg[8]_0\,
      I3 => \i_fu_3188_reg[8]_1\,
      I4 => ap_loop_init_int,
      O => add_ln101_fu_11848_p2(6)
    );
\i_fu_3188[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF800080008000"
    )
        port map (
      I0 => \i_fu_3188[8]_i_2_n_5\,
      I1 => \i_fu_3188_reg[8]_1\,
      I2 => \i_fu_3188_reg[8]_0\,
      I3 => \i_fu_3188_reg[8]\,
      I4 => \i_fu_3188_reg[9]_0\,
      I5 => \i_fu_3188[9]_i_6_n_5\,
      O => add_ln101_fu_11848_p2(7)
    );
\i_fu_3188[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \i_fu_3188_reg[4]_0\,
      I1 => \i_fu_3188[9]_i_6_n_5\,
      I2 => \i_4_reg_23656_reg[0]\,
      I3 => \i_fu_3188_reg[4]_1\,
      I4 => \i_fu_3188_reg[4]\,
      I5 => \i_fu_3188_reg[9]\,
      O => \i_fu_3188[8]_i_2_n_5\
    );
\i_fu_3188[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000E0E0"
    )
        port map (
      I0 => \i_fu_3188[9]_i_3_n_5\,
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg,
      I3 => Q(0),
      I4 => ap_loop_init_int_reg_0,
      O => i_fu_3188
    );
\i_fu_3188[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF800080008000"
    )
        port map (
      I0 => \i_fu_3188[9]_i_4_n_5\,
      I1 => \i_fu_3188_reg[9]_2\,
      I2 => \i_fu_3188_reg[9]_0\,
      I3 => \i_fu_3188_reg[9]\,
      I4 => \i_fu_3188_reg[9]_1\,
      I5 => \i_fu_3188[9]_i_6_n_5\,
      O => add_ln101_fu_11848_p2(8)
    );
\i_fu_3188[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \i_fu_3188[9]_i_7_n_5\,
      I1 => \i_fu_3188_reg[8]\,
      I2 => \i_fu_3188_reg[8]_0\,
      I3 => \i_fu_3188_reg[4]\,
      I4 => \i_fu_3188_reg[4]_0\,
      O => \i_fu_3188[9]_i_3_n_5\
    );
\i_fu_3188[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080808000000000"
    )
        port map (
      I0 => \i_fu_3188_reg[4]\,
      I1 => \i_fu_3188_reg[4]_1\,
      I2 => \i_4_reg_23656_reg[0]\,
      I3 => ap_loop_init_int,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg,
      I5 => \i_fu_3188_reg[4]_0\,
      O => \i_fu_3188[9]_i_4_n_5\
    );
\i_fu_3188[9]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg,
      O => \i_fu_3188[9]_i_6_n_5\
    );
\i_fu_3188[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => \i_fu_3188_reg[9]\,
      I1 => \i_fu_3188_reg[9]_0\,
      I2 => \i_fu_3188_reg[8]_1\,
      I3 => \i_fu_3188_reg[9]_1\,
      I4 => \i_fu_3188_reg[4]_1\,
      I5 => \i_4_reg_23656_reg[0]\,
      O => \i_fu_3188[9]_i_7_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_6 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    indvar_flatten_fu_5940 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_matmul_xnor_2_fu_5744_ap_ready : out STD_LOGIC;
    add_ln61_fu_1447_p2 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_exit_ready_pp0_iter3_reg : in STD_LOGIC;
    grp_matmul_xnor_2_fu_5744_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \indvar_flatten_fu_594_reg[0]\ : in STD_LOGIC;
    \indvar_flatten_fu_594_reg[4]\ : in STD_LOGIC;
    \indvar_flatten_fu_594_reg[4]_0\ : in STD_LOGIC;
    \indvar_flatten_fu_594_reg[4]_1\ : in STD_LOGIC;
    \indvar_flatten_fu_594_reg[4]_2\ : in STD_LOGIC;
    \indvar_flatten_fu_594_reg[8]\ : in STD_LOGIC;
    \indvar_flatten_fu_594_reg[8]_0\ : in STD_LOGIC;
    \indvar_flatten_fu_594_reg[8]_1\ : in STD_LOGIC;
    \indvar_flatten_fu_594_reg[8]_2\ : in STD_LOGIC;
    \indvar_flatten_fu_594_reg[12]\ : in STD_LOGIC;
    \indvar_flatten_fu_594_reg[12]_0\ : in STD_LOGIC;
    \indvar_flatten_fu_594_reg[12]_1\ : in STD_LOGIC;
    \indvar_flatten_fu_594_reg[12]_2\ : in STD_LOGIC;
    \indvar_flatten_fu_594_reg[13]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_6 : entity is "feedforward_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_6 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__1_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__2_n_5\ : STD_LOGIC;
  signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \indvar_flatten_fu_594_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_fu_594_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_fu_594_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_fu_594_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_fu_594_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_fu_594_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_fu_594_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_fu_594_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_fu_594_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_fu_594_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_fu_594_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_fu_594_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \NLW_indvar_flatten_fu_594_reg[13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_indvar_flatten_fu_594_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \ap_CS_fsm[11]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__2\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of grp_matmul_xnor_2_fu_5744_ap_start_reg_i_1 : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_594[13]_i_1\ : label is "soft_lutpair147";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \indvar_flatten_fu_594_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten_fu_594_reg[13]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten_fu_594_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten_fu_594_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \y_fu_586[7]_i_1\ : label is "soft_lutpair148";
begin
\ap_CS_fsm[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBABAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_exit_ready_pp0_iter3_reg,
      I2 => ap_done_cache,
      I3 => grp_matmul_xnor_2_fu_5744_ap_start_reg,
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA20"
    )
        port map (
      I0 => Q(1),
      I1 => grp_matmul_xnor_2_fu_5744_ap_start_reg,
      I2 => ap_done_cache,
      I3 => ap_loop_exit_ready_pp0_iter3_reg,
      O => D(1)
    );
\ap_done_cache_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter3_reg,
      I1 => grp_matmul_xnor_2_fu_5744_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__1_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__1_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => ap_loop_init_int,
      I2 => grp_matmul_xnor_2_fu_5744_ap_start_reg,
      I3 => ap_rst_n,
      O => ap_loop_init_int_reg_0
    );
\ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_matmul_xnor_2_fu_5744_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1_reg,
      O => grp_matmul_xnor_2_fu_5744_ap_ready
    );
\ap_loop_init_int_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_exit_ready_pp0_iter3_reg,
      I2 => grp_matmul_xnor_2_fu_5744_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__2_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__2_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_matmul_xnor_2_fu_5744_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FAEA"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => grp_matmul_xnor_2_fu_5744_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_CS_fsm_reg[9]\
    );
\indvar_flatten_fu_594[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \indvar_flatten_fu_594_reg[0]\,
      I1 => ap_loop_init_int,
      O => add_ln61_fu_1447_p2(0)
    );
\indvar_flatten_fu_594[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_matmul_xnor_2_fu_5744_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten_fu_594_reg[12]_2\,
      O => ap_sig_allocacmp_indvar_flatten_load(12)
    );
\indvar_flatten_fu_594[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_matmul_xnor_2_fu_5744_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten_fu_594_reg[12]_1\,
      O => ap_sig_allocacmp_indvar_flatten_load(11)
    );
\indvar_flatten_fu_594[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_matmul_xnor_2_fu_5744_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten_fu_594_reg[12]_0\,
      O => ap_sig_allocacmp_indvar_flatten_load(10)
    );
\indvar_flatten_fu_594[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_matmul_xnor_2_fu_5744_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten_fu_594_reg[12]\,
      O => ap_sig_allocacmp_indvar_flatten_load(9)
    );
\indvar_flatten_fu_594[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => grp_matmul_xnor_2_fu_5744_ap_start_reg,
      I2 => ap_loop_init_int,
      O => indvar_flatten_fu_5940
    );
\indvar_flatten_fu_594[13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_matmul_xnor_2_fu_5744_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten_fu_594_reg[13]\,
      O => ap_sig_allocacmp_indvar_flatten_load(13)
    );
\indvar_flatten_fu_594[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_matmul_xnor_2_fu_5744_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten_fu_594_reg[0]\,
      O => ap_sig_allocacmp_indvar_flatten_load(0)
    );
\indvar_flatten_fu_594[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_matmul_xnor_2_fu_5744_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten_fu_594_reg[4]_2\,
      O => ap_sig_allocacmp_indvar_flatten_load(4)
    );
\indvar_flatten_fu_594[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_matmul_xnor_2_fu_5744_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten_fu_594_reg[4]_1\,
      O => ap_sig_allocacmp_indvar_flatten_load(3)
    );
\indvar_flatten_fu_594[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_matmul_xnor_2_fu_5744_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten_fu_594_reg[4]_0\,
      O => ap_sig_allocacmp_indvar_flatten_load(2)
    );
\indvar_flatten_fu_594[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_matmul_xnor_2_fu_5744_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten_fu_594_reg[4]\,
      O => ap_sig_allocacmp_indvar_flatten_load(1)
    );
\indvar_flatten_fu_594[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_matmul_xnor_2_fu_5744_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten_fu_594_reg[8]_2\,
      O => ap_sig_allocacmp_indvar_flatten_load(8)
    );
\indvar_flatten_fu_594[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_matmul_xnor_2_fu_5744_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten_fu_594_reg[8]_1\,
      O => ap_sig_allocacmp_indvar_flatten_load(7)
    );
\indvar_flatten_fu_594[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_matmul_xnor_2_fu_5744_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten_fu_594_reg[8]_0\,
      O => ap_sig_allocacmp_indvar_flatten_load(6)
    );
\indvar_flatten_fu_594[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_matmul_xnor_2_fu_5744_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten_fu_594_reg[8]\,
      O => ap_sig_allocacmp_indvar_flatten_load(5)
    );
\indvar_flatten_fu_594_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_fu_594_reg[8]_i_1_n_5\,
      CO(3) => \indvar_flatten_fu_594_reg[12]_i_1_n_5\,
      CO(2) => \indvar_flatten_fu_594_reg[12]_i_1_n_6\,
      CO(1) => \indvar_flatten_fu_594_reg[12]_i_1_n_7\,
      CO(0) => \indvar_flatten_fu_594_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln61_fu_1447_p2(12 downto 9),
      S(3 downto 0) => ap_sig_allocacmp_indvar_flatten_load(12 downto 9)
    );
\indvar_flatten_fu_594_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_fu_594_reg[12]_i_1_n_5\,
      CO(3 downto 0) => \NLW_indvar_flatten_fu_594_reg[13]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_indvar_flatten_fu_594_reg[13]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln61_fu_1447_p2(13),
      S(3 downto 1) => B"000",
      S(0) => ap_sig_allocacmp_indvar_flatten_load(13)
    );
\indvar_flatten_fu_594_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_flatten_fu_594_reg[4]_i_1_n_5\,
      CO(2) => \indvar_flatten_fu_594_reg[4]_i_1_n_6\,
      CO(1) => \indvar_flatten_fu_594_reg[4]_i_1_n_7\,
      CO(0) => \indvar_flatten_fu_594_reg[4]_i_1_n_8\,
      CYINIT => ap_sig_allocacmp_indvar_flatten_load(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln61_fu_1447_p2(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_indvar_flatten_load(4 downto 1)
    );
\indvar_flatten_fu_594_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_fu_594_reg[4]_i_1_n_5\,
      CO(3) => \indvar_flatten_fu_594_reg[8]_i_1_n_5\,
      CO(2) => \indvar_flatten_fu_594_reg[8]_i_1_n_6\,
      CO(1) => \indvar_flatten_fu_594_reg[8]_i_1_n_7\,
      CO(0) => \indvar_flatten_fu_594_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln61_fu_1447_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_indvar_flatten_load(8 downto 5)
    );
\y_fu_586[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_matmul_xnor_2_fu_5744_ap_start_reg,
      I1 => ap_loop_init_int,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_7 is
  port (
    indvar_flatten_fu_32120 : out STD_LOGIC;
    add_ln61_fu_7975_p2 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    grp_matmul_xnor_1_fu_4814_ap_ready : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_1 : in STD_LOGIC;
    grp_matmul_xnor_1_fu_4814_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_3 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_4 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_5 : in STD_LOGIC;
    \indvar_flatten_fu_3212_reg[0]\ : in STD_LOGIC;
    grp_matmul_xnor_1_fu_4814_ap_start_reg_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter3_reg : in STD_LOGIC;
    \indvar_flatten_fu_3212_reg[12]\ : in STD_LOGIC;
    \indvar_flatten_fu_3212_reg[12]_0\ : in STD_LOGIC;
    \indvar_flatten_fu_3212_reg[8]\ : in STD_LOGIC;
    \indvar_flatten_fu_3212_reg[8]_0\ : in STD_LOGIC;
    \indvar_flatten_fu_3212_reg[8]_1\ : in STD_LOGIC;
    \indvar_flatten_fu_3212_reg[8]_2\ : in STD_LOGIC;
    \indvar_flatten_fu_3212_reg[4]\ : in STD_LOGIC;
    \indvar_flatten_fu_3212_reg[4]_0\ : in STD_LOGIC;
    \indvar_flatten_fu_3212_reg[4]_1\ : in STD_LOGIC;
    \indvar_flatten_fu_3212_reg[4]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_7 : entity is "feedforward_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_7 is
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_5 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__0_n_5\ : STD_LOGIC;
  signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal grp_matmul_xnor_1_fu_4814_ap_start_reg_i_2_n_5 : STD_LOGIC;
  signal \indvar_flatten_fu_3212[16]_i_3_n_5\ : STD_LOGIC;
  signal \indvar_flatten_fu_3212_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_fu_3212_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_fu_3212_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_fu_3212_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_fu_3212_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \indvar_flatten_fu_3212_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \indvar_flatten_fu_3212_reg[16]_i_2_n_8\ : STD_LOGIC;
  signal \indvar_flatten_fu_3212_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_fu_3212_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_fu_3212_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_fu_3212_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_fu_3212_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_fu_3212_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_fu_3212_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_fu_3212_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \NLW_indvar_flatten_fu_3212_reg[16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_3212[0]_i_1\ : label is "soft_lutpair137";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \indvar_flatten_fu_3212_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten_fu_3212_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten_fu_3212_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten_fu_3212_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \y_fu_3204[9]_i_1\ : label is "soft_lutpair137";
begin
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEAAAE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => ap_loop_exit_ready_pp0_iter3_reg,
      I3 => ap_done_cache,
      I4 => grp_matmul_xnor_1_fu_4814_ap_start_reg,
      O => D(0)
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
        port map (
      I0 => grp_matmul_xnor_1_fu_4814_ap_start_reg,
      I1 => ap_done_cache,
      I2 => ap_loop_exit_ready_pp0_iter3_reg,
      I3 => Q(1),
      O => D(1)
    );
ap_done_cache_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_matmul_xnor_1_fu_4814_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter3_reg,
      I2 => ap_done_cache,
      O => ap_done_cache_i_1_n_5
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_5,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_0,
      I1 => grp_matmul_xnor_1_fu_4814_ap_start_reg_i_2_n_5,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter1_reg_1,
      O => grp_matmul_xnor_1_fu_4814_ap_ready
    );
\ap_loop_init_int_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => grp_matmul_xnor_1_fu_4814_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_loop_exit_ready_pp0_iter3_reg,
      O => \ap_loop_init_int_i_1__0_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__0_n_5\,
      Q => ap_loop_init_int,
      S => ap_rst_n_inv
    );
grp_matmul_xnor_1_fu_4814_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFAAAAAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter1_reg_1,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => grp_matmul_xnor_1_fu_4814_ap_start_reg_i_2_n_5,
      I4 => ap_enable_reg_pp0_iter1_reg_0,
      I5 => grp_matmul_xnor_1_fu_4814_ap_start_reg,
      O => \ap_CS_fsm_reg[3]\
    );
grp_matmul_xnor_1_fu_4814_ap_start_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_3,
      I1 => ap_loop_init_int,
      I2 => grp_matmul_xnor_1_fu_4814_ap_start_reg_reg,
      I3 => ap_enable_reg_pp0_iter1_reg_5,
      I4 => grp_matmul_xnor_1_fu_4814_ap_start_reg,
      I5 => ap_enable_reg_pp0_iter1_reg_2,
      O => grp_matmul_xnor_1_fu_4814_ap_start_reg_i_2_n_5
    );
\indvar_flatten_fu_3212[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_matmul_xnor_1_fu_4814_ap_start_reg,
      I2 => \indvar_flatten_fu_3212_reg[0]\,
      O => add_ln61_fu_7975_p2(0)
    );
\indvar_flatten_fu_3212[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_matmul_xnor_1_fu_4814_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_enable_reg_pp0_iter1_reg_3,
      O => ap_sig_allocacmp_indvar_flatten_load(12)
    );
\indvar_flatten_fu_3212[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_matmul_xnor_1_fu_4814_ap_start_reg,
      I2 => \indvar_flatten_fu_3212_reg[12]\,
      O => ap_sig_allocacmp_indvar_flatten_load(11)
    );
\indvar_flatten_fu_3212[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_matmul_xnor_1_fu_4814_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1_reg_5,
      O => ap_sig_allocacmp_indvar_flatten_load(10)
    );
\indvar_flatten_fu_3212[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_matmul_xnor_1_fu_4814_ap_start_reg,
      I2 => \indvar_flatten_fu_3212_reg[12]_0\,
      O => ap_sig_allocacmp_indvar_flatten_load(9)
    );
\indvar_flatten_fu_3212[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF4000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => \indvar_flatten_fu_3212[16]_i_3_n_5\,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => ap_enable_reg_pp0_iter1_reg_1,
      I4 => grp_matmul_xnor_1_fu_4814_ap_start_reg,
      O => indvar_flatten_fu_32120
    );
\indvar_flatten_fu_3212[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_2,
      I1 => ap_enable_reg_pp0_iter1_reg_3,
      I2 => ap_loop_init_int,
      I3 => ap_enable_reg_pp0_iter1_reg_4,
      I4 => ap_enable_reg_pp0_iter1_reg_5,
      I5 => grp_matmul_xnor_1_fu_4814_ap_start_reg,
      O => \indvar_flatten_fu_3212[16]_i_3_n_5\
    );
\indvar_flatten_fu_3212[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_matmul_xnor_1_fu_4814_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_enable_reg_pp0_iter1_reg_1,
      O => ap_sig_allocacmp_indvar_flatten_load(16)
    );
\indvar_flatten_fu_3212[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_matmul_xnor_1_fu_4814_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      O => ap_sig_allocacmp_indvar_flatten_load(15)
    );
\indvar_flatten_fu_3212[16]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_matmul_xnor_1_fu_4814_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_enable_reg_pp0_iter1_reg,
      O => ap_sig_allocacmp_indvar_flatten_load(14)
    );
\indvar_flatten_fu_3212[16]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_matmul_xnor_1_fu_4814_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_enable_reg_pp0_iter1_reg_2,
      O => ap_sig_allocacmp_indvar_flatten_load(13)
    );
\indvar_flatten_fu_3212[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_matmul_xnor_1_fu_4814_ap_start_reg,
      I2 => \indvar_flatten_fu_3212_reg[0]\,
      O => ap_sig_allocacmp_indvar_flatten_load(0)
    );
\indvar_flatten_fu_3212[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_matmul_xnor_1_fu_4814_ap_start_reg,
      I2 => \indvar_flatten_fu_3212_reg[4]\,
      O => ap_sig_allocacmp_indvar_flatten_load(4)
    );
\indvar_flatten_fu_3212[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_matmul_xnor_1_fu_4814_ap_start_reg,
      I2 => \indvar_flatten_fu_3212_reg[4]_0\,
      O => ap_sig_allocacmp_indvar_flatten_load(3)
    );
\indvar_flatten_fu_3212[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_matmul_xnor_1_fu_4814_ap_start_reg,
      I2 => \indvar_flatten_fu_3212_reg[4]_1\,
      O => ap_sig_allocacmp_indvar_flatten_load(2)
    );
\indvar_flatten_fu_3212[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_matmul_xnor_1_fu_4814_ap_start_reg,
      I2 => \indvar_flatten_fu_3212_reg[4]_2\,
      O => ap_sig_allocacmp_indvar_flatten_load(1)
    );
\indvar_flatten_fu_3212[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_matmul_xnor_1_fu_4814_ap_start_reg,
      I2 => \indvar_flatten_fu_3212_reg[8]\,
      O => ap_sig_allocacmp_indvar_flatten_load(8)
    );
\indvar_flatten_fu_3212[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_matmul_xnor_1_fu_4814_ap_start_reg,
      I2 => \indvar_flatten_fu_3212_reg[8]_0\,
      O => ap_sig_allocacmp_indvar_flatten_load(7)
    );
\indvar_flatten_fu_3212[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_matmul_xnor_1_fu_4814_ap_start_reg,
      I2 => \indvar_flatten_fu_3212_reg[8]_1\,
      O => ap_sig_allocacmp_indvar_flatten_load(6)
    );
\indvar_flatten_fu_3212[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_matmul_xnor_1_fu_4814_ap_start_reg,
      I2 => \indvar_flatten_fu_3212_reg[8]_2\,
      O => ap_sig_allocacmp_indvar_flatten_load(5)
    );
\indvar_flatten_fu_3212_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_fu_3212_reg[8]_i_1_n_5\,
      CO(3) => \indvar_flatten_fu_3212_reg[12]_i_1_n_5\,
      CO(2) => \indvar_flatten_fu_3212_reg[12]_i_1_n_6\,
      CO(1) => \indvar_flatten_fu_3212_reg[12]_i_1_n_7\,
      CO(0) => \indvar_flatten_fu_3212_reg[12]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln61_fu_7975_p2(12 downto 9),
      S(3 downto 0) => ap_sig_allocacmp_indvar_flatten_load(12 downto 9)
    );
\indvar_flatten_fu_3212_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_fu_3212_reg[12]_i_1_n_5\,
      CO(3) => \NLW_indvar_flatten_fu_3212_reg[16]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \indvar_flatten_fu_3212_reg[16]_i_2_n_6\,
      CO(1) => \indvar_flatten_fu_3212_reg[16]_i_2_n_7\,
      CO(0) => \indvar_flatten_fu_3212_reg[16]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln61_fu_7975_p2(16 downto 13),
      S(3 downto 0) => ap_sig_allocacmp_indvar_flatten_load(16 downto 13)
    );
\indvar_flatten_fu_3212_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_flatten_fu_3212_reg[4]_i_1_n_5\,
      CO(2) => \indvar_flatten_fu_3212_reg[4]_i_1_n_6\,
      CO(1) => \indvar_flatten_fu_3212_reg[4]_i_1_n_7\,
      CO(0) => \indvar_flatten_fu_3212_reg[4]_i_1_n_8\,
      CYINIT => ap_sig_allocacmp_indvar_flatten_load(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln61_fu_7975_p2(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_indvar_flatten_load(4 downto 1)
    );
\indvar_flatten_fu_3212_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_fu_3212_reg[4]_i_1_n_5\,
      CO(3) => \indvar_flatten_fu_3212_reg[8]_i_1_n_5\,
      CO(2) => \indvar_flatten_fu_3212_reg[8]_i_1_n_6\,
      CO(1) => \indvar_flatten_fu_3212_reg[8]_i_1_n_7\,
      CO(0) => \indvar_flatten_fu_3212_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln61_fu_7975_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_indvar_flatten_load(8 downto 5)
    );
\y_fu_3204[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_matmul_xnor_1_fu_4814_ap_start_reg,
      I1 => ap_loop_init_int,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_8 is
  port (
    grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg_reg : out STD_LOGIC;
    \temp_last_reg_227_reg[0]\ : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    i_fu_76 : out STD_LOGIC;
    add_ln180_fu_137_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    layer3_activations_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[19]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg : in STD_LOGIC;
    output_stream_TREADY_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_fu_76_reg[0]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TLAST : in STD_LOGIC;
    \temp_last_reg_227_reg[0]_0\ : in STD_LOGIC;
    \temp_last_reg_227_reg[0]_1\ : in STD_LOGIC;
    \temp_last_reg_227_reg[0]_2\ : in STD_LOGIC;
    ap_loop_init_int_reg_1 : in STD_LOGIC;
    \i_fu_76_reg[0]_0\ : in STD_LOGIC;
    \i_fu_76_reg[3]\ : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_matmul_xnor_fu_5960_res_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_done : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_8 : entity is "feedforward_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_8 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__6_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__7_n_5\ : STD_LOGIC;
  signal ap_loop_init_int_i_3_n_5 : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_layer3_activations_address0 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \i_fu_76[3]_i_3_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_8_8_i_7__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_8_8_i_8_n_5 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[20]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__6\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__7\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of ap_loop_init_int_i_3 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg_i_1 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \i_fu_76[0]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \i_fu_76[2]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \i_fu_76[3]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \i_fu_76[3]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \ram_reg_0_15_8_8_i_7__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of ram_reg_0_15_8_8_i_8 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \temp_last_reg_227[0]_i_3\ : label is "soft_lutpair128";
begin
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
\ap_CS_fsm[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAAA"
    )
        port map (
      I0 => Q(1),
      I1 => ap_done_cache,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg,
      I3 => ap_loop_init_int_i_3_n_5,
      I4 => Q(2),
      O => D(0)
    );
\ap_CS_fsm[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F200FFFFF200F200"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg,
      I2 => ap_loop_init_int_i_3_n_5,
      I3 => Q(2),
      I4 => ap_done,
      I5 => Q(3),
      O => D(1)
    );
\ap_done_cache_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_loop_init_int_i_3_n_5,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__6_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__6_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BFAA0000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg,
      I1 => output_stream_TREADY_int_regslice,
      I2 => Q(2),
      I3 => \i_fu_76_reg[0]\,
      I4 => ap_rst_n,
      I5 => ap_loop_init_int_i_3_n_5,
      O => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg_reg
    );
\ap_loop_init_int_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_loop_init_int_reg_1,
      I2 => ap_rst_n,
      I3 => ap_loop_init_int_i_3_n_5,
      O => \ap_loop_init_int_i_1__7_n_5\
    );
ap_loop_init_int_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A222"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg,
      I1 => \i_fu_76_reg[0]\,
      I2 => Q(2),
      I3 => output_stream_TREADY_int_regslice,
      I4 => \i_fu_76[3]_i_3_n_5\,
      O => ap_loop_init_int_i_3_n_5
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__7_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_init_int_i_3_n_5,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg,
      O => \ap_CS_fsm_reg[19]\
    );
\i_fu_76[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg,
      I2 => \i_fu_76_reg[0]_0\,
      O => \^ap_loop_init_int_reg_0\
    );
\i_fu_76[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \temp_last_reg_227_reg[0]_1\,
      I1 => \i_fu_76_reg[0]_0\,
      I2 => ap_loop_init_int,
      O => add_ln180_fu_137_p2(0)
    );
\i_fu_76[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1222"
    )
        port map (
      I0 => \temp_last_reg_227_reg[0]_2\,
      I1 => ap_loop_init_int,
      I2 => \temp_last_reg_227_reg[0]_1\,
      I3 => \i_fu_76_reg[0]_0\,
      O => add_ln180_fu_137_p2(1)
    );
\i_fu_76[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88080808"
    )
        port map (
      I0 => \i_fu_76[3]_i_3_n_5\,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg,
      I2 => \i_fu_76_reg[0]\,
      I3 => Q(2),
      I4 => output_stream_TREADY_int_regslice,
      O => i_fu_76
    );
\i_fu_76[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A00AA"
    )
        port map (
      I0 => \i_fu_76_reg[3]\,
      I1 => \i_fu_76_reg[0]_0\,
      I2 => \temp_last_reg_227_reg[0]_1\,
      I3 => ap_loop_init_int,
      I4 => \temp_last_reg_227_reg[0]_2\,
      O => add_ln180_fu_137_p2(2)
    );
\i_fu_76[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFDFFFDFF"
    )
        port map (
      I0 => \temp_last_reg_227_reg[0]_1\,
      I1 => \i_fu_76_reg[0]_0\,
      I2 => \temp_last_reg_227_reg[0]_2\,
      I3 => \i_fu_76_reg[3]\,
      I4 => ap_loop_init_int,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg,
      O => \i_fu_76[3]_i_3_n_5\
    );
\ram_reg_0_15_8_8_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74777444"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => Q(2),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address0(0),
      I3 => Q(0),
      I4 => grp_matmul_xnor_fu_5960_res_address0(0),
      O => layer3_activations_address0(0)
    );
\ram_reg_0_15_8_8_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74777444"
    )
        port map (
      I0 => \ram_reg_0_15_8_8_i_7__0_n_5\,
      I1 => Q(2),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address0(1),
      I3 => Q(0),
      I4 => grp_matmul_xnor_fu_5960_res_address0(1),
      O => layer3_activations_address0(1)
    );
\ram_reg_0_15_8_8_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \temp_last_reg_227_reg[0]_2\,
      I1 => ram_reg_0_15_8_8_i_8_n_5,
      I2 => Q(2),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address0(2),
      I4 => Q(0),
      I5 => grp_matmul_xnor_fu_5960_res_address0(2),
      O => layer3_activations_address0(2)
    );
\ram_reg_0_15_8_8_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \i_fu_76_reg[3]\,
      I1 => ram_reg_0_15_8_8_i_8_n_5,
      I2 => Q(2),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address0(3),
      I4 => Q(0),
      I5 => grp_matmul_xnor_fu_5960_res_address0(3),
      O => layer3_activations_address0(3)
    );
\ram_reg_0_15_8_8_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg,
      I2 => \temp_last_reg_227_reg[0]_1\,
      O => \ram_reg_0_15_8_8_i_7__0_n_5\
    );
ram_reg_0_15_8_8_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg,
      I1 => ap_loop_init_int,
      O => ram_reg_0_15_8_8_i_8_n_5
    );
\temp_last_reg_227[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888B8888"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TLAST,
      I1 => \temp_last_reg_227_reg[0]_0\,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \temp_last_reg_227_reg[0]_1\,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_layer3_activations_address0(3),
      I5 => \temp_last_reg_227_reg[0]_2\,
      O => \temp_last_reg_227_reg[0]\
    );
\temp_last_reg_227[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_76_reg[3]\,
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg,
      O => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_layer3_activations_address0(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_9 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[17]\ : out STD_LOGIC;
    i_fu_300 : out STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    add_ln171_fu_65_p2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_9 : entity is "feedforward_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_9 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__5_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__6_n_5\ : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_ready : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[18]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \ap_CS_fsm[19]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__6\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg_i_1 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \i_fu_30[0]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \i_fu_30[1]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \i_fu_30[2]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \i_fu_30[3]_i_2\ : label is "soft_lutpair120";
begin
\ap_CS_fsm[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => ap_done_cache,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_ready,
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_ready,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg,
      I3 => ap_done_cache,
      O => D(1)
    );
\ap_done_cache_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_ready,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__5_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__5_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF5D"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_ready,
      O => \ap_loop_init_int_i_1__6_n_5\
    );
ap_loop_init_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter1_reg_0,
      I4 => ap_enable_reg_pp0_iter1_reg_1,
      I5 => ap_enable_reg_pp0_iter1_reg_2,
      O => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_ready
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__6_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_ready,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg,
      O => \ap_CS_fsm_reg[17]\
    );
\i_fu_30[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_enable_reg_pp0_iter1_reg_1,
      O => add_ln171_fu_65_p2(0)
    );
\i_fu_30[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_2,
      I1 => ap_loop_init_int,
      I2 => ap_enable_reg_pp0_iter1_reg_1,
      O => add_ln171_fu_65_p2(1)
    );
\i_fu_30[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_1,
      I1 => ap_enable_reg_pp0_iter1_reg_2,
      I2 => ap_loop_init_int,
      I3 => ap_enable_reg_pp0_iter1_reg,
      O => add_ln171_fu_65_p2(2)
    );
\i_fu_30[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFDF0000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_2,
      I1 => ap_enable_reg_pp0_iter1_reg_1,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg,
      I5 => ap_loop_init_int,
      O => i_fu_300
    );
\i_fu_30[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"13332000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => ap_loop_init_int,
      I2 => ap_enable_reg_pp0_iter1_reg_2,
      I3 => ap_enable_reg_pp0_iter1_reg_1,
      I4 => ap_enable_reg_pp0_iter1_reg_0,
      O => add_ln171_fu_65_p2(3)
    );
\layer3_activations_addr_reg_104[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_1,
      I1 => ap_loop_init_int,
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg,
      O => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(0)
    );
\layer3_activations_addr_reg_104[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_enable_reg_pp0_iter1_reg_2,
      O => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(1)
    );
\layer3_activations_addr_reg_104[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_enable_reg_pp0_iter1_reg,
      O => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(2)
    );
\layer3_activations_addr_reg_104[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      O => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer1_activations_RAM_AUTO_1R1W is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 29 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 20 downto 0 );
    layer1_activations_ce1 : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    layer1_activations_ce0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 20 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \shl_i_i_i_i645383_fu_1060_reg[8]_i_6_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \shl_i_i_i_i645383_fu_1060_reg[8]_i_2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg : in STD_LOGIC;
    grp_matmul_xnor_1_fu_4814_res_0_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer1_activations_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer1_activations_RAM_AUTO_1R1W is
  signal \^doado\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal layer1_activations_1_d0 : STD_LOGIC_VECTOR ( 10 downto 8 );
  signal layer1_activations_1_q0 : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal \^layer1_activations_ce1\ : STD_LOGIC;
  signal ram_reg_i_25_n_5 : STD_LOGIC;
  signal ram_reg_i_26_n_5 : STD_LOGIC;
  signal ram_reg_i_27_n_5 : STD_LOGIC;
  signal ram_reg_i_28_n_5 : STD_LOGIC;
  signal \ram_reg_i_29__0_n_5\ : STD_LOGIC;
  signal \ram_reg_i_30__0_n_5\ : STD_LOGIC;
  signal \ram_reg_i_31__0_n_5\ : STD_LOGIC;
  signal ram_reg_n_41 : STD_LOGIC;
  signal \shl_i_i_i_i645383_fu_1060[8]_i_10_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645383_fu_1060[8]_i_11_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645383_fu_1060[8]_i_16_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645383_fu_1060[8]_i_17_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645383_fu_1060[8]_i_18_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645383_fu_1060[8]_i_19_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645383_fu_1060[8]_i_25_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645383_fu_1060[8]_i_26_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645383_fu_1060[8]_i_27_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645383_fu_1060[8]_i_28_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645383_fu_1060[8]_i_33_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645383_fu_1060[8]_i_34_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645383_fu_1060[8]_i_35_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645383_fu_1060[8]_i_36_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645383_fu_1060[8]_i_7_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645383_fu_1060[8]_i_8_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645383_fu_1060[8]_i_9_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_6\ : STD_LOGIC;
  signal \shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_7\ : STD_LOGIC;
  signal \shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_8\ : STD_LOGIC;
  signal \shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_6\ : STD_LOGIC;
  signal \shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_7\ : STD_LOGIC;
  signal \shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_8\ : STD_LOGIC;
  signal \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_6\ : STD_LOGIC;
  signal \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_7\ : STD_LOGIC;
  signal \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_8\ : STD_LOGIC;
  signal \shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_6\ : STD_LOGIC;
  signal \shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_7\ : STD_LOGIC;
  signal \shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_8\ : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_shl_i_i_i_i645383_fu_1060_reg[8]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_shl_i_i_i_i645383_fu_1060_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_shl_i_i_i_i645383_fu_1060_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_shl_i_i_i_i645383_fu_1060_reg[8]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_shl_i_i_i_i645383_fu_1060_reg[8]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_shl_i_i_i_i645383_fu_1060_reg[8]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "feedforward/layer1_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 960;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 31;
begin
  DOADO(29 downto 0) <= \^doado\(29 downto 0);
  layer1_activations_ce1 <= \^layer1_activations_ce1\;
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 11) => B"11111",
      ADDRARDADDR(10 downto 5) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 11) => B"11111",
      ADDRBWRADDR(10 downto 5) => ADDRBWRADDR(5 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 11) => DIADI(20 downto 0),
      DIADI(10 downto 8) => layer1_activations_1_d0(10 downto 8),
      DIADI(7) => ram_reg_i_25_n_5,
      DIADI(6) => ram_reg_i_26_n_5,
      DIADI(5) => ram_reg_i_27_n_5,
      DIADI(4) => ram_reg_i_28_n_5,
      DIADI(3) => \ram_reg_i_29__0_n_5\,
      DIADI(2) => \ram_reg_i_30__0_n_5\,
      DIADI(1) => \ram_reg_i_31__0_n_5\,
      DIADI(0) => '0',
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 30) => layer1_activations_1_q0(31 downto 30),
      DOADO(29 downto 0) => \^doado\(29 downto 0),
      DOBDO(31) => ram_reg_n_41,
      DOBDO(30 downto 10) => DOBDO(20 downto 0),
      DOBDO(9 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0(10 downto 1),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => layer1_activations_ce0,
      ENBWREN => \^layer1_activations_ce1\,
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => ap_enable_reg_pp0_iter1,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg,
      O => \^layer1_activations_ce1\
    );
ram_reg_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0(10),
      I1 => grp_matmul_xnor_1_fu_4814_res_0_d0(2),
      I2 => Q(0),
      O => layer1_activations_1_d0(10)
    );
ram_reg_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0(9),
      I1 => grp_matmul_xnor_1_fu_4814_res_0_d0(1),
      I2 => Q(0),
      O => layer1_activations_1_d0(9)
    );
ram_reg_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0(8),
      I1 => grp_matmul_xnor_1_fu_4814_res_0_d0(0),
      I2 => Q(0),
      O => layer1_activations_1_d0(8)
    );
ram_reg_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0(7),
      I1 => Q(0),
      O => ram_reg_i_25_n_5
    );
ram_reg_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0(6),
      I1 => Q(0),
      O => ram_reg_i_26_n_5
    );
ram_reg_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0(5),
      I1 => Q(0),
      O => ram_reg_i_27_n_5
    );
ram_reg_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0(4),
      I1 => Q(0),
      O => ram_reg_i_28_n_5
    );
\ram_reg_i_29__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0(3),
      I1 => Q(0),
      O => \ram_reg_i_29__0_n_5\
    );
\ram_reg_i_30__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0(2),
      I1 => Q(0),
      O => \ram_reg_i_30__0_n_5\
    );
\ram_reg_i_31__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0(1),
      I1 => Q(0),
      O => \ram_reg_i_31__0_n_5\
    );
\shl_i_i_i_i645383_fu_1060[8]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEFEFE0"
    )
        port map (
      I0 => \^doado\(24),
      I1 => \^doado\(25),
      I2 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_1\(0),
      I3 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2\(24),
      I4 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2\(25),
      O => \shl_i_i_i_i645383_fu_1060[8]_i_10_n_5\
    );
\shl_i_i_i_i645383_fu_1060[8]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => layer1_activations_1_q0(30),
      I1 => layer1_activations_1_q0(31),
      I2 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_1\(0),
      I3 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2\(30),
      I4 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2\(31),
      O => \shl_i_i_i_i645383_fu_1060[8]_i_11_n_5\
    );
\shl_i_i_i_i645383_fu_1060[8]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEFEFE0"
    )
        port map (
      I0 => \^doado\(22),
      I1 => \^doado\(23),
      I2 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_1\(0),
      I3 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2\(22),
      I4 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2\(23),
      O => \shl_i_i_i_i645383_fu_1060[8]_i_16_n_5\
    );
\shl_i_i_i_i645383_fu_1060[8]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEFEFE0"
    )
        port map (
      I0 => \^doado\(20),
      I1 => \^doado\(21),
      I2 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_1\(0),
      I3 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2\(20),
      I4 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2\(21),
      O => \shl_i_i_i_i645383_fu_1060[8]_i_17_n_5\
    );
\shl_i_i_i_i645383_fu_1060[8]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEFEFE0"
    )
        port map (
      I0 => \^doado\(18),
      I1 => \^doado\(19),
      I2 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_1\(0),
      I3 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2\(18),
      I4 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2\(19),
      O => \shl_i_i_i_i645383_fu_1060[8]_i_18_n_5\
    );
\shl_i_i_i_i645383_fu_1060[8]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEFEFE0"
    )
        port map (
      I0 => \^doado\(16),
      I1 => \^doado\(17),
      I2 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_1\(0),
      I3 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2\(16),
      I4 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2\(17),
      O => \shl_i_i_i_i645383_fu_1060[8]_i_19_n_5\
    );
\shl_i_i_i_i645383_fu_1060[8]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEFEFE0"
    )
        port map (
      I0 => \^doado\(14),
      I1 => \^doado\(15),
      I2 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_1\(0),
      I3 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2\(14),
      I4 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2\(15),
      O => \shl_i_i_i_i645383_fu_1060[8]_i_25_n_5\
    );
\shl_i_i_i_i645383_fu_1060[8]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEFEFE0"
    )
        port map (
      I0 => \^doado\(12),
      I1 => \^doado\(13),
      I2 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_1\(0),
      I3 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2\(12),
      I4 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2\(13),
      O => \shl_i_i_i_i645383_fu_1060[8]_i_26_n_5\
    );
\shl_i_i_i_i645383_fu_1060[8]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEFEFE0"
    )
        port map (
      I0 => \^doado\(10),
      I1 => \^doado\(11),
      I2 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_1\(0),
      I3 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2\(10),
      I4 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2\(11),
      O => \shl_i_i_i_i645383_fu_1060[8]_i_27_n_5\
    );
\shl_i_i_i_i645383_fu_1060[8]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEFEFE0"
    )
        port map (
      I0 => \^doado\(8),
      I1 => \^doado\(9),
      I2 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_1\(0),
      I3 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2\(8),
      I4 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2\(9),
      O => \shl_i_i_i_i645383_fu_1060[8]_i_28_n_5\
    );
\shl_i_i_i_i645383_fu_1060[8]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEFEFE0"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \^doado\(7),
      I2 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_1\(0),
      I3 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2\(6),
      I4 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2\(7),
      O => \shl_i_i_i_i645383_fu_1060[8]_i_33_n_5\
    );
\shl_i_i_i_i645383_fu_1060[8]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEFEFE0"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \^doado\(5),
      I2 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_1\(0),
      I3 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2\(4),
      I4 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2\(5),
      O => \shl_i_i_i_i645383_fu_1060[8]_i_34_n_5\
    );
\shl_i_i_i_i645383_fu_1060[8]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEFEFE0"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \^doado\(3),
      I2 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_1\(0),
      I3 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2\(2),
      I4 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2\(3),
      O => \shl_i_i_i_i645383_fu_1060[8]_i_35_n_5\
    );
\shl_i_i_i_i645383_fu_1060[8]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEFEFE0"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \^doado\(1),
      I2 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_1\(0),
      I3 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2\(0),
      I4 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2\(1),
      O => \shl_i_i_i_i645383_fu_1060[8]_i_36_n_5\
    );
\shl_i_i_i_i645383_fu_1060[8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => layer1_activations_1_q0(30),
      I1 => layer1_activations_1_q0(31),
      I2 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_1\(0),
      I3 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2\(30),
      I4 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2\(31),
      O => \shl_i_i_i_i645383_fu_1060[8]_i_7_n_5\
    );
\shl_i_i_i_i645383_fu_1060[8]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEFEFE0"
    )
        port map (
      I0 => \^doado\(28),
      I1 => \^doado\(29),
      I2 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_1\(0),
      I3 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2\(28),
      I4 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2\(29),
      O => \shl_i_i_i_i645383_fu_1060[8]_i_8_n_5\
    );
\shl_i_i_i_i645383_fu_1060[8]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEFEFE0"
    )
        port map (
      I0 => \^doado\(26),
      I1 => \^doado\(27),
      I2 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_1\(0),
      I3 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2\(26),
      I4 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2\(27),
      O => \shl_i_i_i_i645383_fu_1060[8]_i_9_n_5\
    );
\shl_i_i_i_i645383_fu_1060_reg[8]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_5\,
      CO(3) => \shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_5\,
      CO(2) => \shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_6\,
      CO(1) => \shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_7\,
      CO(0) => \shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_8\,
      CYINIT => '0',
      DI(3) => \shl_i_i_i_i645383_fu_1060[8]_i_25_n_5\,
      DI(2) => \shl_i_i_i_i645383_fu_1060[8]_i_26_n_5\,
      DI(1) => \shl_i_i_i_i645383_fu_1060[8]_i_27_n_5\,
      DI(0) => \shl_i_i_i_i645383_fu_1060[8]_i_28_n_5\,
      O(3 downto 0) => \NLW_shl_i_i_i_i645383_fu_1060_reg[8]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \shl_i_i_i_i645383_fu_1060_reg[8]_i_6_0\(3 downto 0)
    );
\shl_i_i_i_i645383_fu_1060_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_5\,
      CO(3 downto 0) => \NLW_shl_i_i_i_i645383_fu_1060_reg[8]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_shl_i_i_i_i645383_fu_1060_reg[8]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => O(0),
      S(3 downto 0) => B"0001"
    );
\shl_i_i_i_i645383_fu_1060_reg[8]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_5\,
      CO(2) => \shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_6\,
      CO(1) => \shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_7\,
      CO(0) => \shl_i_i_i_i645383_fu_1060_reg[8]_i_24_n_8\,
      CYINIT => '0',
      DI(3) => \shl_i_i_i_i645383_fu_1060[8]_i_33_n_5\,
      DI(2) => \shl_i_i_i_i645383_fu_1060[8]_i_34_n_5\,
      DI(1) => \shl_i_i_i_i645383_fu_1060[8]_i_35_n_5\,
      DI(0) => \shl_i_i_i_i645383_fu_1060[8]_i_36_n_5\,
      O(3 downto 0) => \NLW_shl_i_i_i_i645383_fu_1060_reg[8]_i_24_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\shl_i_i_i_i645383_fu_1060_reg[8]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_5\,
      CO(3) => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_5\,
      CO(2) => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_6\,
      CO(1) => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_7\,
      CO(0) => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_n_8\,
      CYINIT => '0',
      DI(3) => \shl_i_i_i_i645383_fu_1060[8]_i_7_n_5\,
      DI(2) => \shl_i_i_i_i645383_fu_1060[8]_i_8_n_5\,
      DI(1) => \shl_i_i_i_i645383_fu_1060[8]_i_9_n_5\,
      DI(0) => \shl_i_i_i_i645383_fu_1060[8]_i_10_n_5\,
      O(3 downto 0) => \NLW_shl_i_i_i_i645383_fu_1060_reg[8]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \shl_i_i_i_i645383_fu_1060[8]_i_11_n_5\,
      S(2 downto 0) => \shl_i_i_i_i645383_fu_1060_reg[8]_i_2_0\(2 downto 0)
    );
\shl_i_i_i_i645383_fu_1060_reg[8]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \shl_i_i_i_i645383_fu_1060_reg[8]_i_15_n_5\,
      CO(3) => \shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_5\,
      CO(2) => \shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_6\,
      CO(1) => \shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_7\,
      CO(0) => \shl_i_i_i_i645383_fu_1060_reg[8]_i_6_n_8\,
      CYINIT => '0',
      DI(3) => \shl_i_i_i_i645383_fu_1060[8]_i_16_n_5\,
      DI(2) => \shl_i_i_i_i645383_fu_1060[8]_i_17_n_5\,
      DI(1) => \shl_i_i_i_i645383_fu_1060[8]_i_18_n_5\,
      DI(0) => \shl_i_i_i_i645383_fu_1060[8]_i_19_n_5\,
      O(3 downto 0) => \NLW_shl_i_i_i_i645383_fu_1060_reg[8]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_0\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer1_activations_RAM_AUTO_1R1W_0 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 20 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_4 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    layer1_activations_ce0 : in STD_LOGIC;
    layer1_activations_ce1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_5 : in STD_LOGIC_VECTOR ( 20 downto 0 );
    ram_reg_6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \shl_i_i_i_i645383_fu_1060_reg[8]_i_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 29 downto 0 );
    grp_matmul_xnor_1_fu_4814_res_0_d0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer1_activations_RAM_AUTO_1R1W_0 : entity is "feedforward_layer1_activations_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer1_activations_RAM_AUTO_1R1W_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer1_activations_RAM_AUTO_1R1W_0 is
  signal grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal layer1_activations_d0 : STD_LOGIC_VECTOR ( 10 downto 8 );
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ram_reg_i_39_n_5 : STD_LOGIC;
  signal ram_reg_i_40_n_5 : STD_LOGIC;
  signal ram_reg_i_41_n_5 : STD_LOGIC;
  signal ram_reg_i_42_n_5 : STD_LOGIC;
  signal ram_reg_i_43_n_5 : STD_LOGIC;
  signal ram_reg_i_44_n_5 : STD_LOGIC;
  signal ram_reg_i_45_n_5 : STD_LOGIC;
  signal ram_reg_n_41 : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "feedforward/layer1_activations_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 960;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 31;
begin
  ram_reg_0(31 downto 0) <= \^ram_reg_0\(31 downto 0);
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 11) => B"11111",
      ADDRARDADDR(10 downto 5) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 11) => B"11111",
      ADDRBWRADDR(10 downto 5) => ADDRBWRADDR(5 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 11) => ram_reg_5(20 downto 0),
      DIADI(10 downto 8) => layer1_activations_d0(10 downto 8),
      DIADI(7) => ram_reg_i_39_n_5,
      DIADI(6) => ram_reg_i_40_n_5,
      DIADI(5) => ram_reg_i_41_n_5,
      DIADI(4) => ram_reg_i_42_n_5,
      DIADI(3) => ram_reg_i_43_n_5,
      DIADI(2) => ram_reg_i_44_n_5,
      DIADI(1) => ram_reg_i_45_n_5,
      DIADI(0) => '0',
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \^ram_reg_0\(31 downto 0),
      DOBDO(31) => ram_reg_n_41,
      DOBDO(30 downto 10) => ram_reg_1(20 downto 0),
      DOBDO(9 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0(10 downto 1),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => layer1_activations_ce0,
      ENBWREN => layer1_activations_ce1,
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => ap_enable_reg_pp0_iter1,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_6(0),
      WEA(2) => ram_reg_6(0),
      WEA(1) => ram_reg_6(0),
      WEA(0) => ram_reg_6(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_i_36: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0(10),
      I1 => grp_matmul_xnor_1_fu_4814_res_0_d0(2),
      I2 => Q(0),
      O => layer1_activations_d0(10)
    );
ram_reg_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0(9),
      I1 => grp_matmul_xnor_1_fu_4814_res_0_d0(1),
      I2 => Q(0),
      O => layer1_activations_d0(9)
    );
ram_reg_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0(8),
      I1 => grp_matmul_xnor_1_fu_4814_res_0_d0(0),
      I2 => Q(0),
      O => layer1_activations_d0(8)
    );
ram_reg_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0(7),
      I1 => Q(0),
      O => ram_reg_i_39_n_5
    );
ram_reg_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0(6),
      I1 => Q(0),
      O => ram_reg_i_40_n_5
    );
ram_reg_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0(5),
      I1 => Q(0),
      O => ram_reg_i_41_n_5
    );
ram_reg_i_42: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0(4),
      I1 => Q(0),
      O => ram_reg_i_42_n_5
    );
ram_reg_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0(3),
      I1 => Q(0),
      O => ram_reg_i_43_n_5
    );
ram_reg_i_44: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0(2),
      I1 => Q(0),
      O => ram_reg_i_44_n_5
    );
ram_reg_i_45: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0(1),
      I1 => Q(0),
      O => ram_reg_i_45_n_5
    );
\shl_i_i_i_i645383_fu_1060[8]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"010101F1"
    )
        port map (
      I0 => \^ram_reg_0\(29),
      I1 => \^ram_reg_0\(28),
      I2 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5\(0),
      I3 => DOADO(29),
      I4 => DOADO(28),
      O => ram_reg_4(2)
    );
\shl_i_i_i_i645383_fu_1060[8]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"010101F1"
    )
        port map (
      I0 => \^ram_reg_0\(27),
      I1 => \^ram_reg_0\(26),
      I2 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5\(0),
      I3 => DOADO(27),
      I4 => DOADO(26),
      O => ram_reg_4(1)
    );
\shl_i_i_i_i645383_fu_1060[8]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"010101F1"
    )
        port map (
      I0 => \^ram_reg_0\(25),
      I1 => \^ram_reg_0\(24),
      I2 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5\(0),
      I3 => DOADO(25),
      I4 => DOADO(24),
      O => ram_reg_4(0)
    );
\shl_i_i_i_i645383_fu_1060[8]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"010101F1"
    )
        port map (
      I0 => \^ram_reg_0\(23),
      I1 => \^ram_reg_0\(22),
      I2 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5\(0),
      I3 => DOADO(23),
      I4 => DOADO(22),
      O => ram_reg_3(3)
    );
\shl_i_i_i_i645383_fu_1060[8]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"010101F1"
    )
        port map (
      I0 => \^ram_reg_0\(21),
      I1 => \^ram_reg_0\(20),
      I2 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5\(0),
      I3 => DOADO(21),
      I4 => DOADO(20),
      O => ram_reg_3(2)
    );
\shl_i_i_i_i645383_fu_1060[8]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"010101F1"
    )
        port map (
      I0 => \^ram_reg_0\(19),
      I1 => \^ram_reg_0\(18),
      I2 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5\(0),
      I3 => DOADO(19),
      I4 => DOADO(18),
      O => ram_reg_3(1)
    );
\shl_i_i_i_i645383_fu_1060[8]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"010101F1"
    )
        port map (
      I0 => \^ram_reg_0\(17),
      I1 => \^ram_reg_0\(16),
      I2 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5\(0),
      I3 => DOADO(17),
      I4 => DOADO(16),
      O => ram_reg_3(0)
    );
\shl_i_i_i_i645383_fu_1060[8]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"010101F1"
    )
        port map (
      I0 => \^ram_reg_0\(15),
      I1 => \^ram_reg_0\(14),
      I2 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5\(0),
      I3 => DOADO(15),
      I4 => DOADO(14),
      O => ram_reg_2(3)
    );
\shl_i_i_i_i645383_fu_1060[8]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"010101F1"
    )
        port map (
      I0 => \^ram_reg_0\(13),
      I1 => \^ram_reg_0\(12),
      I2 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5\(0),
      I3 => DOADO(13),
      I4 => DOADO(12),
      O => ram_reg_2(2)
    );
\shl_i_i_i_i645383_fu_1060[8]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"010101F1"
    )
        port map (
      I0 => \^ram_reg_0\(11),
      I1 => \^ram_reg_0\(10),
      I2 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5\(0),
      I3 => DOADO(11),
      I4 => DOADO(10),
      O => ram_reg_2(1)
    );
\shl_i_i_i_i645383_fu_1060[8]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"010101F1"
    )
        port map (
      I0 => \^ram_reg_0\(9),
      I1 => \^ram_reg_0\(8),
      I2 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5\(0),
      I3 => DOADO(9),
      I4 => DOADO(8),
      O => ram_reg_2(0)
    );
\shl_i_i_i_i645383_fu_1060[8]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"010101F1"
    )
        port map (
      I0 => \^ram_reg_0\(7),
      I1 => \^ram_reg_0\(6),
      I2 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5\(0),
      I3 => DOADO(7),
      I4 => DOADO(6),
      O => S(3)
    );
\shl_i_i_i_i645383_fu_1060[8]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"010101F1"
    )
        port map (
      I0 => \^ram_reg_0\(5),
      I1 => \^ram_reg_0\(4),
      I2 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5\(0),
      I3 => DOADO(5),
      I4 => DOADO(4),
      O => S(2)
    );
\shl_i_i_i_i645383_fu_1060[8]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"010101F1"
    )
        port map (
      I0 => \^ram_reg_0\(3),
      I1 => \^ram_reg_0\(2),
      I2 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5\(0),
      I3 => DOADO(3),
      I4 => DOADO(2),
      O => S(1)
    );
\shl_i_i_i_i645383_fu_1060[8]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"010101F1"
    )
        port map (
      I0 => \^ram_reg_0\(1),
      I1 => \^ram_reg_0\(0),
      I2 => \shl_i_i_i_i645383_fu_1060_reg[8]_i_5\(0),
      I3 => DOADO(1),
      I4 => DOADO(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W is
  port (
    q1 : out STD_LOGIC_VECTOR ( 17 downto 0 );
    q0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    res_3_d0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln149_1_fu_180_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \p_0_in__0\ : in STD_LOGIC;
    layer2_activations_3_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W is
  signal layer2_activations_1_q1 : STD_LOGIC_VECTOR ( 12 downto 8 );
  signal q00 : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal q10 : STD_LOGIC_VECTOR ( 30 downto 8 );
  signal ram_reg_0_15_10_10_i_1_n_5 : STD_LOGIC;
  signal ram_reg_0_15_11_11_i_1_n_5 : STD_LOGIC;
  signal ram_reg_0_15_12_12_i_1_n_5 : STD_LOGIC;
  signal ram_reg_0_15_13_13_i_1_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_30_30_i_1__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_31_31_i_1__1_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_31_31_n_5 : STD_LOGIC;
  signal ram_reg_0_15_9_9_i_1_n_5 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_10_10 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_10_10 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg_0_15_10_10 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_10_10 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_15_11_11 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_11_11 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_11_11 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_11_11 : label is 15;
  attribute ram_offset of ram_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_15_12_12 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_12_12 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_12_12 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_12_12 : label is 15;
  attribute ram_offset of ram_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_15_13_13 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_13_13 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_13_13 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_13_13 : label is 15;
  attribute ram_offset of ram_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_15_14_14 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_14_14 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_14_14 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_14_14 : label is 15;
  attribute ram_offset of ram_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_15_15_15 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_15_15 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_15_15 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_15_15 : label is 15;
  attribute ram_offset of ram_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_15_16_16 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_16_16 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_16_16 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_16_16 : label is 15;
  attribute ram_offset of ram_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of ram_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of ram_reg_0_15_17_17 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_17_17 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_17_17 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_17_17 : label is 15;
  attribute ram_offset of ram_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of ram_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of ram_reg_0_15_18_18 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_18_18 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_18_18 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_18_18 : label is 15;
  attribute ram_offset of ram_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of ram_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of ram_reg_0_15_19_19 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_19_19 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_19_19 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_19_19 : label is 15;
  attribute ram_offset of ram_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of ram_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of ram_reg_0_15_20_20 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_20_20 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_20_20 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_20_20 : label is 15;
  attribute ram_offset of ram_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of ram_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of ram_reg_0_15_21_21 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_21_21 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_21_21 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_21_21 : label is 15;
  attribute ram_offset of ram_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of ram_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of ram_reg_0_15_22_22 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_22_22 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_22_22 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_22_22 : label is 15;
  attribute ram_offset of ram_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of ram_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of ram_reg_0_15_23_23 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_23_23 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_23_23 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_23_23 : label is 15;
  attribute ram_offset of ram_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of ram_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of ram_reg_0_15_24_24 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_24_24 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_24_24 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_24_24 : label is 15;
  attribute ram_offset of ram_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of ram_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of ram_reg_0_15_25_25 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_25_25 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_25_25 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_25_25 : label is 15;
  attribute ram_offset of ram_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of ram_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of ram_reg_0_15_26_26 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_26_26 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_26_26 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_26_26 : label is 15;
  attribute ram_offset of ram_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of ram_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of ram_reg_0_15_27_27 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_27_27 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_27_27 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_27_27 : label is 15;
  attribute ram_offset of ram_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of ram_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of ram_reg_0_15_28_28 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_28_28 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_28_28 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_28_28 : label is 15;
  attribute ram_offset of ram_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of ram_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of ram_reg_0_15_29_29 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_29_29 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_29_29 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_29_29 : label is 15;
  attribute ram_offset of ram_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of ram_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of ram_reg_0_15_30_30 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_30_30 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_30_30 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_30_30 : label is 15;
  attribute ram_offset of ram_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of ram_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of ram_reg_0_15_31_31 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_31_31 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_31_31 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_31_31 : label is 15;
  attribute ram_offset of ram_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of ram_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of ram_reg_0_15_8_8 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_8_8 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_8_8 : label is 15;
  attribute ram_offset of ram_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_15_9_9 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_9_9 : label is "feedforward/layer2_activations_1_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_9_9 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_9_9 : label is 15;
  attribute ram_offset of ram_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_15_9_9 : label is 9;
begin
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(10),
      Q => q0(2),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(11),
      Q => q0(3),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(12),
      Q => q0(4),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(13),
      Q => q0(5),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(14),
      Q => q0(6),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(15),
      Q => q0(7),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(16),
      Q => q0(8),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(17),
      Q => q0(9),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(18),
      Q => q0(10),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(19),
      Q => q0(11),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(20),
      Q => q0(12),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(21),
      Q => q0(13),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(22),
      Q => q0(14),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(23),
      Q => q0(15),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(24),
      Q => q0(16),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(25),
      Q => q0(17),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(26),
      Q => q0(18),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(27),
      Q => q0(19),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(28),
      Q => q0(20),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(29),
      Q => q0(21),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(30),
      Q => q0(22),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(31),
      Q => q0(23),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(8),
      Q => q0(0),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(9),
      Q => q0(1),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(10),
      Q => layer2_activations_1_q1(10),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(11),
      Q => layer2_activations_1_q1(11),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(12),
      Q => layer2_activations_1_q1(12),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(13),
      Q => q1(0),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(14),
      Q => q1(1),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(15),
      Q => q1(2),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(16),
      Q => q1(3),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(17),
      Q => q1(4),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(18),
      Q => q1(5),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(19),
      Q => q1(6),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(20),
      Q => q1(7),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(21),
      Q => q1(8),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(22),
      Q => q1(9),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(23),
      Q => q1(10),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(24),
      Q => q1(11),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(25),
      Q => q1(12),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(26),
      Q => q1(13),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(27),
      Q => q1(14),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(28),
      Q => q1(15),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(29),
      Q => q1(16),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(30),
      Q => q1(17),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(8),
      Q => layer2_activations_1_q1(8),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(9),
      Q => layer2_activations_1_q1(9),
      R => '0'
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => ram_reg_0_15_10_10_i_1_n_5,
      DPO => q10(10),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(10),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_10_10_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => layer2_activations_1_q1(9),
      I1 => res_3_d0(1),
      I2 => Q(0),
      O => ram_reg_0_15_10_10_i_1_n_5
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => ram_reg_0_15_11_11_i_1_n_5,
      DPO => q10(11),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(11),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_11_11_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => layer2_activations_1_q1(10),
      I1 => res_3_d0(2),
      I2 => Q(0),
      O => ram_reg_0_15_11_11_i_1_n_5
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => ram_reg_0_15_12_12_i_1_n_5,
      DPO => q10(12),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(12),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_12_12_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => layer2_activations_1_q1(11),
      I1 => res_3_d0(3),
      I2 => Q(0),
      O => ram_reg_0_15_12_12_i_1_n_5
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => ram_reg_0_15_13_13_i_1_n_5,
      DPO => q10(13),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(13),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_13_13_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => layer2_activations_1_q1(12),
      I1 => res_3_d0(4),
      I2 => Q(0),
      O => ram_reg_0_15_13_13_i_1_n_5
    );
ram_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(1),
      DPO => q10(14),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(14),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(2),
      DPO => q10(15),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(15),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(3),
      DPO => q10(16),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(16),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(4),
      DPO => q10(17),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(17),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(5),
      DPO => q10(18),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(18),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(6),
      DPO => q10(19),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(19),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(7),
      DPO => q10(20),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(20),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(8),
      DPO => q10(21),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(21),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(9),
      DPO => q10(22),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(22),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(10),
      DPO => q10(23),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(23),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(11),
      DPO => q10(24),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(24),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(12),
      DPO => q10(25),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(25),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(13),
      DPO => q10(26),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(26),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(14),
      DPO => q10(27),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(27),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(15),
      DPO => q10(28),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(28),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(16),
      DPO => q10(29),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(29),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_30_30_i_1__1_n_5\,
      DPO => q10(30),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(30),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
\ram_reg_0_15_30_30_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_ln149_1_fu_180_p2(0),
      I1 => Q(0),
      O => \ram_reg_0_15_30_30_i_1__1_n_5\
    );
ram_reg_0_15_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_31_31_i_1__1_n_5\,
      DPO => ram_reg_0_15_31_31_n_5,
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(31),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
\ram_reg_0_15_31_31_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_ln149_1_fu_180_p2(1),
      I1 => Q(0),
      O => \ram_reg_0_15_31_31_i_1__1_n_5\
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(0),
      DPO => q10(8),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(8),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => ram_reg_0_15_9_9_i_1_n_5,
      DPO => q10(9),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(9),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_9_9_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => layer2_activations_1_q1(8),
      I1 => res_3_d0(0),
      I2 => Q(0),
      O => ram_reg_0_15_9_9_i_1_n_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_1 is
  port (
    q1 : out STD_LOGIC_VECTOR ( 17 downto 0 );
    q0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    res_3_d0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln149_2_fu_193_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \p_0_in__1\ : in STD_LOGIC;
    layer2_activations_3_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_1 : entity is "feedforward_layer2_activations_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_1 is
  signal layer2_activations_2_q1 : STD_LOGIC_VECTOR ( 12 downto 8 );
  signal q00 : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal q10 : STD_LOGIC_VECTOR ( 30 downto 8 );
  signal \ram_reg_0_15_10_10_i_1__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_11_11_i_1__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_12_12_i_1__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_13_13_i_1__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_30_30_i_1__2_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_31_31_i_1__2_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_31_31_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_9_9_i_1__1_n_5\ : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_10_10 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_10_10 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg_0_15_10_10 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_10_10 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_15_11_11 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_11_11 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_11_11 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_11_11 : label is 15;
  attribute ram_offset of ram_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_15_12_12 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_12_12 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_12_12 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_12_12 : label is 15;
  attribute ram_offset of ram_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_15_13_13 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_13_13 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_13_13 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_13_13 : label is 15;
  attribute ram_offset of ram_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_15_14_14 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_14_14 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_14_14 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_14_14 : label is 15;
  attribute ram_offset of ram_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_15_15_15 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_15_15 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_15_15 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_15_15 : label is 15;
  attribute ram_offset of ram_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_15_16_16 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_16_16 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_16_16 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_16_16 : label is 15;
  attribute ram_offset of ram_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of ram_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of ram_reg_0_15_17_17 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_17_17 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_17_17 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_17_17 : label is 15;
  attribute ram_offset of ram_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of ram_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of ram_reg_0_15_18_18 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_18_18 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_18_18 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_18_18 : label is 15;
  attribute ram_offset of ram_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of ram_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of ram_reg_0_15_19_19 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_19_19 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_19_19 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_19_19 : label is 15;
  attribute ram_offset of ram_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of ram_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of ram_reg_0_15_20_20 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_20_20 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_20_20 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_20_20 : label is 15;
  attribute ram_offset of ram_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of ram_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of ram_reg_0_15_21_21 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_21_21 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_21_21 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_21_21 : label is 15;
  attribute ram_offset of ram_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of ram_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of ram_reg_0_15_22_22 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_22_22 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_22_22 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_22_22 : label is 15;
  attribute ram_offset of ram_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of ram_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of ram_reg_0_15_23_23 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_23_23 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_23_23 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_23_23 : label is 15;
  attribute ram_offset of ram_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of ram_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of ram_reg_0_15_24_24 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_24_24 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_24_24 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_24_24 : label is 15;
  attribute ram_offset of ram_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of ram_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of ram_reg_0_15_25_25 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_25_25 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_25_25 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_25_25 : label is 15;
  attribute ram_offset of ram_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of ram_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of ram_reg_0_15_26_26 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_26_26 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_26_26 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_26_26 : label is 15;
  attribute ram_offset of ram_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of ram_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of ram_reg_0_15_27_27 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_27_27 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_27_27 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_27_27 : label is 15;
  attribute ram_offset of ram_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of ram_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of ram_reg_0_15_28_28 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_28_28 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_28_28 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_28_28 : label is 15;
  attribute ram_offset of ram_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of ram_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of ram_reg_0_15_29_29 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_29_29 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_29_29 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_29_29 : label is 15;
  attribute ram_offset of ram_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of ram_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of ram_reg_0_15_30_30 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_30_30 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_30_30 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_30_30 : label is 15;
  attribute ram_offset of ram_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of ram_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of ram_reg_0_15_31_31 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_31_31 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_31_31 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_31_31 : label is 15;
  attribute ram_offset of ram_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of ram_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of ram_reg_0_15_8_8 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_8_8 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_8_8 : label is 15;
  attribute ram_offset of ram_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_15_9_9 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_9_9 : label is "feedforward/layer2_activations_2_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_9_9 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_9_9 : label is 15;
  attribute ram_offset of ram_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_15_9_9 : label is 9;
begin
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(10),
      Q => q0(2),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(11),
      Q => q0(3),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(12),
      Q => q0(4),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(13),
      Q => q0(5),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(14),
      Q => q0(6),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(15),
      Q => q0(7),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(16),
      Q => q0(8),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(17),
      Q => q0(9),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(18),
      Q => q0(10),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(19),
      Q => q0(11),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(20),
      Q => q0(12),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(21),
      Q => q0(13),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(22),
      Q => q0(14),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(23),
      Q => q0(15),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(24),
      Q => q0(16),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(25),
      Q => q0(17),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(26),
      Q => q0(18),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(27),
      Q => q0(19),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(28),
      Q => q0(20),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(29),
      Q => q0(21),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(30),
      Q => q0(22),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(31),
      Q => q0(23),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(8),
      Q => q0(0),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(9),
      Q => q0(1),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(10),
      Q => layer2_activations_2_q1(10),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(11),
      Q => layer2_activations_2_q1(11),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(12),
      Q => layer2_activations_2_q1(12),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(13),
      Q => q1(0),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(14),
      Q => q1(1),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(15),
      Q => q1(2),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(16),
      Q => q1(3),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(17),
      Q => q1(4),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(18),
      Q => q1(5),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(19),
      Q => q1(6),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(20),
      Q => q1(7),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(21),
      Q => q1(8),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(22),
      Q => q1(9),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(23),
      Q => q1(10),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(24),
      Q => q1(11),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(25),
      Q => q1(12),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(26),
      Q => q1(13),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(27),
      Q => q1(14),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(28),
      Q => q1(15),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(29),
      Q => q1(16),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(30),
      Q => q1(17),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(8),
      Q => layer2_activations_2_q1(8),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(9),
      Q => layer2_activations_2_q1(9),
      R => '0'
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_10_10_i_1__1_n_5\,
      DPO => q10(10),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(10),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
\ram_reg_0_15_10_10_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => layer2_activations_2_q1(9),
      I1 => res_3_d0(1),
      I2 => Q(0),
      O => \ram_reg_0_15_10_10_i_1__1_n_5\
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_11_11_i_1__1_n_5\,
      DPO => q10(11),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(11),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
\ram_reg_0_15_11_11_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => layer2_activations_2_q1(10),
      I1 => res_3_d0(2),
      I2 => Q(0),
      O => \ram_reg_0_15_11_11_i_1__1_n_5\
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_12_12_i_1__1_n_5\,
      DPO => q10(12),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(12),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
\ram_reg_0_15_12_12_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => layer2_activations_2_q1(11),
      I1 => res_3_d0(3),
      I2 => Q(0),
      O => \ram_reg_0_15_12_12_i_1__1_n_5\
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_13_13_i_1__1_n_5\,
      DPO => q10(13),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(13),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
\ram_reg_0_15_13_13_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => layer2_activations_2_q1(12),
      I1 => res_3_d0(4),
      I2 => Q(0),
      O => \ram_reg_0_15_13_13_i_1__1_n_5\
    );
ram_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(1),
      DPO => q10(14),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(14),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(2),
      DPO => q10(15),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(15),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(3),
      DPO => q10(16),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(16),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(4),
      DPO => q10(17),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(17),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(5),
      DPO => q10(18),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(18),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(6),
      DPO => q10(19),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(19),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(7),
      DPO => q10(20),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(20),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(8),
      DPO => q10(21),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(21),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(9),
      DPO => q10(22),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(22),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(10),
      DPO => q10(23),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(23),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(11),
      DPO => q10(24),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(24),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(12),
      DPO => q10(25),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(25),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(13),
      DPO => q10(26),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(26),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(14),
      DPO => q10(27),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(27),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(15),
      DPO => q10(28),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(28),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(16),
      DPO => q10(29),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(29),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_30_30_i_1__2_n_5\,
      DPO => q10(30),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(30),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
\ram_reg_0_15_30_30_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_ln149_2_fu_193_p2(0),
      I1 => Q(0),
      O => \ram_reg_0_15_30_30_i_1__2_n_5\
    );
ram_reg_0_15_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_31_31_i_1__2_n_5\,
      DPO => ram_reg_0_15_31_31_n_5,
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(31),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
\ram_reg_0_15_31_31_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_ln149_2_fu_193_p2(1),
      I1 => Q(0),
      O => \ram_reg_0_15_31_31_i_1__2_n_5\
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(0),
      DPO => q10(8),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(8),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_9_9_i_1__1_n_5\,
      DPO => q10(9),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(9),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
\ram_reg_0_15_9_9_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => layer2_activations_2_q1(8),
      I1 => res_3_d0(0),
      I2 => Q(0),
      O => \ram_reg_0_15_9_9_i_1__1_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_2 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    q1 : out STD_LOGIC_VECTOR ( 17 downto 0 );
    q0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg : in STD_LOGIC;
    res_3_d0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    add_ln149_3_fu_206_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in__2\ : in STD_LOGIC;
    layer2_activations_3_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q1_reg[29]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \q0_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_2 : entity is "feedforward_layer2_activations_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_2 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal layer2_activations_3_q1 : STD_LOGIC_VECTOR ( 12 downto 8 );
  signal q00 : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal q10 : STD_LOGIC_VECTOR ( 30 downto 8 );
  signal \ram_reg_0_15_10_10_i_1__2_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_11_11_i_1__2_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_12_12_i_1__2_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_13_13_i_1__2_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_30_30_i_1__3_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_31_31_i_1__3_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_31_31_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_9_9_i_1__2_n_5\ : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_10_10 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_10_10 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg_0_15_10_10 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_10_10 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_15_11_11 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_11_11 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_11_11 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_11_11 : label is 15;
  attribute ram_offset of ram_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_15_12_12 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_12_12 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_12_12 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_12_12 : label is 15;
  attribute ram_offset of ram_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_15_13_13 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_13_13 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_13_13 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_13_13 : label is 15;
  attribute ram_offset of ram_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_15_14_14 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_14_14 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_14_14 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_14_14 : label is 15;
  attribute ram_offset of ram_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_15_15_15 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_15_15 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_15_15 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_15_15 : label is 15;
  attribute ram_offset of ram_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_15_16_16 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_16_16 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_16_16 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_16_16 : label is 15;
  attribute ram_offset of ram_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of ram_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of ram_reg_0_15_17_17 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_17_17 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_17_17 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_17_17 : label is 15;
  attribute ram_offset of ram_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of ram_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of ram_reg_0_15_18_18 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_18_18 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_18_18 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_18_18 : label is 15;
  attribute ram_offset of ram_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of ram_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of ram_reg_0_15_19_19 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_19_19 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_19_19 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_19_19 : label is 15;
  attribute ram_offset of ram_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of ram_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of ram_reg_0_15_20_20 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_20_20 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_20_20 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_20_20 : label is 15;
  attribute ram_offset of ram_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of ram_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of ram_reg_0_15_21_21 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_21_21 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_21_21 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_21_21 : label is 15;
  attribute ram_offset of ram_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of ram_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of ram_reg_0_15_22_22 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_22_22 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_22_22 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_22_22 : label is 15;
  attribute ram_offset of ram_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of ram_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of ram_reg_0_15_23_23 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_23_23 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_23_23 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_23_23 : label is 15;
  attribute ram_offset of ram_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of ram_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of ram_reg_0_15_24_24 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_24_24 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_24_24 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_24_24 : label is 15;
  attribute ram_offset of ram_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of ram_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of ram_reg_0_15_25_25 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_25_25 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_25_25 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_25_25 : label is 15;
  attribute ram_offset of ram_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of ram_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of ram_reg_0_15_26_26 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_26_26 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_26_26 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_26_26 : label is 15;
  attribute ram_offset of ram_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of ram_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of ram_reg_0_15_27_27 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_27_27 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_27_27 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_27_27 : label is 15;
  attribute ram_offset of ram_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of ram_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of ram_reg_0_15_28_28 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_28_28 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_28_28 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_28_28 : label is 15;
  attribute ram_offset of ram_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of ram_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of ram_reg_0_15_29_29 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_29_29 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_29_29 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_29_29 : label is 15;
  attribute ram_offset of ram_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of ram_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of ram_reg_0_15_30_30 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_30_30 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_30_30 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_30_30 : label is 15;
  attribute ram_offset of ram_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of ram_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of ram_reg_0_15_31_31 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_31_31 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_31_31 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_31_31 : label is 15;
  attribute ram_offset of ram_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of ram_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of ram_reg_0_15_8_8 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_8_8 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_8_8 : label is 15;
  attribute ram_offset of ram_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_15_9_9 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_9_9 : label is "feedforward/layer2_activations_3_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_9_9 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_9_9 : label is 15;
  attribute ram_offset of ram_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_15_9_9 : label is 9;
begin
  E(0) <= \^e\(0);
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(10),
      Q => q0(2),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(11),
      Q => q0(3),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(12),
      Q => q0(4),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(13),
      Q => q0(5),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(14),
      Q => q0(6),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(15),
      Q => q0(7),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(16),
      Q => q0(8),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(17),
      Q => q0(9),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(18),
      Q => q0(10),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(19),
      Q => q0(11),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(20),
      Q => q0(12),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(21),
      Q => q0(13),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(22),
      Q => q0(14),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(23),
      Q => q0(15),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(24),
      Q => q0(16),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(25),
      Q => q0(17),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(26),
      Q => q0(18),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(27),
      Q => q0(19),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(28),
      Q => q0(20),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(29),
      Q => q0(21),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(30),
      Q => q0(22),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(31),
      Q => q0(23),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(8),
      Q => q0(0),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[31]_0\(0),
      D => q00(9),
      Q => q0(1),
      R => '0'
    );
\q1[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg,
      O => \^e\(0)
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(10),
      Q => layer2_activations_3_q1(10),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(11),
      Q => layer2_activations_3_q1(11),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(12),
      Q => layer2_activations_3_q1(12),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(13),
      Q => q1(0),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(14),
      Q => q1(1),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(15),
      Q => q1(2),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(16),
      Q => q1(3),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(17),
      Q => q1(4),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(18),
      Q => q1(5),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(19),
      Q => q1(6),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(20),
      Q => q1(7),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(21),
      Q => q1(8),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(22),
      Q => q1(9),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(23),
      Q => q1(10),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(24),
      Q => q1(11),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(25),
      Q => q1(12),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(26),
      Q => q1(13),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(27),
      Q => q1(14),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(28),
      Q => q1(15),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(29),
      Q => q1(16),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(30),
      Q => q1(17),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(8),
      Q => layer2_activations_3_q1(8),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q10(9),
      Q => layer2_activations_3_q1(9),
      R => '0'
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_10_10_i_1__2_n_5\,
      DPO => q10(10),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(10),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
\ram_reg_0_15_10_10_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => layer2_activations_3_q1(9),
      I1 => res_3_d0(1),
      I2 => Q(0),
      O => \ram_reg_0_15_10_10_i_1__2_n_5\
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_11_11_i_1__2_n_5\,
      DPO => q10(11),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(11),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
\ram_reg_0_15_11_11_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => layer2_activations_3_q1(10),
      I1 => res_3_d0(2),
      I2 => Q(0),
      O => \ram_reg_0_15_11_11_i_1__2_n_5\
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_12_12_i_1__2_n_5\,
      DPO => q10(12),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(12),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
\ram_reg_0_15_12_12_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => layer2_activations_3_q1(11),
      I1 => res_3_d0(3),
      I2 => Q(0),
      O => \ram_reg_0_15_12_12_i_1__2_n_5\
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_13_13_i_1__2_n_5\,
      DPO => q10(13),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(13),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
\ram_reg_0_15_13_13_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => layer2_activations_3_q1(12),
      I1 => res_3_d0(4),
      I2 => Q(0),
      O => \ram_reg_0_15_13_13_i_1__2_n_5\
    );
ram_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(0),
      DPO => q10(14),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(14),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(1),
      DPO => q10(15),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(15),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(2),
      DPO => q10(16),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(16),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(3),
      DPO => q10(17),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(17),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(4),
      DPO => q10(18),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(18),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(5),
      DPO => q10(19),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(19),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(6),
      DPO => q10(20),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(20),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(7),
      DPO => q10(21),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(21),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(8),
      DPO => q10(22),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(22),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(9),
      DPO => q10(23),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(23),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(10),
      DPO => q10(24),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(24),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(11),
      DPO => q10(25),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(25),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(12),
      DPO => q10(26),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(26),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(13),
      DPO => q10(27),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(27),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(14),
      DPO => q10(28),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(28),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(15),
      DPO => q10(29),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(29),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_30_30_i_1__3_n_5\,
      DPO => q10(30),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(30),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
\ram_reg_0_15_30_30_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_ln149_3_fu_206_p2(0),
      I1 => Q(0),
      O => \ram_reg_0_15_30_30_i_1__3_n_5\
    );
ram_reg_0_15_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_31_31_i_1__3_n_5\,
      DPO => ram_reg_0_15_31_31_n_5,
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(31),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
\ram_reg_0_15_31_31_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_ln149_3_fu_206_p2(1),
      I1 => Q(0),
      O => \ram_reg_0_15_31_31_i_1__3_n_5\
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(0),
      DPO => q10(8),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(8),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_9_9_i_1__2_n_5\,
      DPO => q10(9),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(9),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
\ram_reg_0_15_9_9_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => layer2_activations_3_q1(8),
      I1 => res_3_d0(0),
      I2 => Q(0),
      O => \ram_reg_0_15_9_9_i_1__2_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_3 is
  port (
    q1 : out STD_LOGIC_VECTOR ( 17 downto 0 );
    q0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \q1_reg[29]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    res_3_d0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln149_fu_167_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    layer2_activations_3_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    layer2_activations_3_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_3 : entity is "feedforward_layer2_activations_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_3 is
  signal d0 : STD_LOGIC_VECTOR ( 13 downto 9 );
  signal layer2_activations_q1 : STD_LOGIC_VECTOR ( 12 downto 8 );
  signal q00 : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal q10 : STD_LOGIC_VECTOR ( 30 downto 8 );
  signal \ram_reg_0_15_30_30_i_1__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_31_31_i_1__0_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_31_31_n_5 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_10_10 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_10_10 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg_0_15_10_10 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_10_10 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_15_11_11 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_11_11 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_11_11 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_11_11 : label is 15;
  attribute ram_offset of ram_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_15_12_12 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_12_12 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_12_12 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_12_12 : label is 15;
  attribute ram_offset of ram_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_15_13_13 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_13_13 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_13_13 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_13_13 : label is 15;
  attribute ram_offset of ram_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_15_14_14 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_14_14 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_14_14 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_14_14 : label is 15;
  attribute ram_offset of ram_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_15_15_15 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_15_15 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_15_15 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_15_15 : label is 15;
  attribute ram_offset of ram_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_15_16_16 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_16_16 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_16_16 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_16_16 : label is 15;
  attribute ram_offset of ram_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of ram_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of ram_reg_0_15_17_17 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_17_17 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_17_17 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_17_17 : label is 15;
  attribute ram_offset of ram_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of ram_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of ram_reg_0_15_18_18 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_18_18 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_18_18 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_18_18 : label is 15;
  attribute ram_offset of ram_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of ram_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of ram_reg_0_15_19_19 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_19_19 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_19_19 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_19_19 : label is 15;
  attribute ram_offset of ram_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of ram_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of ram_reg_0_15_20_20 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_20_20 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_20_20 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_20_20 : label is 15;
  attribute ram_offset of ram_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of ram_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of ram_reg_0_15_21_21 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_21_21 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_21_21 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_21_21 : label is 15;
  attribute ram_offset of ram_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of ram_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of ram_reg_0_15_22_22 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_22_22 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_22_22 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_22_22 : label is 15;
  attribute ram_offset of ram_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of ram_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of ram_reg_0_15_23_23 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_23_23 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_23_23 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_23_23 : label is 15;
  attribute ram_offset of ram_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of ram_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of ram_reg_0_15_24_24 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_24_24 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_24_24 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_24_24 : label is 15;
  attribute ram_offset of ram_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of ram_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of ram_reg_0_15_25_25 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_25_25 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_25_25 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_25_25 : label is 15;
  attribute ram_offset of ram_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of ram_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of ram_reg_0_15_26_26 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_26_26 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_26_26 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_26_26 : label is 15;
  attribute ram_offset of ram_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of ram_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of ram_reg_0_15_27_27 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_27_27 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_27_27 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_27_27 : label is 15;
  attribute ram_offset of ram_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of ram_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of ram_reg_0_15_28_28 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_28_28 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_28_28 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_28_28 : label is 15;
  attribute ram_offset of ram_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of ram_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of ram_reg_0_15_29_29 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_29_29 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_29_29 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_29_29 : label is 15;
  attribute ram_offset of ram_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of ram_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of ram_reg_0_15_30_30 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_30_30 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_30_30 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_30_30 : label is 15;
  attribute ram_offset of ram_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of ram_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of ram_reg_0_15_31_31 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_31_31 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_31_31 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_31_31 : label is 15;
  attribute ram_offset of ram_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of ram_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of ram_reg_0_15_8_8 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_8_8 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_8_8 : label is 15;
  attribute ram_offset of ram_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_15_9_9 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_9_9 : label is "feedforward/layer2_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_9_9 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_9_9 : label is 15;
  attribute ram_offset of ram_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_15_9_9 : label is 9;
begin
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_3_ce0,
      D => q00(10),
      Q => q0(2),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_3_ce0,
      D => q00(11),
      Q => q0(3),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_3_ce0,
      D => q00(12),
      Q => q0(4),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_3_ce0,
      D => q00(13),
      Q => q0(5),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_3_ce0,
      D => q00(14),
      Q => q0(6),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_3_ce0,
      D => q00(15),
      Q => q0(7),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_3_ce0,
      D => q00(16),
      Q => q0(8),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_3_ce0,
      D => q00(17),
      Q => q0(9),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_3_ce0,
      D => q00(18),
      Q => q0(10),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_3_ce0,
      D => q00(19),
      Q => q0(11),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_3_ce0,
      D => q00(20),
      Q => q0(12),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_3_ce0,
      D => q00(21),
      Q => q0(13),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_3_ce0,
      D => q00(22),
      Q => q0(14),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_3_ce0,
      D => q00(23),
      Q => q0(15),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_3_ce0,
      D => q00(24),
      Q => q0(16),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_3_ce0,
      D => q00(25),
      Q => q0(17),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_3_ce0,
      D => q00(26),
      Q => q0(18),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_3_ce0,
      D => q00(27),
      Q => q0(19),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_3_ce0,
      D => q00(28),
      Q => q0(20),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_3_ce0,
      D => q00(29),
      Q => q0(21),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_3_ce0,
      D => q00(30),
      Q => q0(22),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_3_ce0,
      D => q00(31),
      Q => q0(23),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_3_ce0,
      D => q00(8),
      Q => q0(0),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer2_activations_3_ce0,
      D => q00(9),
      Q => q0(1),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(10),
      Q => layer2_activations_q1(10),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(11),
      Q => layer2_activations_q1(11),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(12),
      Q => layer2_activations_q1(12),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(13),
      Q => q1(0),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(14),
      Q => q1(1),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(15),
      Q => q1(2),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(16),
      Q => q1(3),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(17),
      Q => q1(4),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(18),
      Q => q1(5),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(19),
      Q => q1(6),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(20),
      Q => q1(7),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(21),
      Q => q1(8),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(22),
      Q => q1(9),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(23),
      Q => q1(10),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(24),
      Q => q1(11),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(25),
      Q => q1(12),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(26),
      Q => q1(13),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(27),
      Q => q1(14),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(28),
      Q => q1(15),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(29),
      Q => q1(16),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(30),
      Q => q1(17),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(8),
      Q => layer2_activations_q1(8),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(9),
      Q => layer2_activations_q1(9),
      R => '0'
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(10),
      DPO => q10(10),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_10_10_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => layer2_activations_q1(9),
      I1 => res_3_d0(1),
      I2 => Q(0),
      O => d0(10)
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(11),
      DPO => q10(11),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_11_11_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => layer2_activations_q1(10),
      I1 => res_3_d0(2),
      I2 => Q(0),
      O => d0(11)
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(12),
      DPO => q10(12),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_12_12_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => layer2_activations_q1(11),
      I1 => res_3_d0(3),
      I2 => Q(0),
      O => d0(12)
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(13),
      DPO => q10(13),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_13_13_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => layer2_activations_q1(12),
      I1 => res_3_d0(4),
      I2 => Q(0),
      O => d0(13)
    );
ram_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(1),
      DPO => q10(14),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(2),
      DPO => q10(15),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(3),
      DPO => q10(16),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(16),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(4),
      DPO => q10(17),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(17),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(5),
      DPO => q10(18),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(18),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(6),
      DPO => q10(19),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(19),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(7),
      DPO => q10(20),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(20),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(8),
      DPO => q10(21),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(21),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(9),
      DPO => q10(22),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(22),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(10),
      DPO => q10(23),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(23),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(11),
      DPO => q10(24),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(24),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(12),
      DPO => q10(25),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(25),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(13),
      DPO => q10(26),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(26),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(14),
      DPO => q10(27),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(27),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(15),
      DPO => q10(28),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(28),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(16),
      DPO => q10(29),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(29),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_30_30_i_1__0_n_5\,
      DPO => q10(30),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(30),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_30_30_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_ln149_fu_167_p2(0),
      I1 => Q(0),
      O => \ram_reg_0_15_30_30_i_1__0_n_5\
    );
ram_reg_0_15_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_31_31_i_1__0_n_5\,
      DPO => ram_reg_0_15_31_31_n_5,
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(31),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_31_31_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_ln149_fu_167_p2(1),
      I1 => Q(0),
      O => \ram_reg_0_15_31_31_i_1__0_n_5\
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => \q1_reg[29]_0\(0),
      DPO => q10(8),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer2_activations_3_address0(0),
      A1 => layer2_activations_3_address0(1),
      A2 => layer2_activations_3_address0(2),
      A3 => layer2_activations_3_address0(3),
      A4 => '0',
      D => d0(9),
      DPO => q10(9),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3),
      DPRA4 => '0',
      SPO => q00(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_9_9_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => layer2_activations_q1(8),
      I1 => res_3_d0(0),
      I2 => Q(0),
      O => d0(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer3_activations_RAM_AUTO_1R1W is
  port (
    q1 : out STD_LOGIC_VECTOR ( 18 downto 0 );
    q0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg : in STD_LOGIC;
    \q1_reg[12]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    add_ln174_fu_87_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \p_0_in__3\ : in STD_LOGIC;
    layer3_activations_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer3_activations_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer3_activations_RAM_AUTO_1R1W is
  signal layer3_activations_ce1 : STD_LOGIC;
  signal layer3_activations_q1 : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal q00 : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal q10 : STD_LOGIC_VECTOR ( 30 downto 8 );
  signal \ram_reg_0_15_10_10_i_1__3_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_11_11_i_1__3_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_12_12_i_1__3_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_29_29_i_1_n_5 : STD_LOGIC;
  signal ram_reg_0_15_30_30_i_1_n_5 : STD_LOGIC;
  signal ram_reg_0_15_31_31_i_1_n_5 : STD_LOGIC;
  signal ram_reg_0_15_31_31_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_9_9_i_1__3_n_5\ : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_10_10 : label is 320;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_10_10 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of ram_reg_0_15_10_10 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_10_10 : label is 9;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_15_11_11 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_11_11 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_11_11 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_11_11 : label is 9;
  attribute ram_offset of ram_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_15_12_12 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_12_12 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_12_12 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_12_12 : label is 9;
  attribute ram_offset of ram_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_15_13_13 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_13_13 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_13_13 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_13_13 : label is 9;
  attribute ram_offset of ram_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_15_14_14 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_14_14 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_14_14 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_14_14 : label is 9;
  attribute ram_offset of ram_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_15_15_15 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_15_15 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_15_15 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_15_15 : label is 9;
  attribute ram_offset of ram_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_15_16_16 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_16_16 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_16_16 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_16_16 : label is 9;
  attribute ram_offset of ram_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of ram_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of ram_reg_0_15_17_17 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_17_17 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_17_17 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_17_17 : label is 9;
  attribute ram_offset of ram_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of ram_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of ram_reg_0_15_18_18 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_18_18 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_18_18 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_18_18 : label is 9;
  attribute ram_offset of ram_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of ram_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of ram_reg_0_15_19_19 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_19_19 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_19_19 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_19_19 : label is 9;
  attribute ram_offset of ram_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of ram_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of ram_reg_0_15_20_20 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_20_20 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_20_20 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_20_20 : label is 9;
  attribute ram_offset of ram_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of ram_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of ram_reg_0_15_21_21 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_21_21 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_21_21 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_21_21 : label is 9;
  attribute ram_offset of ram_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of ram_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of ram_reg_0_15_22_22 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_22_22 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_22_22 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_22_22 : label is 9;
  attribute ram_offset of ram_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of ram_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of ram_reg_0_15_23_23 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_23_23 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_23_23 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_23_23 : label is 9;
  attribute ram_offset of ram_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of ram_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of ram_reg_0_15_24_24 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_24_24 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_24_24 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_24_24 : label is 9;
  attribute ram_offset of ram_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of ram_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of ram_reg_0_15_25_25 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_25_25 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_25_25 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_25_25 : label is 9;
  attribute ram_offset of ram_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of ram_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of ram_reg_0_15_26_26 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_26_26 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_26_26 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_26_26 : label is 9;
  attribute ram_offset of ram_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of ram_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of ram_reg_0_15_27_27 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_27_27 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_27_27 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_27_27 : label is 9;
  attribute ram_offset of ram_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of ram_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of ram_reg_0_15_28_28 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_28_28 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_28_28 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_28_28 : label is 9;
  attribute ram_offset of ram_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of ram_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of ram_reg_0_15_29_29 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_29_29 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_29_29 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_29_29 : label is 9;
  attribute ram_offset of ram_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of ram_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of ram_reg_0_15_30_30 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_30_30 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_30_30 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_30_30 : label is 9;
  attribute ram_offset of ram_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of ram_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of ram_reg_0_15_31_31 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_31_31 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_31_31 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_31_31 : label is 9;
  attribute ram_offset of ram_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of ram_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of ram_reg_0_15_8_8 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_8_8 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_8_8 : label is 9;
  attribute ram_offset of ram_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_15_9_9 : label is 320;
  attribute RTL_RAM_NAME of ram_reg_0_15_9_9 : label is "feedforward/layer3_activations_U/ram_reg";
  attribute RTL_RAM_STYLE of ram_reg_0_15_9_9 : label is "auto";
  attribute RTL_RAM_TYPE of ram_reg_0_15_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_9_9 : label is 9;
  attribute ram_offset of ram_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_15_9_9 : label is 9;
begin
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(10),
      Q => q0(2),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(11),
      Q => q0(3),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(12),
      Q => q0(4),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(13),
      Q => q0(5),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(14),
      Q => q0(6),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(15),
      Q => q0(7),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(16),
      Q => q0(8),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(17),
      Q => q0(9),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(18),
      Q => q0(10),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(19),
      Q => q0(11),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(20),
      Q => q0(12),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(21),
      Q => q0(13),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(22),
      Q => q0(14),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(23),
      Q => q0(15),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(24),
      Q => q0(16),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(25),
      Q => q0(17),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(26),
      Q => q0(18),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(27),
      Q => q0(19),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(28),
      Q => q0(20),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(29),
      Q => q0(21),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(30),
      Q => q0(22),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(31),
      Q => q0(23),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(8),
      Q => q0(0),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(9),
      Q => q0(1),
      R => '0'
    );
\q1[30]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg,
      O => layer3_activations_ce1
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(10),
      Q => layer3_activations_q1(10),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(11),
      Q => layer3_activations_q1(11),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(12),
      Q => q1(0),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(13),
      Q => q1(1),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(14),
      Q => q1(2),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(15),
      Q => q1(3),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(16),
      Q => q1(4),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(17),
      Q => q1(5),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(18),
      Q => q1(6),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(19),
      Q => q1(7),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(20),
      Q => q1(8),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(21),
      Q => q1(9),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(22),
      Q => q1(10),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(23),
      Q => q1(11),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(24),
      Q => q1(12),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(25),
      Q => q1(13),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(26),
      Q => q1(14),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(27),
      Q => q1(15),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(28),
      Q => q1(16),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(29),
      Q => q1(17),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(30),
      Q => q1(18),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(8),
      Q => layer3_activations_q1(8),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => layer3_activations_ce1,
      D => q10(9),
      Q => layer3_activations_q1(9),
      R => '0'
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_10_10_i_1__3_n_5\,
      DPO => q10(10),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(10),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
\ram_reg_0_15_10_10_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layer3_activations_q1(9),
      I1 => Q(0),
      I2 => \q1_reg[12]_0\(1),
      O => \ram_reg_0_15_10_10_i_1__3_n_5\
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_11_11_i_1__3_n_5\,
      DPO => q10(11),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(11),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
\ram_reg_0_15_11_11_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layer3_activations_q1(10),
      I1 => Q(0),
      I2 => \q1_reg[12]_0\(2),
      O => \ram_reg_0_15_11_11_i_1__3_n_5\
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_12_12_i_1__3_n_5\,
      DPO => q10(12),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(12),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
\ram_reg_0_15_12_12_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layer3_activations_q1(11),
      I1 => Q(0),
      I2 => \q1_reg[12]_0\(3),
      O => \ram_reg_0_15_12_12_i_1__3_n_5\
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => d0(1),
      DPO => q10(13),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(13),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => d0(2),
      DPO => q10(14),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(14),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => d0(3),
      DPO => q10(15),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(15),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => d0(4),
      DPO => q10(16),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(16),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => d0(5),
      DPO => q10(17),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(17),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => d0(6),
      DPO => q10(18),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(18),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => d0(7),
      DPO => q10(19),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(19),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => d0(8),
      DPO => q10(20),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(20),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => d0(9),
      DPO => q10(21),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(21),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => d0(10),
      DPO => q10(22),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(22),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => d0(11),
      DPO => q10(23),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(23),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => d0(12),
      DPO => q10(24),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(24),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => d0(13),
      DPO => q10(25),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(25),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => d0(14),
      DPO => q10(26),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(26),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => d0(15),
      DPO => q10(27),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(27),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => d0(16),
      DPO => q10(28),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(28),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => ram_reg_0_15_29_29_i_1_n_5,
      DPO => q10(29),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(29),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_29_29_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => add_ln174_fu_87_p2(0),
      O => ram_reg_0_15_29_29_i_1_n_5
    );
ram_reg_0_15_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => ram_reg_0_15_30_30_i_1_n_5,
      DPO => q10(30),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(30),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_30_30_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => add_ln174_fu_87_p2(1),
      O => ram_reg_0_15_30_30_i_1_n_5
    );
ram_reg_0_15_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => ram_reg_0_15_31_31_i_1_n_5,
      DPO => ram_reg_0_15_31_31_n_5,
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(31),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_31_31_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => add_ln174_fu_87_p2(2),
      O => ram_reg_0_15_31_31_i_1_n_5
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => d0(0),
      DPO => q10(8),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(8),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => layer3_activations_address0(0),
      A1 => layer3_activations_address0(1),
      A2 => layer3_activations_address0(2),
      A3 => layer3_activations_address0(3),
      A4 => '0',
      D => \ram_reg_0_15_9_9_i_1__3_n_5\,
      DPO => q10(9),
      DPRA0 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(0),
      DPRA1 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(1),
      DPRA2 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(2),
      DPRA3 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(3),
      DPRA4 => '0',
      SPO => q00(9),
      WCLK => ap_clk,
      WE => \p_0_in__3\
    );
\ram_reg_0_15_9_9_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => layer3_activations_q1(8),
      I1 => Q(0),
      I2 => \q1_reg[12]_0\(0),
      O => \ram_reg_0_15_9_9_i_1__3_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    vld_out : out STD_LOGIC;
    select_ln105_fu_11881_p3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ack_in_t_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_stream_TVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    input_stream_TDATA : in STD_LOGIC_VECTOR ( 21 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both is
  signal \FSM_sequential_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1_n_5\ : STD_LOGIC;
  signal ack_in_t_i_2_n_5 : STD_LOGIC;
  signal \^ack_in_t_reg_0\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 22 downto 1 );
  signal \grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2\ : STD_LOGIC_VECTOR ( 31 downto 15 );
  signal input_stream_TDATA_int_regslice : STD_LOGIC_VECTOR ( 22 downto 1 );
  signal input_stream_TREADY_int_regslice : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 22 downto 1 );
  signal \shl_i_i_i_i6381951_fu_6324[8]_i_10_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324[8]_i_11_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324[8]_i_12_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324[8]_i_13_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324[8]_i_16_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324[8]_i_17_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324[8]_i_18_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324[8]_i_19_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324[8]_i_20_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324[8]_i_21_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324[8]_i_22_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324[8]_i_23_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324[8]_i_27_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324[8]_i_28_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324[8]_i_29_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324[8]_i_30_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324[8]_i_31_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324[8]_i_32_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324[8]_i_33_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324[8]_i_34_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324[8]_i_37_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324[8]_i_38_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324[8]_i_39_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324[8]_i_40_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324[8]_i_41_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324[8]_i_42_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324[8]_i_43_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324[8]_i_44_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324[8]_i_45_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324[8]_i_46_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324[8]_i_47_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324[8]_i_48_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324[8]_i_49_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324[8]_i_50_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324[8]_i_51_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324[8]_i_8_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324[8]_i_9_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324_reg[8]_i_15_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324_reg[8]_i_15_n_6\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324_reg[8]_i_15_n_7\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324_reg[8]_i_15_n_8\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324_reg[8]_i_24_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324_reg[8]_i_24_n_6\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324_reg[8]_i_24_n_7\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324_reg[8]_i_24_n_8\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324_reg[8]_i_26_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324_reg[8]_i_26_n_6\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324_reg[8]_i_26_n_7\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324_reg[8]_i_26_n_8\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324_reg[8]_i_2_n_8\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324_reg[8]_i_35_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324_reg[8]_i_35_n_6\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324_reg[8]_i_35_n_7\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324_reg[8]_i_35_n_8\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324_reg[8]_i_36_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324_reg[8]_i_36_n_6\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324_reg[8]_i_36_n_7\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324_reg[8]_i_36_n_8\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324_reg[8]_i_7_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324_reg[8]_i_7_n_6\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324_reg[8]_i_7_n_7\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324_reg[8]_i_7_n_8\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_5\ : STD_LOGIC;
  signal \state[1]_i_1_n_5\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^vld_out\ : STD_LOGIC;
  signal \NLW_shl_i_i_i_i6381951_fu_6324_reg[8]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_shl_i_i_i_i6381951_fu_6324_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_shl_i_i_i_i6381951_fu_6324_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_shl_i_i_i_i6381951_fu_6324_reg[8]_i_25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_shl_i_i_i_i6381951_fu_6324_reg[8]_i_25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_shl_i_i_i_i6381951_fu_6324_reg[8]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1\ : label is "soft_lutpair183";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute SOFT_HLUTNM of ack_in_t_i_2 : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of ack_in_t_i_3 : label is "soft_lutpair184";
  attribute inverted : string;
  attribute inverted of \data_p1_reg[22]_inv\ : label is "yes";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \shl_i_i_i_i6381951_fu_6324_reg[8]_i_24\ : label is 35;
  attribute ADDER_THRESHOLD of \shl_i_i_i_i6381951_fu_6324_reg[8]_i_25\ : label is 35;
  attribute ADDER_THRESHOLD of \shl_i_i_i_i6381951_fu_6324_reg[8]_i_26\ : label is 35;
  attribute ADDER_THRESHOLD of \shl_i_i_i_i6381951_fu_6324_reg[8]_i_35\ : label is 35;
  attribute ADDER_THRESHOLD of \shl_i_i_i_i6381951_fu_6324_reg[8]_i_36\ : label is 35;
  attribute SOFT_HLUTNM of \state[1]_i_1\ : label is "soft_lutpair184";
begin
  ack_in_t_reg_0 <= \^ack_in_t_reg_0\;
  vld_out <= \^vld_out\;
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080FF80FFFFFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \^vld_out\,
      I2 => Q(0),
      I3 => \state__0\(0),
      I4 => input_stream_TVALID,
      I5 => \state__0\(1),
      O => \FSM_sequential_state[0]_i_1_n_5\
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4C4C"
    )
        port map (
      I0 => input_stream_TREADY_int_regslice,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \^ack_in_t_reg_0\,
      I4 => input_stream_TVALID,
      O => \FSM_sequential_state[1]_i_1_n_5\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_sequential_state[0]_i_1_n_5\,
      Q => \state__0\(0),
      S => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_sequential_state[1]_i_1_n_5\,
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
ack_in_t_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FFFAF0"
    )
        port map (
      I0 => input_stream_TREADY_int_regslice,
      I1 => input_stream_TVALID,
      I2 => \^ack_in_t_reg_0\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => ack_in_t_i_2_n_5
    );
ack_in_t_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => \^vld_out\,
      I2 => ap_enable_reg_pp0_iter1,
      O => input_stream_TREADY_int_regslice
    );
ack_in_t_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ack_in_t_i_2_n_5,
      Q => \^ack_in_t_reg_0\,
      R => ap_rst_n_inv
    );
\data_p1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(10),
      I1 => input_stream_TDATA(9),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(10)
    );
\data_p1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(11),
      I1 => input_stream_TDATA(10),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(11)
    );
\data_p1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(12),
      I1 => input_stream_TDATA(11),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(12)
    );
\data_p1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(13),
      I1 => input_stream_TDATA(12),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(13)
    );
\data_p1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(14),
      I1 => input_stream_TDATA(13),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(14)
    );
\data_p1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(15),
      I1 => input_stream_TDATA(14),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(15)
    );
\data_p1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(16),
      I1 => input_stream_TDATA(15),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(16)
    );
\data_p1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(17),
      I1 => input_stream_TDATA(16),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(17)
    );
\data_p1[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(18),
      I1 => input_stream_TDATA(17),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(18)
    );
\data_p1[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(19),
      I1 => input_stream_TDATA(18),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(19)
    );
\data_p1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(1),
      I1 => input_stream_TDATA(0),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(1)
    );
\data_p1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(20),
      I1 => input_stream_TDATA(19),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(20)
    );
\data_p1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(21),
      I1 => input_stream_TDATA(20),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(21)
    );
\data_p1[22]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E240404040404040"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => input_stream_TVALID,
      I3 => Q(0),
      I4 => \^vld_out\,
      I5 => ap_enable_reg_pp0_iter1,
      O => load_p1
    );
\data_p1[22]_inv_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3353"
    )
        port map (
      I0 => data_p2(22),
      I1 => input_stream_TDATA(21),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(22)
    );
\data_p1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(2),
      I1 => input_stream_TDATA(1),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(2)
    );
\data_p1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(3),
      I1 => input_stream_TDATA(2),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(3)
    );
\data_p1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(4),
      I1 => input_stream_TDATA(3),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(4)
    );
\data_p1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(5),
      I1 => input_stream_TDATA(4),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(5)
    );
\data_p1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(6),
      I1 => input_stream_TDATA(5),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(6)
    );
\data_p1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(7),
      I1 => input_stream_TDATA(6),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(7)
    );
\data_p1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(8),
      I1 => input_stream_TDATA(7),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(8)
    );
\data_p1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => data_p2(9),
      I1 => input_stream_TDATA(8),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => p_0_in(9)
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(10),
      Q => input_stream_TDATA_int_regslice(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(11),
      Q => input_stream_TDATA_int_regslice(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(12),
      Q => input_stream_TDATA_int_regslice(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(13),
      Q => input_stream_TDATA_int_regslice(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(14),
      Q => input_stream_TDATA_int_regslice(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(15),
      Q => input_stream_TDATA_int_regslice(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(16),
      Q => input_stream_TDATA_int_regslice(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(17),
      Q => input_stream_TDATA_int_regslice(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(18),
      Q => input_stream_TDATA_int_regslice(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(19),
      Q => input_stream_TDATA_int_regslice(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(1),
      Q => input_stream_TDATA_int_regslice(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(20),
      Q => input_stream_TDATA_int_regslice(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(21),
      Q => input_stream_TDATA_int_regslice(21),
      R => '0'
    );
\data_p1_reg[22]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(22),
      Q => input_stream_TDATA_int_regslice(22),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(2),
      Q => input_stream_TDATA_int_regslice(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(3),
      Q => input_stream_TDATA_int_regslice(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(4),
      Q => input_stream_TDATA_int_regslice(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(5),
      Q => input_stream_TDATA_int_regslice(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(6),
      Q => input_stream_TDATA_int_regslice(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(7),
      Q => input_stream_TDATA_int_regslice(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(8),
      Q => input_stream_TDATA_int_regslice(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(9),
      Q => input_stream_TDATA_int_regslice(9),
      R => '0'
    );
\data_p2[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => input_stream_TVALID,
      I1 => \^ack_in_t_reg_0\,
      O => load_p2
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(9),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(10),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(11),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(12),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(13),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(14),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(15),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(16),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(17),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(18),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(0),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(19),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(20),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(21),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(1),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(2),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(3),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(4),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(5),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(6),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(7),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_stream_TDATA(8),
      Q => data_p2(9),
      R => '0'
    );
\i_4_reg_23656[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^vld_out\,
      I1 => ap_enable_reg_pp0_iter1,
      O => E(0)
    );
\shl_i_i_i_i6381951_fu_6324[8]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2\(26),
      I1 => \grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2\(27),
      O => \shl_i_i_i_i6381951_fu_6324[8]_i_10_n_5\
    );
\shl_i_i_i_i6381951_fu_6324[8]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2\(30),
      I1 => \grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2\(31),
      O => \shl_i_i_i_i6381951_fu_6324[8]_i_11_n_5\
    );
\shl_i_i_i_i6381951_fu_6324[8]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2\(28),
      I1 => \grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2\(29),
      O => \shl_i_i_i_i6381951_fu_6324[8]_i_12_n_5\
    );
\shl_i_i_i_i6381951_fu_6324[8]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2\(26),
      I1 => \grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2\(27),
      O => \shl_i_i_i_i6381951_fu_6324[8]_i_13_n_5\
    );
\shl_i_i_i_i6381951_fu_6324[8]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2\(24),
      I1 => \grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2\(25),
      O => \shl_i_i_i_i6381951_fu_6324[8]_i_16_n_5\
    );
\shl_i_i_i_i6381951_fu_6324[8]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2\(22),
      I1 => \grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2\(23),
      O => \shl_i_i_i_i6381951_fu_6324[8]_i_17_n_5\
    );
\shl_i_i_i_i6381951_fu_6324[8]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2\(20),
      I1 => \grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2\(21),
      O => \shl_i_i_i_i6381951_fu_6324[8]_i_18_n_5\
    );
\shl_i_i_i_i6381951_fu_6324[8]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2\(18),
      I1 => \grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2\(19),
      O => \shl_i_i_i_i6381951_fu_6324[8]_i_19_n_5\
    );
\shl_i_i_i_i6381951_fu_6324[8]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2\(24),
      I1 => \grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2\(25),
      O => \shl_i_i_i_i6381951_fu_6324[8]_i_20_n_5\
    );
\shl_i_i_i_i6381951_fu_6324[8]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2\(22),
      I1 => \grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2\(23),
      O => \shl_i_i_i_i6381951_fu_6324[8]_i_21_n_5\
    );
\shl_i_i_i_i6381951_fu_6324[8]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2\(20),
      I1 => \grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2\(21),
      O => \shl_i_i_i_i6381951_fu_6324[8]_i_22_n_5\
    );
\shl_i_i_i_i6381951_fu_6324[8]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2\(18),
      I1 => \grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2\(19),
      O => \shl_i_i_i_i6381951_fu_6324[8]_i_23_n_5\
    );
\shl_i_i_i_i6381951_fu_6324[8]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2\(16),
      I1 => \grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2\(17),
      O => \shl_i_i_i_i6381951_fu_6324[8]_i_27_n_5\
    );
\shl_i_i_i_i6381951_fu_6324[8]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => input_stream_TDATA_int_regslice(5),
      I1 => \grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2\(15),
      O => \shl_i_i_i_i6381951_fu_6324[8]_i_28_n_5\
    );
\shl_i_i_i_i6381951_fu_6324[8]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => input_stream_TDATA_int_regslice(3),
      I1 => input_stream_TDATA_int_regslice(4),
      O => \shl_i_i_i_i6381951_fu_6324[8]_i_29_n_5\
    );
\shl_i_i_i_i6381951_fu_6324[8]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => input_stream_TDATA_int_regslice(1),
      I1 => input_stream_TDATA_int_regslice(2),
      O => \shl_i_i_i_i6381951_fu_6324[8]_i_30_n_5\
    );
\shl_i_i_i_i6381951_fu_6324[8]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2\(16),
      I1 => \grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2\(17),
      O => \shl_i_i_i_i6381951_fu_6324[8]_i_31_n_5\
    );
\shl_i_i_i_i6381951_fu_6324[8]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_stream_TDATA_int_regslice(5),
      I1 => \grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2\(15),
      O => \shl_i_i_i_i6381951_fu_6324[8]_i_32_n_5\
    );
\shl_i_i_i_i6381951_fu_6324[8]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_stream_TDATA_int_regslice(3),
      I1 => input_stream_TDATA_int_regslice(4),
      O => \shl_i_i_i_i6381951_fu_6324[8]_i_33_n_5\
    );
\shl_i_i_i_i6381951_fu_6324[8]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_stream_TDATA_int_regslice(1),
      I1 => input_stream_TDATA_int_regslice(2),
      O => \shl_i_i_i_i6381951_fu_6324[8]_i_34_n_5\
    );
\shl_i_i_i_i6381951_fu_6324[8]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_stream_TDATA_int_regslice(21),
      O => \shl_i_i_i_i6381951_fu_6324[8]_i_37_n_5\
    );
\shl_i_i_i_i6381951_fu_6324[8]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_stream_TDATA_int_regslice(20),
      O => \shl_i_i_i_i6381951_fu_6324[8]_i_38_n_5\
    );
\shl_i_i_i_i6381951_fu_6324[8]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_stream_TDATA_int_regslice(19),
      O => \shl_i_i_i_i6381951_fu_6324[8]_i_39_n_5\
    );
\shl_i_i_i_i6381951_fu_6324[8]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_stream_TDATA_int_regslice(18),
      O => \shl_i_i_i_i6381951_fu_6324[8]_i_40_n_5\
    );
\shl_i_i_i_i6381951_fu_6324[8]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_stream_TDATA_int_regslice(17),
      O => \shl_i_i_i_i6381951_fu_6324[8]_i_41_n_5\
    );
\shl_i_i_i_i6381951_fu_6324[8]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_stream_TDATA_int_regslice(16),
      O => \shl_i_i_i_i6381951_fu_6324[8]_i_42_n_5\
    );
\shl_i_i_i_i6381951_fu_6324[8]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_stream_TDATA_int_regslice(15),
      O => \shl_i_i_i_i6381951_fu_6324[8]_i_43_n_5\
    );
\shl_i_i_i_i6381951_fu_6324[8]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_stream_TDATA_int_regslice(14),
      O => \shl_i_i_i_i6381951_fu_6324[8]_i_44_n_5\
    );
\shl_i_i_i_i6381951_fu_6324[8]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_stream_TDATA_int_regslice(13),
      O => \shl_i_i_i_i6381951_fu_6324[8]_i_45_n_5\
    );
\shl_i_i_i_i6381951_fu_6324[8]_i_46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_stream_TDATA_int_regslice(12),
      O => \shl_i_i_i_i6381951_fu_6324[8]_i_46_n_5\
    );
\shl_i_i_i_i6381951_fu_6324[8]_i_47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_stream_TDATA_int_regslice(11),
      O => \shl_i_i_i_i6381951_fu_6324[8]_i_47_n_5\
    );
\shl_i_i_i_i6381951_fu_6324[8]_i_48\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_stream_TDATA_int_regslice(10),
      O => \shl_i_i_i_i6381951_fu_6324[8]_i_48_n_5\
    );
\shl_i_i_i_i6381951_fu_6324[8]_i_49\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_stream_TDATA_int_regslice(9),
      O => \shl_i_i_i_i6381951_fu_6324[8]_i_49_n_5\
    );
\shl_i_i_i_i6381951_fu_6324[8]_i_50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_stream_TDATA_int_regslice(8),
      O => \shl_i_i_i_i6381951_fu_6324[8]_i_50_n_5\
    );
\shl_i_i_i_i6381951_fu_6324[8]_i_51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_stream_TDATA_int_regslice(7),
      O => \shl_i_i_i_i6381951_fu_6324[8]_i_51_n_5\
    );
\shl_i_i_i_i6381951_fu_6324[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2\(30),
      I1 => \grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2\(31),
      O => \shl_i_i_i_i6381951_fu_6324[8]_i_8_n_5\
    );
\shl_i_i_i_i6381951_fu_6324[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2\(28),
      I1 => \grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2\(29),
      O => \shl_i_i_i_i6381951_fu_6324[8]_i_9_n_5\
    );
\shl_i_i_i_i6381951_fu_6324_reg[8]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \shl_i_i_i_i6381951_fu_6324_reg[8]_i_15_n_5\,
      CO(2) => \shl_i_i_i_i6381951_fu_6324_reg[8]_i_15_n_6\,
      CO(1) => \shl_i_i_i_i6381951_fu_6324_reg[8]_i_15_n_7\,
      CO(0) => \shl_i_i_i_i6381951_fu_6324_reg[8]_i_15_n_8\,
      CYINIT => '1',
      DI(3) => \shl_i_i_i_i6381951_fu_6324[8]_i_27_n_5\,
      DI(2) => \shl_i_i_i_i6381951_fu_6324[8]_i_28_n_5\,
      DI(1) => \shl_i_i_i_i6381951_fu_6324[8]_i_29_n_5\,
      DI(0) => \shl_i_i_i_i6381951_fu_6324[8]_i_30_n_5\,
      O(3 downto 0) => \NLW_shl_i_i_i_i6381951_fu_6324_reg[8]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \shl_i_i_i_i6381951_fu_6324[8]_i_31_n_5\,
      S(2) => \shl_i_i_i_i6381951_fu_6324[8]_i_32_n_5\,
      S(1) => \shl_i_i_i_i6381951_fu_6324[8]_i_33_n_5\,
      S(0) => \shl_i_i_i_i6381951_fu_6324[8]_i_34_n_5\
    );
\shl_i_i_i_i6381951_fu_6324_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \shl_i_i_i_i6381951_fu_6324_reg[8]_i_7_n_5\,
      CO(3) => \NLW_shl_i_i_i_i6381951_fu_6324_reg[8]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \shl_i_i_i_i6381951_fu_6324_reg[8]_i_2_n_6\,
      CO(1) => \shl_i_i_i_i6381951_fu_6324_reg[8]_i_2_n_7\,
      CO(0) => \shl_i_i_i_i6381951_fu_6324_reg[8]_i_2_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \shl_i_i_i_i6381951_fu_6324[8]_i_8_n_5\,
      DI(1) => \shl_i_i_i_i6381951_fu_6324[8]_i_9_n_5\,
      DI(0) => \shl_i_i_i_i6381951_fu_6324[8]_i_10_n_5\,
      O(3) => select_ln105_fu_11881_p3(0),
      O(2 downto 0) => \NLW_shl_i_i_i_i6381951_fu_6324_reg[8]_i_2_O_UNCONNECTED\(2 downto 0),
      S(3) => '1',
      S(2) => \shl_i_i_i_i6381951_fu_6324[8]_i_11_n_5\,
      S(1) => \shl_i_i_i_i6381951_fu_6324[8]_i_12_n_5\,
      S(0) => \shl_i_i_i_i6381951_fu_6324[8]_i_13_n_5\
    );
\shl_i_i_i_i6381951_fu_6324_reg[8]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \shl_i_i_i_i6381951_fu_6324_reg[8]_i_26_n_5\,
      CO(3) => \shl_i_i_i_i6381951_fu_6324_reg[8]_i_24_n_5\,
      CO(2) => \shl_i_i_i_i6381951_fu_6324_reg[8]_i_24_n_6\,
      CO(1) => \shl_i_i_i_i6381951_fu_6324_reg[8]_i_24_n_7\,
      CO(0) => \shl_i_i_i_i6381951_fu_6324_reg[8]_i_24_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => input_stream_TDATA_int_regslice(21 downto 18),
      O(3 downto 0) => \grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2\(30 downto 27),
      S(3) => \shl_i_i_i_i6381951_fu_6324[8]_i_37_n_5\,
      S(2) => \shl_i_i_i_i6381951_fu_6324[8]_i_38_n_5\,
      S(1) => \shl_i_i_i_i6381951_fu_6324[8]_i_39_n_5\,
      S(0) => \shl_i_i_i_i6381951_fu_6324[8]_i_40_n_5\
    );
\shl_i_i_i_i6381951_fu_6324_reg[8]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \shl_i_i_i_i6381951_fu_6324_reg[8]_i_24_n_5\,
      CO(3 downto 0) => \NLW_shl_i_i_i_i6381951_fu_6324_reg[8]_i_25_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_shl_i_i_i_i6381951_fu_6324_reg[8]_i_25_O_UNCONNECTED\(3 downto 1),
      O(0) => \grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2\(31),
      S(3 downto 1) => B"000",
      S(0) => input_stream_TDATA_int_regslice(22)
    );
\shl_i_i_i_i6381951_fu_6324_reg[8]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \shl_i_i_i_i6381951_fu_6324_reg[8]_i_35_n_5\,
      CO(3) => \shl_i_i_i_i6381951_fu_6324_reg[8]_i_26_n_5\,
      CO(2) => \shl_i_i_i_i6381951_fu_6324_reg[8]_i_26_n_6\,
      CO(1) => \shl_i_i_i_i6381951_fu_6324_reg[8]_i_26_n_7\,
      CO(0) => \shl_i_i_i_i6381951_fu_6324_reg[8]_i_26_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => input_stream_TDATA_int_regslice(17 downto 14),
      O(3 downto 0) => \grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2\(26 downto 23),
      S(3) => \shl_i_i_i_i6381951_fu_6324[8]_i_41_n_5\,
      S(2) => \shl_i_i_i_i6381951_fu_6324[8]_i_42_n_5\,
      S(1) => \shl_i_i_i_i6381951_fu_6324[8]_i_43_n_5\,
      S(0) => \shl_i_i_i_i6381951_fu_6324[8]_i_44_n_5\
    );
\shl_i_i_i_i6381951_fu_6324_reg[8]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \shl_i_i_i_i6381951_fu_6324_reg[8]_i_36_n_5\,
      CO(3) => \shl_i_i_i_i6381951_fu_6324_reg[8]_i_35_n_5\,
      CO(2) => \shl_i_i_i_i6381951_fu_6324_reg[8]_i_35_n_6\,
      CO(1) => \shl_i_i_i_i6381951_fu_6324_reg[8]_i_35_n_7\,
      CO(0) => \shl_i_i_i_i6381951_fu_6324_reg[8]_i_35_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => input_stream_TDATA_int_regslice(13 downto 10),
      O(3 downto 0) => \grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2\(22 downto 19),
      S(3) => \shl_i_i_i_i6381951_fu_6324[8]_i_45_n_5\,
      S(2) => \shl_i_i_i_i6381951_fu_6324[8]_i_46_n_5\,
      S(1) => \shl_i_i_i_i6381951_fu_6324[8]_i_47_n_5\,
      S(0) => \shl_i_i_i_i6381951_fu_6324[8]_i_48_n_5\
    );
\shl_i_i_i_i6381951_fu_6324_reg[8]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \shl_i_i_i_i6381951_fu_6324_reg[8]_i_36_n_5\,
      CO(2) => \shl_i_i_i_i6381951_fu_6324_reg[8]_i_36_n_6\,
      CO(1) => \shl_i_i_i_i6381951_fu_6324_reg[8]_i_36_n_7\,
      CO(0) => \shl_i_i_i_i6381951_fu_6324_reg[8]_i_36_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => input_stream_TDATA_int_regslice(9 downto 7),
      DI(0) => '0',
      O(3 downto 0) => \grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012/x_fu_11869_p2\(18 downto 15),
      S(3) => \shl_i_i_i_i6381951_fu_6324[8]_i_49_n_5\,
      S(2) => \shl_i_i_i_i6381951_fu_6324[8]_i_50_n_5\,
      S(1) => \shl_i_i_i_i6381951_fu_6324[8]_i_51_n_5\,
      S(0) => input_stream_TDATA_int_regslice(6)
    );
\shl_i_i_i_i6381951_fu_6324_reg[8]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \shl_i_i_i_i6381951_fu_6324_reg[8]_i_15_n_5\,
      CO(3) => \shl_i_i_i_i6381951_fu_6324_reg[8]_i_7_n_5\,
      CO(2) => \shl_i_i_i_i6381951_fu_6324_reg[8]_i_7_n_6\,
      CO(1) => \shl_i_i_i_i6381951_fu_6324_reg[8]_i_7_n_7\,
      CO(0) => \shl_i_i_i_i6381951_fu_6324_reg[8]_i_7_n_8\,
      CYINIT => '0',
      DI(3) => \shl_i_i_i_i6381951_fu_6324[8]_i_16_n_5\,
      DI(2) => \shl_i_i_i_i6381951_fu_6324[8]_i_17_n_5\,
      DI(1) => \shl_i_i_i_i6381951_fu_6324[8]_i_18_n_5\,
      DI(0) => \shl_i_i_i_i6381951_fu_6324[8]_i_19_n_5\,
      O(3 downto 0) => \NLW_shl_i_i_i_i6381951_fu_6324_reg[8]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \shl_i_i_i_i6381951_fu_6324[8]_i_20_n_5\,
      S(2) => \shl_i_i_i_i6381951_fu_6324[8]_i_21_n_5\,
      S(1) => \shl_i_i_i_i6381951_fu_6324[8]_i_22_n_5\,
      S(0) => \shl_i_i_i_i6381951_fu_6324[8]_i_23_n_5\
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F0F070F070F0"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \^vld_out\,
      I3 => state(1),
      I4 => \^ack_in_t_reg_0\,
      I5 => input_stream_TVALID,
      O => \state[0]_i_1_n_5\
    );
\state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88F8FFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => Q(0),
      I2 => state(1),
      I3 => input_stream_TVALID,
      I4 => \^vld_out\,
      O => \state[1]_i_1_n_5\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1_n_5\,
      Q => \^vld_out\,
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1_n_5\,
      Q => state(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both_4 is
  port (
    output_stream_TREADY_int_regslice : out STD_LOGIC;
    ack_in_t_reg_0 : out STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID : out STD_LOGIC;
    output_stream_TVALID : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done : out STD_LOGIC;
    \p_0_in__3\ : out STD_LOGIC;
    output_stream_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg : in STD_LOGIC;
    output_stream_TREADY : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_ce0 : in STD_LOGIC;
    grp_matmul_xnor_fu_5960_res_ce0 : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    \data_p2_reg[22]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \data_p2_reg[31]_0\ : in STD_LOGIC;
    output_stream_TDATA_reg : in STD_LOGIC_VECTOR ( 23 downto 0 );
    output_stream_TDATA_reg1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both_4 : entity is "feedforward_regslice_both";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both_4 is
  signal \FSM_sequential_state[0]_i_1__5_n_5\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1__0_n_5\ : STD_LOGIC;
  signal ack_in_t_i_1_n_5 : STD_LOGIC;
  signal \^ack_in_t_reg_0\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal load_p1 : STD_LOGIC;
  signal \^output_stream_tready_int_regslice\ : STD_LOGIC;
  signal \^output_stream_tvalid\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_5\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_2__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \data_p1[1]_i_2\ : label is "soft_lutpair185";
begin
  ack_in_t_reg_0 <= \^ack_in_t_reg_0\;
  output_stream_TREADY_int_regslice <= \^output_stream_tready_int_regslice\;
  output_stream_TVALID <= \^output_stream_tvalid\;
\FSM_sequential_state[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEEEEEFFFFFFFF"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => \state__0\(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \^output_stream_tready_int_regslice\,
      I4 => Q(3),
      I5 => \state__0\(1),
      O => \FSM_sequential_state[0]_i_1__5_n_5\
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC4C4C4C4C4C4C4C"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \^output_stream_tready_int_regslice\,
      I4 => Q(3),
      I5 => ap_enable_reg_pp0_iter1,
      O => \FSM_sequential_state[1]_i_1__0_n_5\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_sequential_state[0]_i_1__5_n_5\,
      Q => \state__0\(0),
      S => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_sequential_state[1]_i_1__0_n_5\,
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
ack_in_t_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0F0FFFFFAFAF0F0"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \^output_stream_tready_int_regslice\,
      I3 => Q(3),
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => ack_in_t_i_1_n_5
    );
ack_in_t_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ack_in_t_i_1_n_5,
      Q => \^output_stream_tready_int_regslice\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F444F444F444F4"
    )
        port map (
      I0 => ap_start,
      I1 => Q(0),
      I2 => Q(4),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => output_stream_TREADY,
      O => D(0)
    );
\ap_loop_init_int_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70FF"
    )
        port map (
      I0 => \^output_stream_tready_int_regslice\,
      I1 => Q(3),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg,
      O => \^ack_in_t_reg_0\
    );
\data_p1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(0),
      I1 => q0(0),
      I2 => output_stream_TDATA_reg(0),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(0)
    );
\data_p1[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(10),
      I1 => q0(10),
      I2 => output_stream_TDATA_reg(10),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(10)
    );
\data_p1[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(11),
      I1 => q0(11),
      I2 => output_stream_TDATA_reg(11),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(11)
    );
\data_p1[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(12),
      I1 => q0(12),
      I2 => output_stream_TDATA_reg(12),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(12)
    );
\data_p1[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(13),
      I1 => q0(13),
      I2 => output_stream_TDATA_reg(13),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(13)
    );
\data_p1[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(14),
      I1 => q0(14),
      I2 => output_stream_TDATA_reg(14),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(14)
    );
\data_p1[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(15),
      I1 => q0(15),
      I2 => output_stream_TDATA_reg(15),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(15)
    );
\data_p1[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(16),
      I1 => q0(16),
      I2 => output_stream_TDATA_reg(16),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(16)
    );
\data_p1[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(17),
      I1 => q0(17),
      I2 => output_stream_TDATA_reg(17),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(17)
    );
\data_p1[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(18),
      I1 => q0(18),
      I2 => output_stream_TDATA_reg(18),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(18)
    );
\data_p1[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(19),
      I1 => q0(19),
      I2 => output_stream_TDATA_reg(19),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(19)
    );
\data_p1[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(1),
      I1 => q0(1),
      I2 => output_stream_TDATA_reg(1),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(1)
    );
\data_p1[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(3),
      I1 => \^output_stream_tready_int_regslice\,
      I2 => ap_enable_reg_pp0_iter1,
      O => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID
    );
\data_p1[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(20),
      I1 => q0(20),
      I2 => output_stream_TDATA_reg(20),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(20)
    );
\data_p1[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(21),
      I1 => q0(21),
      I2 => output_stream_TDATA_reg(21),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(21)
    );
\data_p1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(22),
      I1 => q0(22),
      I2 => output_stream_TDATA_reg(22),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(22)
    );
\data_p1[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(2),
      I1 => q0(2),
      I2 => output_stream_TDATA_reg(2),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(2)
    );
\data_p1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E222222240000000"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => Q(3),
      I3 => \^output_stream_tready_int_regslice\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => output_stream_TREADY,
      O => load_p1
    );
\data_p1[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(31),
      I1 => q0(23),
      I2 => output_stream_TDATA_reg(23),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(31)
    );
\data_p1[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(3),
      I1 => q0(3),
      I2 => output_stream_TDATA_reg(3),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(3)
    );
\data_p1[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(4),
      I1 => q0(4),
      I2 => output_stream_TDATA_reg(4),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(4)
    );
\data_p1[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(5),
      I1 => q0(5),
      I2 => output_stream_TDATA_reg(5),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(5)
    );
\data_p1[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(6),
      I1 => q0(6),
      I2 => output_stream_TDATA_reg(6),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(6)
    );
\data_p1[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(7),
      I1 => q0(7),
      I2 => output_stream_TDATA_reg(7),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(7)
    );
\data_p1[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(8),
      I1 => q0(8),
      I2 => output_stream_TDATA_reg(8),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(8)
    );
\data_p1[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCF0CCF0AAAACCF0"
    )
        port map (
      I0 => data_p2(9),
      I1 => q0(9),
      I2 => output_stream_TDATA_reg(9),
      I3 => output_stream_TDATA_reg1,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => p_0_in(9)
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(0),
      Q => output_stream_TDATA(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(10),
      Q => output_stream_TDATA(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(11),
      Q => output_stream_TDATA(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(12),
      Q => output_stream_TDATA(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(13),
      Q => output_stream_TDATA(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(14),
      Q => output_stream_TDATA(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(15),
      Q => output_stream_TDATA(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(16),
      Q => output_stream_TDATA(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(17),
      Q => output_stream_TDATA(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(18),
      Q => output_stream_TDATA(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(19),
      Q => output_stream_TDATA(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(1),
      Q => output_stream_TDATA(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(20),
      Q => output_stream_TDATA(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(21),
      Q => output_stream_TDATA(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(22),
      Q => output_stream_TDATA(22),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(2),
      Q => output_stream_TDATA(2),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(31),
      Q => output_stream_TDATA(23),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(3),
      Q => output_stream_TDATA(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(4),
      Q => output_stream_TDATA(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(5),
      Q => output_stream_TDATA(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(6),
      Q => output_stream_TDATA(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(7),
      Q => output_stream_TDATA(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(8),
      Q => output_stream_TDATA(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(9),
      Q => output_stream_TDATA(9),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[22]_0\(0),
      D => q0(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[22]_0\(0),
      D => q0(10),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[22]_0\(0),
      D => q0(11),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[22]_0\(0),
      D => q0(12),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[22]_0\(0),
      D => q0(13),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[22]_0\(0),
      D => q0(14),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[22]_0\(0),
      D => q0(15),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[22]_0\(0),
      D => q0(16),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[22]_0\(0),
      D => q0(17),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[22]_0\(0),
      D => q0(18),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[22]_0\(0),
      D => q0(19),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[22]_0\(0),
      D => q0(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[22]_0\(0),
      D => q0(20),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[22]_0\(0),
      D => q0(21),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[22]_0\(0),
      D => q0(22),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[22]_0\(0),
      D => q0(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[22]_0\(0),
      D => '0',
      Q => data_p2(31),
      S => \data_p2_reg[31]_0\
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[22]_0\(0),
      D => q0(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[22]_0\(0),
      D => q0(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[22]_0\(0),
      D => q0(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[22]_0\(0),
      D => q0(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[22]_0\(0),
      D => q0(7),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[22]_0\(0),
      D => q0(8),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \data_p2_reg[22]_0\(0),
      D => q0(9),
      Q => data_p2(9),
      R => '0'
    );
int_ap_start_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => Q(4),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => output_stream_TREADY,
      O => ap_done
    );
\q0[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7477744474447444"
    )
        port map (
      I0 => \^ack_in_t_reg_0\,
      I1 => Q(3),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_ce0,
      I3 => Q(2),
      I4 => Q(1),
      I5 => grp_matmul_xnor_fu_5960_res_ce0,
      O => E(0)
    );
\ram_reg_0_15_8_8_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7077700070007000"
    )
        port map (
      I0 => \^ack_in_t_reg_0\,
      I1 => Q(3),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_ce0,
      I3 => Q(2),
      I4 => Q(1),
      I5 => grp_matmul_xnor_fu_5960_res_ce0,
      O => \p_0_in__3\
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC4C4C4C4C4C4C4C"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => \^output_stream_tvalid\,
      I2 => state(1),
      I3 => \^output_stream_tready_int_regslice\,
      I4 => Q(3),
      I5 => ap_enable_reg_pp0_iter1,
      O => \state[0]_i_1__0_n_5\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEEEEEFFFFFFFF"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => state(1),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \^output_stream_tready_int_regslice\,
      I4 => Q(3),
      I5 => \^output_stream_tvalid\,
      O => \state[1]_i_1__0_n_5\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__0_n_5\,
      Q => \^output_stream_tvalid\,
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__0_n_5\,
      Q => state(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized0\ is
  port (
    output_stream_TKEEP : out STD_LOGIC_VECTOR ( 0 to 0 );
    ack_in_t_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    output_stream_TREADY_int_regslice : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    output_stream_TREADY : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID : in STD_LOGIC;
    load_p2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized0\ : entity is "feedforward_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized0\ is
  signal \ack_in_t_i_1__0_n_5\ : STD_LOGIC;
  signal \^ack_in_t_reg_0\ : STD_LOGIC;
  signal \data_p1[3]_i_2_n_5\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \data_p2[3]_i_1_n_5\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__1\ : label is "soft_lutpair187";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__0\ : label is "soft_lutpair187";
begin
  ack_in_t_reg_0 <= \^ack_in_t_reg_0\;
\FSM_sequential_state[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEEEEEFFFFFFFF"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => \state__0\(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => output_stream_TREADY_int_regslice,
      I4 => Q(0),
      I5 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4C4C"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \^ack_in_t_reg_0\,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      S => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\ack_in_t_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FFFAF0"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID,
      I2 => \^ack_in_t_reg_0\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \ack_in_t_i_1__0_n_5\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__0_n_5\,
      Q => \^ack_in_t_reg_0\,
      R => ap_rst_n_inv
    );
\data_p1[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E222222240000000"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => Q(0),
      I3 => output_stream_TREADY_int_regslice,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => output_stream_TREADY,
      O => load_p1
    );
\data_p1[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => data_p2(3),
      O => \data_p1[3]_i_2_n_5\
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_2_n_5\,
      Q => output_stream_TKEEP(0),
      R => '0'
    );
\data_p2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^ack_in_t_reg_0\,
      I1 => Q(0),
      I2 => output_stream_TREADY_int_regslice,
      I3 => ap_enable_reg_pp0_iter1,
      O => \data_p2[3]_i_1_n_5\
    );
\data_p2_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => '1',
      Q => data_p2(3),
      S => \data_p2[3]_i_1_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized0_5\ is
  port (
    output_stream_TSTRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    ack_in_t_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    output_stream_TREADY_int_regslice : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    output_stream_TREADY : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID : in STD_LOGIC;
    load_p2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized0_5\ : entity is "feedforward_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized0_5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized0_5\ is
  signal \ack_in_t_i_1__1_n_5\ : STD_LOGIC;
  signal \^ack_in_t_reg_0\ : STD_LOGIC;
  signal \data_p1[3]_i_2__0_n_5\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \data_p2[3]_i_1__0_n_5\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__2\ : label is "soft_lutpair189";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__1\ : label is "soft_lutpair189";
begin
  ack_in_t_reg_0 <= \^ack_in_t_reg_0\;
\FSM_sequential_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEEEEEFFFFFFFF"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => \state__0\(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => output_stream_TREADY_int_regslice,
      I4 => Q(0),
      I5 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4C4C"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \^ack_in_t_reg_0\,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      S => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\ack_in_t_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FFFAF0"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID,
      I2 => \^ack_in_t_reg_0\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \ack_in_t_i_1__1_n_5\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__1_n_5\,
      Q => \^ack_in_t_reg_0\,
      R => ap_rst_n_inv
    );
\data_p1[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E222222240000000"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => Q(0),
      I3 => output_stream_TREADY_int_regslice,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => output_stream_TREADY,
      O => load_p1
    );
\data_p1[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => data_p2(3),
      O => \data_p1[3]_i_2__0_n_5\
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_2__0_n_5\,
      Q => output_stream_TSTRB(0),
      R => '0'
    );
\data_p2[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^ack_in_t_reg_0\,
      I1 => Q(0),
      I2 => output_stream_TREADY_int_regslice,
      I3 => ap_enable_reg_pp0_iter1,
      O => \data_p2[3]_i_1__0_n_5\
    );
\data_p2_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => '1',
      Q => data_p2(3),
      S => \data_p2[3]_i_1__0_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized1\ is
  port (
    output_stream_TUSER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    output_stream_TREADY : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    output_stream_TREADY_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized1\ : entity is "feedforward_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized1\ is
  signal \ack_in_t_i_1__2_n_5\ : STD_LOGIC;
  signal ack_in_t_reg_n_5 : STD_LOGIC;
  signal \data_p1[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[1]_i_1__1_n_5\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \data_p2[0]_i_1_n_5\ : STD_LOGIC;
  signal \data_p2[1]_i_1_n_5\ : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^output_stream_tuser\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__3\ : label is "soft_lutpair190";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__2\ : label is "soft_lutpair190";
begin
  output_stream_TUSER(1 downto 0) <= \^output_stream_tuser\(1 downto 0);
\FSM_sequential_state[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEEEEEFFFFFFFF"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => \state__0\(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => output_stream_TREADY_int_regslice,
      I4 => Q(0),
      I5 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4C4C"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => ack_in_t_reg_n_5,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      S => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\ack_in_t_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FFFAF0"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID,
      I2 => ack_in_t_reg_n_5,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \ack_in_t_i_1__2_n_5\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__2_n_5\,
      Q => ack_in_t_reg_n_5,
      R => ap_rst_n_inv
    );
\data_p1[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0BFBCFFF08080000"
    )
        port map (
      I0 => data_p2(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID,
      I4 => output_stream_TREADY,
      I5 => \^output_stream_tuser\(0),
      O => \data_p1[0]_i_1__0_n_5\
    );
\data_p1[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0BFBCFFF08080000"
    )
        port map (
      I0 => data_p2(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID,
      I4 => output_stream_TREADY,
      I5 => \^output_stream_tuser\(1),
      O => \data_p1[1]_i_1__1_n_5\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \data_p1[0]_i_1__0_n_5\,
      Q => \^output_stream_tuser\(0),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \data_p1[1]_i_1__1_n_5\,
      Q => \^output_stream_tuser\(1),
      R => '0'
    );
\data_p2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => output_stream_TREADY_int_regslice,
      I2 => Q(0),
      I3 => ack_in_t_reg_n_5,
      I4 => data_p2(0),
      O => \data_p2[0]_i_1_n_5\
    );
\data_p2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => output_stream_TREADY_int_regslice,
      I2 => Q(0),
      I3 => ack_in_t_reg_n_5,
      I4 => data_p2(1),
      O => \data_p2[1]_i_1_n_5\
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \data_p2[0]_i_1_n_5\,
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \data_p2[1]_i_1_n_5\,
      Q => data_p2(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized2\ is
  port (
    output_stream_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_stream_TREADY : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    output_stream_TREADY_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TLAST : in STD_LOGIC;
    output_stream_TDATA_reg1 : in STD_LOGIC;
    output_stream_TLAST_reg : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized2\ : entity is "feedforward_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized2\ is
  signal \ack_in_t_i_1__3_n_5\ : STD_LOGIC;
  signal ack_in_t_reg_n_5 : STD_LOGIC;
  signal \data_p1[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \data_p1[0]_i_2_n_5\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC;
  signal \data_p2[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^output_stream_tlast\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__4\ : label is "soft_lutpair188";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__3\ : label is "soft_lutpair188";
begin
  output_stream_TLAST(0) <= \^output_stream_tlast\(0);
\FSM_sequential_state[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEEEEEFFFFFFFF"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => \state__0\(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => output_stream_TREADY_int_regslice,
      I4 => Q(0),
      I5 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4C4C"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => ack_in_t_reg_n_5,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      S => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\ack_in_t_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FFFAF0"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID,
      I2 => ack_in_t_reg_n_5,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \ack_in_t_i_1__3_n_5\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__3_n_5\,
      Q => ack_in_t_reg_n_5,
      R => ap_rst_n_inv
    );
\data_p1[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBEFFFA8082000"
    )
        port map (
      I0 => \data_p1[0]_i_2_n_5\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID,
      I4 => output_stream_TREADY,
      I5 => \^output_stream_tlast\(0),
      O => \data_p1[0]_i_1__1_n_5\
    );
\data_p1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TLAST,
      I4 => output_stream_TDATA_reg1,
      I5 => output_stream_TLAST_reg,
      O => \data_p1[0]_i_2_n_5\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \data_p1[0]_i_1__1_n_5\,
      Q => \^output_stream_tlast\(0),
      R => '0'
    );
\data_p2[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TLAST,
      I1 => Q(0),
      I2 => output_stream_TLAST_reg,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID,
      I4 => ack_in_t_reg_n_5,
      I5 => data_p2,
      O => \data_p2[0]_i_1__0_n_5\
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \data_p2[0]_i_1__0_n_5\,
      Q => data_p2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized4\ is
  port (
    ack_in_t_reg_0 : out STD_LOGIC;
    output_stream_TDEST : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    output_stream_TREADY_int_regslice : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    output_stream_TREADY : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    output_stream_TDATA_reg1 : in STD_LOGIC;
    \data_p1_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized4\ : entity is "feedforward_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized4\ is
  signal \ack_in_t_i_1__4_n_5\ : STD_LOGIC;
  signal \^ack_in_t_reg_0\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal load_p1 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__5\ : label is "soft_lutpair186";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__4\ : label is "soft_lutpair186";
begin
  ack_in_t_reg_0 <= \^ack_in_t_reg_0\;
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEEEEEFFFFFFFF"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => \state__0\(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => output_stream_TREADY_int_regslice,
      I4 => Q(0),
      I5 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC4C4C"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \^ack_in_t_reg_0\,
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      S => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\ack_in_t_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FFFAF0"
    )
        port map (
      I0 => output_stream_TREADY,
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID,
      I2 => \^ack_in_t_reg_0\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \ack_in_t_i_1__4_n_5\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__4_n_5\,
      Q => \^ack_in_t_reg_0\,
      R => ap_rst_n_inv
    );
\data_p1[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3030AA30"
    )
        port map (
      I0 => data_p2(0),
      I1 => output_stream_TDATA_reg1,
      I2 => \data_p1_reg[7]_0\(0),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => p_0_in(0)
    );
\data_p1[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3030AA30"
    )
        port map (
      I0 => data_p2(1),
      I1 => output_stream_TDATA_reg1,
      I2 => \data_p1_reg[7]_0\(1),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => p_0_in(1)
    );
\data_p1[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3030AA30"
    )
        port map (
      I0 => data_p2(2),
      I1 => output_stream_TDATA_reg1,
      I2 => \data_p1_reg[7]_0\(2),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => p_0_in(2)
    );
\data_p1[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3030AA30"
    )
        port map (
      I0 => data_p2(3),
      I1 => output_stream_TDATA_reg1,
      I2 => \data_p1_reg[7]_0\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => p_0_in(3)
    );
\data_p1[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3030AA30"
    )
        port map (
      I0 => data_p2(4),
      I1 => output_stream_TDATA_reg1,
      I2 => \data_p1_reg[7]_0\(4),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => p_0_in(4)
    );
\data_p1[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3030AA30"
    )
        port map (
      I0 => data_p2(5),
      I1 => output_stream_TDATA_reg1,
      I2 => \data_p1_reg[7]_0\(5),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => p_0_in(5)
    );
\data_p1[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3030AA30"
    )
        port map (
      I0 => data_p2(6),
      I1 => output_stream_TDATA_reg1,
      I2 => \data_p1_reg[7]_0\(6),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => p_0_in(6)
    );
\data_p1[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E222222240000000"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => Q(0),
      I3 => output_stream_TREADY_int_regslice,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => output_stream_TREADY,
      O => load_p1
    );
\data_p1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3030AA30"
    )
        port map (
      I0 => data_p2(7),
      I1 => output_stream_TDATA_reg1,
      I2 => \data_p1_reg[7]_0\(7),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => p_0_in(7)
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(0),
      Q => output_stream_TDEST(0),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(1),
      Q => output_stream_TDEST(1),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(2),
      Q => output_stream_TDEST(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(3),
      Q => output_stream_TDEST(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(4),
      Q => output_stream_TDEST(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(5),
      Q => output_stream_TDEST(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(6),
      Q => output_stream_TDEST(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => p_0_in(7),
      Q => output_stream_TDEST(7),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => data_p2(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_101_1 is
  port (
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    dout_tmp : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    select_ln105_fu_11881_p3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \a_reg_17616_reg[8]\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \a_reg_17616_reg[8]_i_3_0\ : in STD_LOGIC;
    \a_reg_17616_reg[8]_i_9_0\ : in STD_LOGIC;
    \a_reg_17616_reg[8]_i_9_1\ : in STD_LOGIC;
    \a_reg_17616_reg[8]_0\ : in STD_LOGIC;
    \a_reg_17616_reg[8]_i_2_0\ : in STD_LOGIC;
    \a_reg_17616_reg[8]_i_167_0\ : in STD_LOGIC;
    \a_reg_17616_reg[8]_i_167_1\ : in STD_LOGIC;
    \a_reg_17616_reg[8]_i_135_0\ : in STD_LOGIC;
    \a_reg_17616_reg[8]_i_135_1\ : in STD_LOGIC;
    \a_reg_17616_reg[8]_i_103_0\ : in STD_LOGIC;
    \a_reg_17616_reg[8]_i_103_1\ : in STD_LOGIC;
    \a_reg_17616_reg[8]_i_7_0\ : in STD_LOGIC;
    \a_reg_17616_reg[8]_i_7_1\ : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_101_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_101_1 is
  signal \a_reg_17616[8]_i_14_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_15_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_16_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_174_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_175_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_176_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_177_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_178_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_179_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_17_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_180_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_181_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_182_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_183_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_184_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_185_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_186_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_187_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_188_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_189_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_18_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_190_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_191_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_192_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_193_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_194_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_195_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_196_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_197_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_198_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_199_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_19_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_200_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_201_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_202_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_203_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_204_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_205_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_206_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_207_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_208_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_209_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_20_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_210_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_211_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_212_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_213_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_214_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_215_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_216_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_217_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_218_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_219_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_21_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_220_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_221_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_222_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_223_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_224_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_225_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_226_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_227_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_228_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_229_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_22_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_230_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_231_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_232_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_233_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_234_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_235_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_236_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_237_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_238_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_239_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_23_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_240_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_241_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_242_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_243_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_244_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_245_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_246_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_247_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_248_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_249_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_24_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_250_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_251_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_252_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_253_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_254_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_255_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_256_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_257_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_258_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_259_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_25_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_260_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_261_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_262_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_263_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_264_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_265_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_266_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_267_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_268_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_269_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_26_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_270_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_271_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_272_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_273_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_274_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_275_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_276_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_277_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_278_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_279_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_27_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_280_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_281_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_282_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_283_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_284_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_285_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_286_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_287_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_288_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_289_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_28_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_290_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_291_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_292_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_293_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_294_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_295_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_296_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_297_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_298_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_299_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_29_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_300_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_301_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_302_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_303_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_304_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_305_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_306_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_307_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_308_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_309_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_310_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_311_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_312_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_313_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_314_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_315_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_316_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_317_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_318_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_319_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_320_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_321_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_322_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_323_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_324_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_325_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_326_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_327_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_328_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_329_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_330_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_331_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_332_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_333_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_334_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_335_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_336_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_337_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_338_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_339_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_340_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_341_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_342_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_343_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_344_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_345_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_346_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_347_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_348_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_349_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_350_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_351_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_352_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_353_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_354_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_355_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_356_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_357_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_358_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_359_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_360_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_361_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_362_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_363_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_364_n_5\ : STD_LOGIC;
  signal \a_reg_17616[8]_i_365_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_100_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_101_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_102_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_103_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_104_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_105_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_106_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_107_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_108_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_109_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_10_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_110_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_111_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_112_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_113_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_114_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_115_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_116_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_117_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_118_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_119_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_11_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_120_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_121_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_122_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_123_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_124_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_125_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_126_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_127_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_128_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_129_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_12_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_130_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_131_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_132_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_133_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_134_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_135_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_136_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_137_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_138_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_139_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_13_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_140_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_141_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_142_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_143_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_144_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_145_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_146_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_147_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_148_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_149_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_150_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_151_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_152_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_153_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_154_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_155_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_156_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_157_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_158_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_159_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_160_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_161_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_162_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_163_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_164_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_165_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_166_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_167_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_168_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_169_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_170_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_171_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_172_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_173_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_30_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_31_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_32_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_33_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_34_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_35_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_36_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_37_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_38_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_39_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_3_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_40_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_41_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_42_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_43_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_44_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_45_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_46_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_47_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_48_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_49_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_4_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_50_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_51_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_52_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_53_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_54_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_55_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_56_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_57_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_58_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_59_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_5_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_60_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_61_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_62_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_63_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_64_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_65_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_66_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_67_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_68_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_69_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_6_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_70_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_71_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_72_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_73_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_74_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_75_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_76_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_77_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_78_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_79_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_7_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_80_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_81_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_82_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_83_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_84_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_85_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_86_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_87_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_88_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_89_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_8_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_90_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_91_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_92_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_93_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_94_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_95_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_96_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_97_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_98_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_99_n_5\ : STD_LOGIC;
  signal \a_reg_17616_reg[8]_i_9_n_5\ : STD_LOGIC;
  signal add_ln101_fu_11848_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal ap_sig_allocacmp_i_4 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381001_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381003_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381005_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381007_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381009_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381011_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381013_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381015_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381017_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381019_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381021_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381023_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381025_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381027_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381029_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381031_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381033_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381035_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381037_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381039_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381041_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381043_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381045_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381047_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381049_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381051_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381053_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381055_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381057_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381059_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381061_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381063_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381065_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381067_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381069_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381071_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381073_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381075_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381077_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381079_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381081_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381083_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381085_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381087_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381089_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381091_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381093_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381095_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381097_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381099_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381101_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381103_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381105_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381107_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381109_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381111_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381113_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381115_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381117_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381119_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381121_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381123_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381125_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381127_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381129_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381131_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381133_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381135_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381137_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381139_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381141_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381143_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381145_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381147_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381149_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381151_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381153_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381155_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381157_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381159_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381161_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381163_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381165_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381167_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381169_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381171_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381173_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381175_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381177_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381179_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381181_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381183_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381185_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381187_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381189_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381191_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381193_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381195_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381197_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381199_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381201_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381203_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381205_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381207_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381209_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381211_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381213_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381215_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381217_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381219_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381221_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381223_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381225_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381227_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381229_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381231_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381233_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381235_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381237_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381239_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381241_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381243_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381245_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381247_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381249_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381251_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381253_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381255_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381257_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381259_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381261_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381263_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381265_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381267_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381269_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381271_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381273_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381275_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381277_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381279_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381281_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381283_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381285_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381287_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381289_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381291_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381293_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381295_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381297_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381299_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381301_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381303_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381305_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381307_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381309_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381311_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381313_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381315_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381317_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381319_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381321_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381323_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381325_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381327_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381329_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381331_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381333_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381335_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381337_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381339_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381341_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381343_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381345_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381347_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381349_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381351_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381353_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381355_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381357_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381359_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381361_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381363_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381365_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381367_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381369_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381371_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381373_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381375_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381377_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381379_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381381_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381383_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381385_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381387_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381389_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381391_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381393_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381395_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381397_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381399_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381401_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381403_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381405_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381407_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381409_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381411_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381413_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381415_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381417_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381419_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381421_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381423_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381425_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381427_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381429_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381431_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381433_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381435_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381437_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381439_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381441_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381443_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381445_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381447_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381449_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381451_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381453_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381455_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381457_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381459_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381461_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381463_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381465_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381467_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381469_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381471_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381473_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381475_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381477_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381479_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381481_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381483_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381485_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381487_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381489_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381491_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381493_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381495_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381497_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381499_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381501_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381503_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381505_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381507_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381509_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381511_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381513_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381515_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381517_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381519_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381521_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381523_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381525_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381527_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381529_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381531_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381533_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381535_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381537_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381539_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381541_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381543_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381545_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381547_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381549_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381551_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381553_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381555_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381557_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381559_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381561_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381563_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381565_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381567_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381569_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381571_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381573_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381575_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381577_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381579_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381581_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381583_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381585_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381587_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381589_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381591_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381593_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381595_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381597_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381599_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381601_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381603_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381605_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381607_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381609_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381611_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381613_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381615_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381617_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381619_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381621_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381623_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381625_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381627_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381629_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381631_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381633_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381635_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381637_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381639_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381641_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381643_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381645_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381647_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381649_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381651_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381653_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381655_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381657_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381659_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381661_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381663_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381665_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381667_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381669_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381671_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381673_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381675_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381677_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381679_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381681_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381683_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381685_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381687_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381689_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381691_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381693_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381695_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381697_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381699_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381701_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381703_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381705_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381707_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381709_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381711_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381713_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381715_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381717_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381719_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381721_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381723_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381725_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381727_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381729_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381731_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381733_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381735_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381737_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381739_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381741_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381743_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381745_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381747_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381749_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381751_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381753_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381755_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381757_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381759_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381761_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381763_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381765_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381767_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381769_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381771_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381773_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381775_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381777_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381779_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381781_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381783_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381785_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381787_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381789_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381791_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381793_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381795_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381797_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381799_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381801_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381803_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381805_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381807_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381809_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381811_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381813_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381815_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381817_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381819_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381821_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381823_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381825_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381827_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381829_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381831_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381833_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381835_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381837_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381839_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381841_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381843_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381845_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381847_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381849_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381851_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381853_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381855_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381857_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381859_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381861_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381863_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381865_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381867_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381869_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381871_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381873_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381875_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381877_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381879_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381881_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381883_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381885_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381887_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381889_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381891_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381893_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381895_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381897_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381899_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381901_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381903_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381905_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381907_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381909_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381911_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381913_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381915_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381917_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381919_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381921_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381923_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381925_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381927_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381929_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381931_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381933_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381935_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381937_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381939_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381941_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381943_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381945_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381947_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381949_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381951_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638385_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638387_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638389_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638391_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638393_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638395_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638397_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638399_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638401_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638403_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638405_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638407_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638409_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638411_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638413_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638415_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638417_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638419_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638421_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638423_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638425_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638427_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638429_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638431_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638433_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638435_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638437_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638439_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638441_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638443_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638445_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638447_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638449_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638451_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638453_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638455_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638457_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638459_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638461_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638463_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638465_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638467_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638469_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638471_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638473_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638475_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638477_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638479_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638481_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638483_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638485_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638487_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638489_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638491_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638493_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638495_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638497_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638499_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638501_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638503_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638505_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638507_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638509_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638511_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638513_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638515_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638517_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638519_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638521_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638523_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638525_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638527_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638529_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638531_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638533_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638535_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638537_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638539_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638541_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638543_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638545_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638547_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638549_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638551_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638553_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638555_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638557_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638559_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638561_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638563_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638565_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638567_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638569_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638571_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638573_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638575_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638577_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638579_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638581_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638583_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638585_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638587_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638589_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638591_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638593_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638595_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638597_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638599_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638601_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638603_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638605_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638607_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638609_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638611_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638613_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638615_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638617_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638619_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638621_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638623_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638625_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638627_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638629_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638631_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638633_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638635_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638637_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638639_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638641_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638643_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638645_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638647_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638649_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638651_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638653_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638655_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638657_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638659_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638661_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638663_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638665_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638667_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638669_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638671_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638673_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638675_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638677_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638679_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638681_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638683_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638685_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638687_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638689_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638691_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638693_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638695_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638697_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638699_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638701_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638703_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638705_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638707_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638709_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638711_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638713_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638715_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638717_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638719_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638721_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638723_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638725_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638727_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638729_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638731_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638733_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638735_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638737_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638739_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638741_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638743_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638745_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638747_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638749_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638751_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638753_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638755_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638757_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638759_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638761_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638763_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638765_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638767_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638769_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638771_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638773_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638775_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638777_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638779_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638781_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638783_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638785_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638787_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638789_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638791_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638793_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638795_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638797_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638799_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638801_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638803_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638805_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638807_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638809_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638811_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638813_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638815_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638817_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638819_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638821_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638823_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638825_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638827_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638829_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638831_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638833_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638835_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638837_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638839_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638841_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638843_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638845_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638847_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638849_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638851_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638853_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638855_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638857_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638859_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638861_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638863_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638865_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638867_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638869_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638871_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638873_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638875_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638877_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638879_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638881_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638883_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638885_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638887_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638889_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638891_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638893_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638895_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638897_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638899_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638901_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638903_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638905_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638907_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638909_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638911_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638913_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638915_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638917_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638919_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638921_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638923_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638925_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638927_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638929_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638931_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638933_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638935_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638937_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638939_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638941_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638943_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638945_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638947_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638949_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638951_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638953_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638955_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638957_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638959_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638961_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638963_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638965_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638967_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638969_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638971_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638973_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638975_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638977_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638979_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638981_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638983_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638985_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638987_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638989_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638991_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638993_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638995_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638997_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638999_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal i_4_reg_23656 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal i_fu_3188 : STD_LOGIC;
  signal \i_fu_3188[9]_i_5_n_5\ : STD_LOGIC;
  signal \i_fu_3188_reg_n_5_[0]\ : STD_LOGIC;
  signal \i_fu_3188_reg_n_5_[1]\ : STD_LOGIC;
  signal \i_fu_3188_reg_n_5_[2]\ : STD_LOGIC;
  signal \i_fu_3188_reg_n_5_[3]\ : STD_LOGIC;
  signal \i_fu_3188_reg_n_5_[4]\ : STD_LOGIC;
  signal \i_fu_3188_reg_n_5_[5]\ : STD_LOGIC;
  signal \i_fu_3188_reg_n_5_[6]\ : STD_LOGIC;
  signal \i_fu_3188_reg_n_5_[7]\ : STD_LOGIC;
  signal \i_fu_3188_reg_n_5_[8]\ : STD_LOGIC;
  signal \i_fu_3188_reg_n_5_[9]\ : STD_LOGIC;
  signal \shl_i_i_i_i6381001_fu_4424[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381003_fu_4428[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381005_fu_4432[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381007_fu_4436[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381009_fu_4440[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381011_fu_4444[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381013_fu_4448[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381015_fu_4452[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381017_fu_4456[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381019_fu_4460[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381021_fu_4464[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381023_fu_4468[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381025_fu_4472[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381027_fu_4476[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381029_fu_4480[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381031_fu_4484[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381033_fu_4488[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381035_fu_4492[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381037_fu_4496[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381039_fu_4500[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381041_fu_4504[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381043_fu_4508[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381045_fu_4512[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381047_fu_4516[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381047_fu_4516[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381049_fu_4520[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381049_fu_4520[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381051_fu_4524[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381051_fu_4524[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381053_fu_4528[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381053_fu_4528[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381055_fu_4532[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381057_fu_4536[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381059_fu_4540[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381061_fu_4544[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381063_fu_4548[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381065_fu_4552[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381067_fu_4556[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381069_fu_4560[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381071_fu_4564[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381073_fu_4568[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381075_fu_4572[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381077_fu_4576[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381079_fu_4580[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381081_fu_4584[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381083_fu_4588[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381085_fu_4592[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381087_fu_4596[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381089_fu_4600[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381091_fu_4604[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381093_fu_4608[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381095_fu_4612[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381097_fu_4616[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381099_fu_4620[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381101_fu_4624[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381103_fu_4628[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381105_fu_4632[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381107_fu_4636[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381109_fu_4640[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381111_fu_4644[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381113_fu_4648[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381115_fu_4652[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381117_fu_4656[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381119_fu_4660[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381121_fu_4664[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381123_fu_4668[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381125_fu_4672[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381127_fu_4676[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381129_fu_4680[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381131_fu_4684[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381133_fu_4688[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381135_fu_4692[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381137_fu_4696[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381139_fu_4700[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381141_fu_4704[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381143_fu_4708[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381145_fu_4712[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381147_fu_4716[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381149_fu_4720[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381151_fu_4724[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381153_fu_4728[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381155_fu_4732[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381157_fu_4736[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381159_fu_4740[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381161_fu_4744[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381163_fu_4748[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381165_fu_4752[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381167_fu_4756[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381169_fu_4760[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381171_fu_4764[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381173_fu_4768[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381175_fu_4772[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381175_fu_4772[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381177_fu_4776[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381177_fu_4776[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381179_fu_4780[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381179_fu_4780[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381181_fu_4784[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381181_fu_4784[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381183_fu_4788[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381185_fu_4792[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381187_fu_4796[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381189_fu_4800[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381191_fu_4804[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381193_fu_4808[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381195_fu_4812[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381197_fu_4816[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381199_fu_4820[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381201_fu_4824[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381203_fu_4828[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381205_fu_4832[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381207_fu_4836[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381209_fu_4840[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381211_fu_4844[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381213_fu_4848[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381215_fu_4852[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381217_fu_4856[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381219_fu_4860[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381221_fu_4864[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381223_fu_4868[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381225_fu_4872[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381227_fu_4876[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381229_fu_4880[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381231_fu_4884[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381233_fu_4888[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381235_fu_4892[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381237_fu_4896[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381239_fu_4900[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381241_fu_4904[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381243_fu_4908[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381245_fu_4912[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381247_fu_4916[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381249_fu_4920[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381251_fu_4924[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381253_fu_4928[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381255_fu_4932[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381257_fu_4936[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381259_fu_4940[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381261_fu_4944[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381263_fu_4948[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381265_fu_4952[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381267_fu_4956[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381269_fu_4960[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381271_fu_4964[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381273_fu_4968[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381275_fu_4972[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381277_fu_4976[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381279_fu_4980[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381281_fu_4984[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381283_fu_4988[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381285_fu_4992[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381287_fu_4996[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381289_fu_5000[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381291_fu_5004[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381293_fu_5008[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381295_fu_5012[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381297_fu_5016[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381299_fu_5020[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381301_fu_5024[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381303_fu_5028[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381303_fu_5028[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381305_fu_5032[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381305_fu_5032[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381307_fu_5036[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381307_fu_5036[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381309_fu_5040[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381309_fu_5040[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381311_fu_5044[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381313_fu_5048[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381315_fu_5052[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381317_fu_5056[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381319_fu_5060[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381321_fu_5064[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381323_fu_5068[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381325_fu_5072[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381327_fu_5076[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381329_fu_5080[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381331_fu_5084[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381333_fu_5088[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381335_fu_5092[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381337_fu_5096[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381339_fu_5100[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381341_fu_5104[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381343_fu_5108[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381345_fu_5112[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381347_fu_5116[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381349_fu_5120[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381351_fu_5124[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381353_fu_5128[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381355_fu_5132[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381357_fu_5136[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381359_fu_5140[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381361_fu_5144[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381363_fu_5148[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381365_fu_5152[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381367_fu_5156[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381369_fu_5160[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381371_fu_5164[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381373_fu_5168[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381375_fu_5172[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381377_fu_5176[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381379_fu_5180[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381381_fu_5184[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381383_fu_5188[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381385_fu_5192[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381387_fu_5196[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381389_fu_5200[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381391_fu_5204[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381393_fu_5208[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381395_fu_5212[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381397_fu_5216[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381399_fu_5220[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381399_fu_5220[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381401_fu_5224[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381401_fu_5224[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381403_fu_5228[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381403_fu_5228[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381405_fu_5232[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381405_fu_5232[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381407_fu_5236[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381409_fu_5240[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381411_fu_5244[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381413_fu_5248[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381415_fu_5252[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381417_fu_5256[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381417_fu_5256[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381419_fu_5260[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381421_fu_5264[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381423_fu_5268[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381425_fu_5272[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381425_fu_5272[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381427_fu_5276[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381429_fu_5280[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381431_fu_5284[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381433_fu_5288[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381433_fu_5288[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381433_fu_5288[8]_i_3_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381435_fu_5292[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381435_fu_5292[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381435_fu_5292[8]_i_3_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381437_fu_5296[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381437_fu_5296[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381437_fu_5296[8]_i_3_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381437_fu_5296[8]_i_4_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381439_fu_5300[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381441_fu_5304[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381443_fu_5308[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381445_fu_5312[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381447_fu_5316[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381449_fu_5320[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381451_fu_5324[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381453_fu_5328[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381455_fu_5332[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381457_fu_5336[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381459_fu_5340[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381461_fu_5344[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381463_fu_5348[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381465_fu_5352[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381467_fu_5356[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381469_fu_5360[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381471_fu_5364[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381473_fu_5368[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381475_fu_5372[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381477_fu_5376[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381479_fu_5380[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381481_fu_5384[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381483_fu_5388[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381485_fu_5392[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381487_fu_5396[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381489_fu_5400[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381491_fu_5404[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381493_fu_5408[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381495_fu_5412[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381497_fu_5416[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381499_fu_5420[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381501_fu_5424[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381503_fu_5428[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381505_fu_5432[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381507_fu_5436[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381509_fu_5440[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381511_fu_5444[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381513_fu_5448[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381515_fu_5452[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381517_fu_5456[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381519_fu_5460[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381521_fu_5464[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381523_fu_5468[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381525_fu_5472[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381527_fu_5476[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381529_fu_5480[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381531_fu_5484[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381533_fu_5488[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381535_fu_5492[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381537_fu_5496[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381539_fu_5500[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381541_fu_5504[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381543_fu_5508[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381545_fu_5512[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381547_fu_5516[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381549_fu_5520[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381551_fu_5524[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381553_fu_5528[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381555_fu_5532[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381557_fu_5536[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381559_fu_5540[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381559_fu_5540[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381561_fu_5544[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381561_fu_5544[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381563_fu_5548[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381563_fu_5548[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381565_fu_5552[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381565_fu_5552[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381567_fu_5556[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381569_fu_5560[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381571_fu_5564[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381573_fu_5568[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381575_fu_5572[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381577_fu_5576[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381579_fu_5580[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381581_fu_5584[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381583_fu_5588[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381585_fu_5592[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381587_fu_5596[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381589_fu_5600[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381591_fu_5604[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381593_fu_5608[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381595_fu_5612[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381597_fu_5616[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381599_fu_5620[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381601_fu_5624[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381603_fu_5628[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381605_fu_5632[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381607_fu_5636[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381609_fu_5640[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381611_fu_5644[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381613_fu_5648[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381615_fu_5652[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381617_fu_5656[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381619_fu_5660[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381621_fu_5664[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381623_fu_5668[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381625_fu_5672[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381627_fu_5676[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381629_fu_5680[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381631_fu_5684[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381633_fu_5688[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381635_fu_5692[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381637_fu_5696[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381639_fu_5700[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381641_fu_5704[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381643_fu_5708[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381645_fu_5712[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381647_fu_5716[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381649_fu_5720[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381651_fu_5724[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381653_fu_5728[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381655_fu_5732[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381657_fu_5736[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381659_fu_5740[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381661_fu_5744[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381663_fu_5748[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381665_fu_5752[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381667_fu_5756[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381669_fu_5760[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381671_fu_5764[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381673_fu_5768[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381675_fu_5772[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381677_fu_5776[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381679_fu_5780[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381681_fu_5784[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381683_fu_5788[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381685_fu_5792[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381687_fu_5796[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381687_fu_5796[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381689_fu_5800[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381689_fu_5800[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381691_fu_5804[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381691_fu_5804[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381693_fu_5808[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381693_fu_5808[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381695_fu_5812[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381697_fu_5816[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381699_fu_5820[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381701_fu_5824[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381703_fu_5828[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381705_fu_5832[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381707_fu_5836[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381709_fu_5840[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381711_fu_5844[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381713_fu_5848[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381715_fu_5852[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381717_fu_5856[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381719_fu_5860[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381721_fu_5864[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381723_fu_5868[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381725_fu_5872[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381727_fu_5876[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381729_fu_5880[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381731_fu_5884[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381733_fu_5888[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381735_fu_5892[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381737_fu_5896[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381739_fu_5900[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381741_fu_5904[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381743_fu_5908[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381745_fu_5912[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381747_fu_5916[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381749_fu_5920[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381751_fu_5924[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381753_fu_5928[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381755_fu_5932[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381757_fu_5936[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381759_fu_5940[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381761_fu_5944[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381763_fu_5948[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381765_fu_5952[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381767_fu_5956[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381769_fu_5960[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381771_fu_5964[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381773_fu_5968[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381775_fu_5972[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381777_fu_5976[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381779_fu_5980[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381781_fu_5984[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381783_fu_5988[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381785_fu_5992[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381787_fu_5996[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381789_fu_6000[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381791_fu_6004[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381793_fu_6008[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381795_fu_6012[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381797_fu_6016[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381799_fu_6020[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381801_fu_6024[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381803_fu_6028[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381805_fu_6032[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381807_fu_6036[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381809_fu_6040[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381811_fu_6044[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381813_fu_6048[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381815_fu_6052[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381815_fu_6052[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381817_fu_6056[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381817_fu_6056[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381819_fu_6060[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381819_fu_6060[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381821_fu_6064[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381821_fu_6064[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381823_fu_6068[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381825_fu_6072[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381827_fu_6076[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381829_fu_6080[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381831_fu_6084[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381833_fu_6088[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381835_fu_6092[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381837_fu_6096[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381839_fu_6100[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381841_fu_6104[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381843_fu_6108[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381845_fu_6112[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381847_fu_6116[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381849_fu_6120[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381851_fu_6124[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381853_fu_6128[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381855_fu_6132[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381857_fu_6136[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381859_fu_6140[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381861_fu_6144[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381863_fu_6148[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381865_fu_6152[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381867_fu_6156[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381869_fu_6160[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381871_fu_6164[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381873_fu_6168[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381875_fu_6172[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381877_fu_6176[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381879_fu_6180[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381881_fu_6184[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381883_fu_6188[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381885_fu_6192[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381887_fu_6196[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381889_fu_6200[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381891_fu_6204[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381893_fu_6208[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381895_fu_6212[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381897_fu_6216[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381899_fu_6220[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381901_fu_6224[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381903_fu_6228[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381905_fu_6232[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381907_fu_6236[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381909_fu_6240[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381911_fu_6244[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381911_fu_6244[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381913_fu_6248[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381913_fu_6248[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381915_fu_6252[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381915_fu_6252[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381917_fu_6256[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381917_fu_6256[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381919_fu_6260[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381921_fu_6264[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381923_fu_6268[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381925_fu_6272[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381925_fu_6272[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381927_fu_6276[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381929_fu_6280[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381931_fu_6284[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381933_fu_6288[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381933_fu_6288[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381935_fu_6292[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381937_fu_6296[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381939_fu_6300[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381941_fu_6304[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381941_fu_6304[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381943_fu_6308[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381945_fu_6312[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381947_fu_6316[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381949_fu_6320[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381949_fu_6320[8]_i_3_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324[8]_i_14_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324[8]_i_3_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324[8]_i_4_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324[8]_i_5_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6381951_fu_6324[8]_i_6_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638385_fu_3192[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638387_fu_3196[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638389_fu_3200[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638391_fu_3204[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638393_fu_3208[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638395_fu_3212[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638397_fu_3216[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638399_fu_3220[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638401_fu_3224[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638403_fu_3228[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638405_fu_3232[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638407_fu_3236[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638409_fu_3240[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638411_fu_3244[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638411_fu_3244[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638413_fu_3248[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638413_fu_3248[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638415_fu_3252[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638417_fu_3256[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638419_fu_3260[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638421_fu_3264[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638423_fu_3268[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638425_fu_3272[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638427_fu_3276[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638429_fu_3280[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638431_fu_3284[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638433_fu_3288[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638435_fu_3292[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638437_fu_3296[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638439_fu_3300[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638441_fu_3304[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638443_fu_3308[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638445_fu_3312[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638447_fu_3316[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638449_fu_3320[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638451_fu_3324[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638453_fu_3328[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638455_fu_3332[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638457_fu_3336[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638459_fu_3340[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638461_fu_3344[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638463_fu_3348[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638465_fu_3352[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638467_fu_3356[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638469_fu_3360[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638471_fu_3364[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638473_fu_3368[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638475_fu_3372[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638477_fu_3376[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638479_fu_3380[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638481_fu_3384[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638483_fu_3388[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638485_fu_3392[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638487_fu_3396[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638489_fu_3400[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638491_fu_3404[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638493_fu_3408[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638495_fu_3412[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638497_fu_3416[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638499_fu_3420[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638501_fu_3424[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638503_fu_3428[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638505_fu_3432[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638507_fu_3436[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638509_fu_3440[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638511_fu_3444[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638513_fu_3448[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638515_fu_3452[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638517_fu_3456[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638519_fu_3460[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638521_fu_3464[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638523_fu_3468[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638525_fu_3472[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638527_fu_3476[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638529_fu_3480[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638531_fu_3484[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638533_fu_3488[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638535_fu_3492[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638535_fu_3492[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638537_fu_3496[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638537_fu_3496[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638539_fu_3500[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638539_fu_3500[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638541_fu_3504[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638541_fu_3504[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638543_fu_3508[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638545_fu_3512[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638547_fu_3516[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638549_fu_3520[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638551_fu_3524[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638553_fu_3528[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638555_fu_3532[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638557_fu_3536[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638559_fu_3540[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638561_fu_3544[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638563_fu_3548[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638565_fu_3552[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638567_fu_3556[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638569_fu_3560[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638571_fu_3564[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638573_fu_3568[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638575_fu_3572[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638577_fu_3576[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638579_fu_3580[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638581_fu_3584[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638583_fu_3588[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638585_fu_3592[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638587_fu_3596[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638589_fu_3600[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638591_fu_3604[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638593_fu_3608[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638595_fu_3612[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638597_fu_3616[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638599_fu_3620[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638601_fu_3624[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638603_fu_3628[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638605_fu_3632[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638607_fu_3636[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638609_fu_3640[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638611_fu_3644[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638613_fu_3648[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638615_fu_3652[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638617_fu_3656[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638619_fu_3660[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638621_fu_3664[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638623_fu_3668[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638625_fu_3672[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638627_fu_3676[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638629_fu_3680[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638631_fu_3684[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638633_fu_3688[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638635_fu_3692[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638637_fu_3696[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638639_fu_3700[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638641_fu_3704[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638643_fu_3708[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638645_fu_3712[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638647_fu_3716[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638649_fu_3720[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638651_fu_3724[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638653_fu_3728[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638655_fu_3732[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638657_fu_3736[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638659_fu_3740[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638661_fu_3744[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638663_fu_3748[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638663_fu_3748[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638665_fu_3752[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638665_fu_3752[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638667_fu_3756[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638667_fu_3756[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638669_fu_3760[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638669_fu_3760[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638671_fu_3764[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638673_fu_3768[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638675_fu_3772[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638677_fu_3776[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638679_fu_3780[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638681_fu_3784[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638683_fu_3788[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638685_fu_3792[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638687_fu_3796[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638689_fu_3800[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638691_fu_3804[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638693_fu_3808[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638695_fu_3812[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638697_fu_3816[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638699_fu_3820[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638701_fu_3824[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638703_fu_3828[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638705_fu_3832[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638707_fu_3836[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638709_fu_3840[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638711_fu_3844[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638713_fu_3848[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638715_fu_3852[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638717_fu_3856[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638719_fu_3860[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638721_fu_3864[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638723_fu_3868[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638725_fu_3872[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638727_fu_3876[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638729_fu_3880[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638731_fu_3884[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638733_fu_3888[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638735_fu_3892[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638737_fu_3896[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638739_fu_3900[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638741_fu_3904[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638743_fu_3908[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638745_fu_3912[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638747_fu_3916[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638749_fu_3920[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638751_fu_3924[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638753_fu_3928[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638755_fu_3932[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638757_fu_3936[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638759_fu_3940[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638761_fu_3944[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638763_fu_3948[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638765_fu_3952[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638767_fu_3956[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638769_fu_3960[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638771_fu_3964[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638773_fu_3968[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638775_fu_3972[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638777_fu_3976[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638779_fu_3980[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638781_fu_3984[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638783_fu_3988[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638785_fu_3992[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638787_fu_3996[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638789_fu_4000[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638791_fu_4004[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638791_fu_4004[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638793_fu_4008[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638793_fu_4008[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638795_fu_4012[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638795_fu_4012[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638797_fu_4016[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638797_fu_4016[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638799_fu_4020[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638801_fu_4024[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638803_fu_4028[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638805_fu_4032[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638807_fu_4036[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638809_fu_4040[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638811_fu_4044[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638813_fu_4048[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638815_fu_4052[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638817_fu_4056[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638819_fu_4060[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638821_fu_4064[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638823_fu_4068[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638825_fu_4072[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638827_fu_4076[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638829_fu_4080[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638831_fu_4084[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638833_fu_4088[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638835_fu_4092[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638837_fu_4096[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638839_fu_4100[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638841_fu_4104[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638843_fu_4108[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638845_fu_4112[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638847_fu_4116[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638849_fu_4120[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638851_fu_4124[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638853_fu_4128[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638855_fu_4132[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638857_fu_4136[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638859_fu_4140[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638861_fu_4144[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638863_fu_4148[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638865_fu_4152[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638867_fu_4156[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638869_fu_4160[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638871_fu_4164[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638873_fu_4168[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638875_fu_4172[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638877_fu_4176[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638879_fu_4180[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638881_fu_4184[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638883_fu_4188[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638885_fu_4192[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638887_fu_4196[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638887_fu_4196[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638889_fu_4200[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638889_fu_4200[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638891_fu_4204[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638891_fu_4204[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638893_fu_4208[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638893_fu_4208[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638895_fu_4212[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638897_fu_4216[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638899_fu_4220[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638901_fu_4224[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638903_fu_4228[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638905_fu_4232[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638907_fu_4236[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638909_fu_4240[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638911_fu_4244[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638913_fu_4248[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638915_fu_4252[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638917_fu_4256[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638919_fu_4260[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638921_fu_4264[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638923_fu_4268[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638925_fu_4272[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638927_fu_4276[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638929_fu_4280[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638931_fu_4284[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638933_fu_4288[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638935_fu_4292[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638937_fu_4296[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638939_fu_4300[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638941_fu_4304[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638943_fu_4308[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638945_fu_4312[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638947_fu_4316[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638949_fu_4320[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638951_fu_4324[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638953_fu_4328[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638955_fu_4332[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638957_fu_4336[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638959_fu_4340[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638961_fu_4344[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638963_fu_4348[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638965_fu_4352[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638967_fu_4356[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638969_fu_4360[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638971_fu_4364[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638973_fu_4368[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638975_fu_4372[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638977_fu_4376[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638979_fu_4380[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638981_fu_4384[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638983_fu_4388[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638985_fu_4392[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638987_fu_4396[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638989_fu_4400[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638991_fu_4404[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638993_fu_4408[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638995_fu_4412[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638997_fu_4416[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i638999_fu_4420[8]_i_1_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381047_fu_4516[8]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381049_fu_4520[8]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381051_fu_4524[8]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381053_fu_4528[8]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381175_fu_4772[8]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381177_fu_4776[8]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381179_fu_4780[8]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381181_fu_4784[8]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381303_fu_5028[8]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381305_fu_5032[8]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381307_fu_5036[8]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381309_fu_5040[8]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381399_fu_5220[8]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381401_fu_5224[8]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381403_fu_5228[8]_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381405_fu_5232[8]_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381417_fu_5256[8]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381425_fu_5272[8]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381427_fu_5276[8]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381429_fu_5280[8]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381433_fu_5288[8]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381433_fu_5288[8]_i_3\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381435_fu_5292[8]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381435_fu_5292[8]_i_3\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381437_fu_5296[8]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381437_fu_5296[8]_i_3\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381437_fu_5296[8]_i_4\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381559_fu_5540[8]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381561_fu_5544[8]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381563_fu_5548[8]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381565_fu_5552[8]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381687_fu_5796[8]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381689_fu_5800[8]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381691_fu_5804[8]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381693_fu_5808[8]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381815_fu_6052[8]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381817_fu_6056[8]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381819_fu_6060[8]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381821_fu_6064[8]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381911_fu_6244[8]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381913_fu_6248[8]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381915_fu_6252[8]_i_2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381917_fu_6256[8]_i_2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381951_fu_6324[8]_i_14\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381951_fu_6324[8]_i_3\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \shl_i_i_i_i6381951_fu_6324[8]_i_5\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \shl_i_i_i_i638411_fu_3244[8]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \shl_i_i_i_i638413_fu_3248[8]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \shl_i_i_i_i638535_fu_3492[8]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \shl_i_i_i_i638537_fu_3496[8]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \shl_i_i_i_i638539_fu_3500[8]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \shl_i_i_i_i638541_fu_3504[8]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \shl_i_i_i_i638663_fu_3748[8]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \shl_i_i_i_i638665_fu_3752[8]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \shl_i_i_i_i638667_fu_3756[8]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \shl_i_i_i_i638669_fu_3760[8]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \shl_i_i_i_i638791_fu_4004[8]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \shl_i_i_i_i638793_fu_4008[8]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \shl_i_i_i_i638795_fu_4012[8]_i_2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \shl_i_i_i_i638797_fu_4016[8]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \shl_i_i_i_i638887_fu_4196[8]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \shl_i_i_i_i638889_fu_4200[8]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \shl_i_i_i_i638891_fu_4204[8]_i_2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \shl_i_i_i_i638893_fu_4208[8]_i_2\ : label is "soft_lutpair33";
begin
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
\a_reg_17616[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \a_reg_17616_reg[8]_i_2_n_5\,
      I1 => \a_reg_17616_reg[8]_i_3_n_5\,
      I2 => \a_reg_17616_reg[8]\,
      I3 => \a_reg_17616_reg[8]_i_4_n_5\,
      I4 => DI(1),
      I5 => \a_reg_17616_reg[8]_i_5_n_5\,
      O => dout_tmp(0)
    );
\a_reg_17616[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638407_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638409_out(8),
      I2 => \a_reg_17616_reg[8]_i_7_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638411_out(8),
      I4 => \a_reg_17616_reg[8]_i_7_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638413_out(8),
      O => \a_reg_17616[8]_i_14_n_5\
    );
\a_reg_17616[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638399_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638401_out(8),
      I2 => \a_reg_17616_reg[8]_i_7_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638403_out(8),
      I4 => \a_reg_17616_reg[8]_i_7_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638405_out(8),
      O => \a_reg_17616[8]_i_15_n_5\
    );
\a_reg_17616[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638391_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638393_out(8),
      I2 => \a_reg_17616_reg[8]_i_7_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638395_out(8),
      I4 => \a_reg_17616_reg[8]_i_7_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638397_out(8),
      O => \a_reg_17616[8]_i_16_n_5\
    );
\a_reg_17616[8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381951_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638385_out(8),
      I2 => \a_reg_17616_reg[8]_i_7_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638387_out(8),
      I4 => \a_reg_17616_reg[8]_i_7_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638389_out(8),
      O => \a_reg_17616[8]_i_17_n_5\
    );
\a_reg_17616[8]_i_174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638823_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638825_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638827_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638829_out(8),
      O => \a_reg_17616[8]_i_174_n_5\
    );
\a_reg_17616[8]_i_175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638815_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638817_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638819_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638821_out(8),
      O => \a_reg_17616[8]_i_175_n_5\
    );
\a_reg_17616[8]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638807_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638809_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638811_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638813_out(8),
      O => \a_reg_17616[8]_i_176_n_5\
    );
\a_reg_17616[8]_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638799_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638801_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638803_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638805_out(8),
      O => \a_reg_17616[8]_i_177_n_5\
    );
\a_reg_17616[8]_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638855_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638857_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638859_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638861_out(8),
      O => \a_reg_17616[8]_i_178_n_5\
    );
\a_reg_17616[8]_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638847_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638849_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638851_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638853_out(8),
      O => \a_reg_17616[8]_i_179_n_5\
    );
\a_reg_17616[8]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \a_reg_17616_reg[8]_i_30_n_5\,
      I1 => \a_reg_17616_reg[8]_i_31_n_5\,
      I2 => \a_reg_17616_reg[8]_i_9_0\,
      I3 => \a_reg_17616_reg[8]_i_32_n_5\,
      I4 => \a_reg_17616_reg[8]_i_9_1\,
      I5 => \a_reg_17616_reg[8]_i_33_n_5\,
      O => \a_reg_17616[8]_i_18_n_5\
    );
\a_reg_17616[8]_i_180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638839_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638841_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638843_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638845_out(8),
      O => \a_reg_17616[8]_i_180_n_5\
    );
\a_reg_17616[8]_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638831_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638833_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638835_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638837_out(8),
      O => \a_reg_17616[8]_i_181_n_5\
    );
\a_reg_17616[8]_i_182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638887_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638889_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638891_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638893_out(8),
      O => \a_reg_17616[8]_i_182_n_5\
    );
\a_reg_17616[8]_i_183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638879_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638881_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638883_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638885_out(8),
      O => \a_reg_17616[8]_i_183_n_5\
    );
\a_reg_17616[8]_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638871_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638873_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638875_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638877_out(8),
      O => \a_reg_17616[8]_i_184_n_5\
    );
\a_reg_17616[8]_i_185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638863_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638865_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638867_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638869_out(8),
      O => \a_reg_17616[8]_i_185_n_5\
    );
\a_reg_17616[8]_i_186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638919_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638921_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638923_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638925_out(8),
      O => \a_reg_17616[8]_i_186_n_5\
    );
\a_reg_17616[8]_i_187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638911_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638913_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638915_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638917_out(8),
      O => \a_reg_17616[8]_i_187_n_5\
    );
\a_reg_17616[8]_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638903_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638905_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638907_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638909_out(8),
      O => \a_reg_17616[8]_i_188_n_5\
    );
\a_reg_17616[8]_i_189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638895_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638897_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638899_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638901_out(8),
      O => \a_reg_17616[8]_i_189_n_5\
    );
\a_reg_17616[8]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \a_reg_17616_reg[8]_i_34_n_5\,
      I1 => \a_reg_17616_reg[8]_i_35_n_5\,
      I2 => \a_reg_17616_reg[8]_i_9_0\,
      I3 => \a_reg_17616_reg[8]_i_36_n_5\,
      I4 => \a_reg_17616_reg[8]_i_9_1\,
      I5 => \a_reg_17616_reg[8]_i_37_n_5\,
      O => \a_reg_17616[8]_i_19_n_5\
    );
\a_reg_17616[8]_i_190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638695_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638697_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638699_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638701_out(8),
      O => \a_reg_17616[8]_i_190_n_5\
    );
\a_reg_17616[8]_i_191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638687_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638689_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638691_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638693_out(8),
      O => \a_reg_17616[8]_i_191_n_5\
    );
\a_reg_17616[8]_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638679_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638681_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638683_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638685_out(8),
      O => \a_reg_17616[8]_i_192_n_5\
    );
\a_reg_17616[8]_i_193\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638671_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638673_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638675_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638677_out(8),
      O => \a_reg_17616[8]_i_193_n_5\
    );
\a_reg_17616[8]_i_194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638727_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638729_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638731_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638733_out(8),
      O => \a_reg_17616[8]_i_194_n_5\
    );
\a_reg_17616[8]_i_195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638719_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638721_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638723_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638725_out(8),
      O => \a_reg_17616[8]_i_195_n_5\
    );
\a_reg_17616[8]_i_196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638711_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638713_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638715_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638717_out(8),
      O => \a_reg_17616[8]_i_196_n_5\
    );
\a_reg_17616[8]_i_197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638703_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638705_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638707_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638709_out(8),
      O => \a_reg_17616[8]_i_197_n_5\
    );
\a_reg_17616[8]_i_198\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638759_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638761_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638763_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638765_out(8),
      O => \a_reg_17616[8]_i_198_n_5\
    );
\a_reg_17616[8]_i_199\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638751_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638753_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638755_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638757_out(8),
      O => \a_reg_17616[8]_i_199_n_5\
    );
\a_reg_17616[8]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \a_reg_17616_reg[8]_i_38_n_5\,
      I1 => \a_reg_17616_reg[8]_i_39_n_5\,
      I2 => \a_reg_17616_reg[8]_i_9_0\,
      I3 => \a_reg_17616_reg[8]_i_40_n_5\,
      I4 => \a_reg_17616_reg[8]_i_9_1\,
      I5 => \a_reg_17616_reg[8]_i_41_n_5\,
      O => \a_reg_17616[8]_i_20_n_5\
    );
\a_reg_17616[8]_i_200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638743_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638745_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638747_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638749_out(8),
      O => \a_reg_17616[8]_i_200_n_5\
    );
\a_reg_17616[8]_i_201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638735_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638737_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638739_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638741_out(8),
      O => \a_reg_17616[8]_i_201_n_5\
    );
\a_reg_17616[8]_i_202\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638791_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638793_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638795_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638797_out(8),
      O => \a_reg_17616[8]_i_202_n_5\
    );
\a_reg_17616[8]_i_203\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638783_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638785_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638787_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638789_out(8),
      O => \a_reg_17616[8]_i_203_n_5\
    );
\a_reg_17616[8]_i_204\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638775_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638777_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638779_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638781_out(8),
      O => \a_reg_17616[8]_i_204_n_5\
    );
\a_reg_17616[8]_i_205\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638767_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638769_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638771_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638773_out(8),
      O => \a_reg_17616[8]_i_205_n_5\
    );
\a_reg_17616[8]_i_206\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638567_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638569_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638571_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638573_out(8),
      O => \a_reg_17616[8]_i_206_n_5\
    );
\a_reg_17616[8]_i_207\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638559_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638561_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638563_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638565_out(8),
      O => \a_reg_17616[8]_i_207_n_5\
    );
\a_reg_17616[8]_i_208\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638551_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638553_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638555_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638557_out(8),
      O => \a_reg_17616[8]_i_208_n_5\
    );
\a_reg_17616[8]_i_209\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638543_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638545_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638547_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638549_out(8),
      O => \a_reg_17616[8]_i_209_n_5\
    );
\a_reg_17616[8]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \a_reg_17616_reg[8]_i_42_n_5\,
      I1 => \a_reg_17616_reg[8]_i_43_n_5\,
      I2 => \a_reg_17616_reg[8]_i_9_0\,
      I3 => \a_reg_17616_reg[8]_i_44_n_5\,
      I4 => \a_reg_17616_reg[8]_i_9_1\,
      I5 => \a_reg_17616_reg[8]_i_45_n_5\,
      O => \a_reg_17616[8]_i_21_n_5\
    );
\a_reg_17616[8]_i_210\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638599_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638601_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638603_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638605_out(8),
      O => \a_reg_17616[8]_i_210_n_5\
    );
\a_reg_17616[8]_i_211\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638591_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638593_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638595_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638597_out(8),
      O => \a_reg_17616[8]_i_211_n_5\
    );
\a_reg_17616[8]_i_212\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638583_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638585_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638587_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638589_out(8),
      O => \a_reg_17616[8]_i_212_n_5\
    );
\a_reg_17616[8]_i_213\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638575_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638577_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638579_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638581_out(8),
      O => \a_reg_17616[8]_i_213_n_5\
    );
\a_reg_17616[8]_i_214\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638631_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638633_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638635_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638637_out(8),
      O => \a_reg_17616[8]_i_214_n_5\
    );
\a_reg_17616[8]_i_215\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638623_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638625_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638627_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638629_out(8),
      O => \a_reg_17616[8]_i_215_n_5\
    );
\a_reg_17616[8]_i_216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638615_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638617_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638619_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638621_out(8),
      O => \a_reg_17616[8]_i_216_n_5\
    );
\a_reg_17616[8]_i_217\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638607_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638609_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638611_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638613_out(8),
      O => \a_reg_17616[8]_i_217_n_5\
    );
\a_reg_17616[8]_i_218\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638663_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638665_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638667_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638669_out(8),
      O => \a_reg_17616[8]_i_218_n_5\
    );
\a_reg_17616[8]_i_219\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638655_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638657_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638659_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638661_out(8),
      O => \a_reg_17616[8]_i_219_n_5\
    );
\a_reg_17616[8]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \a_reg_17616_reg[8]_i_46_n_5\,
      I1 => \a_reg_17616_reg[8]_i_47_n_5\,
      I2 => \a_reg_17616_reg[8]_i_9_0\,
      I3 => \a_reg_17616_reg[8]_i_48_n_5\,
      I4 => \a_reg_17616_reg[8]_i_9_1\,
      I5 => \a_reg_17616_reg[8]_i_49_n_5\,
      O => \a_reg_17616[8]_i_22_n_5\
    );
\a_reg_17616[8]_i_220\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638647_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638649_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638651_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638653_out(8),
      O => \a_reg_17616[8]_i_220_n_5\
    );
\a_reg_17616[8]_i_221\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638639_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638641_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638643_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638645_out(8),
      O => \a_reg_17616[8]_i_221_n_5\
    );
\a_reg_17616[8]_i_222\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638439_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638441_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638443_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638445_out(8),
      O => \a_reg_17616[8]_i_222_n_5\
    );
\a_reg_17616[8]_i_223\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638431_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638433_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638435_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638437_out(8),
      O => \a_reg_17616[8]_i_223_n_5\
    );
\a_reg_17616[8]_i_224\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638423_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638425_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638427_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638429_out(8),
      O => \a_reg_17616[8]_i_224_n_5\
    );
\a_reg_17616[8]_i_225\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638415_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638417_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638419_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638421_out(8),
      O => \a_reg_17616[8]_i_225_n_5\
    );
\a_reg_17616[8]_i_226\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638471_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638473_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638475_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638477_out(8),
      O => \a_reg_17616[8]_i_226_n_5\
    );
\a_reg_17616[8]_i_227\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638463_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638465_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638467_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638469_out(8),
      O => \a_reg_17616[8]_i_227_n_5\
    );
\a_reg_17616[8]_i_228\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638455_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638457_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638459_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638461_out(8),
      O => \a_reg_17616[8]_i_228_n_5\
    );
\a_reg_17616[8]_i_229\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638447_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638449_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638451_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638453_out(8),
      O => \a_reg_17616[8]_i_229_n_5\
    );
\a_reg_17616[8]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \a_reg_17616_reg[8]_i_50_n_5\,
      I1 => \a_reg_17616_reg[8]_i_51_n_5\,
      I2 => \a_reg_17616_reg[8]_i_9_0\,
      I3 => \a_reg_17616_reg[8]_i_52_n_5\,
      I4 => \a_reg_17616_reg[8]_i_9_1\,
      I5 => \a_reg_17616_reg[8]_i_53_n_5\,
      O => \a_reg_17616[8]_i_23_n_5\
    );
\a_reg_17616[8]_i_230\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638503_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638505_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638507_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638509_out(8),
      O => \a_reg_17616[8]_i_230_n_5\
    );
\a_reg_17616[8]_i_231\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638495_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638497_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638499_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638501_out(8),
      O => \a_reg_17616[8]_i_231_n_5\
    );
\a_reg_17616[8]_i_232\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638487_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638489_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638491_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638493_out(8),
      O => \a_reg_17616[8]_i_232_n_5\
    );
\a_reg_17616[8]_i_233\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638479_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638481_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638483_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638485_out(8),
      O => \a_reg_17616[8]_i_233_n_5\
    );
\a_reg_17616[8]_i_234\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638535_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638537_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638539_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638541_out(8),
      O => \a_reg_17616[8]_i_234_n_5\
    );
\a_reg_17616[8]_i_235\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638527_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638529_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638531_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638533_out(8),
      O => \a_reg_17616[8]_i_235_n_5\
    );
\a_reg_17616[8]_i_236\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638519_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638521_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638523_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638525_out(8),
      O => \a_reg_17616[8]_i_236_n_5\
    );
\a_reg_17616[8]_i_237\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638511_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638513_out(8),
      I2 => \a_reg_17616_reg[8]_i_103_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638515_out(8),
      I4 => \a_reg_17616_reg[8]_i_103_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638517_out(8),
      O => \a_reg_17616[8]_i_237_n_5\
    );
\a_reg_17616[8]_i_238\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381335_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381337_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381339_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381341_out(8),
      O => \a_reg_17616[8]_i_238_n_5\
    );
\a_reg_17616[8]_i_239\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381327_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381329_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381331_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381333_out(8),
      O => \a_reg_17616[8]_i_239_n_5\
    );
\a_reg_17616[8]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \a_reg_17616_reg[8]_i_54_n_5\,
      I1 => \a_reg_17616_reg[8]_i_55_n_5\,
      I2 => \a_reg_17616_reg[8]_i_9_0\,
      I3 => \a_reg_17616_reg[8]_i_56_n_5\,
      I4 => \a_reg_17616_reg[8]_i_9_1\,
      I5 => \a_reg_17616_reg[8]_i_57_n_5\,
      O => \a_reg_17616[8]_i_24_n_5\
    );
\a_reg_17616[8]_i_240\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381319_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381321_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381323_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381325_out(8),
      O => \a_reg_17616[8]_i_240_n_5\
    );
\a_reg_17616[8]_i_241\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381311_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381313_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381315_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381317_out(8),
      O => \a_reg_17616[8]_i_241_n_5\
    );
\a_reg_17616[8]_i_242\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381367_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381369_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381371_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381373_out(8),
      O => \a_reg_17616[8]_i_242_n_5\
    );
\a_reg_17616[8]_i_243\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381359_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381361_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381363_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381365_out(8),
      O => \a_reg_17616[8]_i_243_n_5\
    );
\a_reg_17616[8]_i_244\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381351_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381353_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381355_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381357_out(8),
      O => \a_reg_17616[8]_i_244_n_5\
    );
\a_reg_17616[8]_i_245\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381343_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381345_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381347_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381349_out(8),
      O => \a_reg_17616[8]_i_245_n_5\
    );
\a_reg_17616[8]_i_246\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381399_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381401_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381403_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381405_out(8),
      O => \a_reg_17616[8]_i_246_n_5\
    );
\a_reg_17616[8]_i_247\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381391_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381393_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381395_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381397_out(8),
      O => \a_reg_17616[8]_i_247_n_5\
    );
\a_reg_17616[8]_i_248\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381383_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381385_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381387_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381389_out(8),
      O => \a_reg_17616[8]_i_248_n_5\
    );
\a_reg_17616[8]_i_249\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381375_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381377_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381379_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381381_out(8),
      O => \a_reg_17616[8]_i_249_n_5\
    );
\a_reg_17616[8]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \a_reg_17616_reg[8]_i_58_n_5\,
      I1 => \a_reg_17616_reg[8]_i_59_n_5\,
      I2 => \a_reg_17616_reg[8]_i_9_0\,
      I3 => \a_reg_17616_reg[8]_i_60_n_5\,
      I4 => \a_reg_17616_reg[8]_i_9_1\,
      I5 => \a_reg_17616_reg[8]_i_61_n_5\,
      O => \a_reg_17616[8]_i_25_n_5\
    );
\a_reg_17616[8]_i_250\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381431_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381433_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381435_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381437_out(8),
      O => \a_reg_17616[8]_i_250_n_5\
    );
\a_reg_17616[8]_i_251\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381423_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381425_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381427_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381429_out(8),
      O => \a_reg_17616[8]_i_251_n_5\
    );
\a_reg_17616[8]_i_252\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381415_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381417_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381419_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381421_out(8),
      O => \a_reg_17616[8]_i_252_n_5\
    );
\a_reg_17616[8]_i_253\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381407_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381409_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381411_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381413_out(8),
      O => \a_reg_17616[8]_i_253_n_5\
    );
\a_reg_17616[8]_i_254\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381207_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381209_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381211_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381213_out(8),
      O => \a_reg_17616[8]_i_254_n_5\
    );
\a_reg_17616[8]_i_255\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381199_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381201_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381203_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381205_out(8),
      O => \a_reg_17616[8]_i_255_n_5\
    );
\a_reg_17616[8]_i_256\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381191_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381193_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381195_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381197_out(8),
      O => \a_reg_17616[8]_i_256_n_5\
    );
\a_reg_17616[8]_i_257\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381183_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381185_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381187_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381189_out(8),
      O => \a_reg_17616[8]_i_257_n_5\
    );
\a_reg_17616[8]_i_258\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381239_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381241_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381243_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381245_out(8),
      O => \a_reg_17616[8]_i_258_n_5\
    );
\a_reg_17616[8]_i_259\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381231_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381233_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381235_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381237_out(8),
      O => \a_reg_17616[8]_i_259_n_5\
    );
\a_reg_17616[8]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \a_reg_17616_reg[8]_i_62_n_5\,
      I1 => \a_reg_17616_reg[8]_i_63_n_5\,
      I2 => \a_reg_17616_reg[8]_i_9_0\,
      I3 => \a_reg_17616_reg[8]_i_64_n_5\,
      I4 => \a_reg_17616_reg[8]_i_9_1\,
      I5 => \a_reg_17616_reg[8]_i_65_n_5\,
      O => \a_reg_17616[8]_i_26_n_5\
    );
\a_reg_17616[8]_i_260\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381223_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381225_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381227_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381229_out(8),
      O => \a_reg_17616[8]_i_260_n_5\
    );
\a_reg_17616[8]_i_261\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381215_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381217_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381219_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381221_out(8),
      O => \a_reg_17616[8]_i_261_n_5\
    );
\a_reg_17616[8]_i_262\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381271_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381273_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381275_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381277_out(8),
      O => \a_reg_17616[8]_i_262_n_5\
    );
\a_reg_17616[8]_i_263\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381263_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381265_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381267_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381269_out(8),
      O => \a_reg_17616[8]_i_263_n_5\
    );
\a_reg_17616[8]_i_264\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381255_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381257_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381259_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381261_out(8),
      O => \a_reg_17616[8]_i_264_n_5\
    );
\a_reg_17616[8]_i_265\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381247_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381249_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381251_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381253_out(8),
      O => \a_reg_17616[8]_i_265_n_5\
    );
\a_reg_17616[8]_i_266\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381303_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381305_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381307_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381309_out(8),
      O => \a_reg_17616[8]_i_266_n_5\
    );
\a_reg_17616[8]_i_267\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381295_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381297_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381299_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381301_out(8),
      O => \a_reg_17616[8]_i_267_n_5\
    );
\a_reg_17616[8]_i_268\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381287_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381289_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381291_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381293_out(8),
      O => \a_reg_17616[8]_i_268_n_5\
    );
\a_reg_17616[8]_i_269\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381279_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381281_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381283_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381285_out(8),
      O => \a_reg_17616[8]_i_269_n_5\
    );
\a_reg_17616[8]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \a_reg_17616_reg[8]_i_66_n_5\,
      I1 => \a_reg_17616_reg[8]_i_67_n_5\,
      I2 => \a_reg_17616_reg[8]_i_9_0\,
      I3 => \a_reg_17616_reg[8]_i_68_n_5\,
      I4 => \a_reg_17616_reg[8]_i_9_1\,
      I5 => \a_reg_17616_reg[8]_i_69_n_5\,
      O => \a_reg_17616[8]_i_27_n_5\
    );
\a_reg_17616[8]_i_270\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381079_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381081_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381083_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381085_out(8),
      O => \a_reg_17616[8]_i_270_n_5\
    );
\a_reg_17616[8]_i_271\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381071_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381073_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381075_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381077_out(8),
      O => \a_reg_17616[8]_i_271_n_5\
    );
\a_reg_17616[8]_i_272\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381063_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381065_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381067_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381069_out(8),
      O => \a_reg_17616[8]_i_272_n_5\
    );
\a_reg_17616[8]_i_273\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381055_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381057_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381059_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381061_out(8),
      O => \a_reg_17616[8]_i_273_n_5\
    );
\a_reg_17616[8]_i_274\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381111_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381113_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381115_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381117_out(8),
      O => \a_reg_17616[8]_i_274_n_5\
    );
\a_reg_17616[8]_i_275\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381103_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381105_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381107_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381109_out(8),
      O => \a_reg_17616[8]_i_275_n_5\
    );
\a_reg_17616[8]_i_276\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381095_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381097_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381099_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381101_out(8),
      O => \a_reg_17616[8]_i_276_n_5\
    );
\a_reg_17616[8]_i_277\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381087_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381089_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381091_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381093_out(8),
      O => \a_reg_17616[8]_i_277_n_5\
    );
\a_reg_17616[8]_i_278\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381143_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381145_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381147_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381149_out(8),
      O => \a_reg_17616[8]_i_278_n_5\
    );
\a_reg_17616[8]_i_279\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381135_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381137_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381139_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381141_out(8),
      O => \a_reg_17616[8]_i_279_n_5\
    );
\a_reg_17616[8]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \a_reg_17616_reg[8]_i_70_n_5\,
      I1 => \a_reg_17616_reg[8]_i_71_n_5\,
      I2 => \a_reg_17616_reg[8]_i_9_0\,
      I3 => \a_reg_17616_reg[8]_i_72_n_5\,
      I4 => \a_reg_17616_reg[8]_i_9_1\,
      I5 => \a_reg_17616_reg[8]_i_73_n_5\,
      O => \a_reg_17616[8]_i_28_n_5\
    );
\a_reg_17616[8]_i_280\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381127_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381129_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381131_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381133_out(8),
      O => \a_reg_17616[8]_i_280_n_5\
    );
\a_reg_17616[8]_i_281\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381119_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381121_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381123_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381125_out(8),
      O => \a_reg_17616[8]_i_281_n_5\
    );
\a_reg_17616[8]_i_282\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381175_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381177_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381179_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381181_out(8),
      O => \a_reg_17616[8]_i_282_n_5\
    );
\a_reg_17616[8]_i_283\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381167_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381169_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381171_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381173_out(8),
      O => \a_reg_17616[8]_i_283_n_5\
    );
\a_reg_17616[8]_i_284\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381159_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381161_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381163_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381165_out(8),
      O => \a_reg_17616[8]_i_284_n_5\
    );
\a_reg_17616[8]_i_285\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381151_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381153_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381155_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381157_out(8),
      O => \a_reg_17616[8]_i_285_n_5\
    );
\a_reg_17616[8]_i_286\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638951_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638953_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638955_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638957_out(8),
      O => \a_reg_17616[8]_i_286_n_5\
    );
\a_reg_17616[8]_i_287\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638943_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638945_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638947_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638949_out(8),
      O => \a_reg_17616[8]_i_287_n_5\
    );
\a_reg_17616[8]_i_288\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638935_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638937_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638939_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638941_out(8),
      O => \a_reg_17616[8]_i_288_n_5\
    );
\a_reg_17616[8]_i_289\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638927_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638929_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638931_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638933_out(8),
      O => \a_reg_17616[8]_i_289_n_5\
    );
\a_reg_17616[8]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \a_reg_17616_reg[8]_i_74_n_5\,
      I1 => \a_reg_17616_reg[8]_i_75_n_5\,
      I2 => \a_reg_17616_reg[8]_i_9_0\,
      I3 => \a_reg_17616_reg[8]_i_76_n_5\,
      I4 => \a_reg_17616_reg[8]_i_9_1\,
      I5 => \a_reg_17616_reg[8]_i_77_n_5\,
      O => \a_reg_17616[8]_i_29_n_5\
    );
\a_reg_17616[8]_i_290\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638983_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638985_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638987_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638989_out(8),
      O => \a_reg_17616[8]_i_290_n_5\
    );
\a_reg_17616[8]_i_291\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638975_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638977_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638979_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638981_out(8),
      O => \a_reg_17616[8]_i_291_n_5\
    );
\a_reg_17616[8]_i_292\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638967_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638969_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638971_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638973_out(8),
      O => \a_reg_17616[8]_i_292_n_5\
    );
\a_reg_17616[8]_i_293\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638959_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638961_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638963_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638965_out(8),
      O => \a_reg_17616[8]_i_293_n_5\
    );
\a_reg_17616[8]_i_294\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381015_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381017_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381019_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381021_out(8),
      O => \a_reg_17616[8]_i_294_n_5\
    );
\a_reg_17616[8]_i_295\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381007_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381009_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381011_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381013_out(8),
      O => \a_reg_17616[8]_i_295_n_5\
    );
\a_reg_17616[8]_i_296\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638999_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381001_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381003_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381005_out(8),
      O => \a_reg_17616[8]_i_296_n_5\
    );
\a_reg_17616[8]_i_297\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638991_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638993_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638995_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638997_out(8),
      O => \a_reg_17616[8]_i_297_n_5\
    );
\a_reg_17616[8]_i_298\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381047_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381049_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381051_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381053_out(8),
      O => \a_reg_17616[8]_i_298_n_5\
    );
\a_reg_17616[8]_i_299\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381039_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381041_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381043_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381045_out(8),
      O => \a_reg_17616[8]_i_299_n_5\
    );
\a_reg_17616[8]_i_300\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381031_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381033_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381035_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381037_out(8),
      O => \a_reg_17616[8]_i_300_n_5\
    );
\a_reg_17616[8]_i_301\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381023_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381025_out(8),
      I2 => \a_reg_17616_reg[8]_i_135_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381027_out(8),
      I4 => \a_reg_17616_reg[8]_i_135_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381029_out(8),
      O => \a_reg_17616[8]_i_301_n_5\
    );
\a_reg_17616[8]_i_302\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381847_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381849_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381851_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381853_out(8),
      O => \a_reg_17616[8]_i_302_n_5\
    );
\a_reg_17616[8]_i_303\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381839_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381841_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381843_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381845_out(8),
      O => \a_reg_17616[8]_i_303_n_5\
    );
\a_reg_17616[8]_i_304\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381831_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381833_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381835_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381837_out(8),
      O => \a_reg_17616[8]_i_304_n_5\
    );
\a_reg_17616[8]_i_305\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381823_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381825_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381827_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381829_out(8),
      O => \a_reg_17616[8]_i_305_n_5\
    );
\a_reg_17616[8]_i_306\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381879_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381881_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381883_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381885_out(8),
      O => \a_reg_17616[8]_i_306_n_5\
    );
\a_reg_17616[8]_i_307\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381871_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381873_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381875_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381877_out(8),
      O => \a_reg_17616[8]_i_307_n_5\
    );
\a_reg_17616[8]_i_308\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381863_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381865_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381867_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381869_out(8),
      O => \a_reg_17616[8]_i_308_n_5\
    );
\a_reg_17616[8]_i_309\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381855_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381857_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381859_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381861_out(8),
      O => \a_reg_17616[8]_i_309_n_5\
    );
\a_reg_17616[8]_i_310\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381911_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381913_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381915_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381917_out(8),
      O => \a_reg_17616[8]_i_310_n_5\
    );
\a_reg_17616[8]_i_311\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381903_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381905_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381907_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381909_out(8),
      O => \a_reg_17616[8]_i_311_n_5\
    );
\a_reg_17616[8]_i_312\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381895_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381897_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381899_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381901_out(8),
      O => \a_reg_17616[8]_i_312_n_5\
    );
\a_reg_17616[8]_i_313\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381887_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381889_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381891_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381893_out(8),
      O => \a_reg_17616[8]_i_313_n_5\
    );
\a_reg_17616[8]_i_314\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381943_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381945_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381947_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381949_out(8),
      O => \a_reg_17616[8]_i_314_n_5\
    );
\a_reg_17616[8]_i_315\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381935_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381937_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381939_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381941_out(8),
      O => \a_reg_17616[8]_i_315_n_5\
    );
\a_reg_17616[8]_i_316\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381927_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381929_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381931_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381933_out(8),
      O => \a_reg_17616[8]_i_316_n_5\
    );
\a_reg_17616[8]_i_317\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381919_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381921_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381923_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381925_out(8),
      O => \a_reg_17616[8]_i_317_n_5\
    );
\a_reg_17616[8]_i_318\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381719_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381721_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381723_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381725_out(8),
      O => \a_reg_17616[8]_i_318_n_5\
    );
\a_reg_17616[8]_i_319\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381711_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381713_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381715_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381717_out(8),
      O => \a_reg_17616[8]_i_319_n_5\
    );
\a_reg_17616[8]_i_320\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381703_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381705_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381707_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381709_out(8),
      O => \a_reg_17616[8]_i_320_n_5\
    );
\a_reg_17616[8]_i_321\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381695_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381697_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381699_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381701_out(8),
      O => \a_reg_17616[8]_i_321_n_5\
    );
\a_reg_17616[8]_i_322\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381751_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381753_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381755_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381757_out(8),
      O => \a_reg_17616[8]_i_322_n_5\
    );
\a_reg_17616[8]_i_323\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381743_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381745_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381747_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381749_out(8),
      O => \a_reg_17616[8]_i_323_n_5\
    );
\a_reg_17616[8]_i_324\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381735_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381737_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381739_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381741_out(8),
      O => \a_reg_17616[8]_i_324_n_5\
    );
\a_reg_17616[8]_i_325\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381727_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381729_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381731_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381733_out(8),
      O => \a_reg_17616[8]_i_325_n_5\
    );
\a_reg_17616[8]_i_326\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381783_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381785_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381787_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381789_out(8),
      O => \a_reg_17616[8]_i_326_n_5\
    );
\a_reg_17616[8]_i_327\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381775_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381777_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381779_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381781_out(8),
      O => \a_reg_17616[8]_i_327_n_5\
    );
\a_reg_17616[8]_i_328\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381767_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381769_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381771_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381773_out(8),
      O => \a_reg_17616[8]_i_328_n_5\
    );
\a_reg_17616[8]_i_329\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381759_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381761_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381763_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381765_out(8),
      O => \a_reg_17616[8]_i_329_n_5\
    );
\a_reg_17616[8]_i_330\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381815_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381817_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381819_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381821_out(8),
      O => \a_reg_17616[8]_i_330_n_5\
    );
\a_reg_17616[8]_i_331\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381807_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381809_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381811_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381813_out(8),
      O => \a_reg_17616[8]_i_331_n_5\
    );
\a_reg_17616[8]_i_332\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381799_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381801_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381803_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381805_out(8),
      O => \a_reg_17616[8]_i_332_n_5\
    );
\a_reg_17616[8]_i_333\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381791_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381793_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381795_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381797_out(8),
      O => \a_reg_17616[8]_i_333_n_5\
    );
\a_reg_17616[8]_i_334\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381591_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381593_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381595_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381597_out(8),
      O => \a_reg_17616[8]_i_334_n_5\
    );
\a_reg_17616[8]_i_335\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381583_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381585_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381587_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381589_out(8),
      O => \a_reg_17616[8]_i_335_n_5\
    );
\a_reg_17616[8]_i_336\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381575_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381577_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381579_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381581_out(8),
      O => \a_reg_17616[8]_i_336_n_5\
    );
\a_reg_17616[8]_i_337\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381567_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381569_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381571_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381573_out(8),
      O => \a_reg_17616[8]_i_337_n_5\
    );
\a_reg_17616[8]_i_338\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381623_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381625_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381627_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381629_out(8),
      O => \a_reg_17616[8]_i_338_n_5\
    );
\a_reg_17616[8]_i_339\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381615_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381617_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381619_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381621_out(8),
      O => \a_reg_17616[8]_i_339_n_5\
    );
\a_reg_17616[8]_i_340\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381607_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381609_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381611_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381613_out(8),
      O => \a_reg_17616[8]_i_340_n_5\
    );
\a_reg_17616[8]_i_341\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381599_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381601_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381603_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381605_out(8),
      O => \a_reg_17616[8]_i_341_n_5\
    );
\a_reg_17616[8]_i_342\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381655_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381657_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381659_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381661_out(8),
      O => \a_reg_17616[8]_i_342_n_5\
    );
\a_reg_17616[8]_i_343\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381647_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381649_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381651_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381653_out(8),
      O => \a_reg_17616[8]_i_343_n_5\
    );
\a_reg_17616[8]_i_344\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381639_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381641_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381643_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381645_out(8),
      O => \a_reg_17616[8]_i_344_n_5\
    );
\a_reg_17616[8]_i_345\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381631_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381633_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381635_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381637_out(8),
      O => \a_reg_17616[8]_i_345_n_5\
    );
\a_reg_17616[8]_i_346\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381687_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381689_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381691_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381693_out(8),
      O => \a_reg_17616[8]_i_346_n_5\
    );
\a_reg_17616[8]_i_347\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381679_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381681_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381683_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381685_out(8),
      O => \a_reg_17616[8]_i_347_n_5\
    );
\a_reg_17616[8]_i_348\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381671_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381673_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381675_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381677_out(8),
      O => \a_reg_17616[8]_i_348_n_5\
    );
\a_reg_17616[8]_i_349\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381663_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381665_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381667_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381669_out(8),
      O => \a_reg_17616[8]_i_349_n_5\
    );
\a_reg_17616[8]_i_350\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381463_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381465_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381467_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381469_out(8),
      O => \a_reg_17616[8]_i_350_n_5\
    );
\a_reg_17616[8]_i_351\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381455_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381457_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381459_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381461_out(8),
      O => \a_reg_17616[8]_i_351_n_5\
    );
\a_reg_17616[8]_i_352\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381447_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381449_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381451_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381453_out(8),
      O => \a_reg_17616[8]_i_352_n_5\
    );
\a_reg_17616[8]_i_353\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381439_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381441_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381443_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381445_out(8),
      O => \a_reg_17616[8]_i_353_n_5\
    );
\a_reg_17616[8]_i_354\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381495_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381497_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381499_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381501_out(8),
      O => \a_reg_17616[8]_i_354_n_5\
    );
\a_reg_17616[8]_i_355\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381487_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381489_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381491_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381493_out(8),
      O => \a_reg_17616[8]_i_355_n_5\
    );
\a_reg_17616[8]_i_356\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381479_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381481_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381483_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381485_out(8),
      O => \a_reg_17616[8]_i_356_n_5\
    );
\a_reg_17616[8]_i_357\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381471_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381473_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381475_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381477_out(8),
      O => \a_reg_17616[8]_i_357_n_5\
    );
\a_reg_17616[8]_i_358\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381527_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381529_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381531_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381533_out(8),
      O => \a_reg_17616[8]_i_358_n_5\
    );
\a_reg_17616[8]_i_359\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381519_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381521_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381523_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381525_out(8),
      O => \a_reg_17616[8]_i_359_n_5\
    );
\a_reg_17616[8]_i_360\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381511_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381513_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381515_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381517_out(8),
      O => \a_reg_17616[8]_i_360_n_5\
    );
\a_reg_17616[8]_i_361\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381503_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381505_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381507_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381509_out(8),
      O => \a_reg_17616[8]_i_361_n_5\
    );
\a_reg_17616[8]_i_362\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381559_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381561_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381563_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381565_out(8),
      O => \a_reg_17616[8]_i_362_n_5\
    );
\a_reg_17616[8]_i_363\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381551_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381553_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381555_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381557_out(8),
      O => \a_reg_17616[8]_i_363_n_5\
    );
\a_reg_17616[8]_i_364\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381543_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381545_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381547_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381549_out(8),
      O => \a_reg_17616[8]_i_364_n_5\
    );
\a_reg_17616[8]_i_365\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381535_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381537_out(8),
      I2 => \a_reg_17616_reg[8]_i_167_0\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381539_out(8),
      I4 => \a_reg_17616_reg[8]_i_167_1\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381541_out(8),
      O => \a_reg_17616[8]_i_365_n_5\
    );
\a_reg_17616_reg[8]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_22_n_5\,
      I1 => \a_reg_17616[8]_i_23_n_5\,
      O => \a_reg_17616_reg[8]_i_10_n_5\,
      S => \a_reg_17616_reg[8]_i_3_0\
    );
\a_reg_17616_reg[8]_i_100\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_218_n_5\,
      I1 => \a_reg_17616[8]_i_219_n_5\,
      O => \a_reg_17616_reg[8]_i_100_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_101\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_220_n_5\,
      I1 => \a_reg_17616[8]_i_221_n_5\,
      O => \a_reg_17616_reg[8]_i_101_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_102\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_222_n_5\,
      I1 => \a_reg_17616[8]_i_223_n_5\,
      O => \a_reg_17616_reg[8]_i_102_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_103\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_224_n_5\,
      I1 => \a_reg_17616[8]_i_225_n_5\,
      O => \a_reg_17616_reg[8]_i_103_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_104\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_226_n_5\,
      I1 => \a_reg_17616[8]_i_227_n_5\,
      O => \a_reg_17616_reg[8]_i_104_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_105\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_228_n_5\,
      I1 => \a_reg_17616[8]_i_229_n_5\,
      O => \a_reg_17616_reg[8]_i_105_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_106\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_230_n_5\,
      I1 => \a_reg_17616[8]_i_231_n_5\,
      O => \a_reg_17616_reg[8]_i_106_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_107\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_232_n_5\,
      I1 => \a_reg_17616[8]_i_233_n_5\,
      O => \a_reg_17616_reg[8]_i_107_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_108\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_234_n_5\,
      I1 => \a_reg_17616[8]_i_235_n_5\,
      O => \a_reg_17616_reg[8]_i_108_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_109\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_236_n_5\,
      I1 => \a_reg_17616[8]_i_237_n_5\,
      O => \a_reg_17616_reg[8]_i_109_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_24_n_5\,
      I1 => \a_reg_17616[8]_i_25_n_5\,
      O => \a_reg_17616_reg[8]_i_11_n_5\,
      S => \a_reg_17616_reg[8]_i_3_0\
    );
\a_reg_17616_reg[8]_i_110\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_238_n_5\,
      I1 => \a_reg_17616[8]_i_239_n_5\,
      O => \a_reg_17616_reg[8]_i_110_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_111\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_240_n_5\,
      I1 => \a_reg_17616[8]_i_241_n_5\,
      O => \a_reg_17616_reg[8]_i_111_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_112\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_242_n_5\,
      I1 => \a_reg_17616[8]_i_243_n_5\,
      O => \a_reg_17616_reg[8]_i_112_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_113\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_244_n_5\,
      I1 => \a_reg_17616[8]_i_245_n_5\,
      O => \a_reg_17616_reg[8]_i_113_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_114\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_246_n_5\,
      I1 => \a_reg_17616[8]_i_247_n_5\,
      O => \a_reg_17616_reg[8]_i_114_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_115\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_248_n_5\,
      I1 => \a_reg_17616[8]_i_249_n_5\,
      O => \a_reg_17616_reg[8]_i_115_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_116\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_250_n_5\,
      I1 => \a_reg_17616[8]_i_251_n_5\,
      O => \a_reg_17616_reg[8]_i_116_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_117\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_252_n_5\,
      I1 => \a_reg_17616[8]_i_253_n_5\,
      O => \a_reg_17616_reg[8]_i_117_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_118\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_254_n_5\,
      I1 => \a_reg_17616[8]_i_255_n_5\,
      O => \a_reg_17616_reg[8]_i_118_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_119\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_256_n_5\,
      I1 => \a_reg_17616[8]_i_257_n_5\,
      O => \a_reg_17616_reg[8]_i_119_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_26_n_5\,
      I1 => \a_reg_17616[8]_i_27_n_5\,
      O => \a_reg_17616_reg[8]_i_12_n_5\,
      S => \a_reg_17616_reg[8]_i_3_0\
    );
\a_reg_17616_reg[8]_i_120\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_258_n_5\,
      I1 => \a_reg_17616[8]_i_259_n_5\,
      O => \a_reg_17616_reg[8]_i_120_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_121\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_260_n_5\,
      I1 => \a_reg_17616[8]_i_261_n_5\,
      O => \a_reg_17616_reg[8]_i_121_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_122\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_262_n_5\,
      I1 => \a_reg_17616[8]_i_263_n_5\,
      O => \a_reg_17616_reg[8]_i_122_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_123\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_264_n_5\,
      I1 => \a_reg_17616[8]_i_265_n_5\,
      O => \a_reg_17616_reg[8]_i_123_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_124\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_266_n_5\,
      I1 => \a_reg_17616[8]_i_267_n_5\,
      O => \a_reg_17616_reg[8]_i_124_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_125\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_268_n_5\,
      I1 => \a_reg_17616[8]_i_269_n_5\,
      O => \a_reg_17616_reg[8]_i_125_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_126\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_270_n_5\,
      I1 => \a_reg_17616[8]_i_271_n_5\,
      O => \a_reg_17616_reg[8]_i_126_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_127\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_272_n_5\,
      I1 => \a_reg_17616[8]_i_273_n_5\,
      O => \a_reg_17616_reg[8]_i_127_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_128\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_274_n_5\,
      I1 => \a_reg_17616[8]_i_275_n_5\,
      O => \a_reg_17616_reg[8]_i_128_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_129\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_276_n_5\,
      I1 => \a_reg_17616[8]_i_277_n_5\,
      O => \a_reg_17616_reg[8]_i_129_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_28_n_5\,
      I1 => \a_reg_17616[8]_i_29_n_5\,
      O => \a_reg_17616_reg[8]_i_13_n_5\,
      S => \a_reg_17616_reg[8]_i_3_0\
    );
\a_reg_17616_reg[8]_i_130\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_278_n_5\,
      I1 => \a_reg_17616[8]_i_279_n_5\,
      O => \a_reg_17616_reg[8]_i_130_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_131\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_280_n_5\,
      I1 => \a_reg_17616[8]_i_281_n_5\,
      O => \a_reg_17616_reg[8]_i_131_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_132\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_282_n_5\,
      I1 => \a_reg_17616[8]_i_283_n_5\,
      O => \a_reg_17616_reg[8]_i_132_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_133\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_284_n_5\,
      I1 => \a_reg_17616[8]_i_285_n_5\,
      O => \a_reg_17616_reg[8]_i_133_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_134\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_286_n_5\,
      I1 => \a_reg_17616[8]_i_287_n_5\,
      O => \a_reg_17616_reg[8]_i_134_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_135\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_288_n_5\,
      I1 => \a_reg_17616[8]_i_289_n_5\,
      O => \a_reg_17616_reg[8]_i_135_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_136\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_290_n_5\,
      I1 => \a_reg_17616[8]_i_291_n_5\,
      O => \a_reg_17616_reg[8]_i_136_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_137\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_292_n_5\,
      I1 => \a_reg_17616[8]_i_293_n_5\,
      O => \a_reg_17616_reg[8]_i_137_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_138\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_294_n_5\,
      I1 => \a_reg_17616[8]_i_295_n_5\,
      O => \a_reg_17616_reg[8]_i_138_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_139\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_296_n_5\,
      I1 => \a_reg_17616[8]_i_297_n_5\,
      O => \a_reg_17616_reg[8]_i_139_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_140\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_298_n_5\,
      I1 => \a_reg_17616[8]_i_299_n_5\,
      O => \a_reg_17616_reg[8]_i_140_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_141\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_300_n_5\,
      I1 => \a_reg_17616[8]_i_301_n_5\,
      O => \a_reg_17616_reg[8]_i_141_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_142\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_302_n_5\,
      I1 => \a_reg_17616[8]_i_303_n_5\,
      O => \a_reg_17616_reg[8]_i_142_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_143\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_304_n_5\,
      I1 => \a_reg_17616[8]_i_305_n_5\,
      O => \a_reg_17616_reg[8]_i_143_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_144\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_306_n_5\,
      I1 => \a_reg_17616[8]_i_307_n_5\,
      O => \a_reg_17616_reg[8]_i_144_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_145\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_308_n_5\,
      I1 => \a_reg_17616[8]_i_309_n_5\,
      O => \a_reg_17616_reg[8]_i_145_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_146\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_310_n_5\,
      I1 => \a_reg_17616[8]_i_311_n_5\,
      O => \a_reg_17616_reg[8]_i_146_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_147\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_312_n_5\,
      I1 => \a_reg_17616[8]_i_313_n_5\,
      O => \a_reg_17616_reg[8]_i_147_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_148\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_314_n_5\,
      I1 => \a_reg_17616[8]_i_315_n_5\,
      O => \a_reg_17616_reg[8]_i_148_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_149\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_316_n_5\,
      I1 => \a_reg_17616[8]_i_317_n_5\,
      O => \a_reg_17616_reg[8]_i_149_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_150\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_318_n_5\,
      I1 => \a_reg_17616[8]_i_319_n_5\,
      O => \a_reg_17616_reg[8]_i_150_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_151\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_320_n_5\,
      I1 => \a_reg_17616[8]_i_321_n_5\,
      O => \a_reg_17616_reg[8]_i_151_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_152\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_322_n_5\,
      I1 => \a_reg_17616[8]_i_323_n_5\,
      O => \a_reg_17616_reg[8]_i_152_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_153\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_324_n_5\,
      I1 => \a_reg_17616[8]_i_325_n_5\,
      O => \a_reg_17616_reg[8]_i_153_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_154\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_326_n_5\,
      I1 => \a_reg_17616[8]_i_327_n_5\,
      O => \a_reg_17616_reg[8]_i_154_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_155\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_328_n_5\,
      I1 => \a_reg_17616[8]_i_329_n_5\,
      O => \a_reg_17616_reg[8]_i_155_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_156\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_330_n_5\,
      I1 => \a_reg_17616[8]_i_331_n_5\,
      O => \a_reg_17616_reg[8]_i_156_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_157\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_332_n_5\,
      I1 => \a_reg_17616[8]_i_333_n_5\,
      O => \a_reg_17616_reg[8]_i_157_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_158\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_334_n_5\,
      I1 => \a_reg_17616[8]_i_335_n_5\,
      O => \a_reg_17616_reg[8]_i_158_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_159\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_336_n_5\,
      I1 => \a_reg_17616[8]_i_337_n_5\,
      O => \a_reg_17616_reg[8]_i_159_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_160\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_338_n_5\,
      I1 => \a_reg_17616[8]_i_339_n_5\,
      O => \a_reg_17616_reg[8]_i_160_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_161\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_340_n_5\,
      I1 => \a_reg_17616[8]_i_341_n_5\,
      O => \a_reg_17616_reg[8]_i_161_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_162\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_342_n_5\,
      I1 => \a_reg_17616[8]_i_343_n_5\,
      O => \a_reg_17616_reg[8]_i_162_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_163\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_344_n_5\,
      I1 => \a_reg_17616[8]_i_345_n_5\,
      O => \a_reg_17616_reg[8]_i_163_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_164\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_346_n_5\,
      I1 => \a_reg_17616[8]_i_347_n_5\,
      O => \a_reg_17616_reg[8]_i_164_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_165\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_348_n_5\,
      I1 => \a_reg_17616[8]_i_349_n_5\,
      O => \a_reg_17616_reg[8]_i_165_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_166\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_350_n_5\,
      I1 => \a_reg_17616[8]_i_351_n_5\,
      O => \a_reg_17616_reg[8]_i_166_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_167\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_352_n_5\,
      I1 => \a_reg_17616[8]_i_353_n_5\,
      O => \a_reg_17616_reg[8]_i_167_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_168\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_354_n_5\,
      I1 => \a_reg_17616[8]_i_355_n_5\,
      O => \a_reg_17616_reg[8]_i_168_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_169\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_356_n_5\,
      I1 => \a_reg_17616[8]_i_357_n_5\,
      O => \a_reg_17616_reg[8]_i_169_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_170\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_358_n_5\,
      I1 => \a_reg_17616[8]_i_359_n_5\,
      O => \a_reg_17616_reg[8]_i_170_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_171\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_360_n_5\,
      I1 => \a_reg_17616[8]_i_361_n_5\,
      O => \a_reg_17616_reg[8]_i_171_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_172\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_362_n_5\,
      I1 => \a_reg_17616[8]_i_363_n_5\,
      O => \a_reg_17616_reg[8]_i_172_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_173\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_364_n_5\,
      I1 => \a_reg_17616[8]_i_365_n_5\,
      O => \a_reg_17616_reg[8]_i_173_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_6_n_5\,
      I1 => \a_reg_17616_reg[8]_i_7_n_5\,
      O => \a_reg_17616_reg[8]_i_2_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_8_n_5\,
      I1 => \a_reg_17616_reg[8]_i_9_n_5\,
      O => \a_reg_17616_reg[8]_i_3_n_5\,
      S => DI(0)
    );
\a_reg_17616_reg[8]_i_30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_78_n_5\,
      I1 => \a_reg_17616_reg[8]_i_79_n_5\,
      O => \a_reg_17616_reg[8]_i_30_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_80_n_5\,
      I1 => \a_reg_17616_reg[8]_i_81_n_5\,
      O => \a_reg_17616_reg[8]_i_31_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_82_n_5\,
      I1 => \a_reg_17616_reg[8]_i_83_n_5\,
      O => \a_reg_17616_reg[8]_i_32_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_84_n_5\,
      I1 => \a_reg_17616_reg[8]_i_85_n_5\,
      O => \a_reg_17616_reg[8]_i_33_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_34\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_86_n_5\,
      I1 => \a_reg_17616_reg[8]_i_87_n_5\,
      O => \a_reg_17616_reg[8]_i_34_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_35\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_88_n_5\,
      I1 => \a_reg_17616_reg[8]_i_89_n_5\,
      O => \a_reg_17616_reg[8]_i_35_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_36\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_90_n_5\,
      I1 => \a_reg_17616_reg[8]_i_91_n_5\,
      O => \a_reg_17616_reg[8]_i_36_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_92_n_5\,
      I1 => \a_reg_17616_reg[8]_i_93_n_5\,
      O => \a_reg_17616_reg[8]_i_37_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_38\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_94_n_5\,
      I1 => \a_reg_17616_reg[8]_i_95_n_5\,
      O => \a_reg_17616_reg[8]_i_38_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_39\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_96_n_5\,
      I1 => \a_reg_17616_reg[8]_i_97_n_5\,
      O => \a_reg_17616_reg[8]_i_39_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_10_n_5\,
      I1 => \a_reg_17616_reg[8]_i_11_n_5\,
      O => \a_reg_17616_reg[8]_i_4_n_5\,
      S => DI(0)
    );
\a_reg_17616_reg[8]_i_40\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_98_n_5\,
      I1 => \a_reg_17616_reg[8]_i_99_n_5\,
      O => \a_reg_17616_reg[8]_i_40_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_41\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_100_n_5\,
      I1 => \a_reg_17616_reg[8]_i_101_n_5\,
      O => \a_reg_17616_reg[8]_i_41_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_42\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_102_n_5\,
      I1 => \a_reg_17616_reg[8]_i_103_n_5\,
      O => \a_reg_17616_reg[8]_i_42_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_43\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_104_n_5\,
      I1 => \a_reg_17616_reg[8]_i_105_n_5\,
      O => \a_reg_17616_reg[8]_i_43_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_44\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_106_n_5\,
      I1 => \a_reg_17616_reg[8]_i_107_n_5\,
      O => \a_reg_17616_reg[8]_i_44_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_45\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_108_n_5\,
      I1 => \a_reg_17616_reg[8]_i_109_n_5\,
      O => \a_reg_17616_reg[8]_i_45_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_46\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_110_n_5\,
      I1 => \a_reg_17616_reg[8]_i_111_n_5\,
      O => \a_reg_17616_reg[8]_i_46_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_47\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_112_n_5\,
      I1 => \a_reg_17616_reg[8]_i_113_n_5\,
      O => \a_reg_17616_reg[8]_i_47_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_48\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_114_n_5\,
      I1 => \a_reg_17616_reg[8]_i_115_n_5\,
      O => \a_reg_17616_reg[8]_i_48_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_49\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_116_n_5\,
      I1 => \a_reg_17616_reg[8]_i_117_n_5\,
      O => \a_reg_17616_reg[8]_i_49_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_12_n_5\,
      I1 => \a_reg_17616_reg[8]_i_13_n_5\,
      O => \a_reg_17616_reg[8]_i_5_n_5\,
      S => DI(0)
    );
\a_reg_17616_reg[8]_i_50\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_118_n_5\,
      I1 => \a_reg_17616_reg[8]_i_119_n_5\,
      O => \a_reg_17616_reg[8]_i_50_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_51\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_120_n_5\,
      I1 => \a_reg_17616_reg[8]_i_121_n_5\,
      O => \a_reg_17616_reg[8]_i_51_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_52\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_122_n_5\,
      I1 => \a_reg_17616_reg[8]_i_123_n_5\,
      O => \a_reg_17616_reg[8]_i_52_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_53\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_124_n_5\,
      I1 => \a_reg_17616_reg[8]_i_125_n_5\,
      O => \a_reg_17616_reg[8]_i_53_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_54\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_126_n_5\,
      I1 => \a_reg_17616_reg[8]_i_127_n_5\,
      O => \a_reg_17616_reg[8]_i_54_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_55\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_128_n_5\,
      I1 => \a_reg_17616_reg[8]_i_129_n_5\,
      O => \a_reg_17616_reg[8]_i_55_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_56\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_130_n_5\,
      I1 => \a_reg_17616_reg[8]_i_131_n_5\,
      O => \a_reg_17616_reg[8]_i_56_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_57\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_132_n_5\,
      I1 => \a_reg_17616_reg[8]_i_133_n_5\,
      O => \a_reg_17616_reg[8]_i_57_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_58\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_134_n_5\,
      I1 => \a_reg_17616_reg[8]_i_135_n_5\,
      O => \a_reg_17616_reg[8]_i_58_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_59\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_136_n_5\,
      I1 => \a_reg_17616_reg[8]_i_137_n_5\,
      O => \a_reg_17616_reg[8]_i_59_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_14_n_5\,
      I1 => \a_reg_17616[8]_i_15_n_5\,
      O => \a_reg_17616_reg[8]_i_6_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_60\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_138_n_5\,
      I1 => \a_reg_17616_reg[8]_i_139_n_5\,
      O => \a_reg_17616_reg[8]_i_60_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_61\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_140_n_5\,
      I1 => \a_reg_17616_reg[8]_i_141_n_5\,
      O => \a_reg_17616_reg[8]_i_61_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_62\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_142_n_5\,
      I1 => \a_reg_17616_reg[8]_i_143_n_5\,
      O => \a_reg_17616_reg[8]_i_62_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_63\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_144_n_5\,
      I1 => \a_reg_17616_reg[8]_i_145_n_5\,
      O => \a_reg_17616_reg[8]_i_63_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_64\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_146_n_5\,
      I1 => \a_reg_17616_reg[8]_i_147_n_5\,
      O => \a_reg_17616_reg[8]_i_64_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_65\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_148_n_5\,
      I1 => \a_reg_17616_reg[8]_i_149_n_5\,
      O => \a_reg_17616_reg[8]_i_65_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_66\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_150_n_5\,
      I1 => \a_reg_17616_reg[8]_i_151_n_5\,
      O => \a_reg_17616_reg[8]_i_66_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_67\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_152_n_5\,
      I1 => \a_reg_17616_reg[8]_i_153_n_5\,
      O => \a_reg_17616_reg[8]_i_67_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_68\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_154_n_5\,
      I1 => \a_reg_17616_reg[8]_i_155_n_5\,
      O => \a_reg_17616_reg[8]_i_68_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_69\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_156_n_5\,
      I1 => \a_reg_17616_reg[8]_i_157_n_5\,
      O => \a_reg_17616_reg[8]_i_69_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_16_n_5\,
      I1 => \a_reg_17616[8]_i_17_n_5\,
      O => \a_reg_17616_reg[8]_i_7_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_70\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_158_n_5\,
      I1 => \a_reg_17616_reg[8]_i_159_n_5\,
      O => \a_reg_17616_reg[8]_i_70_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_71\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_160_n_5\,
      I1 => \a_reg_17616_reg[8]_i_161_n_5\,
      O => \a_reg_17616_reg[8]_i_71_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_72\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_162_n_5\,
      I1 => \a_reg_17616_reg[8]_i_163_n_5\,
      O => \a_reg_17616_reg[8]_i_72_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_73\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_164_n_5\,
      I1 => \a_reg_17616_reg[8]_i_165_n_5\,
      O => \a_reg_17616_reg[8]_i_73_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_74\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_166_n_5\,
      I1 => \a_reg_17616_reg[8]_i_167_n_5\,
      O => \a_reg_17616_reg[8]_i_74_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_75\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_168_n_5\,
      I1 => \a_reg_17616_reg[8]_i_169_n_5\,
      O => \a_reg_17616_reg[8]_i_75_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_76\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_170_n_5\,
      I1 => \a_reg_17616_reg[8]_i_171_n_5\,
      O => \a_reg_17616_reg[8]_i_76_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_77\: unisim.vcomponents.MUXF8
     port map (
      I0 => \a_reg_17616_reg[8]_i_172_n_5\,
      I1 => \a_reg_17616_reg[8]_i_173_n_5\,
      O => \a_reg_17616_reg[8]_i_77_n_5\,
      S => \a_reg_17616_reg[8]_0\
    );
\a_reg_17616_reg[8]_i_78\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_174_n_5\,
      I1 => \a_reg_17616[8]_i_175_n_5\,
      O => \a_reg_17616_reg[8]_i_78_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_79\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_176_n_5\,
      I1 => \a_reg_17616[8]_i_177_n_5\,
      O => \a_reg_17616_reg[8]_i_79_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_18_n_5\,
      I1 => \a_reg_17616[8]_i_19_n_5\,
      O => \a_reg_17616_reg[8]_i_8_n_5\,
      S => \a_reg_17616_reg[8]_i_3_0\
    );
\a_reg_17616_reg[8]_i_80\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_178_n_5\,
      I1 => \a_reg_17616[8]_i_179_n_5\,
      O => \a_reg_17616_reg[8]_i_80_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_81\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_180_n_5\,
      I1 => \a_reg_17616[8]_i_181_n_5\,
      O => \a_reg_17616_reg[8]_i_81_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_82\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_182_n_5\,
      I1 => \a_reg_17616[8]_i_183_n_5\,
      O => \a_reg_17616_reg[8]_i_82_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_83\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_184_n_5\,
      I1 => \a_reg_17616[8]_i_185_n_5\,
      O => \a_reg_17616_reg[8]_i_83_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_84\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_186_n_5\,
      I1 => \a_reg_17616[8]_i_187_n_5\,
      O => \a_reg_17616_reg[8]_i_84_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_85\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_188_n_5\,
      I1 => \a_reg_17616[8]_i_189_n_5\,
      O => \a_reg_17616_reg[8]_i_85_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_86\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_190_n_5\,
      I1 => \a_reg_17616[8]_i_191_n_5\,
      O => \a_reg_17616_reg[8]_i_86_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_87\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_192_n_5\,
      I1 => \a_reg_17616[8]_i_193_n_5\,
      O => \a_reg_17616_reg[8]_i_87_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_88\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_194_n_5\,
      I1 => \a_reg_17616[8]_i_195_n_5\,
      O => \a_reg_17616_reg[8]_i_88_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_89\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_196_n_5\,
      I1 => \a_reg_17616[8]_i_197_n_5\,
      O => \a_reg_17616_reg[8]_i_89_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_20_n_5\,
      I1 => \a_reg_17616[8]_i_21_n_5\,
      O => \a_reg_17616_reg[8]_i_9_n_5\,
      S => \a_reg_17616_reg[8]_i_3_0\
    );
\a_reg_17616_reg[8]_i_90\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_198_n_5\,
      I1 => \a_reg_17616[8]_i_199_n_5\,
      O => \a_reg_17616_reg[8]_i_90_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_91\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_200_n_5\,
      I1 => \a_reg_17616[8]_i_201_n_5\,
      O => \a_reg_17616_reg[8]_i_91_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_92\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_202_n_5\,
      I1 => \a_reg_17616[8]_i_203_n_5\,
      O => \a_reg_17616_reg[8]_i_92_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_93\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_204_n_5\,
      I1 => \a_reg_17616[8]_i_205_n_5\,
      O => \a_reg_17616_reg[8]_i_93_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_94\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_206_n_5\,
      I1 => \a_reg_17616[8]_i_207_n_5\,
      O => \a_reg_17616_reg[8]_i_94_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_95\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_208_n_5\,
      I1 => \a_reg_17616[8]_i_209_n_5\,
      O => \a_reg_17616_reg[8]_i_95_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_96\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_210_n_5\,
      I1 => \a_reg_17616[8]_i_211_n_5\,
      O => \a_reg_17616_reg[8]_i_96_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_97\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_212_n_5\,
      I1 => \a_reg_17616[8]_i_213_n_5\,
      O => \a_reg_17616_reg[8]_i_97_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_98\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_214_n_5\,
      I1 => \a_reg_17616[8]_i_215_n_5\,
      O => \a_reg_17616_reg[8]_i_98_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
\a_reg_17616_reg[8]_i_99\: unisim.vcomponents.MUXF7
     port map (
      I0 => \a_reg_17616[8]_i_216_n_5\,
      I1 => \a_reg_17616[8]_i_217_n_5\,
      O => \a_reg_17616_reg[8]_i_99_n_5\,
      S => \a_reg_17616_reg[8]_i_2_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => \^ap_enable_reg_pp0_iter1\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_14
     port map (
      D(9 downto 0) => ap_sig_allocacmp_i_4(9 downto 0),
      Q(0) => Q(0),
      add_ln101_fu_11848_p2(8 downto 1) => add_ln101_fu_11848_p2(9 downto 2),
      add_ln101_fu_11848_p2(0) => add_ln101_fu_11848_p2(0),
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[3]\(1 downto 0) => \ap_CS_fsm_reg[3]\(1 downto 0),
      ap_clk => ap_clk,
      ap_loop_init_int_reg_0 => \^ap_enable_reg_pp0_iter1\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => flow_control_loop_pipe_sequential_init_U_n_5,
      grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg_reg(1 downto 0) => D(1 downto 0),
      \i_4_reg_23656_reg[0]\ => \i_fu_3188_reg_n_5_[0]\,
      i_fu_3188 => i_fu_3188,
      \i_fu_3188_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_29,
      \i_fu_3188_reg[4]\ => \i_fu_3188_reg_n_5_[2]\,
      \i_fu_3188_reg[4]_0\ => \i_fu_3188_reg_n_5_[3]\,
      \i_fu_3188_reg[4]_1\ => \i_fu_3188_reg_n_5_[1]\,
      \i_fu_3188_reg[8]\ => \i_fu_3188_reg_n_5_[5]\,
      \i_fu_3188_reg[8]_0\ => \i_fu_3188_reg_n_5_[6]\,
      \i_fu_3188_reg[8]_1\ => \i_fu_3188_reg_n_5_[7]\,
      \i_fu_3188_reg[9]\ => \i_fu_3188_reg_n_5_[4]\,
      \i_fu_3188_reg[9]_0\ => \i_fu_3188_reg_n_5_[8]\,
      \i_fu_3188_reg[9]_1\ => \i_fu_3188_reg_n_5_[9]\,
      \i_fu_3188_reg[9]_2\ => \i_fu_3188[9]_i_5_n_5\
    );
\i_4_reg_23656_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ap_sig_allocacmp_i_4(0),
      Q => i_4_reg_23656(0),
      R => '0'
    );
\i_4_reg_23656_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ap_sig_allocacmp_i_4(1),
      Q => i_4_reg_23656(1),
      R => '0'
    );
\i_4_reg_23656_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ap_sig_allocacmp_i_4(2),
      Q => i_4_reg_23656(2),
      R => '0'
    );
\i_4_reg_23656_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ap_sig_allocacmp_i_4(3),
      Q => i_4_reg_23656(3),
      R => '0'
    );
\i_4_reg_23656_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ap_sig_allocacmp_i_4(4),
      Q => i_4_reg_23656(4),
      R => '0'
    );
\i_4_reg_23656_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ap_sig_allocacmp_i_4(5),
      Q => i_4_reg_23656(5),
      R => '0'
    );
\i_4_reg_23656_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ap_sig_allocacmp_i_4(6),
      Q => i_4_reg_23656(6),
      R => '0'
    );
\i_4_reg_23656_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ap_sig_allocacmp_i_4(7),
      Q => i_4_reg_23656(7),
      R => '0'
    );
\i_4_reg_23656_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ap_sig_allocacmp_i_4(8),
      Q => i_4_reg_23656(8),
      R => '0'
    );
\i_4_reg_23656_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ap_sig_allocacmp_i_4(9),
      Q => i_4_reg_23656(9),
      R => '0'
    );
\i_fu_3188[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \i_fu_3188_reg_n_5_[7]\,
      I1 => \i_fu_3188_reg_n_5_[6]\,
      I2 => \i_fu_3188_reg_n_5_[5]\,
      O => \i_fu_3188[9]_i_5_n_5\
    );
\i_fu_3188_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_3188,
      D => add_ln101_fu_11848_p2(0),
      Q => \i_fu_3188_reg_n_5_[0]\,
      R => '0'
    );
\i_fu_3188_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_3188,
      D => flow_control_loop_pipe_sequential_init_U_n_29,
      Q => \i_fu_3188_reg_n_5_[1]\,
      R => '0'
    );
\i_fu_3188_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_3188,
      D => add_ln101_fu_11848_p2(2),
      Q => \i_fu_3188_reg_n_5_[2]\,
      R => '0'
    );
\i_fu_3188_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_3188,
      D => add_ln101_fu_11848_p2(3),
      Q => \i_fu_3188_reg_n_5_[3]\,
      R => '0'
    );
\i_fu_3188_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_3188,
      D => add_ln101_fu_11848_p2(4),
      Q => \i_fu_3188_reg_n_5_[4]\,
      R => '0'
    );
\i_fu_3188_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_3188,
      D => add_ln101_fu_11848_p2(5),
      Q => \i_fu_3188_reg_n_5_[5]\,
      R => '0'
    );
\i_fu_3188_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_3188,
      D => add_ln101_fu_11848_p2(6),
      Q => \i_fu_3188_reg_n_5_[6]\,
      R => '0'
    );
\i_fu_3188_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_3188,
      D => add_ln101_fu_11848_p2(7),
      Q => \i_fu_3188_reg_n_5_[7]\,
      R => '0'
    );
\i_fu_3188_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_3188,
      D => add_ln101_fu_11848_p2(8),
      Q => \i_fu_3188_reg_n_5_[8]\,
      R => '0'
    );
\i_fu_3188_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_3188,
      D => add_ln101_fu_11848_p2(9),
      Q => \i_fu_3188_reg_n_5_[9]\,
      R => '0'
    );
\shl_i_i_i_i6381001_fu_4424[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381049_fu_4520[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381001_out(8),
      O => \shl_i_i_i_i6381001_fu_4424[8]_i_1_n_5\
    );
\shl_i_i_i_i6381001_fu_4424_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381001_fu_4424[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381001_out(8),
      R => '0'
    );
\shl_i_i_i_i6381003_fu_4428[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381051_fu_4524[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381003_out(8),
      O => \shl_i_i_i_i6381003_fu_4428[8]_i_1_n_5\
    );
\shl_i_i_i_i6381003_fu_4428_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381003_fu_4428[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381003_out(8),
      R => '0'
    );
\shl_i_i_i_i6381005_fu_4432[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381053_fu_4528[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381005_out(8),
      O => \shl_i_i_i_i6381005_fu_4432[8]_i_1_n_5\
    );
\shl_i_i_i_i6381005_fu_4432_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381005_fu_4432[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381005_out(8),
      R => '0'
    );
\shl_i_i_i_i6381007_fu_4436[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381047_fu_4516[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381007_out(8),
      O => \shl_i_i_i_i6381007_fu_4436[8]_i_1_n_5\
    );
\shl_i_i_i_i6381007_fu_4436_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381007_fu_4436[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381007_out(8),
      R => '0'
    );
\shl_i_i_i_i6381009_fu_4440[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381049_fu_4520[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381009_out(8),
      O => \shl_i_i_i_i6381009_fu_4440[8]_i_1_n_5\
    );
\shl_i_i_i_i6381009_fu_4440_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381009_fu_4440[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381009_out(8),
      R => '0'
    );
\shl_i_i_i_i6381011_fu_4444[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381051_fu_4524[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381011_out(8),
      O => \shl_i_i_i_i6381011_fu_4444[8]_i_1_n_5\
    );
\shl_i_i_i_i6381011_fu_4444_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381011_fu_4444[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381011_out(8),
      R => '0'
    );
\shl_i_i_i_i6381013_fu_4448[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381053_fu_4528[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381013_out(8),
      O => \shl_i_i_i_i6381013_fu_4448[8]_i_1_n_5\
    );
\shl_i_i_i_i6381013_fu_4448_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381013_fu_4448[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381013_out(8),
      R => '0'
    );
\shl_i_i_i_i6381015_fu_4452[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381047_fu_4516[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381015_out(8),
      O => \shl_i_i_i_i6381015_fu_4452[8]_i_1_n_5\
    );
\shl_i_i_i_i6381015_fu_4452_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381015_fu_4452[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381015_out(8),
      R => '0'
    );
\shl_i_i_i_i6381017_fu_4456[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381049_fu_4520[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381017_out(8),
      O => \shl_i_i_i_i6381017_fu_4456[8]_i_1_n_5\
    );
\shl_i_i_i_i6381017_fu_4456_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381017_fu_4456[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381017_out(8),
      R => '0'
    );
\shl_i_i_i_i6381019_fu_4460[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381051_fu_4524[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381019_out(8),
      O => \shl_i_i_i_i6381019_fu_4460[8]_i_1_n_5\
    );
\shl_i_i_i_i6381019_fu_4460_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381019_fu_4460[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381019_out(8),
      R => '0'
    );
\shl_i_i_i_i6381021_fu_4464[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381053_fu_4528[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381021_out(8),
      O => \shl_i_i_i_i6381021_fu_4464[8]_i_1_n_5\
    );
\shl_i_i_i_i6381021_fu_4464_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381021_fu_4464[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381021_out(8),
      R => '0'
    );
\shl_i_i_i_i6381023_fu_4468[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381047_fu_4516[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381023_out(8),
      O => \shl_i_i_i_i6381023_fu_4468[8]_i_1_n_5\
    );
\shl_i_i_i_i6381023_fu_4468_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381023_fu_4468[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381023_out(8),
      R => '0'
    );
\shl_i_i_i_i6381025_fu_4472[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381049_fu_4520[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381025_out(8),
      O => \shl_i_i_i_i6381025_fu_4472[8]_i_1_n_5\
    );
\shl_i_i_i_i6381025_fu_4472_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381025_fu_4472[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381025_out(8),
      R => '0'
    );
\shl_i_i_i_i6381027_fu_4476[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381051_fu_4524[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381027_out(8),
      O => \shl_i_i_i_i6381027_fu_4476[8]_i_1_n_5\
    );
\shl_i_i_i_i6381027_fu_4476_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381027_fu_4476[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381027_out(8),
      R => '0'
    );
\shl_i_i_i_i6381029_fu_4480[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381053_fu_4528[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381029_out(8),
      O => \shl_i_i_i_i6381029_fu_4480[8]_i_1_n_5\
    );
\shl_i_i_i_i6381029_fu_4480_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381029_fu_4480[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381029_out(8),
      R => '0'
    );
\shl_i_i_i_i6381031_fu_4484[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381047_fu_4516[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381031_out(8),
      O => \shl_i_i_i_i6381031_fu_4484[8]_i_1_n_5\
    );
\shl_i_i_i_i6381031_fu_4484_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381031_fu_4484[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381031_out(8),
      R => '0'
    );
\shl_i_i_i_i6381033_fu_4488[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381049_fu_4520[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381033_out(8),
      O => \shl_i_i_i_i6381033_fu_4488[8]_i_1_n_5\
    );
\shl_i_i_i_i6381033_fu_4488_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381033_fu_4488[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381033_out(8),
      R => '0'
    );
\shl_i_i_i_i6381035_fu_4492[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381051_fu_4524[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381035_out(8),
      O => \shl_i_i_i_i6381035_fu_4492[8]_i_1_n_5\
    );
\shl_i_i_i_i6381035_fu_4492_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381035_fu_4492[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381035_out(8),
      R => '0'
    );
\shl_i_i_i_i6381037_fu_4496[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381053_fu_4528[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381037_out(8),
      O => \shl_i_i_i_i6381037_fu_4496[8]_i_1_n_5\
    );
\shl_i_i_i_i6381037_fu_4496_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381037_fu_4496[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381037_out(8),
      R => '0'
    );
\shl_i_i_i_i6381039_fu_4500[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381047_fu_4516[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381039_out(8),
      O => \shl_i_i_i_i6381039_fu_4500[8]_i_1_n_5\
    );
\shl_i_i_i_i6381039_fu_4500_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381039_fu_4500[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381039_out(8),
      R => '0'
    );
\shl_i_i_i_i6381041_fu_4504[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381049_fu_4520[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381041_out(8),
      O => \shl_i_i_i_i6381041_fu_4504[8]_i_1_n_5\
    );
\shl_i_i_i_i6381041_fu_4504_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381041_fu_4504[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381041_out(8),
      R => '0'
    );
\shl_i_i_i_i6381043_fu_4508[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381051_fu_4524[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381043_out(8),
      O => \shl_i_i_i_i6381043_fu_4508[8]_i_1_n_5\
    );
\shl_i_i_i_i6381043_fu_4508_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381043_fu_4508[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381043_out(8),
      R => '0'
    );
\shl_i_i_i_i6381045_fu_4512[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381053_fu_4528[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381045_out(8),
      O => \shl_i_i_i_i6381045_fu_4512[8]_i_1_n_5\
    );
\shl_i_i_i_i6381045_fu_4512_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381045_fu_4512[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381045_out(8),
      R => '0'
    );
\shl_i_i_i_i6381047_fu_4516[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381047_fu_4516[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381047_out(8),
      O => \shl_i_i_i_i6381047_fu_4516[8]_i_1_n_5\
    );
\shl_i_i_i_i6381047_fu_4516[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => i_4_reg_23656(0),
      I1 => i_4_reg_23656(9),
      I2 => i_4_reg_23656(6),
      I3 => i_4_reg_23656(7),
      I4 => \shl_i_i_i_i6381951_fu_6324[8]_i_3_n_5\,
      O => \shl_i_i_i_i6381047_fu_4516[8]_i_2_n_5\
    );
\shl_i_i_i_i6381047_fu_4516_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381047_fu_4516[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381047_out(8),
      R => '0'
    );
\shl_i_i_i_i6381049_fu_4520[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381049_fu_4520[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381049_out(8),
      O => \shl_i_i_i_i6381049_fu_4520[8]_i_1_n_5\
    );
\shl_i_i_i_i6381049_fu_4520[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => i_4_reg_23656(0),
      I1 => i_4_reg_23656(9),
      I2 => i_4_reg_23656(6),
      I3 => i_4_reg_23656(7),
      I4 => \shl_i_i_i_i6381951_fu_6324[8]_i_3_n_5\,
      O => \shl_i_i_i_i6381049_fu_4520[8]_i_2_n_5\
    );
\shl_i_i_i_i6381049_fu_4520_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381049_fu_4520[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381049_out(8),
      R => '0'
    );
\shl_i_i_i_i6381051_fu_4524[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381051_fu_4524[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381051_out(8),
      O => \shl_i_i_i_i6381051_fu_4524[8]_i_1_n_5\
    );
\shl_i_i_i_i6381051_fu_4524[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => i_4_reg_23656(0),
      I1 => i_4_reg_23656(9),
      I2 => i_4_reg_23656(6),
      I3 => i_4_reg_23656(7),
      I4 => \shl_i_i_i_i6381437_fu_5296[8]_i_3_n_5\,
      O => \shl_i_i_i_i6381051_fu_4524[8]_i_2_n_5\
    );
\shl_i_i_i_i6381051_fu_4524_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381051_fu_4524[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381051_out(8),
      R => '0'
    );
\shl_i_i_i_i6381053_fu_4528[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381053_fu_4528[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381053_out(8),
      O => \shl_i_i_i_i6381053_fu_4528[8]_i_1_n_5\
    );
\shl_i_i_i_i6381053_fu_4528[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => i_4_reg_23656(0),
      I1 => i_4_reg_23656(9),
      I2 => i_4_reg_23656(6),
      I3 => i_4_reg_23656(7),
      I4 => \shl_i_i_i_i6381437_fu_5296[8]_i_3_n_5\,
      O => \shl_i_i_i_i6381053_fu_4528[8]_i_2_n_5\
    );
\shl_i_i_i_i6381053_fu_4528_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381053_fu_4528[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381053_out(8),
      R => '0'
    );
\shl_i_i_i_i6381055_fu_4532[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381175_fu_4772[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381055_out(8),
      O => \shl_i_i_i_i6381055_fu_4532[8]_i_1_n_5\
    );
\shl_i_i_i_i6381055_fu_4532_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381055_fu_4532[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381055_out(8),
      R => '0'
    );
\shl_i_i_i_i6381057_fu_4536[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381177_fu_4776[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381057_out(8),
      O => \shl_i_i_i_i6381057_fu_4536[8]_i_1_n_5\
    );
\shl_i_i_i_i6381057_fu_4536_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381057_fu_4536[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381057_out(8),
      R => '0'
    );
\shl_i_i_i_i6381059_fu_4540[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381179_fu_4780[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381059_out(8),
      O => \shl_i_i_i_i6381059_fu_4540[8]_i_1_n_5\
    );
\shl_i_i_i_i6381059_fu_4540_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381059_fu_4540[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381059_out(8),
      R => '0'
    );
\shl_i_i_i_i6381061_fu_4544[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381181_fu_4784[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381061_out(8),
      O => \shl_i_i_i_i6381061_fu_4544[8]_i_1_n_5\
    );
\shl_i_i_i_i6381061_fu_4544_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381061_fu_4544[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381061_out(8),
      R => '0'
    );
\shl_i_i_i_i6381063_fu_4548[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381175_fu_4772[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381063_out(8),
      O => \shl_i_i_i_i6381063_fu_4548[8]_i_1_n_5\
    );
\shl_i_i_i_i6381063_fu_4548_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381063_fu_4548[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381063_out(8),
      R => '0'
    );
\shl_i_i_i_i6381065_fu_4552[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381177_fu_4776[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381065_out(8),
      O => \shl_i_i_i_i6381065_fu_4552[8]_i_1_n_5\
    );
\shl_i_i_i_i6381065_fu_4552_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381065_fu_4552[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381065_out(8),
      R => '0'
    );
\shl_i_i_i_i6381067_fu_4556[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381179_fu_4780[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381067_out(8),
      O => \shl_i_i_i_i6381067_fu_4556[8]_i_1_n_5\
    );
\shl_i_i_i_i6381067_fu_4556_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381067_fu_4556[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381067_out(8),
      R => '0'
    );
\shl_i_i_i_i6381069_fu_4560[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381181_fu_4784[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381069_out(8),
      O => \shl_i_i_i_i6381069_fu_4560[8]_i_1_n_5\
    );
\shl_i_i_i_i6381069_fu_4560_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381069_fu_4560[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381069_out(8),
      R => '0'
    );
\shl_i_i_i_i6381071_fu_4564[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381175_fu_4772[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381071_out(8),
      O => \shl_i_i_i_i6381071_fu_4564[8]_i_1_n_5\
    );
\shl_i_i_i_i6381071_fu_4564_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381071_fu_4564[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381071_out(8),
      R => '0'
    );
\shl_i_i_i_i6381073_fu_4568[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381177_fu_4776[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381073_out(8),
      O => \shl_i_i_i_i6381073_fu_4568[8]_i_1_n_5\
    );
\shl_i_i_i_i6381073_fu_4568_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381073_fu_4568[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381073_out(8),
      R => '0'
    );
\shl_i_i_i_i6381075_fu_4572[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381179_fu_4780[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381075_out(8),
      O => \shl_i_i_i_i6381075_fu_4572[8]_i_1_n_5\
    );
\shl_i_i_i_i6381075_fu_4572_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381075_fu_4572[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381075_out(8),
      R => '0'
    );
\shl_i_i_i_i6381077_fu_4576[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381181_fu_4784[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381077_out(8),
      O => \shl_i_i_i_i6381077_fu_4576[8]_i_1_n_5\
    );
\shl_i_i_i_i6381077_fu_4576_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381077_fu_4576[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381077_out(8),
      R => '0'
    );
\shl_i_i_i_i6381079_fu_4580[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381175_fu_4772[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381079_out(8),
      O => \shl_i_i_i_i6381079_fu_4580[8]_i_1_n_5\
    );
\shl_i_i_i_i6381079_fu_4580_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381079_fu_4580[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381079_out(8),
      R => '0'
    );
\shl_i_i_i_i6381081_fu_4584[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381177_fu_4776[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381081_out(8),
      O => \shl_i_i_i_i6381081_fu_4584[8]_i_1_n_5\
    );
\shl_i_i_i_i6381081_fu_4584_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381081_fu_4584[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381081_out(8),
      R => '0'
    );
\shl_i_i_i_i6381083_fu_4588[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381179_fu_4780[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381083_out(8),
      O => \shl_i_i_i_i6381083_fu_4588[8]_i_1_n_5\
    );
\shl_i_i_i_i6381083_fu_4588_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381083_fu_4588[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381083_out(8),
      R => '0'
    );
\shl_i_i_i_i6381085_fu_4592[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381181_fu_4784[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381085_out(8),
      O => \shl_i_i_i_i6381085_fu_4592[8]_i_1_n_5\
    );
\shl_i_i_i_i6381085_fu_4592_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381085_fu_4592[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381085_out(8),
      R => '0'
    );
\shl_i_i_i_i6381087_fu_4596[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381175_fu_4772[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381087_out(8),
      O => \shl_i_i_i_i6381087_fu_4596[8]_i_1_n_5\
    );
\shl_i_i_i_i6381087_fu_4596_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381087_fu_4596[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381087_out(8),
      R => '0'
    );
\shl_i_i_i_i6381089_fu_4600[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381177_fu_4776[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381089_out(8),
      O => \shl_i_i_i_i6381089_fu_4600[8]_i_1_n_5\
    );
\shl_i_i_i_i6381089_fu_4600_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381089_fu_4600[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381089_out(8),
      R => '0'
    );
\shl_i_i_i_i6381091_fu_4604[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381179_fu_4780[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381091_out(8),
      O => \shl_i_i_i_i6381091_fu_4604[8]_i_1_n_5\
    );
\shl_i_i_i_i6381091_fu_4604_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381091_fu_4604[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381091_out(8),
      R => '0'
    );
\shl_i_i_i_i6381093_fu_4608[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381181_fu_4784[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381093_out(8),
      O => \shl_i_i_i_i6381093_fu_4608[8]_i_1_n_5\
    );
\shl_i_i_i_i6381093_fu_4608_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381093_fu_4608[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381093_out(8),
      R => '0'
    );
\shl_i_i_i_i6381095_fu_4612[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381175_fu_4772[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381095_out(8),
      O => \shl_i_i_i_i6381095_fu_4612[8]_i_1_n_5\
    );
\shl_i_i_i_i6381095_fu_4612_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381095_fu_4612[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381095_out(8),
      R => '0'
    );
\shl_i_i_i_i6381097_fu_4616[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381177_fu_4776[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381097_out(8),
      O => \shl_i_i_i_i6381097_fu_4616[8]_i_1_n_5\
    );
\shl_i_i_i_i6381097_fu_4616_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381097_fu_4616[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381097_out(8),
      R => '0'
    );
\shl_i_i_i_i6381099_fu_4620[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381179_fu_4780[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381099_out(8),
      O => \shl_i_i_i_i6381099_fu_4620[8]_i_1_n_5\
    );
\shl_i_i_i_i6381099_fu_4620_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381099_fu_4620[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381099_out(8),
      R => '0'
    );
\shl_i_i_i_i6381101_fu_4624[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381181_fu_4784[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381101_out(8),
      O => \shl_i_i_i_i6381101_fu_4624[8]_i_1_n_5\
    );
\shl_i_i_i_i6381101_fu_4624_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381101_fu_4624[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381101_out(8),
      R => '0'
    );
\shl_i_i_i_i6381103_fu_4628[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381175_fu_4772[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381103_out(8),
      O => \shl_i_i_i_i6381103_fu_4628[8]_i_1_n_5\
    );
\shl_i_i_i_i6381103_fu_4628_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381103_fu_4628[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381103_out(8),
      R => '0'
    );
\shl_i_i_i_i6381105_fu_4632[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381177_fu_4776[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381105_out(8),
      O => \shl_i_i_i_i6381105_fu_4632[8]_i_1_n_5\
    );
\shl_i_i_i_i6381105_fu_4632_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381105_fu_4632[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381105_out(8),
      R => '0'
    );
\shl_i_i_i_i6381107_fu_4636[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381179_fu_4780[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381107_out(8),
      O => \shl_i_i_i_i6381107_fu_4636[8]_i_1_n_5\
    );
\shl_i_i_i_i6381107_fu_4636_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381107_fu_4636[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381107_out(8),
      R => '0'
    );
\shl_i_i_i_i6381109_fu_4640[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381181_fu_4784[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381109_out(8),
      O => \shl_i_i_i_i6381109_fu_4640[8]_i_1_n_5\
    );
\shl_i_i_i_i6381109_fu_4640_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381109_fu_4640[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381109_out(8),
      R => '0'
    );
\shl_i_i_i_i6381111_fu_4644[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381175_fu_4772[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381111_out(8),
      O => \shl_i_i_i_i6381111_fu_4644[8]_i_1_n_5\
    );
\shl_i_i_i_i6381111_fu_4644_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381111_fu_4644[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381111_out(8),
      R => '0'
    );
\shl_i_i_i_i6381113_fu_4648[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381177_fu_4776[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381113_out(8),
      O => \shl_i_i_i_i6381113_fu_4648[8]_i_1_n_5\
    );
\shl_i_i_i_i6381113_fu_4648_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381113_fu_4648[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381113_out(8),
      R => '0'
    );
\shl_i_i_i_i6381115_fu_4652[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381179_fu_4780[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381115_out(8),
      O => \shl_i_i_i_i6381115_fu_4652[8]_i_1_n_5\
    );
\shl_i_i_i_i6381115_fu_4652_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381115_fu_4652[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381115_out(8),
      R => '0'
    );
\shl_i_i_i_i6381117_fu_4656[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381181_fu_4784[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381117_out(8),
      O => \shl_i_i_i_i6381117_fu_4656[8]_i_1_n_5\
    );
\shl_i_i_i_i6381117_fu_4656_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381117_fu_4656[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381117_out(8),
      R => '0'
    );
\shl_i_i_i_i6381119_fu_4660[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381175_fu_4772[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381119_out(8),
      O => \shl_i_i_i_i6381119_fu_4660[8]_i_1_n_5\
    );
\shl_i_i_i_i6381119_fu_4660_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381119_fu_4660[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381119_out(8),
      R => '0'
    );
\shl_i_i_i_i6381121_fu_4664[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381177_fu_4776[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381121_out(8),
      O => \shl_i_i_i_i6381121_fu_4664[8]_i_1_n_5\
    );
\shl_i_i_i_i6381121_fu_4664_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381121_fu_4664[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381121_out(8),
      R => '0'
    );
\shl_i_i_i_i6381123_fu_4668[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381179_fu_4780[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381123_out(8),
      O => \shl_i_i_i_i6381123_fu_4668[8]_i_1_n_5\
    );
\shl_i_i_i_i6381123_fu_4668_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381123_fu_4668[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381123_out(8),
      R => '0'
    );
\shl_i_i_i_i6381125_fu_4672[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381181_fu_4784[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381125_out(8),
      O => \shl_i_i_i_i6381125_fu_4672[8]_i_1_n_5\
    );
\shl_i_i_i_i6381125_fu_4672_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381125_fu_4672[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381125_out(8),
      R => '0'
    );
\shl_i_i_i_i6381127_fu_4676[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381175_fu_4772[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381127_out(8),
      O => \shl_i_i_i_i6381127_fu_4676[8]_i_1_n_5\
    );
\shl_i_i_i_i6381127_fu_4676_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381127_fu_4676[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381127_out(8),
      R => '0'
    );
\shl_i_i_i_i6381129_fu_4680[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381177_fu_4776[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381129_out(8),
      O => \shl_i_i_i_i6381129_fu_4680[8]_i_1_n_5\
    );
\shl_i_i_i_i6381129_fu_4680_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381129_fu_4680[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381129_out(8),
      R => '0'
    );
\shl_i_i_i_i6381131_fu_4684[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381179_fu_4780[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381131_out(8),
      O => \shl_i_i_i_i6381131_fu_4684[8]_i_1_n_5\
    );
\shl_i_i_i_i6381131_fu_4684_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381131_fu_4684[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381131_out(8),
      R => '0'
    );
\shl_i_i_i_i6381133_fu_4688[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381181_fu_4784[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381133_out(8),
      O => \shl_i_i_i_i6381133_fu_4688[8]_i_1_n_5\
    );
\shl_i_i_i_i6381133_fu_4688_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381133_fu_4688[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381133_out(8),
      R => '0'
    );
\shl_i_i_i_i6381135_fu_4692[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381175_fu_4772[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381135_out(8),
      O => \shl_i_i_i_i6381135_fu_4692[8]_i_1_n_5\
    );
\shl_i_i_i_i6381135_fu_4692_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381135_fu_4692[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381135_out(8),
      R => '0'
    );
\shl_i_i_i_i6381137_fu_4696[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381177_fu_4776[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381137_out(8),
      O => \shl_i_i_i_i6381137_fu_4696[8]_i_1_n_5\
    );
\shl_i_i_i_i6381137_fu_4696_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381137_fu_4696[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381137_out(8),
      R => '0'
    );
\shl_i_i_i_i6381139_fu_4700[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381179_fu_4780[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381139_out(8),
      O => \shl_i_i_i_i6381139_fu_4700[8]_i_1_n_5\
    );
\shl_i_i_i_i6381139_fu_4700_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381139_fu_4700[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381139_out(8),
      R => '0'
    );
\shl_i_i_i_i6381141_fu_4704[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381181_fu_4784[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381141_out(8),
      O => \shl_i_i_i_i6381141_fu_4704[8]_i_1_n_5\
    );
\shl_i_i_i_i6381141_fu_4704_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381141_fu_4704[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381141_out(8),
      R => '0'
    );
\shl_i_i_i_i6381143_fu_4708[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381175_fu_4772[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381143_out(8),
      O => \shl_i_i_i_i6381143_fu_4708[8]_i_1_n_5\
    );
\shl_i_i_i_i6381143_fu_4708_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381143_fu_4708[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381143_out(8),
      R => '0'
    );
\shl_i_i_i_i6381145_fu_4712[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381177_fu_4776[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381145_out(8),
      O => \shl_i_i_i_i6381145_fu_4712[8]_i_1_n_5\
    );
\shl_i_i_i_i6381145_fu_4712_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381145_fu_4712[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381145_out(8),
      R => '0'
    );
\shl_i_i_i_i6381147_fu_4716[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381179_fu_4780[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381147_out(8),
      O => \shl_i_i_i_i6381147_fu_4716[8]_i_1_n_5\
    );
\shl_i_i_i_i6381147_fu_4716_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381147_fu_4716[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381147_out(8),
      R => '0'
    );
\shl_i_i_i_i6381149_fu_4720[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381181_fu_4784[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381149_out(8),
      O => \shl_i_i_i_i6381149_fu_4720[8]_i_1_n_5\
    );
\shl_i_i_i_i6381149_fu_4720_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381149_fu_4720[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381149_out(8),
      R => '0'
    );
\shl_i_i_i_i6381151_fu_4724[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381175_fu_4772[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381151_out(8),
      O => \shl_i_i_i_i6381151_fu_4724[8]_i_1_n_5\
    );
\shl_i_i_i_i6381151_fu_4724_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381151_fu_4724[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381151_out(8),
      R => '0'
    );
\shl_i_i_i_i6381153_fu_4728[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381177_fu_4776[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381153_out(8),
      O => \shl_i_i_i_i6381153_fu_4728[8]_i_1_n_5\
    );
\shl_i_i_i_i6381153_fu_4728_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381153_fu_4728[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381153_out(8),
      R => '0'
    );
\shl_i_i_i_i6381155_fu_4732[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381179_fu_4780[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381155_out(8),
      O => \shl_i_i_i_i6381155_fu_4732[8]_i_1_n_5\
    );
\shl_i_i_i_i6381155_fu_4732_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381155_fu_4732[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381155_out(8),
      R => '0'
    );
\shl_i_i_i_i6381157_fu_4736[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381181_fu_4784[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381157_out(8),
      O => \shl_i_i_i_i6381157_fu_4736[8]_i_1_n_5\
    );
\shl_i_i_i_i6381157_fu_4736_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381157_fu_4736[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381157_out(8),
      R => '0'
    );
\shl_i_i_i_i6381159_fu_4740[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381175_fu_4772[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381159_out(8),
      O => \shl_i_i_i_i6381159_fu_4740[8]_i_1_n_5\
    );
\shl_i_i_i_i6381159_fu_4740_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381159_fu_4740[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381159_out(8),
      R => '0'
    );
\shl_i_i_i_i6381161_fu_4744[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381177_fu_4776[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381161_out(8),
      O => \shl_i_i_i_i6381161_fu_4744[8]_i_1_n_5\
    );
\shl_i_i_i_i6381161_fu_4744_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381161_fu_4744[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381161_out(8),
      R => '0'
    );
\shl_i_i_i_i6381163_fu_4748[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381179_fu_4780[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381163_out(8),
      O => \shl_i_i_i_i6381163_fu_4748[8]_i_1_n_5\
    );
\shl_i_i_i_i6381163_fu_4748_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381163_fu_4748[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381163_out(8),
      R => '0'
    );
\shl_i_i_i_i6381165_fu_4752[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381181_fu_4784[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381165_out(8),
      O => \shl_i_i_i_i6381165_fu_4752[8]_i_1_n_5\
    );
\shl_i_i_i_i6381165_fu_4752_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381165_fu_4752[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381165_out(8),
      R => '0'
    );
\shl_i_i_i_i6381167_fu_4756[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381175_fu_4772[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381167_out(8),
      O => \shl_i_i_i_i6381167_fu_4756[8]_i_1_n_5\
    );
\shl_i_i_i_i6381167_fu_4756_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381167_fu_4756[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381167_out(8),
      R => '0'
    );
\shl_i_i_i_i6381169_fu_4760[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381177_fu_4776[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381169_out(8),
      O => \shl_i_i_i_i6381169_fu_4760[8]_i_1_n_5\
    );
\shl_i_i_i_i6381169_fu_4760_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381169_fu_4760[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381169_out(8),
      R => '0'
    );
\shl_i_i_i_i6381171_fu_4764[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381179_fu_4780[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381171_out(8),
      O => \shl_i_i_i_i6381171_fu_4764[8]_i_1_n_5\
    );
\shl_i_i_i_i6381171_fu_4764_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381171_fu_4764[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381171_out(8),
      R => '0'
    );
\shl_i_i_i_i6381173_fu_4768[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381181_fu_4784[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381173_out(8),
      O => \shl_i_i_i_i6381173_fu_4768[8]_i_1_n_5\
    );
\shl_i_i_i_i6381173_fu_4768_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381173_fu_4768[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381173_out(8),
      R => '0'
    );
\shl_i_i_i_i6381175_fu_4772[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381175_fu_4772[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381175_out(8),
      O => \shl_i_i_i_i6381175_fu_4772[8]_i_1_n_5\
    );
\shl_i_i_i_i6381175_fu_4772[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => i_4_reg_23656(0),
      I1 => i_4_reg_23656(9),
      I2 => i_4_reg_23656(7),
      I3 => i_4_reg_23656(6),
      I4 => \shl_i_i_i_i6381951_fu_6324[8]_i_3_n_5\,
      O => \shl_i_i_i_i6381175_fu_4772[8]_i_2_n_5\
    );
\shl_i_i_i_i6381175_fu_4772_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381175_fu_4772[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381175_out(8),
      R => '0'
    );
\shl_i_i_i_i6381177_fu_4776[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381177_fu_4776[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381177_out(8),
      O => \shl_i_i_i_i6381177_fu_4776[8]_i_1_n_5\
    );
\shl_i_i_i_i6381177_fu_4776[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => i_4_reg_23656(0),
      I1 => i_4_reg_23656(9),
      I2 => i_4_reg_23656(7),
      I3 => i_4_reg_23656(6),
      I4 => \shl_i_i_i_i6381951_fu_6324[8]_i_3_n_5\,
      O => \shl_i_i_i_i6381177_fu_4776[8]_i_2_n_5\
    );
\shl_i_i_i_i6381177_fu_4776_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381177_fu_4776[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381177_out(8),
      R => '0'
    );
\shl_i_i_i_i6381179_fu_4780[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381179_fu_4780[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381179_out(8),
      O => \shl_i_i_i_i6381179_fu_4780[8]_i_1_n_5\
    );
\shl_i_i_i_i6381179_fu_4780[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => i_4_reg_23656(0),
      I1 => i_4_reg_23656(9),
      I2 => i_4_reg_23656(7),
      I3 => i_4_reg_23656(6),
      I4 => \shl_i_i_i_i6381437_fu_5296[8]_i_3_n_5\,
      O => \shl_i_i_i_i6381179_fu_4780[8]_i_2_n_5\
    );
\shl_i_i_i_i6381179_fu_4780_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381179_fu_4780[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381179_out(8),
      R => '0'
    );
\shl_i_i_i_i6381181_fu_4784[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381181_fu_4784[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381181_out(8),
      O => \shl_i_i_i_i6381181_fu_4784[8]_i_1_n_5\
    );
\shl_i_i_i_i6381181_fu_4784[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => i_4_reg_23656(0),
      I1 => i_4_reg_23656(9),
      I2 => i_4_reg_23656(7),
      I3 => i_4_reg_23656(6),
      I4 => \shl_i_i_i_i6381437_fu_5296[8]_i_3_n_5\,
      O => \shl_i_i_i_i6381181_fu_4784[8]_i_2_n_5\
    );
\shl_i_i_i_i6381181_fu_4784_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381181_fu_4784[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381181_out(8),
      R => '0'
    );
\shl_i_i_i_i6381183_fu_4788[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381303_fu_5028[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381183_out(8),
      O => \shl_i_i_i_i6381183_fu_4788[8]_i_1_n_5\
    );
\shl_i_i_i_i6381183_fu_4788_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381183_fu_4788[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381183_out(8),
      R => '0'
    );
\shl_i_i_i_i6381185_fu_4792[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381305_fu_5032[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381185_out(8),
      O => \shl_i_i_i_i6381185_fu_4792[8]_i_1_n_5\
    );
\shl_i_i_i_i6381185_fu_4792_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381185_fu_4792[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381185_out(8),
      R => '0'
    );
\shl_i_i_i_i6381187_fu_4796[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381307_fu_5036[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381187_out(8),
      O => \shl_i_i_i_i6381187_fu_4796[8]_i_1_n_5\
    );
\shl_i_i_i_i6381187_fu_4796_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381187_fu_4796[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381187_out(8),
      R => '0'
    );
\shl_i_i_i_i6381189_fu_4800[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381309_fu_5040[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381189_out(8),
      O => \shl_i_i_i_i6381189_fu_4800[8]_i_1_n_5\
    );
\shl_i_i_i_i6381189_fu_4800_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381189_fu_4800[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381189_out(8),
      R => '0'
    );
\shl_i_i_i_i6381191_fu_4804[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381303_fu_5028[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381191_out(8),
      O => \shl_i_i_i_i6381191_fu_4804[8]_i_1_n_5\
    );
\shl_i_i_i_i6381191_fu_4804_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381191_fu_4804[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381191_out(8),
      R => '0'
    );
\shl_i_i_i_i6381193_fu_4808[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381305_fu_5032[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381193_out(8),
      O => \shl_i_i_i_i6381193_fu_4808[8]_i_1_n_5\
    );
\shl_i_i_i_i6381193_fu_4808_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381193_fu_4808[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381193_out(8),
      R => '0'
    );
\shl_i_i_i_i6381195_fu_4812[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381307_fu_5036[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381195_out(8),
      O => \shl_i_i_i_i6381195_fu_4812[8]_i_1_n_5\
    );
\shl_i_i_i_i6381195_fu_4812_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381195_fu_4812[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381195_out(8),
      R => '0'
    );
\shl_i_i_i_i6381197_fu_4816[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381309_fu_5040[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381197_out(8),
      O => \shl_i_i_i_i6381197_fu_4816[8]_i_1_n_5\
    );
\shl_i_i_i_i6381197_fu_4816_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381197_fu_4816[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381197_out(8),
      R => '0'
    );
\shl_i_i_i_i6381199_fu_4820[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381303_fu_5028[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381199_out(8),
      O => \shl_i_i_i_i6381199_fu_4820[8]_i_1_n_5\
    );
\shl_i_i_i_i6381199_fu_4820_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381199_fu_4820[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381199_out(8),
      R => '0'
    );
\shl_i_i_i_i6381201_fu_4824[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381305_fu_5032[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381201_out(8),
      O => \shl_i_i_i_i6381201_fu_4824[8]_i_1_n_5\
    );
\shl_i_i_i_i6381201_fu_4824_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381201_fu_4824[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381201_out(8),
      R => '0'
    );
\shl_i_i_i_i6381203_fu_4828[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381307_fu_5036[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381203_out(8),
      O => \shl_i_i_i_i6381203_fu_4828[8]_i_1_n_5\
    );
\shl_i_i_i_i6381203_fu_4828_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381203_fu_4828[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381203_out(8),
      R => '0'
    );
\shl_i_i_i_i6381205_fu_4832[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381309_fu_5040[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381205_out(8),
      O => \shl_i_i_i_i6381205_fu_4832[8]_i_1_n_5\
    );
\shl_i_i_i_i6381205_fu_4832_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381205_fu_4832[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381205_out(8),
      R => '0'
    );
\shl_i_i_i_i6381207_fu_4836[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381303_fu_5028[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381207_out(8),
      O => \shl_i_i_i_i6381207_fu_4836[8]_i_1_n_5\
    );
\shl_i_i_i_i6381207_fu_4836_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381207_fu_4836[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381207_out(8),
      R => '0'
    );
\shl_i_i_i_i6381209_fu_4840[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381305_fu_5032[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381209_out(8),
      O => \shl_i_i_i_i6381209_fu_4840[8]_i_1_n_5\
    );
\shl_i_i_i_i6381209_fu_4840_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381209_fu_4840[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381209_out(8),
      R => '0'
    );
\shl_i_i_i_i6381211_fu_4844[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381307_fu_5036[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381211_out(8),
      O => \shl_i_i_i_i6381211_fu_4844[8]_i_1_n_5\
    );
\shl_i_i_i_i6381211_fu_4844_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381211_fu_4844[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381211_out(8),
      R => '0'
    );
\shl_i_i_i_i6381213_fu_4848[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381309_fu_5040[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381213_out(8),
      O => \shl_i_i_i_i6381213_fu_4848[8]_i_1_n_5\
    );
\shl_i_i_i_i6381213_fu_4848_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381213_fu_4848[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381213_out(8),
      R => '0'
    );
\shl_i_i_i_i6381215_fu_4852[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381303_fu_5028[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381215_out(8),
      O => \shl_i_i_i_i6381215_fu_4852[8]_i_1_n_5\
    );
\shl_i_i_i_i6381215_fu_4852_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381215_fu_4852[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381215_out(8),
      R => '0'
    );
\shl_i_i_i_i6381217_fu_4856[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381305_fu_5032[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381217_out(8),
      O => \shl_i_i_i_i6381217_fu_4856[8]_i_1_n_5\
    );
\shl_i_i_i_i6381217_fu_4856_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381217_fu_4856[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381217_out(8),
      R => '0'
    );
\shl_i_i_i_i6381219_fu_4860[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381307_fu_5036[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381219_out(8),
      O => \shl_i_i_i_i6381219_fu_4860[8]_i_1_n_5\
    );
\shl_i_i_i_i6381219_fu_4860_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381219_fu_4860[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381219_out(8),
      R => '0'
    );
\shl_i_i_i_i6381221_fu_4864[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381309_fu_5040[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381221_out(8),
      O => \shl_i_i_i_i6381221_fu_4864[8]_i_1_n_5\
    );
\shl_i_i_i_i6381221_fu_4864_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381221_fu_4864[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381221_out(8),
      R => '0'
    );
\shl_i_i_i_i6381223_fu_4868[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381303_fu_5028[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381223_out(8),
      O => \shl_i_i_i_i6381223_fu_4868[8]_i_1_n_5\
    );
\shl_i_i_i_i6381223_fu_4868_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381223_fu_4868[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381223_out(8),
      R => '0'
    );
\shl_i_i_i_i6381225_fu_4872[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381305_fu_5032[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381225_out(8),
      O => \shl_i_i_i_i6381225_fu_4872[8]_i_1_n_5\
    );
\shl_i_i_i_i6381225_fu_4872_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381225_fu_4872[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381225_out(8),
      R => '0'
    );
\shl_i_i_i_i6381227_fu_4876[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381307_fu_5036[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381227_out(8),
      O => \shl_i_i_i_i6381227_fu_4876[8]_i_1_n_5\
    );
\shl_i_i_i_i6381227_fu_4876_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381227_fu_4876[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381227_out(8),
      R => '0'
    );
\shl_i_i_i_i6381229_fu_4880[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381309_fu_5040[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381229_out(8),
      O => \shl_i_i_i_i6381229_fu_4880[8]_i_1_n_5\
    );
\shl_i_i_i_i6381229_fu_4880_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381229_fu_4880[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381229_out(8),
      R => '0'
    );
\shl_i_i_i_i6381231_fu_4884[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381303_fu_5028[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381231_out(8),
      O => \shl_i_i_i_i6381231_fu_4884[8]_i_1_n_5\
    );
\shl_i_i_i_i6381231_fu_4884_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381231_fu_4884[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381231_out(8),
      R => '0'
    );
\shl_i_i_i_i6381233_fu_4888[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381305_fu_5032[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381233_out(8),
      O => \shl_i_i_i_i6381233_fu_4888[8]_i_1_n_5\
    );
\shl_i_i_i_i6381233_fu_4888_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381233_fu_4888[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381233_out(8),
      R => '0'
    );
\shl_i_i_i_i6381235_fu_4892[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381307_fu_5036[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381235_out(8),
      O => \shl_i_i_i_i6381235_fu_4892[8]_i_1_n_5\
    );
\shl_i_i_i_i6381235_fu_4892_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381235_fu_4892[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381235_out(8),
      R => '0'
    );
\shl_i_i_i_i6381237_fu_4896[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381309_fu_5040[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381237_out(8),
      O => \shl_i_i_i_i6381237_fu_4896[8]_i_1_n_5\
    );
\shl_i_i_i_i6381237_fu_4896_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381237_fu_4896[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381237_out(8),
      R => '0'
    );
\shl_i_i_i_i6381239_fu_4900[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381303_fu_5028[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381239_out(8),
      O => \shl_i_i_i_i6381239_fu_4900[8]_i_1_n_5\
    );
\shl_i_i_i_i6381239_fu_4900_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381239_fu_4900[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381239_out(8),
      R => '0'
    );
\shl_i_i_i_i6381241_fu_4904[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381305_fu_5032[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381241_out(8),
      O => \shl_i_i_i_i6381241_fu_4904[8]_i_1_n_5\
    );
\shl_i_i_i_i6381241_fu_4904_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381241_fu_4904[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381241_out(8),
      R => '0'
    );
\shl_i_i_i_i6381243_fu_4908[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381307_fu_5036[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381243_out(8),
      O => \shl_i_i_i_i6381243_fu_4908[8]_i_1_n_5\
    );
\shl_i_i_i_i6381243_fu_4908_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381243_fu_4908[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381243_out(8),
      R => '0'
    );
\shl_i_i_i_i6381245_fu_4912[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381309_fu_5040[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381245_out(8),
      O => \shl_i_i_i_i6381245_fu_4912[8]_i_1_n_5\
    );
\shl_i_i_i_i6381245_fu_4912_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381245_fu_4912[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381245_out(8),
      R => '0'
    );
\shl_i_i_i_i6381247_fu_4916[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381303_fu_5028[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381247_out(8),
      O => \shl_i_i_i_i6381247_fu_4916[8]_i_1_n_5\
    );
\shl_i_i_i_i6381247_fu_4916_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381247_fu_4916[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381247_out(8),
      R => '0'
    );
\shl_i_i_i_i6381249_fu_4920[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381305_fu_5032[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381249_out(8),
      O => \shl_i_i_i_i6381249_fu_4920[8]_i_1_n_5\
    );
\shl_i_i_i_i6381249_fu_4920_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381249_fu_4920[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381249_out(8),
      R => '0'
    );
\shl_i_i_i_i6381251_fu_4924[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381307_fu_5036[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381251_out(8),
      O => \shl_i_i_i_i6381251_fu_4924[8]_i_1_n_5\
    );
\shl_i_i_i_i6381251_fu_4924_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381251_fu_4924[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381251_out(8),
      R => '0'
    );
\shl_i_i_i_i6381253_fu_4928[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381309_fu_5040[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381253_out(8),
      O => \shl_i_i_i_i6381253_fu_4928[8]_i_1_n_5\
    );
\shl_i_i_i_i6381253_fu_4928_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381253_fu_4928[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381253_out(8),
      R => '0'
    );
\shl_i_i_i_i6381255_fu_4932[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381303_fu_5028[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381255_out(8),
      O => \shl_i_i_i_i6381255_fu_4932[8]_i_1_n_5\
    );
\shl_i_i_i_i6381255_fu_4932_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381255_fu_4932[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381255_out(8),
      R => '0'
    );
\shl_i_i_i_i6381257_fu_4936[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381305_fu_5032[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381257_out(8),
      O => \shl_i_i_i_i6381257_fu_4936[8]_i_1_n_5\
    );
\shl_i_i_i_i6381257_fu_4936_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381257_fu_4936[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381257_out(8),
      R => '0'
    );
\shl_i_i_i_i6381259_fu_4940[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381307_fu_5036[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381259_out(8),
      O => \shl_i_i_i_i6381259_fu_4940[8]_i_1_n_5\
    );
\shl_i_i_i_i6381259_fu_4940_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381259_fu_4940[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381259_out(8),
      R => '0'
    );
\shl_i_i_i_i6381261_fu_4944[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381309_fu_5040[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381261_out(8),
      O => \shl_i_i_i_i6381261_fu_4944[8]_i_1_n_5\
    );
\shl_i_i_i_i6381261_fu_4944_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381261_fu_4944[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381261_out(8),
      R => '0'
    );
\shl_i_i_i_i6381263_fu_4948[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381303_fu_5028[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381263_out(8),
      O => \shl_i_i_i_i6381263_fu_4948[8]_i_1_n_5\
    );
\shl_i_i_i_i6381263_fu_4948_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381263_fu_4948[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381263_out(8),
      R => '0'
    );
\shl_i_i_i_i6381265_fu_4952[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381305_fu_5032[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381265_out(8),
      O => \shl_i_i_i_i6381265_fu_4952[8]_i_1_n_5\
    );
\shl_i_i_i_i6381265_fu_4952_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381265_fu_4952[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381265_out(8),
      R => '0'
    );
\shl_i_i_i_i6381267_fu_4956[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381307_fu_5036[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381267_out(8),
      O => \shl_i_i_i_i6381267_fu_4956[8]_i_1_n_5\
    );
\shl_i_i_i_i6381267_fu_4956_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381267_fu_4956[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381267_out(8),
      R => '0'
    );
\shl_i_i_i_i6381269_fu_4960[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381309_fu_5040[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381269_out(8),
      O => \shl_i_i_i_i6381269_fu_4960[8]_i_1_n_5\
    );
\shl_i_i_i_i6381269_fu_4960_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381269_fu_4960[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381269_out(8),
      R => '0'
    );
\shl_i_i_i_i6381271_fu_4964[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381303_fu_5028[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381271_out(8),
      O => \shl_i_i_i_i6381271_fu_4964[8]_i_1_n_5\
    );
\shl_i_i_i_i6381271_fu_4964_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381271_fu_4964[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381271_out(8),
      R => '0'
    );
\shl_i_i_i_i6381273_fu_4968[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381305_fu_5032[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381273_out(8),
      O => \shl_i_i_i_i6381273_fu_4968[8]_i_1_n_5\
    );
\shl_i_i_i_i6381273_fu_4968_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381273_fu_4968[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381273_out(8),
      R => '0'
    );
\shl_i_i_i_i6381275_fu_4972[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381307_fu_5036[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381275_out(8),
      O => \shl_i_i_i_i6381275_fu_4972[8]_i_1_n_5\
    );
\shl_i_i_i_i6381275_fu_4972_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381275_fu_4972[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381275_out(8),
      R => '0'
    );
\shl_i_i_i_i6381277_fu_4976[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381309_fu_5040[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381277_out(8),
      O => \shl_i_i_i_i6381277_fu_4976[8]_i_1_n_5\
    );
\shl_i_i_i_i6381277_fu_4976_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381277_fu_4976[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381277_out(8),
      R => '0'
    );
\shl_i_i_i_i6381279_fu_4980[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381303_fu_5028[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381279_out(8),
      O => \shl_i_i_i_i6381279_fu_4980[8]_i_1_n_5\
    );
\shl_i_i_i_i6381279_fu_4980_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381279_fu_4980[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381279_out(8),
      R => '0'
    );
\shl_i_i_i_i6381281_fu_4984[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381305_fu_5032[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381281_out(8),
      O => \shl_i_i_i_i6381281_fu_4984[8]_i_1_n_5\
    );
\shl_i_i_i_i6381281_fu_4984_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381281_fu_4984[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381281_out(8),
      R => '0'
    );
\shl_i_i_i_i6381283_fu_4988[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381307_fu_5036[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381283_out(8),
      O => \shl_i_i_i_i6381283_fu_4988[8]_i_1_n_5\
    );
\shl_i_i_i_i6381283_fu_4988_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381283_fu_4988[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381283_out(8),
      R => '0'
    );
\shl_i_i_i_i6381285_fu_4992[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381309_fu_5040[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381285_out(8),
      O => \shl_i_i_i_i6381285_fu_4992[8]_i_1_n_5\
    );
\shl_i_i_i_i6381285_fu_4992_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381285_fu_4992[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381285_out(8),
      R => '0'
    );
\shl_i_i_i_i6381287_fu_4996[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381303_fu_5028[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381287_out(8),
      O => \shl_i_i_i_i6381287_fu_4996[8]_i_1_n_5\
    );
\shl_i_i_i_i6381287_fu_4996_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381287_fu_4996[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381287_out(8),
      R => '0'
    );
\shl_i_i_i_i6381289_fu_5000[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381305_fu_5032[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381289_out(8),
      O => \shl_i_i_i_i6381289_fu_5000[8]_i_1_n_5\
    );
\shl_i_i_i_i6381289_fu_5000_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381289_fu_5000[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381289_out(8),
      R => '0'
    );
\shl_i_i_i_i6381291_fu_5004[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381307_fu_5036[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381291_out(8),
      O => \shl_i_i_i_i6381291_fu_5004[8]_i_1_n_5\
    );
\shl_i_i_i_i6381291_fu_5004_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381291_fu_5004[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381291_out(8),
      R => '0'
    );
\shl_i_i_i_i6381293_fu_5008[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381309_fu_5040[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381293_out(8),
      O => \shl_i_i_i_i6381293_fu_5008[8]_i_1_n_5\
    );
\shl_i_i_i_i6381293_fu_5008_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381293_fu_5008[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381293_out(8),
      R => '0'
    );
\shl_i_i_i_i6381295_fu_5012[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381303_fu_5028[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381295_out(8),
      O => \shl_i_i_i_i6381295_fu_5012[8]_i_1_n_5\
    );
\shl_i_i_i_i6381295_fu_5012_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381295_fu_5012[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381295_out(8),
      R => '0'
    );
\shl_i_i_i_i6381297_fu_5016[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381305_fu_5032[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381297_out(8),
      O => \shl_i_i_i_i6381297_fu_5016[8]_i_1_n_5\
    );
\shl_i_i_i_i6381297_fu_5016_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381297_fu_5016[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381297_out(8),
      R => '0'
    );
\shl_i_i_i_i6381299_fu_5020[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381307_fu_5036[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381299_out(8),
      O => \shl_i_i_i_i6381299_fu_5020[8]_i_1_n_5\
    );
\shl_i_i_i_i6381299_fu_5020_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381299_fu_5020[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381299_out(8),
      R => '0'
    );
\shl_i_i_i_i6381301_fu_5024[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381309_fu_5040[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381301_out(8),
      O => \shl_i_i_i_i6381301_fu_5024[8]_i_1_n_5\
    );
\shl_i_i_i_i6381301_fu_5024_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381301_fu_5024[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381301_out(8),
      R => '0'
    );
\shl_i_i_i_i6381303_fu_5028[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381303_fu_5028[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381303_out(8),
      O => \shl_i_i_i_i6381303_fu_5028[8]_i_1_n_5\
    );
\shl_i_i_i_i6381303_fu_5028[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => i_4_reg_23656(0),
      I1 => i_4_reg_23656(9),
      I2 => i_4_reg_23656(6),
      I3 => i_4_reg_23656(7),
      I4 => \shl_i_i_i_i6381951_fu_6324[8]_i_3_n_5\,
      O => \shl_i_i_i_i6381303_fu_5028[8]_i_2_n_5\
    );
\shl_i_i_i_i6381303_fu_5028_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381303_fu_5028[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381303_out(8),
      R => '0'
    );
\shl_i_i_i_i6381305_fu_5032[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381305_fu_5032[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381305_out(8),
      O => \shl_i_i_i_i6381305_fu_5032[8]_i_1_n_5\
    );
\shl_i_i_i_i6381305_fu_5032[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => i_4_reg_23656(0),
      I1 => i_4_reg_23656(9),
      I2 => i_4_reg_23656(6),
      I3 => i_4_reg_23656(7),
      I4 => \shl_i_i_i_i6381951_fu_6324[8]_i_3_n_5\,
      O => \shl_i_i_i_i6381305_fu_5032[8]_i_2_n_5\
    );
\shl_i_i_i_i6381305_fu_5032_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381305_fu_5032[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381305_out(8),
      R => '0'
    );
\shl_i_i_i_i6381307_fu_5036[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381307_fu_5036[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381307_out(8),
      O => \shl_i_i_i_i6381307_fu_5036[8]_i_1_n_5\
    );
\shl_i_i_i_i6381307_fu_5036[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => i_4_reg_23656(0),
      I1 => i_4_reg_23656(9),
      I2 => i_4_reg_23656(6),
      I3 => i_4_reg_23656(7),
      I4 => \shl_i_i_i_i6381437_fu_5296[8]_i_3_n_5\,
      O => \shl_i_i_i_i6381307_fu_5036[8]_i_2_n_5\
    );
\shl_i_i_i_i6381307_fu_5036_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381307_fu_5036[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381307_out(8),
      R => '0'
    );
\shl_i_i_i_i6381309_fu_5040[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381309_fu_5040[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381309_out(8),
      O => \shl_i_i_i_i6381309_fu_5040[8]_i_1_n_5\
    );
\shl_i_i_i_i6381309_fu_5040[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => i_4_reg_23656(0),
      I1 => i_4_reg_23656(9),
      I2 => i_4_reg_23656(6),
      I3 => i_4_reg_23656(7),
      I4 => \shl_i_i_i_i6381437_fu_5296[8]_i_3_n_5\,
      O => \shl_i_i_i_i6381309_fu_5040[8]_i_2_n_5\
    );
\shl_i_i_i_i6381309_fu_5040_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381309_fu_5040[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381309_out(8),
      R => '0'
    );
\shl_i_i_i_i6381311_fu_5044[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381399_fu_5220[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381311_out(8),
      O => \shl_i_i_i_i6381311_fu_5044[8]_i_1_n_5\
    );
\shl_i_i_i_i6381311_fu_5044_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381311_fu_5044[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381311_out(8),
      R => '0'
    );
\shl_i_i_i_i6381313_fu_5048[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381401_fu_5224[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381313_out(8),
      O => \shl_i_i_i_i6381313_fu_5048[8]_i_1_n_5\
    );
\shl_i_i_i_i6381313_fu_5048_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381313_fu_5048[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381313_out(8),
      R => '0'
    );
\shl_i_i_i_i6381315_fu_5052[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381403_fu_5228[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381315_out(8),
      O => \shl_i_i_i_i6381315_fu_5052[8]_i_1_n_5\
    );
\shl_i_i_i_i6381315_fu_5052_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381315_fu_5052[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381315_out(8),
      R => '0'
    );
\shl_i_i_i_i6381317_fu_5056[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381405_fu_5232[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381317_out(8),
      O => \shl_i_i_i_i6381317_fu_5056[8]_i_1_n_5\
    );
\shl_i_i_i_i6381317_fu_5056_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381317_fu_5056[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381317_out(8),
      R => '0'
    );
\shl_i_i_i_i6381319_fu_5060[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381399_fu_5220[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381319_out(8),
      O => \shl_i_i_i_i6381319_fu_5060[8]_i_1_n_5\
    );
\shl_i_i_i_i6381319_fu_5060_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381319_fu_5060[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381319_out(8),
      R => '0'
    );
\shl_i_i_i_i6381321_fu_5064[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381401_fu_5224[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381321_out(8),
      O => \shl_i_i_i_i6381321_fu_5064[8]_i_1_n_5\
    );
\shl_i_i_i_i6381321_fu_5064_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381321_fu_5064[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381321_out(8),
      R => '0'
    );
\shl_i_i_i_i6381323_fu_5068[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381403_fu_5228[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381323_out(8),
      O => \shl_i_i_i_i6381323_fu_5068[8]_i_1_n_5\
    );
\shl_i_i_i_i6381323_fu_5068_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381323_fu_5068[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381323_out(8),
      R => '0'
    );
\shl_i_i_i_i6381325_fu_5072[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381405_fu_5232[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381325_out(8),
      O => \shl_i_i_i_i6381325_fu_5072[8]_i_1_n_5\
    );
\shl_i_i_i_i6381325_fu_5072_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381325_fu_5072[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381325_out(8),
      R => '0'
    );
\shl_i_i_i_i6381327_fu_5076[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381399_fu_5220[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381327_out(8),
      O => \shl_i_i_i_i6381327_fu_5076[8]_i_1_n_5\
    );
\shl_i_i_i_i6381327_fu_5076_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381327_fu_5076[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381327_out(8),
      R => '0'
    );
\shl_i_i_i_i6381329_fu_5080[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381401_fu_5224[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381329_out(8),
      O => \shl_i_i_i_i6381329_fu_5080[8]_i_1_n_5\
    );
\shl_i_i_i_i6381329_fu_5080_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381329_fu_5080[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381329_out(8),
      R => '0'
    );
\shl_i_i_i_i6381331_fu_5084[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381403_fu_5228[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381331_out(8),
      O => \shl_i_i_i_i6381331_fu_5084[8]_i_1_n_5\
    );
\shl_i_i_i_i6381331_fu_5084_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381331_fu_5084[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381331_out(8),
      R => '0'
    );
\shl_i_i_i_i6381333_fu_5088[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381405_fu_5232[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381333_out(8),
      O => \shl_i_i_i_i6381333_fu_5088[8]_i_1_n_5\
    );
\shl_i_i_i_i6381333_fu_5088_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381333_fu_5088[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381333_out(8),
      R => '0'
    );
\shl_i_i_i_i6381335_fu_5092[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381399_fu_5220[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381335_out(8),
      O => \shl_i_i_i_i6381335_fu_5092[8]_i_1_n_5\
    );
\shl_i_i_i_i6381335_fu_5092_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381335_fu_5092[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381335_out(8),
      R => '0'
    );
\shl_i_i_i_i6381337_fu_5096[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381401_fu_5224[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381337_out(8),
      O => \shl_i_i_i_i6381337_fu_5096[8]_i_1_n_5\
    );
\shl_i_i_i_i6381337_fu_5096_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381337_fu_5096[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381337_out(8),
      R => '0'
    );
\shl_i_i_i_i6381339_fu_5100[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381403_fu_5228[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381339_out(8),
      O => \shl_i_i_i_i6381339_fu_5100[8]_i_1_n_5\
    );
\shl_i_i_i_i6381339_fu_5100_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381339_fu_5100[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381339_out(8),
      R => '0'
    );
\shl_i_i_i_i6381341_fu_5104[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381405_fu_5232[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381341_out(8),
      O => \shl_i_i_i_i6381341_fu_5104[8]_i_1_n_5\
    );
\shl_i_i_i_i6381341_fu_5104_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381341_fu_5104[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381341_out(8),
      R => '0'
    );
\shl_i_i_i_i6381343_fu_5108[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381399_fu_5220[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381343_out(8),
      O => \shl_i_i_i_i6381343_fu_5108[8]_i_1_n_5\
    );
\shl_i_i_i_i6381343_fu_5108_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381343_fu_5108[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381343_out(8),
      R => '0'
    );
\shl_i_i_i_i6381345_fu_5112[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381401_fu_5224[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381345_out(8),
      O => \shl_i_i_i_i6381345_fu_5112[8]_i_1_n_5\
    );
\shl_i_i_i_i6381345_fu_5112_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381345_fu_5112[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381345_out(8),
      R => '0'
    );
\shl_i_i_i_i6381347_fu_5116[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381403_fu_5228[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381347_out(8),
      O => \shl_i_i_i_i6381347_fu_5116[8]_i_1_n_5\
    );
\shl_i_i_i_i6381347_fu_5116_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381347_fu_5116[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381347_out(8),
      R => '0'
    );
\shl_i_i_i_i6381349_fu_5120[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381405_fu_5232[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381349_out(8),
      O => \shl_i_i_i_i6381349_fu_5120[8]_i_1_n_5\
    );
\shl_i_i_i_i6381349_fu_5120_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381349_fu_5120[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381349_out(8),
      R => '0'
    );
\shl_i_i_i_i6381351_fu_5124[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381399_fu_5220[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381351_out(8),
      O => \shl_i_i_i_i6381351_fu_5124[8]_i_1_n_5\
    );
\shl_i_i_i_i6381351_fu_5124_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381351_fu_5124[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381351_out(8),
      R => '0'
    );
\shl_i_i_i_i6381353_fu_5128[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381401_fu_5224[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381353_out(8),
      O => \shl_i_i_i_i6381353_fu_5128[8]_i_1_n_5\
    );
\shl_i_i_i_i6381353_fu_5128_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381353_fu_5128[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381353_out(8),
      R => '0'
    );
\shl_i_i_i_i6381355_fu_5132[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381403_fu_5228[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381355_out(8),
      O => \shl_i_i_i_i6381355_fu_5132[8]_i_1_n_5\
    );
\shl_i_i_i_i6381355_fu_5132_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381355_fu_5132[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381355_out(8),
      R => '0'
    );
\shl_i_i_i_i6381357_fu_5136[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381405_fu_5232[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381357_out(8),
      O => \shl_i_i_i_i6381357_fu_5136[8]_i_1_n_5\
    );
\shl_i_i_i_i6381357_fu_5136_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381357_fu_5136[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381357_out(8),
      R => '0'
    );
\shl_i_i_i_i6381359_fu_5140[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381399_fu_5220[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381359_out(8),
      O => \shl_i_i_i_i6381359_fu_5140[8]_i_1_n_5\
    );
\shl_i_i_i_i6381359_fu_5140_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381359_fu_5140[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381359_out(8),
      R => '0'
    );
\shl_i_i_i_i6381361_fu_5144[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381401_fu_5224[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381361_out(8),
      O => \shl_i_i_i_i6381361_fu_5144[8]_i_1_n_5\
    );
\shl_i_i_i_i6381361_fu_5144_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381361_fu_5144[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381361_out(8),
      R => '0'
    );
\shl_i_i_i_i6381363_fu_5148[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381403_fu_5228[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381363_out(8),
      O => \shl_i_i_i_i6381363_fu_5148[8]_i_1_n_5\
    );
\shl_i_i_i_i6381363_fu_5148_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381363_fu_5148[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381363_out(8),
      R => '0'
    );
\shl_i_i_i_i6381365_fu_5152[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381405_fu_5232[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381365_out(8),
      O => \shl_i_i_i_i6381365_fu_5152[8]_i_1_n_5\
    );
\shl_i_i_i_i6381365_fu_5152_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381365_fu_5152[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381365_out(8),
      R => '0'
    );
\shl_i_i_i_i6381367_fu_5156[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381399_fu_5220[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381367_out(8),
      O => \shl_i_i_i_i6381367_fu_5156[8]_i_1_n_5\
    );
\shl_i_i_i_i6381367_fu_5156_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381367_fu_5156[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381367_out(8),
      R => '0'
    );
\shl_i_i_i_i6381369_fu_5160[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381401_fu_5224[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381369_out(8),
      O => \shl_i_i_i_i6381369_fu_5160[8]_i_1_n_5\
    );
\shl_i_i_i_i6381369_fu_5160_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381369_fu_5160[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381369_out(8),
      R => '0'
    );
\shl_i_i_i_i6381371_fu_5164[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381403_fu_5228[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381371_out(8),
      O => \shl_i_i_i_i6381371_fu_5164[8]_i_1_n_5\
    );
\shl_i_i_i_i6381371_fu_5164_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381371_fu_5164[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381371_out(8),
      R => '0'
    );
\shl_i_i_i_i6381373_fu_5168[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381405_fu_5232[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381373_out(8),
      O => \shl_i_i_i_i6381373_fu_5168[8]_i_1_n_5\
    );
\shl_i_i_i_i6381373_fu_5168_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381373_fu_5168[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381373_out(8),
      R => '0'
    );
\shl_i_i_i_i6381375_fu_5172[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381399_fu_5220[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381375_out(8),
      O => \shl_i_i_i_i6381375_fu_5172[8]_i_1_n_5\
    );
\shl_i_i_i_i6381375_fu_5172_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381375_fu_5172[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381375_out(8),
      R => '0'
    );
\shl_i_i_i_i6381377_fu_5176[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381401_fu_5224[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381377_out(8),
      O => \shl_i_i_i_i6381377_fu_5176[8]_i_1_n_5\
    );
\shl_i_i_i_i6381377_fu_5176_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381377_fu_5176[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381377_out(8),
      R => '0'
    );
\shl_i_i_i_i6381379_fu_5180[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381403_fu_5228[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381379_out(8),
      O => \shl_i_i_i_i6381379_fu_5180[8]_i_1_n_5\
    );
\shl_i_i_i_i6381379_fu_5180_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381379_fu_5180[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381379_out(8),
      R => '0'
    );
\shl_i_i_i_i6381381_fu_5184[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381405_fu_5232[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381381_out(8),
      O => \shl_i_i_i_i6381381_fu_5184[8]_i_1_n_5\
    );
\shl_i_i_i_i6381381_fu_5184_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381381_fu_5184[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381381_out(8),
      R => '0'
    );
\shl_i_i_i_i6381383_fu_5188[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381399_fu_5220[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381383_out(8),
      O => \shl_i_i_i_i6381383_fu_5188[8]_i_1_n_5\
    );
\shl_i_i_i_i6381383_fu_5188_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381383_fu_5188[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381383_out(8),
      R => '0'
    );
\shl_i_i_i_i6381385_fu_5192[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381401_fu_5224[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381385_out(8),
      O => \shl_i_i_i_i6381385_fu_5192[8]_i_1_n_5\
    );
\shl_i_i_i_i6381385_fu_5192_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381385_fu_5192[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381385_out(8),
      R => '0'
    );
\shl_i_i_i_i6381387_fu_5196[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381403_fu_5228[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381387_out(8),
      O => \shl_i_i_i_i6381387_fu_5196[8]_i_1_n_5\
    );
\shl_i_i_i_i6381387_fu_5196_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381387_fu_5196[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381387_out(8),
      R => '0'
    );
\shl_i_i_i_i6381389_fu_5200[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381405_fu_5232[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381389_out(8),
      O => \shl_i_i_i_i6381389_fu_5200[8]_i_1_n_5\
    );
\shl_i_i_i_i6381389_fu_5200_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381389_fu_5200[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381389_out(8),
      R => '0'
    );
\shl_i_i_i_i6381391_fu_5204[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381399_fu_5220[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381391_out(8),
      O => \shl_i_i_i_i6381391_fu_5204[8]_i_1_n_5\
    );
\shl_i_i_i_i6381391_fu_5204_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381391_fu_5204[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381391_out(8),
      R => '0'
    );
\shl_i_i_i_i6381393_fu_5208[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381401_fu_5224[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381393_out(8),
      O => \shl_i_i_i_i6381393_fu_5208[8]_i_1_n_5\
    );
\shl_i_i_i_i6381393_fu_5208_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381393_fu_5208[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381393_out(8),
      R => '0'
    );
\shl_i_i_i_i6381395_fu_5212[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381403_fu_5228[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381395_out(8),
      O => \shl_i_i_i_i6381395_fu_5212[8]_i_1_n_5\
    );
\shl_i_i_i_i6381395_fu_5212_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381395_fu_5212[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381395_out(8),
      R => '0'
    );
\shl_i_i_i_i6381397_fu_5216[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381405_fu_5232[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381397_out(8),
      O => \shl_i_i_i_i6381397_fu_5216[8]_i_1_n_5\
    );
\shl_i_i_i_i6381397_fu_5216_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381397_fu_5216[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381397_out(8),
      R => '0'
    );
\shl_i_i_i_i6381399_fu_5220[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381399_fu_5220[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381399_out(8),
      O => \shl_i_i_i_i6381399_fu_5220[8]_i_1_n_5\
    );
\shl_i_i_i_i6381399_fu_5220[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => i_4_reg_23656(6),
      I1 => i_4_reg_23656(7),
      I2 => i_4_reg_23656(0),
      I3 => i_4_reg_23656(9),
      I4 => \shl_i_i_i_i6381951_fu_6324[8]_i_3_n_5\,
      O => \shl_i_i_i_i6381399_fu_5220[8]_i_2_n_5\
    );
\shl_i_i_i_i6381399_fu_5220_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381399_fu_5220[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381399_out(8),
      R => '0'
    );
\shl_i_i_i_i6381401_fu_5224[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381401_fu_5224[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381401_out(8),
      O => \shl_i_i_i_i6381401_fu_5224[8]_i_1_n_5\
    );
\shl_i_i_i_i6381401_fu_5224[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => i_4_reg_23656(6),
      I1 => i_4_reg_23656(7),
      I2 => i_4_reg_23656(0),
      I3 => i_4_reg_23656(9),
      I4 => \shl_i_i_i_i6381951_fu_6324[8]_i_3_n_5\,
      O => \shl_i_i_i_i6381401_fu_5224[8]_i_2_n_5\
    );
\shl_i_i_i_i6381401_fu_5224_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381401_fu_5224[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381401_out(8),
      R => '0'
    );
\shl_i_i_i_i6381403_fu_5228[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381403_fu_5228[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381403_out(8),
      O => \shl_i_i_i_i6381403_fu_5228[8]_i_1_n_5\
    );
\shl_i_i_i_i6381403_fu_5228[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => i_4_reg_23656(6),
      I1 => i_4_reg_23656(7),
      I2 => i_4_reg_23656(0),
      I3 => i_4_reg_23656(9),
      I4 => \shl_i_i_i_i6381437_fu_5296[8]_i_3_n_5\,
      O => \shl_i_i_i_i6381403_fu_5228[8]_i_2_n_5\
    );
\shl_i_i_i_i6381403_fu_5228_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381403_fu_5228[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381403_out(8),
      R => '0'
    );
\shl_i_i_i_i6381405_fu_5232[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381405_fu_5232[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381405_out(8),
      O => \shl_i_i_i_i6381405_fu_5232[8]_i_1_n_5\
    );
\shl_i_i_i_i6381405_fu_5232[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => i_4_reg_23656(6),
      I1 => i_4_reg_23656(7),
      I2 => i_4_reg_23656(0),
      I3 => i_4_reg_23656(9),
      I4 => \shl_i_i_i_i6381437_fu_5296[8]_i_3_n_5\,
      O => \shl_i_i_i_i6381405_fu_5232[8]_i_2_n_5\
    );
\shl_i_i_i_i6381405_fu_5232_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381405_fu_5232[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381405_out(8),
      R => '0'
    );
\shl_i_i_i_i6381407_fu_5236[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => i_4_reg_23656(0),
      I2 => i_4_reg_23656(9),
      I3 => \shl_i_i_i_i6381433_fu_5288[8]_i_2_n_5\,
      I4 => \shl_i_i_i_i6381951_fu_6324[8]_i_5_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381407_out(8),
      O => \shl_i_i_i_i6381407_fu_5236[8]_i_1_n_5\
    );
\shl_i_i_i_i6381407_fu_5236_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381407_fu_5236[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381407_out(8),
      R => '0'
    );
\shl_i_i_i_i6381409_fu_5240[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => i_4_reg_23656(0),
      I2 => i_4_reg_23656(9),
      I3 => \shl_i_i_i_i6381433_fu_5288[8]_i_2_n_5\,
      I4 => \shl_i_i_i_i6381951_fu_6324[8]_i_5_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381409_out(8),
      O => \shl_i_i_i_i6381409_fu_5240[8]_i_1_n_5\
    );
\shl_i_i_i_i6381409_fu_5240_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381409_fu_5240[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381409_out(8),
      R => '0'
    );
\shl_i_i_i_i6381411_fu_5244[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381435_fu_5292[8]_i_2_n_5\,
      I2 => i_4_reg_23656(3),
      I3 => i_4_reg_23656(2),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381411_out(8),
      O => \shl_i_i_i_i6381411_fu_5244[8]_i_1_n_5\
    );
\shl_i_i_i_i6381411_fu_5244_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381411_fu_5244[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381411_out(8),
      R => '0'
    );
\shl_i_i_i_i6381413_fu_5248[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381437_fu_5296[8]_i_2_n_5\,
      I2 => i_4_reg_23656(3),
      I3 => i_4_reg_23656(2),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381413_out(8),
      O => \shl_i_i_i_i6381413_fu_5248[8]_i_1_n_5\
    );
\shl_i_i_i_i6381413_fu_5248_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381413_fu_5248[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381413_out(8),
      R => '0'
    );
\shl_i_i_i_i6381415_fu_5252[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => i_4_reg_23656(0),
      I2 => i_4_reg_23656(9),
      I3 => \shl_i_i_i_i6381433_fu_5288[8]_i_2_n_5\,
      I4 => \shl_i_i_i_i6381417_fu_5256[8]_i_2_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381415_out(8),
      O => \shl_i_i_i_i6381415_fu_5252[8]_i_1_n_5\
    );
\shl_i_i_i_i6381415_fu_5252_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381415_fu_5252[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381415_out(8),
      R => '0'
    );
\shl_i_i_i_i6381417_fu_5256[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => i_4_reg_23656(0),
      I2 => i_4_reg_23656(9),
      I3 => \shl_i_i_i_i6381433_fu_5288[8]_i_2_n_5\,
      I4 => \shl_i_i_i_i6381417_fu_5256[8]_i_2_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381417_out(8),
      O => \shl_i_i_i_i6381417_fu_5256[8]_i_1_n_5\
    );
\shl_i_i_i_i6381417_fu_5256[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_4_reg_23656(3),
      I1 => i_4_reg_23656(2),
      O => \shl_i_i_i_i6381417_fu_5256[8]_i_2_n_5\
    );
\shl_i_i_i_i6381417_fu_5256_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381417_fu_5256[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381417_out(8),
      R => '0'
    );
\shl_i_i_i_i6381419_fu_5260[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381435_fu_5292[8]_i_2_n_5\,
      I2 => i_4_reg_23656(2),
      I3 => i_4_reg_23656(3),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381419_out(8),
      O => \shl_i_i_i_i6381419_fu_5260[8]_i_1_n_5\
    );
\shl_i_i_i_i6381419_fu_5260_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381419_fu_5260[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381419_out(8),
      R => '0'
    );
\shl_i_i_i_i6381421_fu_5264[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381437_fu_5296[8]_i_2_n_5\,
      I2 => i_4_reg_23656(2),
      I3 => i_4_reg_23656(3),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381421_out(8),
      O => \shl_i_i_i_i6381421_fu_5264[8]_i_1_n_5\
    );
\shl_i_i_i_i6381421_fu_5264_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381421_fu_5264[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381421_out(8),
      R => '0'
    );
\shl_i_i_i_i6381423_fu_5268[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => i_4_reg_23656(0),
      I2 => i_4_reg_23656(9),
      I3 => \shl_i_i_i_i6381433_fu_5288[8]_i_2_n_5\,
      I4 => \shl_i_i_i_i6381425_fu_5272[8]_i_2_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381423_out(8),
      O => \shl_i_i_i_i6381423_fu_5268[8]_i_1_n_5\
    );
\shl_i_i_i_i6381423_fu_5268_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381423_fu_5268[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381423_out(8),
      R => '0'
    );
\shl_i_i_i_i6381425_fu_5272[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => i_4_reg_23656(0),
      I2 => i_4_reg_23656(9),
      I3 => \shl_i_i_i_i6381433_fu_5288[8]_i_2_n_5\,
      I4 => \shl_i_i_i_i6381425_fu_5272[8]_i_2_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381425_out(8),
      O => \shl_i_i_i_i6381425_fu_5272[8]_i_1_n_5\
    );
\shl_i_i_i_i6381425_fu_5272[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_4_reg_23656(2),
      I1 => i_4_reg_23656(3),
      O => \shl_i_i_i_i6381425_fu_5272[8]_i_2_n_5\
    );
\shl_i_i_i_i6381425_fu_5272_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381425_fu_5272[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381425_out(8),
      R => '0'
    );
\shl_i_i_i_i6381427_fu_5276[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381435_fu_5292[8]_i_2_n_5\,
      I2 => i_4_reg_23656(3),
      I3 => i_4_reg_23656(2),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381427_out(8),
      O => \shl_i_i_i_i6381427_fu_5276[8]_i_1_n_5\
    );
\shl_i_i_i_i6381427_fu_5276_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381427_fu_5276[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381427_out(8),
      R => '0'
    );
\shl_i_i_i_i6381429_fu_5280[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381437_fu_5296[8]_i_2_n_5\,
      I2 => i_4_reg_23656(3),
      I3 => i_4_reg_23656(2),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381429_out(8),
      O => \shl_i_i_i_i6381429_fu_5280[8]_i_1_n_5\
    );
\shl_i_i_i_i6381429_fu_5280_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381429_fu_5280[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381429_out(8),
      R => '0'
    );
\shl_i_i_i_i6381431_fu_5284[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => i_4_reg_23656(0),
      I2 => i_4_reg_23656(9),
      I3 => \shl_i_i_i_i6381433_fu_5288[8]_i_2_n_5\,
      I4 => \shl_i_i_i_i6381433_fu_5288[8]_i_3_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381431_out(8),
      O => \shl_i_i_i_i6381431_fu_5284[8]_i_1_n_5\
    );
\shl_i_i_i_i6381431_fu_5284_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381431_fu_5284[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381431_out(8),
      R => '0'
    );
\shl_i_i_i_i6381433_fu_5288[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => i_4_reg_23656(0),
      I2 => i_4_reg_23656(9),
      I3 => \shl_i_i_i_i6381433_fu_5288[8]_i_2_n_5\,
      I4 => \shl_i_i_i_i6381433_fu_5288[8]_i_3_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381433_out(8),
      O => \shl_i_i_i_i6381433_fu_5288[8]_i_1_n_5\
    );
\shl_i_i_i_i6381433_fu_5288[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \shl_i_i_i_i6381951_fu_6324[8]_i_3_n_5\,
      I1 => i_4_reg_23656(6),
      I2 => i_4_reg_23656(7),
      I3 => i_4_reg_23656(4),
      I4 => i_4_reg_23656(5),
      O => \shl_i_i_i_i6381433_fu_5288[8]_i_2_n_5\
    );
\shl_i_i_i_i6381433_fu_5288[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_4_reg_23656(2),
      I1 => i_4_reg_23656(3),
      O => \shl_i_i_i_i6381433_fu_5288[8]_i_3_n_5\
    );
\shl_i_i_i_i6381433_fu_5288_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381433_fu_5288[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381433_out(8),
      R => '0'
    );
\shl_i_i_i_i6381435_fu_5292[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381435_fu_5292[8]_i_2_n_5\,
      I2 => i_4_reg_23656(3),
      I3 => i_4_reg_23656(2),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381435_out(8),
      O => \shl_i_i_i_i6381435_fu_5292[8]_i_1_n_5\
    );
\shl_i_i_i_i6381435_fu_5292[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => i_4_reg_23656(5),
      I1 => i_4_reg_23656(4),
      I2 => i_4_reg_23656(7),
      I3 => i_4_reg_23656(6),
      I4 => \shl_i_i_i_i6381437_fu_5296[8]_i_3_n_5\,
      I5 => \shl_i_i_i_i6381435_fu_5292[8]_i_3_n_5\,
      O => \shl_i_i_i_i6381435_fu_5292[8]_i_2_n_5\
    );
\shl_i_i_i_i6381435_fu_5292[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_4_reg_23656(0),
      I1 => i_4_reg_23656(9),
      O => \shl_i_i_i_i6381435_fu_5292[8]_i_3_n_5\
    );
\shl_i_i_i_i6381435_fu_5292_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381435_fu_5292[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381435_out(8),
      R => '0'
    );
\shl_i_i_i_i6381437_fu_5296[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381437_fu_5296[8]_i_2_n_5\,
      I2 => i_4_reg_23656(3),
      I3 => i_4_reg_23656(2),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381437_out(8),
      O => \shl_i_i_i_i6381437_fu_5296[8]_i_1_n_5\
    );
\shl_i_i_i_i6381437_fu_5296[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => i_4_reg_23656(5),
      I1 => i_4_reg_23656(4),
      I2 => i_4_reg_23656(7),
      I3 => i_4_reg_23656(6),
      I4 => \shl_i_i_i_i6381437_fu_5296[8]_i_3_n_5\,
      I5 => \shl_i_i_i_i6381437_fu_5296[8]_i_4_n_5\,
      O => \shl_i_i_i_i6381437_fu_5296[8]_i_2_n_5\
    );
\shl_i_i_i_i6381437_fu_5296[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => i_4_reg_23656(8),
      I1 => \^ap_enable_reg_pp0_iter1\,
      I2 => Q(0),
      I3 => i_4_reg_23656(1),
      O => \shl_i_i_i_i6381437_fu_5296[8]_i_3_n_5\
    );
\shl_i_i_i_i6381437_fu_5296[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_4_reg_23656(0),
      I1 => i_4_reg_23656(9),
      O => \shl_i_i_i_i6381437_fu_5296[8]_i_4_n_5\
    );
\shl_i_i_i_i6381437_fu_5296_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381437_fu_5296[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381437_out(8),
      R => '0'
    );
\shl_i_i_i_i6381439_fu_5300[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381559_fu_5540[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381439_out(8),
      O => \shl_i_i_i_i6381439_fu_5300[8]_i_1_n_5\
    );
\shl_i_i_i_i6381439_fu_5300_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381439_fu_5300[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381439_out(8),
      R => '0'
    );
\shl_i_i_i_i6381441_fu_5304[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381561_fu_5544[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381441_out(8),
      O => \shl_i_i_i_i6381441_fu_5304[8]_i_1_n_5\
    );
\shl_i_i_i_i6381441_fu_5304_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381441_fu_5304[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381441_out(8),
      R => '0'
    );
\shl_i_i_i_i6381443_fu_5308[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381563_fu_5548[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381443_out(8),
      O => \shl_i_i_i_i6381443_fu_5308[8]_i_1_n_5\
    );
\shl_i_i_i_i6381443_fu_5308_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381443_fu_5308[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381443_out(8),
      R => '0'
    );
\shl_i_i_i_i6381445_fu_5312[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381565_fu_5552[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381445_out(8),
      O => \shl_i_i_i_i6381445_fu_5312[8]_i_1_n_5\
    );
\shl_i_i_i_i6381445_fu_5312_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381445_fu_5312[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381445_out(8),
      R => '0'
    );
\shl_i_i_i_i6381447_fu_5316[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381559_fu_5540[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381447_out(8),
      O => \shl_i_i_i_i6381447_fu_5316[8]_i_1_n_5\
    );
\shl_i_i_i_i6381447_fu_5316_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381447_fu_5316[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381447_out(8),
      R => '0'
    );
\shl_i_i_i_i6381449_fu_5320[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381561_fu_5544[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381449_out(8),
      O => \shl_i_i_i_i6381449_fu_5320[8]_i_1_n_5\
    );
\shl_i_i_i_i6381449_fu_5320_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381449_fu_5320[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381449_out(8),
      R => '0'
    );
\shl_i_i_i_i6381451_fu_5324[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381563_fu_5548[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381451_out(8),
      O => \shl_i_i_i_i6381451_fu_5324[8]_i_1_n_5\
    );
\shl_i_i_i_i6381451_fu_5324_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381451_fu_5324[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381451_out(8),
      R => '0'
    );
\shl_i_i_i_i6381453_fu_5328[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381565_fu_5552[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381453_out(8),
      O => \shl_i_i_i_i6381453_fu_5328[8]_i_1_n_5\
    );
\shl_i_i_i_i6381453_fu_5328_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381453_fu_5328[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381453_out(8),
      R => '0'
    );
\shl_i_i_i_i6381455_fu_5332[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381559_fu_5540[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381455_out(8),
      O => \shl_i_i_i_i6381455_fu_5332[8]_i_1_n_5\
    );
\shl_i_i_i_i6381455_fu_5332_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381455_fu_5332[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381455_out(8),
      R => '0'
    );
\shl_i_i_i_i6381457_fu_5336[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381561_fu_5544[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381457_out(8),
      O => \shl_i_i_i_i6381457_fu_5336[8]_i_1_n_5\
    );
\shl_i_i_i_i6381457_fu_5336_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381457_fu_5336[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381457_out(8),
      R => '0'
    );
\shl_i_i_i_i6381459_fu_5340[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381563_fu_5548[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381459_out(8),
      O => \shl_i_i_i_i6381459_fu_5340[8]_i_1_n_5\
    );
\shl_i_i_i_i6381459_fu_5340_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381459_fu_5340[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381459_out(8),
      R => '0'
    );
\shl_i_i_i_i6381461_fu_5344[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381565_fu_5552[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381461_out(8),
      O => \shl_i_i_i_i6381461_fu_5344[8]_i_1_n_5\
    );
\shl_i_i_i_i6381461_fu_5344_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381461_fu_5344[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381461_out(8),
      R => '0'
    );
\shl_i_i_i_i6381463_fu_5348[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381559_fu_5540[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381463_out(8),
      O => \shl_i_i_i_i6381463_fu_5348[8]_i_1_n_5\
    );
\shl_i_i_i_i6381463_fu_5348_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381463_fu_5348[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381463_out(8),
      R => '0'
    );
\shl_i_i_i_i6381465_fu_5352[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381561_fu_5544[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381465_out(8),
      O => \shl_i_i_i_i6381465_fu_5352[8]_i_1_n_5\
    );
\shl_i_i_i_i6381465_fu_5352_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381465_fu_5352[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381465_out(8),
      R => '0'
    );
\shl_i_i_i_i6381467_fu_5356[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381563_fu_5548[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381467_out(8),
      O => \shl_i_i_i_i6381467_fu_5356[8]_i_1_n_5\
    );
\shl_i_i_i_i6381467_fu_5356_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381467_fu_5356[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381467_out(8),
      R => '0'
    );
\shl_i_i_i_i6381469_fu_5360[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381565_fu_5552[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381469_out(8),
      O => \shl_i_i_i_i6381469_fu_5360[8]_i_1_n_5\
    );
\shl_i_i_i_i6381469_fu_5360_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381469_fu_5360[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381469_out(8),
      R => '0'
    );
\shl_i_i_i_i6381471_fu_5364[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381559_fu_5540[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381471_out(8),
      O => \shl_i_i_i_i6381471_fu_5364[8]_i_1_n_5\
    );
\shl_i_i_i_i6381471_fu_5364_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381471_fu_5364[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381471_out(8),
      R => '0'
    );
\shl_i_i_i_i6381473_fu_5368[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381561_fu_5544[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381473_out(8),
      O => \shl_i_i_i_i6381473_fu_5368[8]_i_1_n_5\
    );
\shl_i_i_i_i6381473_fu_5368_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381473_fu_5368[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381473_out(8),
      R => '0'
    );
\shl_i_i_i_i6381475_fu_5372[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381563_fu_5548[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381475_out(8),
      O => \shl_i_i_i_i6381475_fu_5372[8]_i_1_n_5\
    );
\shl_i_i_i_i6381475_fu_5372_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381475_fu_5372[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381475_out(8),
      R => '0'
    );
\shl_i_i_i_i6381477_fu_5376[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381565_fu_5552[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381477_out(8),
      O => \shl_i_i_i_i6381477_fu_5376[8]_i_1_n_5\
    );
\shl_i_i_i_i6381477_fu_5376_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381477_fu_5376[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381477_out(8),
      R => '0'
    );
\shl_i_i_i_i6381479_fu_5380[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381559_fu_5540[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381479_out(8),
      O => \shl_i_i_i_i6381479_fu_5380[8]_i_1_n_5\
    );
\shl_i_i_i_i6381479_fu_5380_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381479_fu_5380[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381479_out(8),
      R => '0'
    );
\shl_i_i_i_i6381481_fu_5384[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381561_fu_5544[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381481_out(8),
      O => \shl_i_i_i_i6381481_fu_5384[8]_i_1_n_5\
    );
\shl_i_i_i_i6381481_fu_5384_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381481_fu_5384[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381481_out(8),
      R => '0'
    );
\shl_i_i_i_i6381483_fu_5388[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381563_fu_5548[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381483_out(8),
      O => \shl_i_i_i_i6381483_fu_5388[8]_i_1_n_5\
    );
\shl_i_i_i_i6381483_fu_5388_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381483_fu_5388[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381483_out(8),
      R => '0'
    );
\shl_i_i_i_i6381485_fu_5392[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381565_fu_5552[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381485_out(8),
      O => \shl_i_i_i_i6381485_fu_5392[8]_i_1_n_5\
    );
\shl_i_i_i_i6381485_fu_5392_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381485_fu_5392[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381485_out(8),
      R => '0'
    );
\shl_i_i_i_i6381487_fu_5396[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381559_fu_5540[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381487_out(8),
      O => \shl_i_i_i_i6381487_fu_5396[8]_i_1_n_5\
    );
\shl_i_i_i_i6381487_fu_5396_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381487_fu_5396[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381487_out(8),
      R => '0'
    );
\shl_i_i_i_i6381489_fu_5400[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381561_fu_5544[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381489_out(8),
      O => \shl_i_i_i_i6381489_fu_5400[8]_i_1_n_5\
    );
\shl_i_i_i_i6381489_fu_5400_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381489_fu_5400[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381489_out(8),
      R => '0'
    );
\shl_i_i_i_i6381491_fu_5404[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381563_fu_5548[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381491_out(8),
      O => \shl_i_i_i_i6381491_fu_5404[8]_i_1_n_5\
    );
\shl_i_i_i_i6381491_fu_5404_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381491_fu_5404[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381491_out(8),
      R => '0'
    );
\shl_i_i_i_i6381493_fu_5408[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381565_fu_5552[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381493_out(8),
      O => \shl_i_i_i_i6381493_fu_5408[8]_i_1_n_5\
    );
\shl_i_i_i_i6381493_fu_5408_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381493_fu_5408[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381493_out(8),
      R => '0'
    );
\shl_i_i_i_i6381495_fu_5412[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381559_fu_5540[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381495_out(8),
      O => \shl_i_i_i_i6381495_fu_5412[8]_i_1_n_5\
    );
\shl_i_i_i_i6381495_fu_5412_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381495_fu_5412[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381495_out(8),
      R => '0'
    );
\shl_i_i_i_i6381497_fu_5416[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381561_fu_5544[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381497_out(8),
      O => \shl_i_i_i_i6381497_fu_5416[8]_i_1_n_5\
    );
\shl_i_i_i_i6381497_fu_5416_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381497_fu_5416[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381497_out(8),
      R => '0'
    );
\shl_i_i_i_i6381499_fu_5420[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381563_fu_5548[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381499_out(8),
      O => \shl_i_i_i_i6381499_fu_5420[8]_i_1_n_5\
    );
\shl_i_i_i_i6381499_fu_5420_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381499_fu_5420[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381499_out(8),
      R => '0'
    );
\shl_i_i_i_i6381501_fu_5424[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381565_fu_5552[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381501_out(8),
      O => \shl_i_i_i_i6381501_fu_5424[8]_i_1_n_5\
    );
\shl_i_i_i_i6381501_fu_5424_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381501_fu_5424[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381501_out(8),
      R => '0'
    );
\shl_i_i_i_i6381503_fu_5428[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381559_fu_5540[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381503_out(8),
      O => \shl_i_i_i_i6381503_fu_5428[8]_i_1_n_5\
    );
\shl_i_i_i_i6381503_fu_5428_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381503_fu_5428[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381503_out(8),
      R => '0'
    );
\shl_i_i_i_i6381505_fu_5432[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381561_fu_5544[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381505_out(8),
      O => \shl_i_i_i_i6381505_fu_5432[8]_i_1_n_5\
    );
\shl_i_i_i_i6381505_fu_5432_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381505_fu_5432[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381505_out(8),
      R => '0'
    );
\shl_i_i_i_i6381507_fu_5436[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381563_fu_5548[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381507_out(8),
      O => \shl_i_i_i_i6381507_fu_5436[8]_i_1_n_5\
    );
\shl_i_i_i_i6381507_fu_5436_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381507_fu_5436[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381507_out(8),
      R => '0'
    );
\shl_i_i_i_i6381509_fu_5440[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381565_fu_5552[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381509_out(8),
      O => \shl_i_i_i_i6381509_fu_5440[8]_i_1_n_5\
    );
\shl_i_i_i_i6381509_fu_5440_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381509_fu_5440[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381509_out(8),
      R => '0'
    );
\shl_i_i_i_i6381511_fu_5444[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381559_fu_5540[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381511_out(8),
      O => \shl_i_i_i_i6381511_fu_5444[8]_i_1_n_5\
    );
\shl_i_i_i_i6381511_fu_5444_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381511_fu_5444[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381511_out(8),
      R => '0'
    );
\shl_i_i_i_i6381513_fu_5448[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381561_fu_5544[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381513_out(8),
      O => \shl_i_i_i_i6381513_fu_5448[8]_i_1_n_5\
    );
\shl_i_i_i_i6381513_fu_5448_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381513_fu_5448[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381513_out(8),
      R => '0'
    );
\shl_i_i_i_i6381515_fu_5452[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381563_fu_5548[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381515_out(8),
      O => \shl_i_i_i_i6381515_fu_5452[8]_i_1_n_5\
    );
\shl_i_i_i_i6381515_fu_5452_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381515_fu_5452[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381515_out(8),
      R => '0'
    );
\shl_i_i_i_i6381517_fu_5456[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381565_fu_5552[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381517_out(8),
      O => \shl_i_i_i_i6381517_fu_5456[8]_i_1_n_5\
    );
\shl_i_i_i_i6381517_fu_5456_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381517_fu_5456[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381517_out(8),
      R => '0'
    );
\shl_i_i_i_i6381519_fu_5460[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381559_fu_5540[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381519_out(8),
      O => \shl_i_i_i_i6381519_fu_5460[8]_i_1_n_5\
    );
\shl_i_i_i_i6381519_fu_5460_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381519_fu_5460[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381519_out(8),
      R => '0'
    );
\shl_i_i_i_i6381521_fu_5464[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381561_fu_5544[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381521_out(8),
      O => \shl_i_i_i_i6381521_fu_5464[8]_i_1_n_5\
    );
\shl_i_i_i_i6381521_fu_5464_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381521_fu_5464[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381521_out(8),
      R => '0'
    );
\shl_i_i_i_i6381523_fu_5468[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381563_fu_5548[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381523_out(8),
      O => \shl_i_i_i_i6381523_fu_5468[8]_i_1_n_5\
    );
\shl_i_i_i_i6381523_fu_5468_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381523_fu_5468[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381523_out(8),
      R => '0'
    );
\shl_i_i_i_i6381525_fu_5472[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381565_fu_5552[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381525_out(8),
      O => \shl_i_i_i_i6381525_fu_5472[8]_i_1_n_5\
    );
\shl_i_i_i_i6381525_fu_5472_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381525_fu_5472[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381525_out(8),
      R => '0'
    );
\shl_i_i_i_i6381527_fu_5476[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381559_fu_5540[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381527_out(8),
      O => \shl_i_i_i_i6381527_fu_5476[8]_i_1_n_5\
    );
\shl_i_i_i_i6381527_fu_5476_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381527_fu_5476[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381527_out(8),
      R => '0'
    );
\shl_i_i_i_i6381529_fu_5480[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381561_fu_5544[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381529_out(8),
      O => \shl_i_i_i_i6381529_fu_5480[8]_i_1_n_5\
    );
\shl_i_i_i_i6381529_fu_5480_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381529_fu_5480[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381529_out(8),
      R => '0'
    );
\shl_i_i_i_i6381531_fu_5484[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381563_fu_5548[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381531_out(8),
      O => \shl_i_i_i_i6381531_fu_5484[8]_i_1_n_5\
    );
\shl_i_i_i_i6381531_fu_5484_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381531_fu_5484[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381531_out(8),
      R => '0'
    );
\shl_i_i_i_i6381533_fu_5488[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381565_fu_5552[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381533_out(8),
      O => \shl_i_i_i_i6381533_fu_5488[8]_i_1_n_5\
    );
\shl_i_i_i_i6381533_fu_5488_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381533_fu_5488[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381533_out(8),
      R => '0'
    );
\shl_i_i_i_i6381535_fu_5492[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381559_fu_5540[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381535_out(8),
      O => \shl_i_i_i_i6381535_fu_5492[8]_i_1_n_5\
    );
\shl_i_i_i_i6381535_fu_5492_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381535_fu_5492[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381535_out(8),
      R => '0'
    );
\shl_i_i_i_i6381537_fu_5496[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381561_fu_5544[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381537_out(8),
      O => \shl_i_i_i_i6381537_fu_5496[8]_i_1_n_5\
    );
\shl_i_i_i_i6381537_fu_5496_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381537_fu_5496[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381537_out(8),
      R => '0'
    );
\shl_i_i_i_i6381539_fu_5500[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381563_fu_5548[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381539_out(8),
      O => \shl_i_i_i_i6381539_fu_5500[8]_i_1_n_5\
    );
\shl_i_i_i_i6381539_fu_5500_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381539_fu_5500[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381539_out(8),
      R => '0'
    );
\shl_i_i_i_i6381541_fu_5504[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381565_fu_5552[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381541_out(8),
      O => \shl_i_i_i_i6381541_fu_5504[8]_i_1_n_5\
    );
\shl_i_i_i_i6381541_fu_5504_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381541_fu_5504[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381541_out(8),
      R => '0'
    );
\shl_i_i_i_i6381543_fu_5508[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381559_fu_5540[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381543_out(8),
      O => \shl_i_i_i_i6381543_fu_5508[8]_i_1_n_5\
    );
\shl_i_i_i_i6381543_fu_5508_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381543_fu_5508[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381543_out(8),
      R => '0'
    );
\shl_i_i_i_i6381545_fu_5512[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381561_fu_5544[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381545_out(8),
      O => \shl_i_i_i_i6381545_fu_5512[8]_i_1_n_5\
    );
\shl_i_i_i_i6381545_fu_5512_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381545_fu_5512[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381545_out(8),
      R => '0'
    );
\shl_i_i_i_i6381547_fu_5516[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381563_fu_5548[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381547_out(8),
      O => \shl_i_i_i_i6381547_fu_5516[8]_i_1_n_5\
    );
\shl_i_i_i_i6381547_fu_5516_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381547_fu_5516[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381547_out(8),
      R => '0'
    );
\shl_i_i_i_i6381549_fu_5520[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381565_fu_5552[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381549_out(8),
      O => \shl_i_i_i_i6381549_fu_5520[8]_i_1_n_5\
    );
\shl_i_i_i_i6381549_fu_5520_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381549_fu_5520[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381549_out(8),
      R => '0'
    );
\shl_i_i_i_i6381551_fu_5524[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381559_fu_5540[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381551_out(8),
      O => \shl_i_i_i_i6381551_fu_5524[8]_i_1_n_5\
    );
\shl_i_i_i_i6381551_fu_5524_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381551_fu_5524[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381551_out(8),
      R => '0'
    );
\shl_i_i_i_i6381553_fu_5528[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381561_fu_5544[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381553_out(8),
      O => \shl_i_i_i_i6381553_fu_5528[8]_i_1_n_5\
    );
\shl_i_i_i_i6381553_fu_5528_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381553_fu_5528[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381553_out(8),
      R => '0'
    );
\shl_i_i_i_i6381555_fu_5532[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381563_fu_5548[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381555_out(8),
      O => \shl_i_i_i_i6381555_fu_5532[8]_i_1_n_5\
    );
\shl_i_i_i_i6381555_fu_5532_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381555_fu_5532[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381555_out(8),
      R => '0'
    );
\shl_i_i_i_i6381557_fu_5536[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381565_fu_5552[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381557_out(8),
      O => \shl_i_i_i_i6381557_fu_5536[8]_i_1_n_5\
    );
\shl_i_i_i_i6381557_fu_5536_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381557_fu_5536[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381557_out(8),
      R => '0'
    );
\shl_i_i_i_i6381559_fu_5540[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381559_fu_5540[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381559_out(8),
      O => \shl_i_i_i_i6381559_fu_5540[8]_i_1_n_5\
    );
\shl_i_i_i_i6381559_fu_5540[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => i_4_reg_23656(0),
      I1 => i_4_reg_23656(9),
      I2 => i_4_reg_23656(6),
      I3 => i_4_reg_23656(7),
      I4 => \shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5\,
      O => \shl_i_i_i_i6381559_fu_5540[8]_i_2_n_5\
    );
\shl_i_i_i_i6381559_fu_5540_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381559_fu_5540[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381559_out(8),
      R => '0'
    );
\shl_i_i_i_i6381561_fu_5544[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381561_fu_5544[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381561_out(8),
      O => \shl_i_i_i_i6381561_fu_5544[8]_i_1_n_5\
    );
\shl_i_i_i_i6381561_fu_5544[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => i_4_reg_23656(0),
      I1 => i_4_reg_23656(9),
      I2 => i_4_reg_23656(6),
      I3 => i_4_reg_23656(7),
      I4 => \shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5\,
      O => \shl_i_i_i_i6381561_fu_5544[8]_i_2_n_5\
    );
\shl_i_i_i_i6381561_fu_5544_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381561_fu_5544[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381561_out(8),
      R => '0'
    );
\shl_i_i_i_i6381563_fu_5548[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381563_fu_5548[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381563_out(8),
      O => \shl_i_i_i_i6381563_fu_5548[8]_i_1_n_5\
    );
\shl_i_i_i_i6381563_fu_5548[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => i_4_reg_23656(0),
      I1 => i_4_reg_23656(9),
      I2 => i_4_reg_23656(6),
      I3 => i_4_reg_23656(7),
      I4 => \shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5\,
      O => \shl_i_i_i_i6381563_fu_5548[8]_i_2_n_5\
    );
\shl_i_i_i_i6381563_fu_5548_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381563_fu_5548[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381563_out(8),
      R => '0'
    );
\shl_i_i_i_i6381565_fu_5552[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381565_fu_5552[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381565_out(8),
      O => \shl_i_i_i_i6381565_fu_5552[8]_i_1_n_5\
    );
\shl_i_i_i_i6381565_fu_5552[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => i_4_reg_23656(0),
      I1 => i_4_reg_23656(9),
      I2 => i_4_reg_23656(6),
      I3 => i_4_reg_23656(7),
      I4 => \shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5\,
      O => \shl_i_i_i_i6381565_fu_5552[8]_i_2_n_5\
    );
\shl_i_i_i_i6381565_fu_5552_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381565_fu_5552[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381565_out(8),
      R => '0'
    );
\shl_i_i_i_i6381567_fu_5556[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381687_fu_5796[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381567_out(8),
      O => \shl_i_i_i_i6381567_fu_5556[8]_i_1_n_5\
    );
\shl_i_i_i_i6381567_fu_5556_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381567_fu_5556[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381567_out(8),
      R => '0'
    );
\shl_i_i_i_i6381569_fu_5560[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381689_fu_5800[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381569_out(8),
      O => \shl_i_i_i_i6381569_fu_5560[8]_i_1_n_5\
    );
\shl_i_i_i_i6381569_fu_5560_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381569_fu_5560[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381569_out(8),
      R => '0'
    );
\shl_i_i_i_i6381571_fu_5564[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381691_fu_5804[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381571_out(8),
      O => \shl_i_i_i_i6381571_fu_5564[8]_i_1_n_5\
    );
\shl_i_i_i_i6381571_fu_5564_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381571_fu_5564[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381571_out(8),
      R => '0'
    );
\shl_i_i_i_i6381573_fu_5568[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381693_fu_5808[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381573_out(8),
      O => \shl_i_i_i_i6381573_fu_5568[8]_i_1_n_5\
    );
\shl_i_i_i_i6381573_fu_5568_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381573_fu_5568[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381573_out(8),
      R => '0'
    );
\shl_i_i_i_i6381575_fu_5572[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381687_fu_5796[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381575_out(8),
      O => \shl_i_i_i_i6381575_fu_5572[8]_i_1_n_5\
    );
\shl_i_i_i_i6381575_fu_5572_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381575_fu_5572[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381575_out(8),
      R => '0'
    );
\shl_i_i_i_i6381577_fu_5576[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381689_fu_5800[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381577_out(8),
      O => \shl_i_i_i_i6381577_fu_5576[8]_i_1_n_5\
    );
\shl_i_i_i_i6381577_fu_5576_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381577_fu_5576[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381577_out(8),
      R => '0'
    );
\shl_i_i_i_i6381579_fu_5580[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381691_fu_5804[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381579_out(8),
      O => \shl_i_i_i_i6381579_fu_5580[8]_i_1_n_5\
    );
\shl_i_i_i_i6381579_fu_5580_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381579_fu_5580[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381579_out(8),
      R => '0'
    );
\shl_i_i_i_i6381581_fu_5584[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381693_fu_5808[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381581_out(8),
      O => \shl_i_i_i_i6381581_fu_5584[8]_i_1_n_5\
    );
\shl_i_i_i_i6381581_fu_5584_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381581_fu_5584[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381581_out(8),
      R => '0'
    );
\shl_i_i_i_i6381583_fu_5588[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381687_fu_5796[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381583_out(8),
      O => \shl_i_i_i_i6381583_fu_5588[8]_i_1_n_5\
    );
\shl_i_i_i_i6381583_fu_5588_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381583_fu_5588[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381583_out(8),
      R => '0'
    );
\shl_i_i_i_i6381585_fu_5592[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381689_fu_5800[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381585_out(8),
      O => \shl_i_i_i_i6381585_fu_5592[8]_i_1_n_5\
    );
\shl_i_i_i_i6381585_fu_5592_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381585_fu_5592[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381585_out(8),
      R => '0'
    );
\shl_i_i_i_i6381587_fu_5596[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381691_fu_5804[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381587_out(8),
      O => \shl_i_i_i_i6381587_fu_5596[8]_i_1_n_5\
    );
\shl_i_i_i_i6381587_fu_5596_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381587_fu_5596[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381587_out(8),
      R => '0'
    );
\shl_i_i_i_i6381589_fu_5600[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381693_fu_5808[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381589_out(8),
      O => \shl_i_i_i_i6381589_fu_5600[8]_i_1_n_5\
    );
\shl_i_i_i_i6381589_fu_5600_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381589_fu_5600[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381589_out(8),
      R => '0'
    );
\shl_i_i_i_i6381591_fu_5604[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381687_fu_5796[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381591_out(8),
      O => \shl_i_i_i_i6381591_fu_5604[8]_i_1_n_5\
    );
\shl_i_i_i_i6381591_fu_5604_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381591_fu_5604[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381591_out(8),
      R => '0'
    );
\shl_i_i_i_i6381593_fu_5608[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381689_fu_5800[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381593_out(8),
      O => \shl_i_i_i_i6381593_fu_5608[8]_i_1_n_5\
    );
\shl_i_i_i_i6381593_fu_5608_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381593_fu_5608[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381593_out(8),
      R => '0'
    );
\shl_i_i_i_i6381595_fu_5612[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381691_fu_5804[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381595_out(8),
      O => \shl_i_i_i_i6381595_fu_5612[8]_i_1_n_5\
    );
\shl_i_i_i_i6381595_fu_5612_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381595_fu_5612[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381595_out(8),
      R => '0'
    );
\shl_i_i_i_i6381597_fu_5616[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381693_fu_5808[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381597_out(8),
      O => \shl_i_i_i_i6381597_fu_5616[8]_i_1_n_5\
    );
\shl_i_i_i_i6381597_fu_5616_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381597_fu_5616[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381597_out(8),
      R => '0'
    );
\shl_i_i_i_i6381599_fu_5620[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381687_fu_5796[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381599_out(8),
      O => \shl_i_i_i_i6381599_fu_5620[8]_i_1_n_5\
    );
\shl_i_i_i_i6381599_fu_5620_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381599_fu_5620[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381599_out(8),
      R => '0'
    );
\shl_i_i_i_i6381601_fu_5624[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381689_fu_5800[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381601_out(8),
      O => \shl_i_i_i_i6381601_fu_5624[8]_i_1_n_5\
    );
\shl_i_i_i_i6381601_fu_5624_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381601_fu_5624[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381601_out(8),
      R => '0'
    );
\shl_i_i_i_i6381603_fu_5628[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381691_fu_5804[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381603_out(8),
      O => \shl_i_i_i_i6381603_fu_5628[8]_i_1_n_5\
    );
\shl_i_i_i_i6381603_fu_5628_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381603_fu_5628[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381603_out(8),
      R => '0'
    );
\shl_i_i_i_i6381605_fu_5632[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381693_fu_5808[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381605_out(8),
      O => \shl_i_i_i_i6381605_fu_5632[8]_i_1_n_5\
    );
\shl_i_i_i_i6381605_fu_5632_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381605_fu_5632[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381605_out(8),
      R => '0'
    );
\shl_i_i_i_i6381607_fu_5636[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381687_fu_5796[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381607_out(8),
      O => \shl_i_i_i_i6381607_fu_5636[8]_i_1_n_5\
    );
\shl_i_i_i_i6381607_fu_5636_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381607_fu_5636[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381607_out(8),
      R => '0'
    );
\shl_i_i_i_i6381609_fu_5640[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381689_fu_5800[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381609_out(8),
      O => \shl_i_i_i_i6381609_fu_5640[8]_i_1_n_5\
    );
\shl_i_i_i_i6381609_fu_5640_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381609_fu_5640[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381609_out(8),
      R => '0'
    );
\shl_i_i_i_i6381611_fu_5644[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381691_fu_5804[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381611_out(8),
      O => \shl_i_i_i_i6381611_fu_5644[8]_i_1_n_5\
    );
\shl_i_i_i_i6381611_fu_5644_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381611_fu_5644[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381611_out(8),
      R => '0'
    );
\shl_i_i_i_i6381613_fu_5648[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381693_fu_5808[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381613_out(8),
      O => \shl_i_i_i_i6381613_fu_5648[8]_i_1_n_5\
    );
\shl_i_i_i_i6381613_fu_5648_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381613_fu_5648[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381613_out(8),
      R => '0'
    );
\shl_i_i_i_i6381615_fu_5652[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381687_fu_5796[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381615_out(8),
      O => \shl_i_i_i_i6381615_fu_5652[8]_i_1_n_5\
    );
\shl_i_i_i_i6381615_fu_5652_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381615_fu_5652[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381615_out(8),
      R => '0'
    );
\shl_i_i_i_i6381617_fu_5656[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381689_fu_5800[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381617_out(8),
      O => \shl_i_i_i_i6381617_fu_5656[8]_i_1_n_5\
    );
\shl_i_i_i_i6381617_fu_5656_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381617_fu_5656[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381617_out(8),
      R => '0'
    );
\shl_i_i_i_i6381619_fu_5660[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381691_fu_5804[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381619_out(8),
      O => \shl_i_i_i_i6381619_fu_5660[8]_i_1_n_5\
    );
\shl_i_i_i_i6381619_fu_5660_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381619_fu_5660[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381619_out(8),
      R => '0'
    );
\shl_i_i_i_i6381621_fu_5664[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381693_fu_5808[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381621_out(8),
      O => \shl_i_i_i_i6381621_fu_5664[8]_i_1_n_5\
    );
\shl_i_i_i_i6381621_fu_5664_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381621_fu_5664[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381621_out(8),
      R => '0'
    );
\shl_i_i_i_i6381623_fu_5668[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381687_fu_5796[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381623_out(8),
      O => \shl_i_i_i_i6381623_fu_5668[8]_i_1_n_5\
    );
\shl_i_i_i_i6381623_fu_5668_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381623_fu_5668[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381623_out(8),
      R => '0'
    );
\shl_i_i_i_i6381625_fu_5672[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381689_fu_5800[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381625_out(8),
      O => \shl_i_i_i_i6381625_fu_5672[8]_i_1_n_5\
    );
\shl_i_i_i_i6381625_fu_5672_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381625_fu_5672[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381625_out(8),
      R => '0'
    );
\shl_i_i_i_i6381627_fu_5676[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381691_fu_5804[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381627_out(8),
      O => \shl_i_i_i_i6381627_fu_5676[8]_i_1_n_5\
    );
\shl_i_i_i_i6381627_fu_5676_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381627_fu_5676[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381627_out(8),
      R => '0'
    );
\shl_i_i_i_i6381629_fu_5680[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381693_fu_5808[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381629_out(8),
      O => \shl_i_i_i_i6381629_fu_5680[8]_i_1_n_5\
    );
\shl_i_i_i_i6381629_fu_5680_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381629_fu_5680[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381629_out(8),
      R => '0'
    );
\shl_i_i_i_i6381631_fu_5684[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381687_fu_5796[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381631_out(8),
      O => \shl_i_i_i_i6381631_fu_5684[8]_i_1_n_5\
    );
\shl_i_i_i_i6381631_fu_5684_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381631_fu_5684[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381631_out(8),
      R => '0'
    );
\shl_i_i_i_i6381633_fu_5688[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381689_fu_5800[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381633_out(8),
      O => \shl_i_i_i_i6381633_fu_5688[8]_i_1_n_5\
    );
\shl_i_i_i_i6381633_fu_5688_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381633_fu_5688[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381633_out(8),
      R => '0'
    );
\shl_i_i_i_i6381635_fu_5692[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381691_fu_5804[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381635_out(8),
      O => \shl_i_i_i_i6381635_fu_5692[8]_i_1_n_5\
    );
\shl_i_i_i_i6381635_fu_5692_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381635_fu_5692[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381635_out(8),
      R => '0'
    );
\shl_i_i_i_i6381637_fu_5696[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381693_fu_5808[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381637_out(8),
      O => \shl_i_i_i_i6381637_fu_5696[8]_i_1_n_5\
    );
\shl_i_i_i_i6381637_fu_5696_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381637_fu_5696[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381637_out(8),
      R => '0'
    );
\shl_i_i_i_i6381639_fu_5700[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381687_fu_5796[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381639_out(8),
      O => \shl_i_i_i_i6381639_fu_5700[8]_i_1_n_5\
    );
\shl_i_i_i_i6381639_fu_5700_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381639_fu_5700[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381639_out(8),
      R => '0'
    );
\shl_i_i_i_i6381641_fu_5704[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381689_fu_5800[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381641_out(8),
      O => \shl_i_i_i_i6381641_fu_5704[8]_i_1_n_5\
    );
\shl_i_i_i_i6381641_fu_5704_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381641_fu_5704[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381641_out(8),
      R => '0'
    );
\shl_i_i_i_i6381643_fu_5708[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381691_fu_5804[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381643_out(8),
      O => \shl_i_i_i_i6381643_fu_5708[8]_i_1_n_5\
    );
\shl_i_i_i_i6381643_fu_5708_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381643_fu_5708[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381643_out(8),
      R => '0'
    );
\shl_i_i_i_i6381645_fu_5712[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381693_fu_5808[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381645_out(8),
      O => \shl_i_i_i_i6381645_fu_5712[8]_i_1_n_5\
    );
\shl_i_i_i_i6381645_fu_5712_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381645_fu_5712[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381645_out(8),
      R => '0'
    );
\shl_i_i_i_i6381647_fu_5716[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381687_fu_5796[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381647_out(8),
      O => \shl_i_i_i_i6381647_fu_5716[8]_i_1_n_5\
    );
\shl_i_i_i_i6381647_fu_5716_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381647_fu_5716[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381647_out(8),
      R => '0'
    );
\shl_i_i_i_i6381649_fu_5720[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381689_fu_5800[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381649_out(8),
      O => \shl_i_i_i_i6381649_fu_5720[8]_i_1_n_5\
    );
\shl_i_i_i_i6381649_fu_5720_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381649_fu_5720[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381649_out(8),
      R => '0'
    );
\shl_i_i_i_i6381651_fu_5724[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381691_fu_5804[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381651_out(8),
      O => \shl_i_i_i_i6381651_fu_5724[8]_i_1_n_5\
    );
\shl_i_i_i_i6381651_fu_5724_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381651_fu_5724[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381651_out(8),
      R => '0'
    );
\shl_i_i_i_i6381653_fu_5728[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381693_fu_5808[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381653_out(8),
      O => \shl_i_i_i_i6381653_fu_5728[8]_i_1_n_5\
    );
\shl_i_i_i_i6381653_fu_5728_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381653_fu_5728[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381653_out(8),
      R => '0'
    );
\shl_i_i_i_i6381655_fu_5732[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381687_fu_5796[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381655_out(8),
      O => \shl_i_i_i_i6381655_fu_5732[8]_i_1_n_5\
    );
\shl_i_i_i_i6381655_fu_5732_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381655_fu_5732[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381655_out(8),
      R => '0'
    );
\shl_i_i_i_i6381657_fu_5736[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381689_fu_5800[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381657_out(8),
      O => \shl_i_i_i_i6381657_fu_5736[8]_i_1_n_5\
    );
\shl_i_i_i_i6381657_fu_5736_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381657_fu_5736[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381657_out(8),
      R => '0'
    );
\shl_i_i_i_i6381659_fu_5740[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381691_fu_5804[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381659_out(8),
      O => \shl_i_i_i_i6381659_fu_5740[8]_i_1_n_5\
    );
\shl_i_i_i_i6381659_fu_5740_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381659_fu_5740[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381659_out(8),
      R => '0'
    );
\shl_i_i_i_i6381661_fu_5744[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381693_fu_5808[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381661_out(8),
      O => \shl_i_i_i_i6381661_fu_5744[8]_i_1_n_5\
    );
\shl_i_i_i_i6381661_fu_5744_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381661_fu_5744[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381661_out(8),
      R => '0'
    );
\shl_i_i_i_i6381663_fu_5748[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381687_fu_5796[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381663_out(8),
      O => \shl_i_i_i_i6381663_fu_5748[8]_i_1_n_5\
    );
\shl_i_i_i_i6381663_fu_5748_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381663_fu_5748[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381663_out(8),
      R => '0'
    );
\shl_i_i_i_i6381665_fu_5752[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381689_fu_5800[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381665_out(8),
      O => \shl_i_i_i_i6381665_fu_5752[8]_i_1_n_5\
    );
\shl_i_i_i_i6381665_fu_5752_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381665_fu_5752[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381665_out(8),
      R => '0'
    );
\shl_i_i_i_i6381667_fu_5756[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381691_fu_5804[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381667_out(8),
      O => \shl_i_i_i_i6381667_fu_5756[8]_i_1_n_5\
    );
\shl_i_i_i_i6381667_fu_5756_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381667_fu_5756[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381667_out(8),
      R => '0'
    );
\shl_i_i_i_i6381669_fu_5760[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381693_fu_5808[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381669_out(8),
      O => \shl_i_i_i_i6381669_fu_5760[8]_i_1_n_5\
    );
\shl_i_i_i_i6381669_fu_5760_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381669_fu_5760[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381669_out(8),
      R => '0'
    );
\shl_i_i_i_i6381671_fu_5764[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381687_fu_5796[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381671_out(8),
      O => \shl_i_i_i_i6381671_fu_5764[8]_i_1_n_5\
    );
\shl_i_i_i_i6381671_fu_5764_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381671_fu_5764[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381671_out(8),
      R => '0'
    );
\shl_i_i_i_i6381673_fu_5768[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381689_fu_5800[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381673_out(8),
      O => \shl_i_i_i_i6381673_fu_5768[8]_i_1_n_5\
    );
\shl_i_i_i_i6381673_fu_5768_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381673_fu_5768[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381673_out(8),
      R => '0'
    );
\shl_i_i_i_i6381675_fu_5772[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381691_fu_5804[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381675_out(8),
      O => \shl_i_i_i_i6381675_fu_5772[8]_i_1_n_5\
    );
\shl_i_i_i_i6381675_fu_5772_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381675_fu_5772[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381675_out(8),
      R => '0'
    );
\shl_i_i_i_i6381677_fu_5776[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381693_fu_5808[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381677_out(8),
      O => \shl_i_i_i_i6381677_fu_5776[8]_i_1_n_5\
    );
\shl_i_i_i_i6381677_fu_5776_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381677_fu_5776[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381677_out(8),
      R => '0'
    );
\shl_i_i_i_i6381679_fu_5780[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381687_fu_5796[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381679_out(8),
      O => \shl_i_i_i_i6381679_fu_5780[8]_i_1_n_5\
    );
\shl_i_i_i_i6381679_fu_5780_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381679_fu_5780[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381679_out(8),
      R => '0'
    );
\shl_i_i_i_i6381681_fu_5784[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381689_fu_5800[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381681_out(8),
      O => \shl_i_i_i_i6381681_fu_5784[8]_i_1_n_5\
    );
\shl_i_i_i_i6381681_fu_5784_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381681_fu_5784[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381681_out(8),
      R => '0'
    );
\shl_i_i_i_i6381683_fu_5788[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381691_fu_5804[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381683_out(8),
      O => \shl_i_i_i_i6381683_fu_5788[8]_i_1_n_5\
    );
\shl_i_i_i_i6381683_fu_5788_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381683_fu_5788[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381683_out(8),
      R => '0'
    );
\shl_i_i_i_i6381685_fu_5792[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381693_fu_5808[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381685_out(8),
      O => \shl_i_i_i_i6381685_fu_5792[8]_i_1_n_5\
    );
\shl_i_i_i_i6381685_fu_5792_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381685_fu_5792[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381685_out(8),
      R => '0'
    );
\shl_i_i_i_i6381687_fu_5796[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381687_fu_5796[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381687_out(8),
      O => \shl_i_i_i_i6381687_fu_5796[8]_i_1_n_5\
    );
\shl_i_i_i_i6381687_fu_5796[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => i_4_reg_23656(0),
      I1 => i_4_reg_23656(9),
      I2 => i_4_reg_23656(7),
      I3 => i_4_reg_23656(6),
      I4 => \shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5\,
      O => \shl_i_i_i_i6381687_fu_5796[8]_i_2_n_5\
    );
\shl_i_i_i_i6381687_fu_5796_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381687_fu_5796[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381687_out(8),
      R => '0'
    );
\shl_i_i_i_i6381689_fu_5800[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381689_fu_5800[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381689_out(8),
      O => \shl_i_i_i_i6381689_fu_5800[8]_i_1_n_5\
    );
\shl_i_i_i_i6381689_fu_5800[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => i_4_reg_23656(0),
      I1 => i_4_reg_23656(9),
      I2 => i_4_reg_23656(7),
      I3 => i_4_reg_23656(6),
      I4 => \shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5\,
      O => \shl_i_i_i_i6381689_fu_5800[8]_i_2_n_5\
    );
\shl_i_i_i_i6381689_fu_5800_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381689_fu_5800[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381689_out(8),
      R => '0'
    );
\shl_i_i_i_i6381691_fu_5804[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381691_fu_5804[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381691_out(8),
      O => \shl_i_i_i_i6381691_fu_5804[8]_i_1_n_5\
    );
\shl_i_i_i_i6381691_fu_5804[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => i_4_reg_23656(0),
      I1 => i_4_reg_23656(9),
      I2 => i_4_reg_23656(7),
      I3 => i_4_reg_23656(6),
      I4 => \shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5\,
      O => \shl_i_i_i_i6381691_fu_5804[8]_i_2_n_5\
    );
\shl_i_i_i_i6381691_fu_5804_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381691_fu_5804[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381691_out(8),
      R => '0'
    );
\shl_i_i_i_i6381693_fu_5808[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381693_fu_5808[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381693_out(8),
      O => \shl_i_i_i_i6381693_fu_5808[8]_i_1_n_5\
    );
\shl_i_i_i_i6381693_fu_5808[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => i_4_reg_23656(0),
      I1 => i_4_reg_23656(9),
      I2 => i_4_reg_23656(7),
      I3 => i_4_reg_23656(6),
      I4 => \shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5\,
      O => \shl_i_i_i_i6381693_fu_5808[8]_i_2_n_5\
    );
\shl_i_i_i_i6381693_fu_5808_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381693_fu_5808[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381693_out(8),
      R => '0'
    );
\shl_i_i_i_i6381695_fu_5812[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381815_fu_6052[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381695_out(8),
      O => \shl_i_i_i_i6381695_fu_5812[8]_i_1_n_5\
    );
\shl_i_i_i_i6381695_fu_5812_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381695_fu_5812[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381695_out(8),
      R => '0'
    );
\shl_i_i_i_i6381697_fu_5816[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381817_fu_6056[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381697_out(8),
      O => \shl_i_i_i_i6381697_fu_5816[8]_i_1_n_5\
    );
\shl_i_i_i_i6381697_fu_5816_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381697_fu_5816[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381697_out(8),
      R => '0'
    );
\shl_i_i_i_i6381699_fu_5820[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381819_fu_6060[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381699_out(8),
      O => \shl_i_i_i_i6381699_fu_5820[8]_i_1_n_5\
    );
\shl_i_i_i_i6381699_fu_5820_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381699_fu_5820[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381699_out(8),
      R => '0'
    );
\shl_i_i_i_i6381701_fu_5824[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381821_fu_6064[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381701_out(8),
      O => \shl_i_i_i_i6381701_fu_5824[8]_i_1_n_5\
    );
\shl_i_i_i_i6381701_fu_5824_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381701_fu_5824[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381701_out(8),
      R => '0'
    );
\shl_i_i_i_i6381703_fu_5828[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381815_fu_6052[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381703_out(8),
      O => \shl_i_i_i_i6381703_fu_5828[8]_i_1_n_5\
    );
\shl_i_i_i_i6381703_fu_5828_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381703_fu_5828[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381703_out(8),
      R => '0'
    );
\shl_i_i_i_i6381705_fu_5832[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381817_fu_6056[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381705_out(8),
      O => \shl_i_i_i_i6381705_fu_5832[8]_i_1_n_5\
    );
\shl_i_i_i_i6381705_fu_5832_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381705_fu_5832[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381705_out(8),
      R => '0'
    );
\shl_i_i_i_i6381707_fu_5836[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381819_fu_6060[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381707_out(8),
      O => \shl_i_i_i_i6381707_fu_5836[8]_i_1_n_5\
    );
\shl_i_i_i_i6381707_fu_5836_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381707_fu_5836[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381707_out(8),
      R => '0'
    );
\shl_i_i_i_i6381709_fu_5840[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381821_fu_6064[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381709_out(8),
      O => \shl_i_i_i_i6381709_fu_5840[8]_i_1_n_5\
    );
\shl_i_i_i_i6381709_fu_5840_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381709_fu_5840[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381709_out(8),
      R => '0'
    );
\shl_i_i_i_i6381711_fu_5844[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381815_fu_6052[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381711_out(8),
      O => \shl_i_i_i_i6381711_fu_5844[8]_i_1_n_5\
    );
\shl_i_i_i_i6381711_fu_5844_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381711_fu_5844[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381711_out(8),
      R => '0'
    );
\shl_i_i_i_i6381713_fu_5848[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381817_fu_6056[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381713_out(8),
      O => \shl_i_i_i_i6381713_fu_5848[8]_i_1_n_5\
    );
\shl_i_i_i_i6381713_fu_5848_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381713_fu_5848[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381713_out(8),
      R => '0'
    );
\shl_i_i_i_i6381715_fu_5852[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381819_fu_6060[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381715_out(8),
      O => \shl_i_i_i_i6381715_fu_5852[8]_i_1_n_5\
    );
\shl_i_i_i_i6381715_fu_5852_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381715_fu_5852[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381715_out(8),
      R => '0'
    );
\shl_i_i_i_i6381717_fu_5856[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381821_fu_6064[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381717_out(8),
      O => \shl_i_i_i_i6381717_fu_5856[8]_i_1_n_5\
    );
\shl_i_i_i_i6381717_fu_5856_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381717_fu_5856[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381717_out(8),
      R => '0'
    );
\shl_i_i_i_i6381719_fu_5860[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381815_fu_6052[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381719_out(8),
      O => \shl_i_i_i_i6381719_fu_5860[8]_i_1_n_5\
    );
\shl_i_i_i_i6381719_fu_5860_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381719_fu_5860[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381719_out(8),
      R => '0'
    );
\shl_i_i_i_i6381721_fu_5864[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381817_fu_6056[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381721_out(8),
      O => \shl_i_i_i_i6381721_fu_5864[8]_i_1_n_5\
    );
\shl_i_i_i_i6381721_fu_5864_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381721_fu_5864[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381721_out(8),
      R => '0'
    );
\shl_i_i_i_i6381723_fu_5868[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381819_fu_6060[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381723_out(8),
      O => \shl_i_i_i_i6381723_fu_5868[8]_i_1_n_5\
    );
\shl_i_i_i_i6381723_fu_5868_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381723_fu_5868[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381723_out(8),
      R => '0'
    );
\shl_i_i_i_i6381725_fu_5872[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381821_fu_6064[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381725_out(8),
      O => \shl_i_i_i_i6381725_fu_5872[8]_i_1_n_5\
    );
\shl_i_i_i_i6381725_fu_5872_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381725_fu_5872[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381725_out(8),
      R => '0'
    );
\shl_i_i_i_i6381727_fu_5876[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381815_fu_6052[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381727_out(8),
      O => \shl_i_i_i_i6381727_fu_5876[8]_i_1_n_5\
    );
\shl_i_i_i_i6381727_fu_5876_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381727_fu_5876[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381727_out(8),
      R => '0'
    );
\shl_i_i_i_i6381729_fu_5880[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381817_fu_6056[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381729_out(8),
      O => \shl_i_i_i_i6381729_fu_5880[8]_i_1_n_5\
    );
\shl_i_i_i_i6381729_fu_5880_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381729_fu_5880[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381729_out(8),
      R => '0'
    );
\shl_i_i_i_i6381731_fu_5884[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381819_fu_6060[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381731_out(8),
      O => \shl_i_i_i_i6381731_fu_5884[8]_i_1_n_5\
    );
\shl_i_i_i_i6381731_fu_5884_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381731_fu_5884[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381731_out(8),
      R => '0'
    );
\shl_i_i_i_i6381733_fu_5888[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381821_fu_6064[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381733_out(8),
      O => \shl_i_i_i_i6381733_fu_5888[8]_i_1_n_5\
    );
\shl_i_i_i_i6381733_fu_5888_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381733_fu_5888[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381733_out(8),
      R => '0'
    );
\shl_i_i_i_i6381735_fu_5892[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381815_fu_6052[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381735_out(8),
      O => \shl_i_i_i_i6381735_fu_5892[8]_i_1_n_5\
    );
\shl_i_i_i_i6381735_fu_5892_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381735_fu_5892[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381735_out(8),
      R => '0'
    );
\shl_i_i_i_i6381737_fu_5896[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381817_fu_6056[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381737_out(8),
      O => \shl_i_i_i_i6381737_fu_5896[8]_i_1_n_5\
    );
\shl_i_i_i_i6381737_fu_5896_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381737_fu_5896[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381737_out(8),
      R => '0'
    );
\shl_i_i_i_i6381739_fu_5900[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381819_fu_6060[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381739_out(8),
      O => \shl_i_i_i_i6381739_fu_5900[8]_i_1_n_5\
    );
\shl_i_i_i_i6381739_fu_5900_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381739_fu_5900[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381739_out(8),
      R => '0'
    );
\shl_i_i_i_i6381741_fu_5904[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381821_fu_6064[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381741_out(8),
      O => \shl_i_i_i_i6381741_fu_5904[8]_i_1_n_5\
    );
\shl_i_i_i_i6381741_fu_5904_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381741_fu_5904[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381741_out(8),
      R => '0'
    );
\shl_i_i_i_i6381743_fu_5908[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381815_fu_6052[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381743_out(8),
      O => \shl_i_i_i_i6381743_fu_5908[8]_i_1_n_5\
    );
\shl_i_i_i_i6381743_fu_5908_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381743_fu_5908[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381743_out(8),
      R => '0'
    );
\shl_i_i_i_i6381745_fu_5912[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381817_fu_6056[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381745_out(8),
      O => \shl_i_i_i_i6381745_fu_5912[8]_i_1_n_5\
    );
\shl_i_i_i_i6381745_fu_5912_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381745_fu_5912[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381745_out(8),
      R => '0'
    );
\shl_i_i_i_i6381747_fu_5916[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381819_fu_6060[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381747_out(8),
      O => \shl_i_i_i_i6381747_fu_5916[8]_i_1_n_5\
    );
\shl_i_i_i_i6381747_fu_5916_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381747_fu_5916[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381747_out(8),
      R => '0'
    );
\shl_i_i_i_i6381749_fu_5920[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381821_fu_6064[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381749_out(8),
      O => \shl_i_i_i_i6381749_fu_5920[8]_i_1_n_5\
    );
\shl_i_i_i_i6381749_fu_5920_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381749_fu_5920[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381749_out(8),
      R => '0'
    );
\shl_i_i_i_i6381751_fu_5924[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381815_fu_6052[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381751_out(8),
      O => \shl_i_i_i_i6381751_fu_5924[8]_i_1_n_5\
    );
\shl_i_i_i_i6381751_fu_5924_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381751_fu_5924[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381751_out(8),
      R => '0'
    );
\shl_i_i_i_i6381753_fu_5928[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381817_fu_6056[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381753_out(8),
      O => \shl_i_i_i_i6381753_fu_5928[8]_i_1_n_5\
    );
\shl_i_i_i_i6381753_fu_5928_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381753_fu_5928[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381753_out(8),
      R => '0'
    );
\shl_i_i_i_i6381755_fu_5932[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381819_fu_6060[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381755_out(8),
      O => \shl_i_i_i_i6381755_fu_5932[8]_i_1_n_5\
    );
\shl_i_i_i_i6381755_fu_5932_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381755_fu_5932[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381755_out(8),
      R => '0'
    );
\shl_i_i_i_i6381757_fu_5936[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381821_fu_6064[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381757_out(8),
      O => \shl_i_i_i_i6381757_fu_5936[8]_i_1_n_5\
    );
\shl_i_i_i_i6381757_fu_5936_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381757_fu_5936[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381757_out(8),
      R => '0'
    );
\shl_i_i_i_i6381759_fu_5940[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381815_fu_6052[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381759_out(8),
      O => \shl_i_i_i_i6381759_fu_5940[8]_i_1_n_5\
    );
\shl_i_i_i_i6381759_fu_5940_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381759_fu_5940[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381759_out(8),
      R => '0'
    );
\shl_i_i_i_i6381761_fu_5944[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381817_fu_6056[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381761_out(8),
      O => \shl_i_i_i_i6381761_fu_5944[8]_i_1_n_5\
    );
\shl_i_i_i_i6381761_fu_5944_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381761_fu_5944[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381761_out(8),
      R => '0'
    );
\shl_i_i_i_i6381763_fu_5948[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381819_fu_6060[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381763_out(8),
      O => \shl_i_i_i_i6381763_fu_5948[8]_i_1_n_5\
    );
\shl_i_i_i_i6381763_fu_5948_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381763_fu_5948[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381763_out(8),
      R => '0'
    );
\shl_i_i_i_i6381765_fu_5952[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381821_fu_6064[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381765_out(8),
      O => \shl_i_i_i_i6381765_fu_5952[8]_i_1_n_5\
    );
\shl_i_i_i_i6381765_fu_5952_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381765_fu_5952[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381765_out(8),
      R => '0'
    );
\shl_i_i_i_i6381767_fu_5956[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381815_fu_6052[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381767_out(8),
      O => \shl_i_i_i_i6381767_fu_5956[8]_i_1_n_5\
    );
\shl_i_i_i_i6381767_fu_5956_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381767_fu_5956[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381767_out(8),
      R => '0'
    );
\shl_i_i_i_i6381769_fu_5960[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381817_fu_6056[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381769_out(8),
      O => \shl_i_i_i_i6381769_fu_5960[8]_i_1_n_5\
    );
\shl_i_i_i_i6381769_fu_5960_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381769_fu_5960[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381769_out(8),
      R => '0'
    );
\shl_i_i_i_i6381771_fu_5964[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381819_fu_6060[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381771_out(8),
      O => \shl_i_i_i_i6381771_fu_5964[8]_i_1_n_5\
    );
\shl_i_i_i_i6381771_fu_5964_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381771_fu_5964[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381771_out(8),
      R => '0'
    );
\shl_i_i_i_i6381773_fu_5968[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381821_fu_6064[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381773_out(8),
      O => \shl_i_i_i_i6381773_fu_5968[8]_i_1_n_5\
    );
\shl_i_i_i_i6381773_fu_5968_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381773_fu_5968[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381773_out(8),
      R => '0'
    );
\shl_i_i_i_i6381775_fu_5972[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381815_fu_6052[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381775_out(8),
      O => \shl_i_i_i_i6381775_fu_5972[8]_i_1_n_5\
    );
\shl_i_i_i_i6381775_fu_5972_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381775_fu_5972[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381775_out(8),
      R => '0'
    );
\shl_i_i_i_i6381777_fu_5976[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381817_fu_6056[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381777_out(8),
      O => \shl_i_i_i_i6381777_fu_5976[8]_i_1_n_5\
    );
\shl_i_i_i_i6381777_fu_5976_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381777_fu_5976[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381777_out(8),
      R => '0'
    );
\shl_i_i_i_i6381779_fu_5980[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381819_fu_6060[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381779_out(8),
      O => \shl_i_i_i_i6381779_fu_5980[8]_i_1_n_5\
    );
\shl_i_i_i_i6381779_fu_5980_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381779_fu_5980[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381779_out(8),
      R => '0'
    );
\shl_i_i_i_i6381781_fu_5984[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381821_fu_6064[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381781_out(8),
      O => \shl_i_i_i_i6381781_fu_5984[8]_i_1_n_5\
    );
\shl_i_i_i_i6381781_fu_5984_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381781_fu_5984[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381781_out(8),
      R => '0'
    );
\shl_i_i_i_i6381783_fu_5988[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381815_fu_6052[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381783_out(8),
      O => \shl_i_i_i_i6381783_fu_5988[8]_i_1_n_5\
    );
\shl_i_i_i_i6381783_fu_5988_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381783_fu_5988[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381783_out(8),
      R => '0'
    );
\shl_i_i_i_i6381785_fu_5992[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381817_fu_6056[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381785_out(8),
      O => \shl_i_i_i_i6381785_fu_5992[8]_i_1_n_5\
    );
\shl_i_i_i_i6381785_fu_5992_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381785_fu_5992[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381785_out(8),
      R => '0'
    );
\shl_i_i_i_i6381787_fu_5996[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381819_fu_6060[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381787_out(8),
      O => \shl_i_i_i_i6381787_fu_5996[8]_i_1_n_5\
    );
\shl_i_i_i_i6381787_fu_5996_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381787_fu_5996[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381787_out(8),
      R => '0'
    );
\shl_i_i_i_i6381789_fu_6000[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381821_fu_6064[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381789_out(8),
      O => \shl_i_i_i_i6381789_fu_6000[8]_i_1_n_5\
    );
\shl_i_i_i_i6381789_fu_6000_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381789_fu_6000[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381789_out(8),
      R => '0'
    );
\shl_i_i_i_i6381791_fu_6004[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381815_fu_6052[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381791_out(8),
      O => \shl_i_i_i_i6381791_fu_6004[8]_i_1_n_5\
    );
\shl_i_i_i_i6381791_fu_6004_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381791_fu_6004[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381791_out(8),
      R => '0'
    );
\shl_i_i_i_i6381793_fu_6008[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381817_fu_6056[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381793_out(8),
      O => \shl_i_i_i_i6381793_fu_6008[8]_i_1_n_5\
    );
\shl_i_i_i_i6381793_fu_6008_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381793_fu_6008[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381793_out(8),
      R => '0'
    );
\shl_i_i_i_i6381795_fu_6012[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381819_fu_6060[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381795_out(8),
      O => \shl_i_i_i_i6381795_fu_6012[8]_i_1_n_5\
    );
\shl_i_i_i_i6381795_fu_6012_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381795_fu_6012[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381795_out(8),
      R => '0'
    );
\shl_i_i_i_i6381797_fu_6016[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381821_fu_6064[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381797_out(8),
      O => \shl_i_i_i_i6381797_fu_6016[8]_i_1_n_5\
    );
\shl_i_i_i_i6381797_fu_6016[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => i_4_reg_23656(3),
      I1 => i_4_reg_23656(2),
      I2 => i_4_reg_23656(5),
      I3 => i_4_reg_23656(4),
      O => \shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5\
    );
\shl_i_i_i_i6381797_fu_6016_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381797_fu_6016[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381797_out(8),
      R => '0'
    );
\shl_i_i_i_i6381799_fu_6020[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381815_fu_6052[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381799_out(8),
      O => \shl_i_i_i_i6381799_fu_6020[8]_i_1_n_5\
    );
\shl_i_i_i_i6381799_fu_6020_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381799_fu_6020[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381799_out(8),
      R => '0'
    );
\shl_i_i_i_i6381801_fu_6024[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381817_fu_6056[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381801_out(8),
      O => \shl_i_i_i_i6381801_fu_6024[8]_i_1_n_5\
    );
\shl_i_i_i_i6381801_fu_6024_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381801_fu_6024[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381801_out(8),
      R => '0'
    );
\shl_i_i_i_i6381803_fu_6028[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381819_fu_6060[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381803_out(8),
      O => \shl_i_i_i_i6381803_fu_6028[8]_i_1_n_5\
    );
\shl_i_i_i_i6381803_fu_6028_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381803_fu_6028[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381803_out(8),
      R => '0'
    );
\shl_i_i_i_i6381805_fu_6032[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381821_fu_6064[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381805_out(8),
      O => \shl_i_i_i_i6381805_fu_6032[8]_i_1_n_5\
    );
\shl_i_i_i_i6381805_fu_6032[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => i_4_reg_23656(2),
      I1 => i_4_reg_23656(3),
      I2 => i_4_reg_23656(5),
      I3 => i_4_reg_23656(4),
      O => \shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5\
    );
\shl_i_i_i_i6381805_fu_6032_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381805_fu_6032[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381805_out(8),
      R => '0'
    );
\shl_i_i_i_i6381807_fu_6036[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381815_fu_6052[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381807_out(8),
      O => \shl_i_i_i_i6381807_fu_6036[8]_i_1_n_5\
    );
\shl_i_i_i_i6381807_fu_6036_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381807_fu_6036[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381807_out(8),
      R => '0'
    );
\shl_i_i_i_i6381809_fu_6040[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381817_fu_6056[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381809_out(8),
      O => \shl_i_i_i_i6381809_fu_6040[8]_i_1_n_5\
    );
\shl_i_i_i_i6381809_fu_6040_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381809_fu_6040[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381809_out(8),
      R => '0'
    );
\shl_i_i_i_i6381811_fu_6044[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381819_fu_6060[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381811_out(8),
      O => \shl_i_i_i_i6381811_fu_6044[8]_i_1_n_5\
    );
\shl_i_i_i_i6381811_fu_6044_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381811_fu_6044[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381811_out(8),
      R => '0'
    );
\shl_i_i_i_i6381813_fu_6048[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381821_fu_6064[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381813_out(8),
      O => \shl_i_i_i_i6381813_fu_6048[8]_i_1_n_5\
    );
\shl_i_i_i_i6381813_fu_6048[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => i_4_reg_23656(3),
      I1 => i_4_reg_23656(2),
      I2 => i_4_reg_23656(5),
      I3 => i_4_reg_23656(4),
      O => \shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5\
    );
\shl_i_i_i_i6381813_fu_6048_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381813_fu_6048[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381813_out(8),
      R => '0'
    );
\shl_i_i_i_i6381815_fu_6052[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381815_fu_6052[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381815_out(8),
      O => \shl_i_i_i_i6381815_fu_6052[8]_i_1_n_5\
    );
\shl_i_i_i_i6381815_fu_6052[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => i_4_reg_23656(0),
      I1 => i_4_reg_23656(9),
      I2 => i_4_reg_23656(6),
      I3 => i_4_reg_23656(7),
      I4 => \shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5\,
      O => \shl_i_i_i_i6381815_fu_6052[8]_i_2_n_5\
    );
\shl_i_i_i_i6381815_fu_6052_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381815_fu_6052[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381815_out(8),
      R => '0'
    );
\shl_i_i_i_i6381817_fu_6056[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381817_fu_6056[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381817_out(8),
      O => \shl_i_i_i_i6381817_fu_6056[8]_i_1_n_5\
    );
\shl_i_i_i_i6381817_fu_6056[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => i_4_reg_23656(0),
      I1 => i_4_reg_23656(9),
      I2 => i_4_reg_23656(6),
      I3 => i_4_reg_23656(7),
      I4 => \shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5\,
      O => \shl_i_i_i_i6381817_fu_6056[8]_i_2_n_5\
    );
\shl_i_i_i_i6381817_fu_6056_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381817_fu_6056[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381817_out(8),
      R => '0'
    );
\shl_i_i_i_i6381819_fu_6060[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381819_fu_6060[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381819_out(8),
      O => \shl_i_i_i_i6381819_fu_6060[8]_i_1_n_5\
    );
\shl_i_i_i_i6381819_fu_6060[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => i_4_reg_23656(0),
      I1 => i_4_reg_23656(9),
      I2 => i_4_reg_23656(6),
      I3 => i_4_reg_23656(7),
      I4 => \shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5\,
      O => \shl_i_i_i_i6381819_fu_6060[8]_i_2_n_5\
    );
\shl_i_i_i_i6381819_fu_6060_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381819_fu_6060[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381819_out(8),
      R => '0'
    );
\shl_i_i_i_i6381821_fu_6064[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381821_fu_6064[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381821_out(8),
      O => \shl_i_i_i_i6381821_fu_6064[8]_i_1_n_5\
    );
\shl_i_i_i_i6381821_fu_6064[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => i_4_reg_23656(0),
      I1 => i_4_reg_23656(9),
      I2 => i_4_reg_23656(6),
      I3 => i_4_reg_23656(7),
      I4 => \shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5\,
      O => \shl_i_i_i_i6381821_fu_6064[8]_i_2_n_5\
    );
\shl_i_i_i_i6381821_fu_6064[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => i_4_reg_23656(3),
      I1 => i_4_reg_23656(2),
      I2 => i_4_reg_23656(5),
      I3 => i_4_reg_23656(4),
      O => \shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5\
    );
\shl_i_i_i_i6381821_fu_6064_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381821_fu_6064[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381821_out(8),
      R => '0'
    );
\shl_i_i_i_i6381823_fu_6068[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381911_fu_6244[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381823_out(8),
      O => \shl_i_i_i_i6381823_fu_6068[8]_i_1_n_5\
    );
\shl_i_i_i_i6381823_fu_6068_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381823_fu_6068[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381823_out(8),
      R => '0'
    );
\shl_i_i_i_i6381825_fu_6072[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381913_fu_6248[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381825_out(8),
      O => \shl_i_i_i_i6381825_fu_6072[8]_i_1_n_5\
    );
\shl_i_i_i_i6381825_fu_6072_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381825_fu_6072[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381825_out(8),
      R => '0'
    );
\shl_i_i_i_i6381827_fu_6076[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381915_fu_6252[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381827_out(8),
      O => \shl_i_i_i_i6381827_fu_6076[8]_i_1_n_5\
    );
\shl_i_i_i_i6381827_fu_6076_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381827_fu_6076[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381827_out(8),
      R => '0'
    );
\shl_i_i_i_i6381829_fu_6080[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381917_fu_6256[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381829_out(8),
      O => \shl_i_i_i_i6381829_fu_6080[8]_i_1_n_5\
    );
\shl_i_i_i_i6381829_fu_6080[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => i_4_reg_23656(5),
      I1 => i_4_reg_23656(4),
      I2 => i_4_reg_23656(3),
      I3 => i_4_reg_23656(2),
      O => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\
    );
\shl_i_i_i_i6381829_fu_6080_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381829_fu_6080[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381829_out(8),
      R => '0'
    );
\shl_i_i_i_i6381831_fu_6084[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381911_fu_6244[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381831_out(8),
      O => \shl_i_i_i_i6381831_fu_6084[8]_i_1_n_5\
    );
\shl_i_i_i_i6381831_fu_6084_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381831_fu_6084[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381831_out(8),
      R => '0'
    );
\shl_i_i_i_i6381833_fu_6088[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381913_fu_6248[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381833_out(8),
      O => \shl_i_i_i_i6381833_fu_6088[8]_i_1_n_5\
    );
\shl_i_i_i_i6381833_fu_6088_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381833_fu_6088[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381833_out(8),
      R => '0'
    );
\shl_i_i_i_i6381835_fu_6092[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381915_fu_6252[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381835_out(8),
      O => \shl_i_i_i_i6381835_fu_6092[8]_i_1_n_5\
    );
\shl_i_i_i_i6381835_fu_6092_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381835_fu_6092[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381835_out(8),
      R => '0'
    );
\shl_i_i_i_i6381837_fu_6096[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381917_fu_6256[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381837_out(8),
      O => \shl_i_i_i_i6381837_fu_6096[8]_i_1_n_5\
    );
\shl_i_i_i_i6381837_fu_6096[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => i_4_reg_23656(5),
      I1 => i_4_reg_23656(4),
      I2 => i_4_reg_23656(2),
      I3 => i_4_reg_23656(3),
      O => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\
    );
\shl_i_i_i_i6381837_fu_6096_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381837_fu_6096[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381837_out(8),
      R => '0'
    );
\shl_i_i_i_i6381839_fu_6100[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381911_fu_6244[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381839_out(8),
      O => \shl_i_i_i_i6381839_fu_6100[8]_i_1_n_5\
    );
\shl_i_i_i_i6381839_fu_6100_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381839_fu_6100[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381839_out(8),
      R => '0'
    );
\shl_i_i_i_i6381841_fu_6104[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381913_fu_6248[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381841_out(8),
      O => \shl_i_i_i_i6381841_fu_6104[8]_i_1_n_5\
    );
\shl_i_i_i_i6381841_fu_6104_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381841_fu_6104[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381841_out(8),
      R => '0'
    );
\shl_i_i_i_i6381843_fu_6108[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381915_fu_6252[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381843_out(8),
      O => \shl_i_i_i_i6381843_fu_6108[8]_i_1_n_5\
    );
\shl_i_i_i_i6381843_fu_6108_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381843_fu_6108[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381843_out(8),
      R => '0'
    );
\shl_i_i_i_i6381845_fu_6112[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381917_fu_6256[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381845_out(8),
      O => \shl_i_i_i_i6381845_fu_6112[8]_i_1_n_5\
    );
\shl_i_i_i_i6381845_fu_6112[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => i_4_reg_23656(5),
      I1 => i_4_reg_23656(4),
      I2 => i_4_reg_23656(3),
      I3 => i_4_reg_23656(2),
      O => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\
    );
\shl_i_i_i_i6381845_fu_6112_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381845_fu_6112[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381845_out(8),
      R => '0'
    );
\shl_i_i_i_i6381847_fu_6116[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381911_fu_6244[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381847_out(8),
      O => \shl_i_i_i_i6381847_fu_6116[8]_i_1_n_5\
    );
\shl_i_i_i_i6381847_fu_6116_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381847_fu_6116[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381847_out(8),
      R => '0'
    );
\shl_i_i_i_i6381849_fu_6120[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381913_fu_6248[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381849_out(8),
      O => \shl_i_i_i_i6381849_fu_6120[8]_i_1_n_5\
    );
\shl_i_i_i_i6381849_fu_6120_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381849_fu_6120[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381849_out(8),
      R => '0'
    );
\shl_i_i_i_i6381851_fu_6124[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381915_fu_6252[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381851_out(8),
      O => \shl_i_i_i_i6381851_fu_6124[8]_i_1_n_5\
    );
\shl_i_i_i_i6381851_fu_6124_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381851_fu_6124[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381851_out(8),
      R => '0'
    );
\shl_i_i_i_i6381853_fu_6128[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381917_fu_6256[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381853_out(8),
      O => \shl_i_i_i_i6381853_fu_6128[8]_i_1_n_5\
    );
\shl_i_i_i_i6381853_fu_6128[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => i_4_reg_23656(5),
      I1 => i_4_reg_23656(4),
      I2 => i_4_reg_23656(3),
      I3 => i_4_reg_23656(2),
      O => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\
    );
\shl_i_i_i_i6381853_fu_6128_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381853_fu_6128[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381853_out(8),
      R => '0'
    );
\shl_i_i_i_i6381855_fu_6132[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381911_fu_6244[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381855_out(8),
      O => \shl_i_i_i_i6381855_fu_6132[8]_i_1_n_5\
    );
\shl_i_i_i_i6381855_fu_6132_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381855_fu_6132[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381855_out(8),
      R => '0'
    );
\shl_i_i_i_i6381857_fu_6136[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381913_fu_6248[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381857_out(8),
      O => \shl_i_i_i_i6381857_fu_6136[8]_i_1_n_5\
    );
\shl_i_i_i_i6381857_fu_6136_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381857_fu_6136[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381857_out(8),
      R => '0'
    );
\shl_i_i_i_i6381859_fu_6140[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381915_fu_6252[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381859_out(8),
      O => \shl_i_i_i_i6381859_fu_6140[8]_i_1_n_5\
    );
\shl_i_i_i_i6381859_fu_6140_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381859_fu_6140[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381859_out(8),
      R => '0'
    );
\shl_i_i_i_i6381861_fu_6144[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381917_fu_6256[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381861_out(8),
      O => \shl_i_i_i_i6381861_fu_6144[8]_i_1_n_5\
    );
\shl_i_i_i_i6381861_fu_6144[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => i_4_reg_23656(4),
      I1 => i_4_reg_23656(5),
      I2 => i_4_reg_23656(3),
      I3 => i_4_reg_23656(2),
      O => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\
    );
\shl_i_i_i_i6381861_fu_6144_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381861_fu_6144[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381861_out(8),
      R => '0'
    );
\shl_i_i_i_i6381863_fu_6148[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381911_fu_6244[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381863_out(8),
      O => \shl_i_i_i_i6381863_fu_6148[8]_i_1_n_5\
    );
\shl_i_i_i_i6381863_fu_6148_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381863_fu_6148[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381863_out(8),
      R => '0'
    );
\shl_i_i_i_i6381865_fu_6152[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381913_fu_6248[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381865_out(8),
      O => \shl_i_i_i_i6381865_fu_6152[8]_i_1_n_5\
    );
\shl_i_i_i_i6381865_fu_6152_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381865_fu_6152[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381865_out(8),
      R => '0'
    );
\shl_i_i_i_i6381867_fu_6156[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381915_fu_6252[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381867_out(8),
      O => \shl_i_i_i_i6381867_fu_6156[8]_i_1_n_5\
    );
\shl_i_i_i_i6381867_fu_6156_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381867_fu_6156[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381867_out(8),
      R => '0'
    );
\shl_i_i_i_i6381869_fu_6160[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381917_fu_6256[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381869_out(8),
      O => \shl_i_i_i_i6381869_fu_6160[8]_i_1_n_5\
    );
\shl_i_i_i_i6381869_fu_6160[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => i_4_reg_23656(4),
      I1 => i_4_reg_23656(5),
      I2 => i_4_reg_23656(2),
      I3 => i_4_reg_23656(3),
      O => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\
    );
\shl_i_i_i_i6381869_fu_6160_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381869_fu_6160[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381869_out(8),
      R => '0'
    );
\shl_i_i_i_i6381871_fu_6164[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381911_fu_6244[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381871_out(8),
      O => \shl_i_i_i_i6381871_fu_6164[8]_i_1_n_5\
    );
\shl_i_i_i_i6381871_fu_6164_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381871_fu_6164[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381871_out(8),
      R => '0'
    );
\shl_i_i_i_i6381873_fu_6168[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381913_fu_6248[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381873_out(8),
      O => \shl_i_i_i_i6381873_fu_6168[8]_i_1_n_5\
    );
\shl_i_i_i_i6381873_fu_6168_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381873_fu_6168[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381873_out(8),
      R => '0'
    );
\shl_i_i_i_i6381875_fu_6172[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381915_fu_6252[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381875_out(8),
      O => \shl_i_i_i_i6381875_fu_6172[8]_i_1_n_5\
    );
\shl_i_i_i_i6381875_fu_6172_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381875_fu_6172[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381875_out(8),
      R => '0'
    );
\shl_i_i_i_i6381877_fu_6176[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381917_fu_6256[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381877_out(8),
      O => \shl_i_i_i_i6381877_fu_6176[8]_i_1_n_5\
    );
\shl_i_i_i_i6381877_fu_6176[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => i_4_reg_23656(4),
      I1 => i_4_reg_23656(5),
      I2 => i_4_reg_23656(3),
      I3 => i_4_reg_23656(2),
      O => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\
    );
\shl_i_i_i_i6381877_fu_6176_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381877_fu_6176[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381877_out(8),
      R => '0'
    );
\shl_i_i_i_i6381879_fu_6180[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381911_fu_6244[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381879_out(8),
      O => \shl_i_i_i_i6381879_fu_6180[8]_i_1_n_5\
    );
\shl_i_i_i_i6381879_fu_6180_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381879_fu_6180[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381879_out(8),
      R => '0'
    );
\shl_i_i_i_i6381881_fu_6184[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381913_fu_6248[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381881_out(8),
      O => \shl_i_i_i_i6381881_fu_6184[8]_i_1_n_5\
    );
\shl_i_i_i_i6381881_fu_6184_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381881_fu_6184[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381881_out(8),
      R => '0'
    );
\shl_i_i_i_i6381883_fu_6188[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381915_fu_6252[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381883_out(8),
      O => \shl_i_i_i_i6381883_fu_6188[8]_i_1_n_5\
    );
\shl_i_i_i_i6381883_fu_6188_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381883_fu_6188[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381883_out(8),
      R => '0'
    );
\shl_i_i_i_i6381885_fu_6192[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381917_fu_6256[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381885_out(8),
      O => \shl_i_i_i_i6381885_fu_6192[8]_i_1_n_5\
    );
\shl_i_i_i_i6381885_fu_6192[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => i_4_reg_23656(4),
      I1 => i_4_reg_23656(5),
      I2 => i_4_reg_23656(3),
      I3 => i_4_reg_23656(2),
      O => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\
    );
\shl_i_i_i_i6381885_fu_6192_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381885_fu_6192[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381885_out(8),
      R => '0'
    );
\shl_i_i_i_i6381887_fu_6196[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381911_fu_6244[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381887_out(8),
      O => \shl_i_i_i_i6381887_fu_6196[8]_i_1_n_5\
    );
\shl_i_i_i_i6381887_fu_6196_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381887_fu_6196[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381887_out(8),
      R => '0'
    );
\shl_i_i_i_i6381889_fu_6200[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381913_fu_6248[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381889_out(8),
      O => \shl_i_i_i_i6381889_fu_6200[8]_i_1_n_5\
    );
\shl_i_i_i_i6381889_fu_6200_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381889_fu_6200[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381889_out(8),
      R => '0'
    );
\shl_i_i_i_i6381891_fu_6204[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381915_fu_6252[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381891_out(8),
      O => \shl_i_i_i_i6381891_fu_6204[8]_i_1_n_5\
    );
\shl_i_i_i_i6381891_fu_6204_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381891_fu_6204[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381891_out(8),
      R => '0'
    );
\shl_i_i_i_i6381893_fu_6208[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381917_fu_6256[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381893_out(8),
      O => \shl_i_i_i_i6381893_fu_6208[8]_i_1_n_5\
    );
\shl_i_i_i_i6381893_fu_6208[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => i_4_reg_23656(5),
      I1 => i_4_reg_23656(4),
      I2 => i_4_reg_23656(3),
      I3 => i_4_reg_23656(2),
      O => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\
    );
\shl_i_i_i_i6381893_fu_6208_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381893_fu_6208[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381893_out(8),
      R => '0'
    );
\shl_i_i_i_i6381895_fu_6212[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381911_fu_6244[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381895_out(8),
      O => \shl_i_i_i_i6381895_fu_6212[8]_i_1_n_5\
    );
\shl_i_i_i_i6381895_fu_6212_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381895_fu_6212[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381895_out(8),
      R => '0'
    );
\shl_i_i_i_i6381897_fu_6216[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381913_fu_6248[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381897_out(8),
      O => \shl_i_i_i_i6381897_fu_6216[8]_i_1_n_5\
    );
\shl_i_i_i_i6381897_fu_6216_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381897_fu_6216[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381897_out(8),
      R => '0'
    );
\shl_i_i_i_i6381899_fu_6220[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381915_fu_6252[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381899_out(8),
      O => \shl_i_i_i_i6381899_fu_6220[8]_i_1_n_5\
    );
\shl_i_i_i_i6381899_fu_6220_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381899_fu_6220[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381899_out(8),
      R => '0'
    );
\shl_i_i_i_i6381901_fu_6224[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381917_fu_6256[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381901_out(8),
      O => \shl_i_i_i_i6381901_fu_6224[8]_i_1_n_5\
    );
\shl_i_i_i_i6381901_fu_6224[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => i_4_reg_23656(5),
      I1 => i_4_reg_23656(4),
      I2 => i_4_reg_23656(2),
      I3 => i_4_reg_23656(3),
      O => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\
    );
\shl_i_i_i_i6381901_fu_6224_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381901_fu_6224[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381901_out(8),
      R => '0'
    );
\shl_i_i_i_i6381903_fu_6228[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381911_fu_6244[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381903_out(8),
      O => \shl_i_i_i_i6381903_fu_6228[8]_i_1_n_5\
    );
\shl_i_i_i_i6381903_fu_6228_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381903_fu_6228[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381903_out(8),
      R => '0'
    );
\shl_i_i_i_i6381905_fu_6232[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381913_fu_6248[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381905_out(8),
      O => \shl_i_i_i_i6381905_fu_6232[8]_i_1_n_5\
    );
\shl_i_i_i_i6381905_fu_6232_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381905_fu_6232[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381905_out(8),
      R => '0'
    );
\shl_i_i_i_i6381907_fu_6236[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381915_fu_6252[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381907_out(8),
      O => \shl_i_i_i_i6381907_fu_6236[8]_i_1_n_5\
    );
\shl_i_i_i_i6381907_fu_6236_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381907_fu_6236[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381907_out(8),
      R => '0'
    );
\shl_i_i_i_i6381909_fu_6240[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381917_fu_6256[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381909_out(8),
      O => \shl_i_i_i_i6381909_fu_6240[8]_i_1_n_5\
    );
\shl_i_i_i_i6381909_fu_6240[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => i_4_reg_23656(5),
      I1 => i_4_reg_23656(4),
      I2 => i_4_reg_23656(3),
      I3 => i_4_reg_23656(2),
      O => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\
    );
\shl_i_i_i_i6381909_fu_6240_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381909_fu_6240[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381909_out(8),
      R => '0'
    );
\shl_i_i_i_i6381911_fu_6244[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381911_fu_6244[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381911_out(8),
      O => \shl_i_i_i_i6381911_fu_6244[8]_i_1_n_5\
    );
\shl_i_i_i_i6381911_fu_6244[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => i_4_reg_23656(6),
      I1 => i_4_reg_23656(7),
      I2 => i_4_reg_23656(0),
      I3 => i_4_reg_23656(9),
      I4 => \shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5\,
      O => \shl_i_i_i_i6381911_fu_6244[8]_i_2_n_5\
    );
\shl_i_i_i_i6381911_fu_6244_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381911_fu_6244[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381911_out(8),
      R => '0'
    );
\shl_i_i_i_i6381913_fu_6248[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381913_fu_6248[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381913_out(8),
      O => \shl_i_i_i_i6381913_fu_6248[8]_i_1_n_5\
    );
\shl_i_i_i_i6381913_fu_6248[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => i_4_reg_23656(6),
      I1 => i_4_reg_23656(7),
      I2 => i_4_reg_23656(0),
      I3 => i_4_reg_23656(9),
      I4 => \shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5\,
      O => \shl_i_i_i_i6381913_fu_6248[8]_i_2_n_5\
    );
\shl_i_i_i_i6381913_fu_6248_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381913_fu_6248[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381913_out(8),
      R => '0'
    );
\shl_i_i_i_i6381915_fu_6252[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381915_fu_6252[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381915_out(8),
      O => \shl_i_i_i_i6381915_fu_6252[8]_i_1_n_5\
    );
\shl_i_i_i_i6381915_fu_6252[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => i_4_reg_23656(6),
      I1 => i_4_reg_23656(7),
      I2 => i_4_reg_23656(0),
      I3 => i_4_reg_23656(9),
      I4 => \shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5\,
      O => \shl_i_i_i_i6381915_fu_6252[8]_i_2_n_5\
    );
\shl_i_i_i_i6381915_fu_6252_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381915_fu_6252[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381915_out(8),
      R => '0'
    );
\shl_i_i_i_i6381917_fu_6256[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381917_fu_6256[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381917_out(8),
      O => \shl_i_i_i_i6381917_fu_6256[8]_i_1_n_5\
    );
\shl_i_i_i_i6381917_fu_6256[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => i_4_reg_23656(6),
      I1 => i_4_reg_23656(7),
      I2 => i_4_reg_23656(0),
      I3 => i_4_reg_23656(9),
      I4 => \shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5\,
      O => \shl_i_i_i_i6381917_fu_6256[8]_i_2_n_5\
    );
\shl_i_i_i_i6381917_fu_6256[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => i_4_reg_23656(5),
      I1 => i_4_reg_23656(4),
      I2 => i_4_reg_23656(3),
      I3 => i_4_reg_23656(2),
      O => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\
    );
\shl_i_i_i_i6381917_fu_6256_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381917_fu_6256[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381917_out(8),
      R => '0'
    );
\shl_i_i_i_i6381919_fu_6260[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => i_4_reg_23656(0),
      I2 => i_4_reg_23656(9),
      I3 => \shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5\,
      I4 => \shl_i_i_i_i6381925_fu_6272[8]_i_2_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381919_out(8),
      O => \shl_i_i_i_i6381919_fu_6260[8]_i_1_n_5\
    );
\shl_i_i_i_i6381919_fu_6260_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381919_fu_6260[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381919_out(8),
      R => '0'
    );
\shl_i_i_i_i6381921_fu_6264[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => i_4_reg_23656(0),
      I2 => i_4_reg_23656(9),
      I3 => \shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5\,
      I4 => \shl_i_i_i_i6381925_fu_6272[8]_i_2_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381921_out(8),
      O => \shl_i_i_i_i6381921_fu_6264[8]_i_1_n_5\
    );
\shl_i_i_i_i6381921_fu_6264_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381921_fu_6264[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381921_out(8),
      R => '0'
    );
\shl_i_i_i_i6381923_fu_6268[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => i_4_reg_23656(0),
      I2 => i_4_reg_23656(9),
      I3 => \shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5\,
      I4 => \shl_i_i_i_i6381925_fu_6272[8]_i_2_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381923_out(8),
      O => \shl_i_i_i_i6381923_fu_6268[8]_i_1_n_5\
    );
\shl_i_i_i_i6381923_fu_6268_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381923_fu_6268[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381923_out(8),
      R => '0'
    );
\shl_i_i_i_i6381925_fu_6272[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => i_4_reg_23656(0),
      I2 => i_4_reg_23656(9),
      I3 => \shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5\,
      I4 => \shl_i_i_i_i6381925_fu_6272[8]_i_2_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381925_out(8),
      O => \shl_i_i_i_i6381925_fu_6272[8]_i_1_n_5\
    );
\shl_i_i_i_i6381925_fu_6272[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => i_4_reg_23656(3),
      I1 => i_4_reg_23656(2),
      I2 => i_4_reg_23656(6),
      I3 => i_4_reg_23656(7),
      I4 => i_4_reg_23656(4),
      I5 => i_4_reg_23656(5),
      O => \shl_i_i_i_i6381925_fu_6272[8]_i_2_n_5\
    );
\shl_i_i_i_i6381925_fu_6272_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381925_fu_6272[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381925_out(8),
      R => '0'
    );
\shl_i_i_i_i6381927_fu_6276[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => i_4_reg_23656(0),
      I2 => i_4_reg_23656(9),
      I3 => \shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5\,
      I4 => \shl_i_i_i_i6381933_fu_6288[8]_i_2_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381927_out(8),
      O => \shl_i_i_i_i6381927_fu_6276[8]_i_1_n_5\
    );
\shl_i_i_i_i6381927_fu_6276_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381927_fu_6276[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381927_out(8),
      R => '0'
    );
\shl_i_i_i_i6381929_fu_6280[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => i_4_reg_23656(0),
      I2 => i_4_reg_23656(9),
      I3 => \shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5\,
      I4 => \shl_i_i_i_i6381933_fu_6288[8]_i_2_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381929_out(8),
      O => \shl_i_i_i_i6381929_fu_6280[8]_i_1_n_5\
    );
\shl_i_i_i_i6381929_fu_6280_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381929_fu_6280[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381929_out(8),
      R => '0'
    );
\shl_i_i_i_i6381931_fu_6284[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => i_4_reg_23656(0),
      I2 => i_4_reg_23656(9),
      I3 => \shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5\,
      I4 => \shl_i_i_i_i6381933_fu_6288[8]_i_2_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381931_out(8),
      O => \shl_i_i_i_i6381931_fu_6284[8]_i_1_n_5\
    );
\shl_i_i_i_i6381931_fu_6284_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381931_fu_6284[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381931_out(8),
      R => '0'
    );
\shl_i_i_i_i6381933_fu_6288[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => i_4_reg_23656(0),
      I2 => i_4_reg_23656(9),
      I3 => \shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5\,
      I4 => \shl_i_i_i_i6381933_fu_6288[8]_i_2_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381933_out(8),
      O => \shl_i_i_i_i6381933_fu_6288[8]_i_1_n_5\
    );
\shl_i_i_i_i6381933_fu_6288[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => i_4_reg_23656(2),
      I1 => i_4_reg_23656(3),
      I2 => i_4_reg_23656(6),
      I3 => i_4_reg_23656(7),
      I4 => i_4_reg_23656(4),
      I5 => i_4_reg_23656(5),
      O => \shl_i_i_i_i6381933_fu_6288[8]_i_2_n_5\
    );
\shl_i_i_i_i6381933_fu_6288_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381933_fu_6288[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381933_out(8),
      R => '0'
    );
\shl_i_i_i_i6381935_fu_6292[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => i_4_reg_23656(0),
      I2 => i_4_reg_23656(9),
      I3 => \shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5\,
      I4 => \shl_i_i_i_i6381941_fu_6304[8]_i_2_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381935_out(8),
      O => \shl_i_i_i_i6381935_fu_6292[8]_i_1_n_5\
    );
\shl_i_i_i_i6381935_fu_6292_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381935_fu_6292[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381935_out(8),
      R => '0'
    );
\shl_i_i_i_i6381937_fu_6296[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => i_4_reg_23656(0),
      I2 => i_4_reg_23656(9),
      I3 => \shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5\,
      I4 => \shl_i_i_i_i6381941_fu_6304[8]_i_2_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381937_out(8),
      O => \shl_i_i_i_i6381937_fu_6296[8]_i_1_n_5\
    );
\shl_i_i_i_i6381937_fu_6296_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381937_fu_6296[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381937_out(8),
      R => '0'
    );
\shl_i_i_i_i6381939_fu_6300[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => i_4_reg_23656(0),
      I2 => i_4_reg_23656(9),
      I3 => \shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5\,
      I4 => \shl_i_i_i_i6381941_fu_6304[8]_i_2_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381939_out(8),
      O => \shl_i_i_i_i6381939_fu_6300[8]_i_1_n_5\
    );
\shl_i_i_i_i6381939_fu_6300_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381939_fu_6300[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381939_out(8),
      R => '0'
    );
\shl_i_i_i_i6381941_fu_6304[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => i_4_reg_23656(0),
      I2 => i_4_reg_23656(9),
      I3 => \shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5\,
      I4 => \shl_i_i_i_i6381941_fu_6304[8]_i_2_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381941_out(8),
      O => \shl_i_i_i_i6381941_fu_6304[8]_i_1_n_5\
    );
\shl_i_i_i_i6381941_fu_6304[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => i_4_reg_23656(3),
      I1 => i_4_reg_23656(2),
      I2 => i_4_reg_23656(6),
      I3 => i_4_reg_23656(7),
      I4 => i_4_reg_23656(4),
      I5 => i_4_reg_23656(5),
      O => \shl_i_i_i_i6381941_fu_6304[8]_i_2_n_5\
    );
\shl_i_i_i_i6381941_fu_6304_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381941_fu_6304[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381941_out(8),
      R => '0'
    );
\shl_i_i_i_i6381943_fu_6308[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => i_4_reg_23656(0),
      I2 => i_4_reg_23656(9),
      I3 => \shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5\,
      I4 => \shl_i_i_i_i6381949_fu_6320[8]_i_3_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381943_out(8),
      O => \shl_i_i_i_i6381943_fu_6308[8]_i_1_n_5\
    );
\shl_i_i_i_i6381943_fu_6308_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381943_fu_6308[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381943_out(8),
      R => '0'
    );
\shl_i_i_i_i6381945_fu_6312[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => i_4_reg_23656(0),
      I2 => i_4_reg_23656(9),
      I3 => \shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5\,
      I4 => \shl_i_i_i_i6381949_fu_6320[8]_i_3_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381945_out(8),
      O => \shl_i_i_i_i6381945_fu_6312[8]_i_1_n_5\
    );
\shl_i_i_i_i6381945_fu_6312[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => i_4_reg_23656(8),
      I1 => \^ap_enable_reg_pp0_iter1\,
      I2 => Q(0),
      I3 => i_4_reg_23656(1),
      O => \shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5\
    );
\shl_i_i_i_i6381945_fu_6312_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381945_fu_6312[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381945_out(8),
      R => '0'
    );
\shl_i_i_i_i6381947_fu_6316[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => i_4_reg_23656(0),
      I2 => i_4_reg_23656(9),
      I3 => \shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5\,
      I4 => \shl_i_i_i_i6381949_fu_6320[8]_i_3_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381947_out(8),
      O => \shl_i_i_i_i6381947_fu_6316[8]_i_1_n_5\
    );
\shl_i_i_i_i6381947_fu_6316_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381947_fu_6316[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381947_out(8),
      R => '0'
    );
\shl_i_i_i_i6381949_fu_6320[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => i_4_reg_23656(0),
      I2 => i_4_reg_23656(9),
      I3 => \shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5\,
      I4 => \shl_i_i_i_i6381949_fu_6320[8]_i_3_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381949_out(8),
      O => \shl_i_i_i_i6381949_fu_6320[8]_i_1_n_5\
    );
\shl_i_i_i_i6381949_fu_6320[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => i_4_reg_23656(8),
      I1 => \^ap_enable_reg_pp0_iter1\,
      I2 => Q(0),
      I3 => i_4_reg_23656(1),
      O => \shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5\
    );
\shl_i_i_i_i6381949_fu_6320[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => i_4_reg_23656(3),
      I1 => i_4_reg_23656(2),
      I2 => i_4_reg_23656(6),
      I3 => i_4_reg_23656(7),
      I4 => i_4_reg_23656(4),
      I5 => i_4_reg_23656(5),
      O => \shl_i_i_i_i6381949_fu_6320[8]_i_3_n_5\
    );
\shl_i_i_i_i6381949_fu_6320_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381949_fu_6320[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381949_out(8),
      R => '0'
    );
\shl_i_i_i_i6381951_fu_6324[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABFFFAAAA8000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381951_fu_6324[8]_i_3_n_5\,
      I2 => \shl_i_i_i_i6381951_fu_6324[8]_i_4_n_5\,
      I3 => \shl_i_i_i_i6381951_fu_6324[8]_i_5_n_5\,
      I4 => \shl_i_i_i_i6381951_fu_6324[8]_i_6_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381951_out(8),
      O => \shl_i_i_i_i6381951_fu_6324[8]_i_1_n_5\
    );
\shl_i_i_i_i6381951_fu_6324[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => i_4_reg_23656(5),
      I1 => i_4_reg_23656(4),
      I2 => i_4_reg_23656(7),
      I3 => i_4_reg_23656(6),
      O => \shl_i_i_i_i6381951_fu_6324[8]_i_14_n_5\
    );
\shl_i_i_i_i6381951_fu_6324[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => i_4_reg_23656(8),
      I1 => \^ap_enable_reg_pp0_iter1\,
      I2 => Q(0),
      I3 => i_4_reg_23656(1),
      O => \shl_i_i_i_i6381951_fu_6324[8]_i_3_n_5\
    );
\shl_i_i_i_i6381951_fu_6324[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_4_reg_23656(0),
      I1 => i_4_reg_23656(9),
      O => \shl_i_i_i_i6381951_fu_6324[8]_i_4_n_5\
    );
\shl_i_i_i_i6381951_fu_6324[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_4_reg_23656(2),
      I1 => i_4_reg_23656(3),
      O => \shl_i_i_i_i6381951_fu_6324[8]_i_5_n_5\
    );
\shl_i_i_i_i6381951_fu_6324[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => i_4_reg_23656(9),
      I1 => \shl_i_i_i_i6381951_fu_6324[8]_i_14_n_5\,
      I2 => i_4_reg_23656(8),
      I3 => \^ap_enable_reg_pp0_iter1\,
      I4 => Q(0),
      O => \shl_i_i_i_i6381951_fu_6324[8]_i_6_n_5\
    );
\shl_i_i_i_i6381951_fu_6324_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6381951_fu_6324[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i6381951_out(8),
      R => '0'
    );
\shl_i_i_i_i638385_fu_3192[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => i_4_reg_23656(9),
      I2 => i_4_reg_23656(0),
      I3 => \shl_i_i_i_i6381433_fu_5288[8]_i_2_n_5\,
      I4 => \shl_i_i_i_i6381951_fu_6324[8]_i_5_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638385_out(8),
      O => \shl_i_i_i_i638385_fu_3192[8]_i_1_n_5\
    );
\shl_i_i_i_i638385_fu_3192_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638385_fu_3192[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638385_out(8),
      R => '0'
    );
\shl_i_i_i_i638387_fu_3196[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638411_fu_3244[8]_i_2_n_5\,
      I2 => i_4_reg_23656(3),
      I3 => i_4_reg_23656(2),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638387_out(8),
      O => \shl_i_i_i_i638387_fu_3196[8]_i_1_n_5\
    );
\shl_i_i_i_i638387_fu_3196_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638387_fu_3196[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638387_out(8),
      R => '0'
    );
\shl_i_i_i_i638389_fu_3200[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638413_fu_3248[8]_i_2_n_5\,
      I2 => i_4_reg_23656(3),
      I3 => i_4_reg_23656(2),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638389_out(8),
      O => \shl_i_i_i_i638389_fu_3200[8]_i_1_n_5\
    );
\shl_i_i_i_i638389_fu_3200_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638389_fu_3200[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638389_out(8),
      R => '0'
    );
\shl_i_i_i_i638391_fu_3204[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381417_fu_5256[8]_i_2_n_5\,
      I2 => i_4_reg_23656(0),
      I3 => i_4_reg_23656(9),
      I4 => \shl_i_i_i_i6381433_fu_5288[8]_i_2_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638391_out(8),
      O => \shl_i_i_i_i638391_fu_3204[8]_i_1_n_5\
    );
\shl_i_i_i_i638391_fu_3204_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638391_fu_3204[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638391_out(8),
      R => '0'
    );
\shl_i_i_i_i638393_fu_3208[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => i_4_reg_23656(9),
      I2 => i_4_reg_23656(0),
      I3 => \shl_i_i_i_i6381433_fu_5288[8]_i_2_n_5\,
      I4 => \shl_i_i_i_i6381417_fu_5256[8]_i_2_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638393_out(8),
      O => \shl_i_i_i_i638393_fu_3208[8]_i_1_n_5\
    );
\shl_i_i_i_i638393_fu_3208_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638393_fu_3208[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638393_out(8),
      R => '0'
    );
\shl_i_i_i_i638395_fu_3212[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638411_fu_3244[8]_i_2_n_5\,
      I2 => i_4_reg_23656(2),
      I3 => i_4_reg_23656(3),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638395_out(8),
      O => \shl_i_i_i_i638395_fu_3212[8]_i_1_n_5\
    );
\shl_i_i_i_i638395_fu_3212_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638395_fu_3212[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638395_out(8),
      R => '0'
    );
\shl_i_i_i_i638397_fu_3216[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638413_fu_3248[8]_i_2_n_5\,
      I2 => i_4_reg_23656(2),
      I3 => i_4_reg_23656(3),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638397_out(8),
      O => \shl_i_i_i_i638397_fu_3216[8]_i_1_n_5\
    );
\shl_i_i_i_i638397_fu_3216_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638397_fu_3216[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638397_out(8),
      R => '0'
    );
\shl_i_i_i_i638399_fu_3220[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381425_fu_5272[8]_i_2_n_5\,
      I2 => i_4_reg_23656(0),
      I3 => i_4_reg_23656(9),
      I4 => \shl_i_i_i_i6381433_fu_5288[8]_i_2_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638399_out(8),
      O => \shl_i_i_i_i638399_fu_3220[8]_i_1_n_5\
    );
\shl_i_i_i_i638399_fu_3220_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638399_fu_3220[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638399_out(8),
      R => '0'
    );
\shl_i_i_i_i638401_fu_3224[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => i_4_reg_23656(9),
      I2 => i_4_reg_23656(0),
      I3 => \shl_i_i_i_i6381433_fu_5288[8]_i_2_n_5\,
      I4 => \shl_i_i_i_i6381425_fu_5272[8]_i_2_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638401_out(8),
      O => \shl_i_i_i_i638401_fu_3224[8]_i_1_n_5\
    );
\shl_i_i_i_i638401_fu_3224_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638401_fu_3224[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638401_out(8),
      R => '0'
    );
\shl_i_i_i_i638403_fu_3228[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638411_fu_3244[8]_i_2_n_5\,
      I2 => i_4_reg_23656(3),
      I3 => i_4_reg_23656(2),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638403_out(8),
      O => \shl_i_i_i_i638403_fu_3228[8]_i_1_n_5\
    );
\shl_i_i_i_i638403_fu_3228_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638403_fu_3228[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638403_out(8),
      R => '0'
    );
\shl_i_i_i_i638405_fu_3232[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638413_fu_3248[8]_i_2_n_5\,
      I2 => i_4_reg_23656(3),
      I3 => i_4_reg_23656(2),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638405_out(8),
      O => \shl_i_i_i_i638405_fu_3232[8]_i_1_n_5\
    );
\shl_i_i_i_i638405_fu_3232_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638405_fu_3232[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638405_out(8),
      R => '0'
    );
\shl_i_i_i_i638407_fu_3236[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381433_fu_5288[8]_i_3_n_5\,
      I2 => i_4_reg_23656(0),
      I3 => i_4_reg_23656(9),
      I4 => \shl_i_i_i_i6381433_fu_5288[8]_i_2_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638407_out(8),
      O => \shl_i_i_i_i638407_fu_3236[8]_i_1_n_5\
    );
\shl_i_i_i_i638407_fu_3236_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638407_fu_3236[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638407_out(8),
      R => '0'
    );
\shl_i_i_i_i638409_fu_3240[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => i_4_reg_23656(9),
      I2 => i_4_reg_23656(0),
      I3 => \shl_i_i_i_i6381433_fu_5288[8]_i_2_n_5\,
      I4 => \shl_i_i_i_i6381433_fu_5288[8]_i_3_n_5\,
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638409_out(8),
      O => \shl_i_i_i_i638409_fu_3240[8]_i_1_n_5\
    );
\shl_i_i_i_i638409_fu_3240_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638409_fu_3240[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638409_out(8),
      R => '0'
    );
\shl_i_i_i_i638411_fu_3244[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638411_fu_3244[8]_i_2_n_5\,
      I2 => i_4_reg_23656(3),
      I3 => i_4_reg_23656(2),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638411_out(8),
      O => \shl_i_i_i_i638411_fu_3244[8]_i_1_n_5\
    );
\shl_i_i_i_i638411_fu_3244[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \shl_i_i_i_i6381951_fu_6324[8]_i_14_n_5\,
      I1 => \shl_i_i_i_i6381437_fu_5296[8]_i_3_n_5\,
      I2 => i_4_reg_23656(9),
      I3 => i_4_reg_23656(0),
      O => \shl_i_i_i_i638411_fu_3244[8]_i_2_n_5\
    );
\shl_i_i_i_i638411_fu_3244_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638411_fu_3244[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638411_out(8),
      R => '0'
    );
\shl_i_i_i_i638413_fu_3248[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638413_fu_3248[8]_i_2_n_5\,
      I2 => i_4_reg_23656(3),
      I3 => i_4_reg_23656(2),
      I4 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638413_out(8),
      O => \shl_i_i_i_i638413_fu_3248[8]_i_1_n_5\
    );
\shl_i_i_i_i638413_fu_3248[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \shl_i_i_i_i6381951_fu_6324[8]_i_14_n_5\,
      I1 => \shl_i_i_i_i6381437_fu_5296[8]_i_3_n_5\,
      I2 => i_4_reg_23656(0),
      I3 => i_4_reg_23656(9),
      O => \shl_i_i_i_i638413_fu_3248[8]_i_2_n_5\
    );
\shl_i_i_i_i638413_fu_3248_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638413_fu_3248[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638413_out(8),
      R => '0'
    );
\shl_i_i_i_i638415_fu_3252[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638535_fu_3492[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638415_out(8),
      O => \shl_i_i_i_i638415_fu_3252[8]_i_1_n_5\
    );
\shl_i_i_i_i638415_fu_3252_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638415_fu_3252[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638415_out(8),
      R => '0'
    );
\shl_i_i_i_i638417_fu_3256[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638537_fu_3496[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638417_out(8),
      O => \shl_i_i_i_i638417_fu_3256[8]_i_1_n_5\
    );
\shl_i_i_i_i638417_fu_3256_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638417_fu_3256[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638417_out(8),
      R => '0'
    );
\shl_i_i_i_i638419_fu_3260[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638539_fu_3500[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638419_out(8),
      O => \shl_i_i_i_i638419_fu_3260[8]_i_1_n_5\
    );
\shl_i_i_i_i638419_fu_3260_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638419_fu_3260[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638419_out(8),
      R => '0'
    );
\shl_i_i_i_i638421_fu_3264[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638541_fu_3504[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638421_out(8),
      O => \shl_i_i_i_i638421_fu_3264[8]_i_1_n_5\
    );
\shl_i_i_i_i638421_fu_3264_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638421_fu_3264[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638421_out(8),
      R => '0'
    );
\shl_i_i_i_i638423_fu_3268[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638535_fu_3492[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638423_out(8),
      O => \shl_i_i_i_i638423_fu_3268[8]_i_1_n_5\
    );
\shl_i_i_i_i638423_fu_3268_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638423_fu_3268[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638423_out(8),
      R => '0'
    );
\shl_i_i_i_i638425_fu_3272[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638537_fu_3496[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638425_out(8),
      O => \shl_i_i_i_i638425_fu_3272[8]_i_1_n_5\
    );
\shl_i_i_i_i638425_fu_3272_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638425_fu_3272[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638425_out(8),
      R => '0'
    );
\shl_i_i_i_i638427_fu_3276[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638539_fu_3500[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638427_out(8),
      O => \shl_i_i_i_i638427_fu_3276[8]_i_1_n_5\
    );
\shl_i_i_i_i638427_fu_3276_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638427_fu_3276[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638427_out(8),
      R => '0'
    );
\shl_i_i_i_i638429_fu_3280[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638541_fu_3504[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638429_out(8),
      O => \shl_i_i_i_i638429_fu_3280[8]_i_1_n_5\
    );
\shl_i_i_i_i638429_fu_3280_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638429_fu_3280[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638429_out(8),
      R => '0'
    );
\shl_i_i_i_i638431_fu_3284[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638535_fu_3492[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638431_out(8),
      O => \shl_i_i_i_i638431_fu_3284[8]_i_1_n_5\
    );
\shl_i_i_i_i638431_fu_3284_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638431_fu_3284[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638431_out(8),
      R => '0'
    );
\shl_i_i_i_i638433_fu_3288[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638537_fu_3496[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638433_out(8),
      O => \shl_i_i_i_i638433_fu_3288[8]_i_1_n_5\
    );
\shl_i_i_i_i638433_fu_3288_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638433_fu_3288[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638433_out(8),
      R => '0'
    );
\shl_i_i_i_i638435_fu_3292[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638539_fu_3500[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638435_out(8),
      O => \shl_i_i_i_i638435_fu_3292[8]_i_1_n_5\
    );
\shl_i_i_i_i638435_fu_3292_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638435_fu_3292[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638435_out(8),
      R => '0'
    );
\shl_i_i_i_i638437_fu_3296[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638541_fu_3504[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638437_out(8),
      O => \shl_i_i_i_i638437_fu_3296[8]_i_1_n_5\
    );
\shl_i_i_i_i638437_fu_3296_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638437_fu_3296[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638437_out(8),
      R => '0'
    );
\shl_i_i_i_i638439_fu_3300[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638535_fu_3492[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638439_out(8),
      O => \shl_i_i_i_i638439_fu_3300[8]_i_1_n_5\
    );
\shl_i_i_i_i638439_fu_3300_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638439_fu_3300[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638439_out(8),
      R => '0'
    );
\shl_i_i_i_i638441_fu_3304[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638537_fu_3496[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638441_out(8),
      O => \shl_i_i_i_i638441_fu_3304[8]_i_1_n_5\
    );
\shl_i_i_i_i638441_fu_3304_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638441_fu_3304[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638441_out(8),
      R => '0'
    );
\shl_i_i_i_i638443_fu_3308[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638539_fu_3500[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638443_out(8),
      O => \shl_i_i_i_i638443_fu_3308[8]_i_1_n_5\
    );
\shl_i_i_i_i638443_fu_3308_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638443_fu_3308[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638443_out(8),
      R => '0'
    );
\shl_i_i_i_i638445_fu_3312[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638541_fu_3504[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638445_out(8),
      O => \shl_i_i_i_i638445_fu_3312[8]_i_1_n_5\
    );
\shl_i_i_i_i638445_fu_3312_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638445_fu_3312[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638445_out(8),
      R => '0'
    );
\shl_i_i_i_i638447_fu_3316[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638535_fu_3492[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638447_out(8),
      O => \shl_i_i_i_i638447_fu_3316[8]_i_1_n_5\
    );
\shl_i_i_i_i638447_fu_3316_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638447_fu_3316[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638447_out(8),
      R => '0'
    );
\shl_i_i_i_i638449_fu_3320[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638537_fu_3496[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638449_out(8),
      O => \shl_i_i_i_i638449_fu_3320[8]_i_1_n_5\
    );
\shl_i_i_i_i638449_fu_3320_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638449_fu_3320[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638449_out(8),
      R => '0'
    );
\shl_i_i_i_i638451_fu_3324[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638539_fu_3500[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638451_out(8),
      O => \shl_i_i_i_i638451_fu_3324[8]_i_1_n_5\
    );
\shl_i_i_i_i638451_fu_3324_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638451_fu_3324[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638451_out(8),
      R => '0'
    );
\shl_i_i_i_i638453_fu_3328[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638541_fu_3504[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638453_out(8),
      O => \shl_i_i_i_i638453_fu_3328[8]_i_1_n_5\
    );
\shl_i_i_i_i638453_fu_3328_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638453_fu_3328[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638453_out(8),
      R => '0'
    );
\shl_i_i_i_i638455_fu_3332[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638535_fu_3492[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638455_out(8),
      O => \shl_i_i_i_i638455_fu_3332[8]_i_1_n_5\
    );
\shl_i_i_i_i638455_fu_3332_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638455_fu_3332[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638455_out(8),
      R => '0'
    );
\shl_i_i_i_i638457_fu_3336[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638537_fu_3496[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638457_out(8),
      O => \shl_i_i_i_i638457_fu_3336[8]_i_1_n_5\
    );
\shl_i_i_i_i638457_fu_3336_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638457_fu_3336[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638457_out(8),
      R => '0'
    );
\shl_i_i_i_i638459_fu_3340[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638539_fu_3500[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638459_out(8),
      O => \shl_i_i_i_i638459_fu_3340[8]_i_1_n_5\
    );
\shl_i_i_i_i638459_fu_3340_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638459_fu_3340[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638459_out(8),
      R => '0'
    );
\shl_i_i_i_i638461_fu_3344[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638541_fu_3504[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638461_out(8),
      O => \shl_i_i_i_i638461_fu_3344[8]_i_1_n_5\
    );
\shl_i_i_i_i638461_fu_3344_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638461_fu_3344[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638461_out(8),
      R => '0'
    );
\shl_i_i_i_i638463_fu_3348[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638535_fu_3492[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638463_out(8),
      O => \shl_i_i_i_i638463_fu_3348[8]_i_1_n_5\
    );
\shl_i_i_i_i638463_fu_3348_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638463_fu_3348[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638463_out(8),
      R => '0'
    );
\shl_i_i_i_i638465_fu_3352[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638537_fu_3496[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638465_out(8),
      O => \shl_i_i_i_i638465_fu_3352[8]_i_1_n_5\
    );
\shl_i_i_i_i638465_fu_3352_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638465_fu_3352[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638465_out(8),
      R => '0'
    );
\shl_i_i_i_i638467_fu_3356[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638539_fu_3500[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638467_out(8),
      O => \shl_i_i_i_i638467_fu_3356[8]_i_1_n_5\
    );
\shl_i_i_i_i638467_fu_3356_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638467_fu_3356[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638467_out(8),
      R => '0'
    );
\shl_i_i_i_i638469_fu_3360[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638541_fu_3504[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638469_out(8),
      O => \shl_i_i_i_i638469_fu_3360[8]_i_1_n_5\
    );
\shl_i_i_i_i638469_fu_3360_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638469_fu_3360[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638469_out(8),
      R => '0'
    );
\shl_i_i_i_i638471_fu_3364[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638535_fu_3492[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638471_out(8),
      O => \shl_i_i_i_i638471_fu_3364[8]_i_1_n_5\
    );
\shl_i_i_i_i638471_fu_3364_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638471_fu_3364[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638471_out(8),
      R => '0'
    );
\shl_i_i_i_i638473_fu_3368[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638537_fu_3496[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638473_out(8),
      O => \shl_i_i_i_i638473_fu_3368[8]_i_1_n_5\
    );
\shl_i_i_i_i638473_fu_3368_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638473_fu_3368[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638473_out(8),
      R => '0'
    );
\shl_i_i_i_i638475_fu_3372[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638539_fu_3500[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638475_out(8),
      O => \shl_i_i_i_i638475_fu_3372[8]_i_1_n_5\
    );
\shl_i_i_i_i638475_fu_3372_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638475_fu_3372[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638475_out(8),
      R => '0'
    );
\shl_i_i_i_i638477_fu_3376[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638541_fu_3504[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638477_out(8),
      O => \shl_i_i_i_i638477_fu_3376[8]_i_1_n_5\
    );
\shl_i_i_i_i638477_fu_3376_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638477_fu_3376[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638477_out(8),
      R => '0'
    );
\shl_i_i_i_i638479_fu_3380[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638535_fu_3492[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638479_out(8),
      O => \shl_i_i_i_i638479_fu_3380[8]_i_1_n_5\
    );
\shl_i_i_i_i638479_fu_3380_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638479_fu_3380[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638479_out(8),
      R => '0'
    );
\shl_i_i_i_i638481_fu_3384[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638537_fu_3496[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638481_out(8),
      O => \shl_i_i_i_i638481_fu_3384[8]_i_1_n_5\
    );
\shl_i_i_i_i638481_fu_3384_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638481_fu_3384[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638481_out(8),
      R => '0'
    );
\shl_i_i_i_i638483_fu_3388[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638539_fu_3500[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638483_out(8),
      O => \shl_i_i_i_i638483_fu_3388[8]_i_1_n_5\
    );
\shl_i_i_i_i638483_fu_3388_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638483_fu_3388[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638483_out(8),
      R => '0'
    );
\shl_i_i_i_i638485_fu_3392[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638541_fu_3504[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638485_out(8),
      O => \shl_i_i_i_i638485_fu_3392[8]_i_1_n_5\
    );
\shl_i_i_i_i638485_fu_3392_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638485_fu_3392[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638485_out(8),
      R => '0'
    );
\shl_i_i_i_i638487_fu_3396[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638535_fu_3492[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638487_out(8),
      O => \shl_i_i_i_i638487_fu_3396[8]_i_1_n_5\
    );
\shl_i_i_i_i638487_fu_3396_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638487_fu_3396[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638487_out(8),
      R => '0'
    );
\shl_i_i_i_i638489_fu_3400[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638537_fu_3496[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638489_out(8),
      O => \shl_i_i_i_i638489_fu_3400[8]_i_1_n_5\
    );
\shl_i_i_i_i638489_fu_3400_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638489_fu_3400[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638489_out(8),
      R => '0'
    );
\shl_i_i_i_i638491_fu_3404[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638539_fu_3500[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638491_out(8),
      O => \shl_i_i_i_i638491_fu_3404[8]_i_1_n_5\
    );
\shl_i_i_i_i638491_fu_3404_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638491_fu_3404[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638491_out(8),
      R => '0'
    );
\shl_i_i_i_i638493_fu_3408[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638541_fu_3504[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638493_out(8),
      O => \shl_i_i_i_i638493_fu_3408[8]_i_1_n_5\
    );
\shl_i_i_i_i638493_fu_3408_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638493_fu_3408[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638493_out(8),
      R => '0'
    );
\shl_i_i_i_i638495_fu_3412[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638535_fu_3492[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638495_out(8),
      O => \shl_i_i_i_i638495_fu_3412[8]_i_1_n_5\
    );
\shl_i_i_i_i638495_fu_3412_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638495_fu_3412[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638495_out(8),
      R => '0'
    );
\shl_i_i_i_i638497_fu_3416[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638537_fu_3496[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638497_out(8),
      O => \shl_i_i_i_i638497_fu_3416[8]_i_1_n_5\
    );
\shl_i_i_i_i638497_fu_3416_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638497_fu_3416[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638497_out(8),
      R => '0'
    );
\shl_i_i_i_i638499_fu_3420[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638539_fu_3500[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638499_out(8),
      O => \shl_i_i_i_i638499_fu_3420[8]_i_1_n_5\
    );
\shl_i_i_i_i638499_fu_3420_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638499_fu_3420[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638499_out(8),
      R => '0'
    );
\shl_i_i_i_i638501_fu_3424[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638541_fu_3504[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638501_out(8),
      O => \shl_i_i_i_i638501_fu_3424[8]_i_1_n_5\
    );
\shl_i_i_i_i638501_fu_3424_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638501_fu_3424[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638501_out(8),
      R => '0'
    );
\shl_i_i_i_i638503_fu_3428[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638535_fu_3492[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638503_out(8),
      O => \shl_i_i_i_i638503_fu_3428[8]_i_1_n_5\
    );
\shl_i_i_i_i638503_fu_3428_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638503_fu_3428[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638503_out(8),
      R => '0'
    );
\shl_i_i_i_i638505_fu_3432[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638537_fu_3496[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638505_out(8),
      O => \shl_i_i_i_i638505_fu_3432[8]_i_1_n_5\
    );
\shl_i_i_i_i638505_fu_3432_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638505_fu_3432[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638505_out(8),
      R => '0'
    );
\shl_i_i_i_i638507_fu_3436[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638539_fu_3500[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638507_out(8),
      O => \shl_i_i_i_i638507_fu_3436[8]_i_1_n_5\
    );
\shl_i_i_i_i638507_fu_3436_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638507_fu_3436[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638507_out(8),
      R => '0'
    );
\shl_i_i_i_i638509_fu_3440[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638541_fu_3504[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638509_out(8),
      O => \shl_i_i_i_i638509_fu_3440[8]_i_1_n_5\
    );
\shl_i_i_i_i638509_fu_3440_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638509_fu_3440[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638509_out(8),
      R => '0'
    );
\shl_i_i_i_i638511_fu_3444[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638535_fu_3492[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638511_out(8),
      O => \shl_i_i_i_i638511_fu_3444[8]_i_1_n_5\
    );
\shl_i_i_i_i638511_fu_3444_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638511_fu_3444[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638511_out(8),
      R => '0'
    );
\shl_i_i_i_i638513_fu_3448[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638537_fu_3496[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638513_out(8),
      O => \shl_i_i_i_i638513_fu_3448[8]_i_1_n_5\
    );
\shl_i_i_i_i638513_fu_3448_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638513_fu_3448[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638513_out(8),
      R => '0'
    );
\shl_i_i_i_i638515_fu_3452[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638539_fu_3500[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638515_out(8),
      O => \shl_i_i_i_i638515_fu_3452[8]_i_1_n_5\
    );
\shl_i_i_i_i638515_fu_3452_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638515_fu_3452[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638515_out(8),
      R => '0'
    );
\shl_i_i_i_i638517_fu_3456[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638541_fu_3504[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638517_out(8),
      O => \shl_i_i_i_i638517_fu_3456[8]_i_1_n_5\
    );
\shl_i_i_i_i638517_fu_3456_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638517_fu_3456[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638517_out(8),
      R => '0'
    );
\shl_i_i_i_i638519_fu_3460[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638535_fu_3492[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638519_out(8),
      O => \shl_i_i_i_i638519_fu_3460[8]_i_1_n_5\
    );
\shl_i_i_i_i638519_fu_3460_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638519_fu_3460[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638519_out(8),
      R => '0'
    );
\shl_i_i_i_i638521_fu_3464[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638537_fu_3496[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638521_out(8),
      O => \shl_i_i_i_i638521_fu_3464[8]_i_1_n_5\
    );
\shl_i_i_i_i638521_fu_3464_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638521_fu_3464[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638521_out(8),
      R => '0'
    );
\shl_i_i_i_i638523_fu_3468[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638539_fu_3500[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638523_out(8),
      O => \shl_i_i_i_i638523_fu_3468[8]_i_1_n_5\
    );
\shl_i_i_i_i638523_fu_3468_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638523_fu_3468[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638523_out(8),
      R => '0'
    );
\shl_i_i_i_i638525_fu_3472[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638541_fu_3504[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638525_out(8),
      O => \shl_i_i_i_i638525_fu_3472[8]_i_1_n_5\
    );
\shl_i_i_i_i638525_fu_3472_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638525_fu_3472[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638525_out(8),
      R => '0'
    );
\shl_i_i_i_i638527_fu_3476[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638535_fu_3492[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638527_out(8),
      O => \shl_i_i_i_i638527_fu_3476[8]_i_1_n_5\
    );
\shl_i_i_i_i638527_fu_3476_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638527_fu_3476[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638527_out(8),
      R => '0'
    );
\shl_i_i_i_i638529_fu_3480[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638537_fu_3496[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638529_out(8),
      O => \shl_i_i_i_i638529_fu_3480[8]_i_1_n_5\
    );
\shl_i_i_i_i638529_fu_3480_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638529_fu_3480[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638529_out(8),
      R => '0'
    );
\shl_i_i_i_i638531_fu_3484[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638539_fu_3500[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638531_out(8),
      O => \shl_i_i_i_i638531_fu_3484[8]_i_1_n_5\
    );
\shl_i_i_i_i638531_fu_3484_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638531_fu_3484[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638531_out(8),
      R => '0'
    );
\shl_i_i_i_i638533_fu_3488[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638541_fu_3504[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638533_out(8),
      O => \shl_i_i_i_i638533_fu_3488[8]_i_1_n_5\
    );
\shl_i_i_i_i638533_fu_3488_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638533_fu_3488[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638533_out(8),
      R => '0'
    );
\shl_i_i_i_i638535_fu_3492[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638535_fu_3492[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638535_out(8),
      O => \shl_i_i_i_i638535_fu_3492[8]_i_1_n_5\
    );
\shl_i_i_i_i638535_fu_3492[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5\,
      I1 => i_4_reg_23656(0),
      I2 => i_4_reg_23656(9),
      I3 => i_4_reg_23656(7),
      I4 => i_4_reg_23656(6),
      O => \shl_i_i_i_i638535_fu_3492[8]_i_2_n_5\
    );
\shl_i_i_i_i638535_fu_3492_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638535_fu_3492[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638535_out(8),
      R => '0'
    );
\shl_i_i_i_i638537_fu_3496[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638537_fu_3496[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638537_out(8),
      O => \shl_i_i_i_i638537_fu_3496[8]_i_1_n_5\
    );
\shl_i_i_i_i638537_fu_3496[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5\,
      I1 => i_4_reg_23656(9),
      I2 => i_4_reg_23656(0),
      I3 => i_4_reg_23656(7),
      I4 => i_4_reg_23656(6),
      O => \shl_i_i_i_i638537_fu_3496[8]_i_2_n_5\
    );
\shl_i_i_i_i638537_fu_3496_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638537_fu_3496[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638537_out(8),
      R => '0'
    );
\shl_i_i_i_i638539_fu_3500[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638539_fu_3500[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638539_out(8),
      O => \shl_i_i_i_i638539_fu_3500[8]_i_1_n_5\
    );
\shl_i_i_i_i638539_fu_3500[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5\,
      I1 => i_4_reg_23656(0),
      I2 => i_4_reg_23656(9),
      I3 => i_4_reg_23656(7),
      I4 => i_4_reg_23656(6),
      O => \shl_i_i_i_i638539_fu_3500[8]_i_2_n_5\
    );
\shl_i_i_i_i638539_fu_3500_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638539_fu_3500[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638539_out(8),
      R => '0'
    );
\shl_i_i_i_i638541_fu_3504[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638541_fu_3504[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638541_out(8),
      O => \shl_i_i_i_i638541_fu_3504[8]_i_1_n_5\
    );
\shl_i_i_i_i638541_fu_3504[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5\,
      I1 => i_4_reg_23656(9),
      I2 => i_4_reg_23656(0),
      I3 => i_4_reg_23656(7),
      I4 => i_4_reg_23656(6),
      O => \shl_i_i_i_i638541_fu_3504[8]_i_2_n_5\
    );
\shl_i_i_i_i638541_fu_3504_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638541_fu_3504[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638541_out(8),
      R => '0'
    );
\shl_i_i_i_i638543_fu_3508[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638663_fu_3748[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638543_out(8),
      O => \shl_i_i_i_i638543_fu_3508[8]_i_1_n_5\
    );
\shl_i_i_i_i638543_fu_3508_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638543_fu_3508[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638543_out(8),
      R => '0'
    );
\shl_i_i_i_i638545_fu_3512[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638665_fu_3752[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638545_out(8),
      O => \shl_i_i_i_i638545_fu_3512[8]_i_1_n_5\
    );
\shl_i_i_i_i638545_fu_3512_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638545_fu_3512[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638545_out(8),
      R => '0'
    );
\shl_i_i_i_i638547_fu_3516[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638667_fu_3756[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638547_out(8),
      O => \shl_i_i_i_i638547_fu_3516[8]_i_1_n_5\
    );
\shl_i_i_i_i638547_fu_3516_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638547_fu_3516[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638547_out(8),
      R => '0'
    );
\shl_i_i_i_i638549_fu_3520[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638669_fu_3760[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638549_out(8),
      O => \shl_i_i_i_i638549_fu_3520[8]_i_1_n_5\
    );
\shl_i_i_i_i638549_fu_3520_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638549_fu_3520[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638549_out(8),
      R => '0'
    );
\shl_i_i_i_i638551_fu_3524[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638663_fu_3748[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638551_out(8),
      O => \shl_i_i_i_i638551_fu_3524[8]_i_1_n_5\
    );
\shl_i_i_i_i638551_fu_3524_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638551_fu_3524[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638551_out(8),
      R => '0'
    );
\shl_i_i_i_i638553_fu_3528[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638665_fu_3752[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638553_out(8),
      O => \shl_i_i_i_i638553_fu_3528[8]_i_1_n_5\
    );
\shl_i_i_i_i638553_fu_3528_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638553_fu_3528[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638553_out(8),
      R => '0'
    );
\shl_i_i_i_i638555_fu_3532[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638667_fu_3756[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638555_out(8),
      O => \shl_i_i_i_i638555_fu_3532[8]_i_1_n_5\
    );
\shl_i_i_i_i638555_fu_3532_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638555_fu_3532[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638555_out(8),
      R => '0'
    );
\shl_i_i_i_i638557_fu_3536[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638669_fu_3760[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638557_out(8),
      O => \shl_i_i_i_i638557_fu_3536[8]_i_1_n_5\
    );
\shl_i_i_i_i638557_fu_3536_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638557_fu_3536[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638557_out(8),
      R => '0'
    );
\shl_i_i_i_i638559_fu_3540[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638663_fu_3748[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638559_out(8),
      O => \shl_i_i_i_i638559_fu_3540[8]_i_1_n_5\
    );
\shl_i_i_i_i638559_fu_3540_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638559_fu_3540[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638559_out(8),
      R => '0'
    );
\shl_i_i_i_i638561_fu_3544[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638665_fu_3752[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638561_out(8),
      O => \shl_i_i_i_i638561_fu_3544[8]_i_1_n_5\
    );
\shl_i_i_i_i638561_fu_3544_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638561_fu_3544[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638561_out(8),
      R => '0'
    );
\shl_i_i_i_i638563_fu_3548[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638667_fu_3756[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638563_out(8),
      O => \shl_i_i_i_i638563_fu_3548[8]_i_1_n_5\
    );
\shl_i_i_i_i638563_fu_3548_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638563_fu_3548[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638563_out(8),
      R => '0'
    );
\shl_i_i_i_i638565_fu_3552[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638669_fu_3760[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638565_out(8),
      O => \shl_i_i_i_i638565_fu_3552[8]_i_1_n_5\
    );
\shl_i_i_i_i638565_fu_3552_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638565_fu_3552[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638565_out(8),
      R => '0'
    );
\shl_i_i_i_i638567_fu_3556[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638663_fu_3748[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638567_out(8),
      O => \shl_i_i_i_i638567_fu_3556[8]_i_1_n_5\
    );
\shl_i_i_i_i638567_fu_3556_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638567_fu_3556[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638567_out(8),
      R => '0'
    );
\shl_i_i_i_i638569_fu_3560[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638665_fu_3752[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638569_out(8),
      O => \shl_i_i_i_i638569_fu_3560[8]_i_1_n_5\
    );
\shl_i_i_i_i638569_fu_3560_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638569_fu_3560[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638569_out(8),
      R => '0'
    );
\shl_i_i_i_i638571_fu_3564[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638667_fu_3756[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638571_out(8),
      O => \shl_i_i_i_i638571_fu_3564[8]_i_1_n_5\
    );
\shl_i_i_i_i638571_fu_3564_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638571_fu_3564[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638571_out(8),
      R => '0'
    );
\shl_i_i_i_i638573_fu_3568[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638669_fu_3760[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638573_out(8),
      O => \shl_i_i_i_i638573_fu_3568[8]_i_1_n_5\
    );
\shl_i_i_i_i638573_fu_3568_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638573_fu_3568[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638573_out(8),
      R => '0'
    );
\shl_i_i_i_i638575_fu_3572[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638663_fu_3748[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638575_out(8),
      O => \shl_i_i_i_i638575_fu_3572[8]_i_1_n_5\
    );
\shl_i_i_i_i638575_fu_3572_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638575_fu_3572[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638575_out(8),
      R => '0'
    );
\shl_i_i_i_i638577_fu_3576[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638665_fu_3752[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638577_out(8),
      O => \shl_i_i_i_i638577_fu_3576[8]_i_1_n_5\
    );
\shl_i_i_i_i638577_fu_3576_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638577_fu_3576[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638577_out(8),
      R => '0'
    );
\shl_i_i_i_i638579_fu_3580[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638667_fu_3756[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638579_out(8),
      O => \shl_i_i_i_i638579_fu_3580[8]_i_1_n_5\
    );
\shl_i_i_i_i638579_fu_3580_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638579_fu_3580[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638579_out(8),
      R => '0'
    );
\shl_i_i_i_i638581_fu_3584[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638669_fu_3760[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638581_out(8),
      O => \shl_i_i_i_i638581_fu_3584[8]_i_1_n_5\
    );
\shl_i_i_i_i638581_fu_3584_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638581_fu_3584[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638581_out(8),
      R => '0'
    );
\shl_i_i_i_i638583_fu_3588[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638663_fu_3748[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638583_out(8),
      O => \shl_i_i_i_i638583_fu_3588[8]_i_1_n_5\
    );
\shl_i_i_i_i638583_fu_3588_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638583_fu_3588[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638583_out(8),
      R => '0'
    );
\shl_i_i_i_i638585_fu_3592[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638665_fu_3752[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638585_out(8),
      O => \shl_i_i_i_i638585_fu_3592[8]_i_1_n_5\
    );
\shl_i_i_i_i638585_fu_3592_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638585_fu_3592[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638585_out(8),
      R => '0'
    );
\shl_i_i_i_i638587_fu_3596[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638667_fu_3756[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638587_out(8),
      O => \shl_i_i_i_i638587_fu_3596[8]_i_1_n_5\
    );
\shl_i_i_i_i638587_fu_3596_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638587_fu_3596[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638587_out(8),
      R => '0'
    );
\shl_i_i_i_i638589_fu_3600[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638669_fu_3760[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638589_out(8),
      O => \shl_i_i_i_i638589_fu_3600[8]_i_1_n_5\
    );
\shl_i_i_i_i638589_fu_3600_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638589_fu_3600[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638589_out(8),
      R => '0'
    );
\shl_i_i_i_i638591_fu_3604[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638663_fu_3748[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638591_out(8),
      O => \shl_i_i_i_i638591_fu_3604[8]_i_1_n_5\
    );
\shl_i_i_i_i638591_fu_3604_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638591_fu_3604[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638591_out(8),
      R => '0'
    );
\shl_i_i_i_i638593_fu_3608[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638665_fu_3752[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638593_out(8),
      O => \shl_i_i_i_i638593_fu_3608[8]_i_1_n_5\
    );
\shl_i_i_i_i638593_fu_3608_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638593_fu_3608[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638593_out(8),
      R => '0'
    );
\shl_i_i_i_i638595_fu_3612[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638667_fu_3756[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638595_out(8),
      O => \shl_i_i_i_i638595_fu_3612[8]_i_1_n_5\
    );
\shl_i_i_i_i638595_fu_3612_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638595_fu_3612[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638595_out(8),
      R => '0'
    );
\shl_i_i_i_i638597_fu_3616[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638669_fu_3760[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638597_out(8),
      O => \shl_i_i_i_i638597_fu_3616[8]_i_1_n_5\
    );
\shl_i_i_i_i638597_fu_3616_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638597_fu_3616[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638597_out(8),
      R => '0'
    );
\shl_i_i_i_i638599_fu_3620[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638663_fu_3748[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638599_out(8),
      O => \shl_i_i_i_i638599_fu_3620[8]_i_1_n_5\
    );
\shl_i_i_i_i638599_fu_3620_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638599_fu_3620[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638599_out(8),
      R => '0'
    );
\shl_i_i_i_i638601_fu_3624[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638665_fu_3752[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638601_out(8),
      O => \shl_i_i_i_i638601_fu_3624[8]_i_1_n_5\
    );
\shl_i_i_i_i638601_fu_3624_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638601_fu_3624[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638601_out(8),
      R => '0'
    );
\shl_i_i_i_i638603_fu_3628[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638667_fu_3756[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638603_out(8),
      O => \shl_i_i_i_i638603_fu_3628[8]_i_1_n_5\
    );
\shl_i_i_i_i638603_fu_3628_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638603_fu_3628[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638603_out(8),
      R => '0'
    );
\shl_i_i_i_i638605_fu_3632[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638669_fu_3760[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638605_out(8),
      O => \shl_i_i_i_i638605_fu_3632[8]_i_1_n_5\
    );
\shl_i_i_i_i638605_fu_3632_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638605_fu_3632[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638605_out(8),
      R => '0'
    );
\shl_i_i_i_i638607_fu_3636[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638663_fu_3748[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638607_out(8),
      O => \shl_i_i_i_i638607_fu_3636[8]_i_1_n_5\
    );
\shl_i_i_i_i638607_fu_3636_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638607_fu_3636[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638607_out(8),
      R => '0'
    );
\shl_i_i_i_i638609_fu_3640[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638665_fu_3752[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638609_out(8),
      O => \shl_i_i_i_i638609_fu_3640[8]_i_1_n_5\
    );
\shl_i_i_i_i638609_fu_3640_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638609_fu_3640[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638609_out(8),
      R => '0'
    );
\shl_i_i_i_i638611_fu_3644[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638667_fu_3756[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638611_out(8),
      O => \shl_i_i_i_i638611_fu_3644[8]_i_1_n_5\
    );
\shl_i_i_i_i638611_fu_3644_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638611_fu_3644[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638611_out(8),
      R => '0'
    );
\shl_i_i_i_i638613_fu_3648[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638669_fu_3760[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638613_out(8),
      O => \shl_i_i_i_i638613_fu_3648[8]_i_1_n_5\
    );
\shl_i_i_i_i638613_fu_3648_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638613_fu_3648[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638613_out(8),
      R => '0'
    );
\shl_i_i_i_i638615_fu_3652[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638663_fu_3748[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638615_out(8),
      O => \shl_i_i_i_i638615_fu_3652[8]_i_1_n_5\
    );
\shl_i_i_i_i638615_fu_3652_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638615_fu_3652[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638615_out(8),
      R => '0'
    );
\shl_i_i_i_i638617_fu_3656[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638665_fu_3752[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638617_out(8),
      O => \shl_i_i_i_i638617_fu_3656[8]_i_1_n_5\
    );
\shl_i_i_i_i638617_fu_3656_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638617_fu_3656[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638617_out(8),
      R => '0'
    );
\shl_i_i_i_i638619_fu_3660[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638667_fu_3756[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638619_out(8),
      O => \shl_i_i_i_i638619_fu_3660[8]_i_1_n_5\
    );
\shl_i_i_i_i638619_fu_3660_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638619_fu_3660[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638619_out(8),
      R => '0'
    );
\shl_i_i_i_i638621_fu_3664[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638669_fu_3760[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638621_out(8),
      O => \shl_i_i_i_i638621_fu_3664[8]_i_1_n_5\
    );
\shl_i_i_i_i638621_fu_3664_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638621_fu_3664[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638621_out(8),
      R => '0'
    );
\shl_i_i_i_i638623_fu_3668[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638663_fu_3748[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638623_out(8),
      O => \shl_i_i_i_i638623_fu_3668[8]_i_1_n_5\
    );
\shl_i_i_i_i638623_fu_3668_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638623_fu_3668[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638623_out(8),
      R => '0'
    );
\shl_i_i_i_i638625_fu_3672[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638665_fu_3752[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638625_out(8),
      O => \shl_i_i_i_i638625_fu_3672[8]_i_1_n_5\
    );
\shl_i_i_i_i638625_fu_3672_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638625_fu_3672[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638625_out(8),
      R => '0'
    );
\shl_i_i_i_i638627_fu_3676[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638667_fu_3756[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638627_out(8),
      O => \shl_i_i_i_i638627_fu_3676[8]_i_1_n_5\
    );
\shl_i_i_i_i638627_fu_3676_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638627_fu_3676[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638627_out(8),
      R => '0'
    );
\shl_i_i_i_i638629_fu_3680[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638669_fu_3760[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638629_out(8),
      O => \shl_i_i_i_i638629_fu_3680[8]_i_1_n_5\
    );
\shl_i_i_i_i638629_fu_3680_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638629_fu_3680[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638629_out(8),
      R => '0'
    );
\shl_i_i_i_i638631_fu_3684[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638663_fu_3748[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638631_out(8),
      O => \shl_i_i_i_i638631_fu_3684[8]_i_1_n_5\
    );
\shl_i_i_i_i638631_fu_3684_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638631_fu_3684[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638631_out(8),
      R => '0'
    );
\shl_i_i_i_i638633_fu_3688[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638665_fu_3752[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638633_out(8),
      O => \shl_i_i_i_i638633_fu_3688[8]_i_1_n_5\
    );
\shl_i_i_i_i638633_fu_3688_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638633_fu_3688[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638633_out(8),
      R => '0'
    );
\shl_i_i_i_i638635_fu_3692[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638667_fu_3756[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638635_out(8),
      O => \shl_i_i_i_i638635_fu_3692[8]_i_1_n_5\
    );
\shl_i_i_i_i638635_fu_3692_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638635_fu_3692[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638635_out(8),
      R => '0'
    );
\shl_i_i_i_i638637_fu_3696[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638669_fu_3760[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638637_out(8),
      O => \shl_i_i_i_i638637_fu_3696[8]_i_1_n_5\
    );
\shl_i_i_i_i638637_fu_3696_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638637_fu_3696[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638637_out(8),
      R => '0'
    );
\shl_i_i_i_i638639_fu_3700[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638663_fu_3748[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638639_out(8),
      O => \shl_i_i_i_i638639_fu_3700[8]_i_1_n_5\
    );
\shl_i_i_i_i638639_fu_3700_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638639_fu_3700[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638639_out(8),
      R => '0'
    );
\shl_i_i_i_i638641_fu_3704[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638665_fu_3752[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638641_out(8),
      O => \shl_i_i_i_i638641_fu_3704[8]_i_1_n_5\
    );
\shl_i_i_i_i638641_fu_3704_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638641_fu_3704[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638641_out(8),
      R => '0'
    );
\shl_i_i_i_i638643_fu_3708[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638667_fu_3756[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638643_out(8),
      O => \shl_i_i_i_i638643_fu_3708[8]_i_1_n_5\
    );
\shl_i_i_i_i638643_fu_3708_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638643_fu_3708[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638643_out(8),
      R => '0'
    );
\shl_i_i_i_i638645_fu_3712[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638669_fu_3760[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638645_out(8),
      O => \shl_i_i_i_i638645_fu_3712[8]_i_1_n_5\
    );
\shl_i_i_i_i638645_fu_3712_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638645_fu_3712[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638645_out(8),
      R => '0'
    );
\shl_i_i_i_i638647_fu_3716[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638663_fu_3748[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638647_out(8),
      O => \shl_i_i_i_i638647_fu_3716[8]_i_1_n_5\
    );
\shl_i_i_i_i638647_fu_3716_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638647_fu_3716[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638647_out(8),
      R => '0'
    );
\shl_i_i_i_i638649_fu_3720[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638665_fu_3752[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638649_out(8),
      O => \shl_i_i_i_i638649_fu_3720[8]_i_1_n_5\
    );
\shl_i_i_i_i638649_fu_3720_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638649_fu_3720[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638649_out(8),
      R => '0'
    );
\shl_i_i_i_i638651_fu_3724[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638667_fu_3756[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638651_out(8),
      O => \shl_i_i_i_i638651_fu_3724[8]_i_1_n_5\
    );
\shl_i_i_i_i638651_fu_3724_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638651_fu_3724[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638651_out(8),
      R => '0'
    );
\shl_i_i_i_i638653_fu_3728[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638669_fu_3760[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638653_out(8),
      O => \shl_i_i_i_i638653_fu_3728[8]_i_1_n_5\
    );
\shl_i_i_i_i638653_fu_3728_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638653_fu_3728[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638653_out(8),
      R => '0'
    );
\shl_i_i_i_i638655_fu_3732[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638663_fu_3748[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638655_out(8),
      O => \shl_i_i_i_i638655_fu_3732[8]_i_1_n_5\
    );
\shl_i_i_i_i638655_fu_3732_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638655_fu_3732[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638655_out(8),
      R => '0'
    );
\shl_i_i_i_i638657_fu_3736[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638665_fu_3752[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638657_out(8),
      O => \shl_i_i_i_i638657_fu_3736[8]_i_1_n_5\
    );
\shl_i_i_i_i638657_fu_3736_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638657_fu_3736[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638657_out(8),
      R => '0'
    );
\shl_i_i_i_i638659_fu_3740[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638667_fu_3756[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638659_out(8),
      O => \shl_i_i_i_i638659_fu_3740[8]_i_1_n_5\
    );
\shl_i_i_i_i638659_fu_3740_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638659_fu_3740[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638659_out(8),
      R => '0'
    );
\shl_i_i_i_i638661_fu_3744[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638669_fu_3760[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638661_out(8),
      O => \shl_i_i_i_i638661_fu_3744[8]_i_1_n_5\
    );
\shl_i_i_i_i638661_fu_3744_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638661_fu_3744[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638661_out(8),
      R => '0'
    );
\shl_i_i_i_i638663_fu_3748[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638663_fu_3748[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638663_out(8),
      O => \shl_i_i_i_i638663_fu_3748[8]_i_1_n_5\
    );
\shl_i_i_i_i638663_fu_3748[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5\,
      I1 => i_4_reg_23656(0),
      I2 => i_4_reg_23656(9),
      I3 => i_4_reg_23656(6),
      I4 => i_4_reg_23656(7),
      O => \shl_i_i_i_i638663_fu_3748[8]_i_2_n_5\
    );
\shl_i_i_i_i638663_fu_3748_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638663_fu_3748[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638663_out(8),
      R => '0'
    );
\shl_i_i_i_i638665_fu_3752[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638665_fu_3752[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638665_out(8),
      O => \shl_i_i_i_i638665_fu_3752[8]_i_1_n_5\
    );
\shl_i_i_i_i638665_fu_3752[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5\,
      I1 => i_4_reg_23656(9),
      I2 => i_4_reg_23656(0),
      I3 => i_4_reg_23656(6),
      I4 => i_4_reg_23656(7),
      O => \shl_i_i_i_i638665_fu_3752[8]_i_2_n_5\
    );
\shl_i_i_i_i638665_fu_3752_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638665_fu_3752[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638665_out(8),
      R => '0'
    );
\shl_i_i_i_i638667_fu_3756[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638667_fu_3756[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638667_out(8),
      O => \shl_i_i_i_i638667_fu_3756[8]_i_1_n_5\
    );
\shl_i_i_i_i638667_fu_3756[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5\,
      I1 => i_4_reg_23656(0),
      I2 => i_4_reg_23656(9),
      I3 => i_4_reg_23656(6),
      I4 => i_4_reg_23656(7),
      O => \shl_i_i_i_i638667_fu_3756[8]_i_2_n_5\
    );
\shl_i_i_i_i638667_fu_3756_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638667_fu_3756[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638667_out(8),
      R => '0'
    );
\shl_i_i_i_i638669_fu_3760[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638669_fu_3760[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638669_out(8),
      O => \shl_i_i_i_i638669_fu_3760[8]_i_1_n_5\
    );
\shl_i_i_i_i638669_fu_3760[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5\,
      I1 => i_4_reg_23656(9),
      I2 => i_4_reg_23656(0),
      I3 => i_4_reg_23656(6),
      I4 => i_4_reg_23656(7),
      O => \shl_i_i_i_i638669_fu_3760[8]_i_2_n_5\
    );
\shl_i_i_i_i638669_fu_3760_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638669_fu_3760[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638669_out(8),
      R => '0'
    );
\shl_i_i_i_i638671_fu_3764[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638791_fu_4004[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638671_out(8),
      O => \shl_i_i_i_i638671_fu_3764[8]_i_1_n_5\
    );
\shl_i_i_i_i638671_fu_3764_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638671_fu_3764[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638671_out(8),
      R => '0'
    );
\shl_i_i_i_i638673_fu_3768[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638793_fu_4008[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638673_out(8),
      O => \shl_i_i_i_i638673_fu_3768[8]_i_1_n_5\
    );
\shl_i_i_i_i638673_fu_3768_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638673_fu_3768[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638673_out(8),
      R => '0'
    );
\shl_i_i_i_i638675_fu_3772[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638795_fu_4012[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638675_out(8),
      O => \shl_i_i_i_i638675_fu_3772[8]_i_1_n_5\
    );
\shl_i_i_i_i638675_fu_3772_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638675_fu_3772[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638675_out(8),
      R => '0'
    );
\shl_i_i_i_i638677_fu_3776[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638797_fu_4016[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638677_out(8),
      O => \shl_i_i_i_i638677_fu_3776[8]_i_1_n_5\
    );
\shl_i_i_i_i638677_fu_3776_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638677_fu_3776[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638677_out(8),
      R => '0'
    );
\shl_i_i_i_i638679_fu_3780[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638791_fu_4004[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638679_out(8),
      O => \shl_i_i_i_i638679_fu_3780[8]_i_1_n_5\
    );
\shl_i_i_i_i638679_fu_3780_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638679_fu_3780[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638679_out(8),
      R => '0'
    );
\shl_i_i_i_i638681_fu_3784[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638793_fu_4008[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638681_out(8),
      O => \shl_i_i_i_i638681_fu_3784[8]_i_1_n_5\
    );
\shl_i_i_i_i638681_fu_3784_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638681_fu_3784[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638681_out(8),
      R => '0'
    );
\shl_i_i_i_i638683_fu_3788[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638795_fu_4012[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638683_out(8),
      O => \shl_i_i_i_i638683_fu_3788[8]_i_1_n_5\
    );
\shl_i_i_i_i638683_fu_3788_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638683_fu_3788[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638683_out(8),
      R => '0'
    );
\shl_i_i_i_i638685_fu_3792[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638797_fu_4016[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638685_out(8),
      O => \shl_i_i_i_i638685_fu_3792[8]_i_1_n_5\
    );
\shl_i_i_i_i638685_fu_3792_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638685_fu_3792[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638685_out(8),
      R => '0'
    );
\shl_i_i_i_i638687_fu_3796[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638791_fu_4004[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638687_out(8),
      O => \shl_i_i_i_i638687_fu_3796[8]_i_1_n_5\
    );
\shl_i_i_i_i638687_fu_3796_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638687_fu_3796[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638687_out(8),
      R => '0'
    );
\shl_i_i_i_i638689_fu_3800[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638793_fu_4008[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638689_out(8),
      O => \shl_i_i_i_i638689_fu_3800[8]_i_1_n_5\
    );
\shl_i_i_i_i638689_fu_3800_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638689_fu_3800[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638689_out(8),
      R => '0'
    );
\shl_i_i_i_i638691_fu_3804[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638795_fu_4012[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638691_out(8),
      O => \shl_i_i_i_i638691_fu_3804[8]_i_1_n_5\
    );
\shl_i_i_i_i638691_fu_3804_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638691_fu_3804[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638691_out(8),
      R => '0'
    );
\shl_i_i_i_i638693_fu_3808[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638797_fu_4016[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638693_out(8),
      O => \shl_i_i_i_i638693_fu_3808[8]_i_1_n_5\
    );
\shl_i_i_i_i638693_fu_3808_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638693_fu_3808[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638693_out(8),
      R => '0'
    );
\shl_i_i_i_i638695_fu_3812[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638791_fu_4004[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638695_out(8),
      O => \shl_i_i_i_i638695_fu_3812[8]_i_1_n_5\
    );
\shl_i_i_i_i638695_fu_3812_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638695_fu_3812[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638695_out(8),
      R => '0'
    );
\shl_i_i_i_i638697_fu_3816[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638793_fu_4008[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638697_out(8),
      O => \shl_i_i_i_i638697_fu_3816[8]_i_1_n_5\
    );
\shl_i_i_i_i638697_fu_3816_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638697_fu_3816[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638697_out(8),
      R => '0'
    );
\shl_i_i_i_i638699_fu_3820[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638795_fu_4012[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638699_out(8),
      O => \shl_i_i_i_i638699_fu_3820[8]_i_1_n_5\
    );
\shl_i_i_i_i638699_fu_3820_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638699_fu_3820[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638699_out(8),
      R => '0'
    );
\shl_i_i_i_i638701_fu_3824[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638797_fu_4016[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638701_out(8),
      O => \shl_i_i_i_i638701_fu_3824[8]_i_1_n_5\
    );
\shl_i_i_i_i638701_fu_3824_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638701_fu_3824[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638701_out(8),
      R => '0'
    );
\shl_i_i_i_i638703_fu_3828[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638791_fu_4004[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638703_out(8),
      O => \shl_i_i_i_i638703_fu_3828[8]_i_1_n_5\
    );
\shl_i_i_i_i638703_fu_3828_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638703_fu_3828[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638703_out(8),
      R => '0'
    );
\shl_i_i_i_i638705_fu_3832[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638793_fu_4008[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638705_out(8),
      O => \shl_i_i_i_i638705_fu_3832[8]_i_1_n_5\
    );
\shl_i_i_i_i638705_fu_3832_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638705_fu_3832[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638705_out(8),
      R => '0'
    );
\shl_i_i_i_i638707_fu_3836[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638795_fu_4012[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638707_out(8),
      O => \shl_i_i_i_i638707_fu_3836[8]_i_1_n_5\
    );
\shl_i_i_i_i638707_fu_3836_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638707_fu_3836[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638707_out(8),
      R => '0'
    );
\shl_i_i_i_i638709_fu_3840[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638797_fu_4016[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638709_out(8),
      O => \shl_i_i_i_i638709_fu_3840[8]_i_1_n_5\
    );
\shl_i_i_i_i638709_fu_3840_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638709_fu_3840[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638709_out(8),
      R => '0'
    );
\shl_i_i_i_i638711_fu_3844[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638791_fu_4004[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638711_out(8),
      O => \shl_i_i_i_i638711_fu_3844[8]_i_1_n_5\
    );
\shl_i_i_i_i638711_fu_3844_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638711_fu_3844[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638711_out(8),
      R => '0'
    );
\shl_i_i_i_i638713_fu_3848[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638793_fu_4008[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638713_out(8),
      O => \shl_i_i_i_i638713_fu_3848[8]_i_1_n_5\
    );
\shl_i_i_i_i638713_fu_3848_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638713_fu_3848[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638713_out(8),
      R => '0'
    );
\shl_i_i_i_i638715_fu_3852[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638795_fu_4012[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638715_out(8),
      O => \shl_i_i_i_i638715_fu_3852[8]_i_1_n_5\
    );
\shl_i_i_i_i638715_fu_3852_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638715_fu_3852[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638715_out(8),
      R => '0'
    );
\shl_i_i_i_i638717_fu_3856[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638797_fu_4016[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638717_out(8),
      O => \shl_i_i_i_i638717_fu_3856[8]_i_1_n_5\
    );
\shl_i_i_i_i638717_fu_3856_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638717_fu_3856[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638717_out(8),
      R => '0'
    );
\shl_i_i_i_i638719_fu_3860[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638791_fu_4004[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638719_out(8),
      O => \shl_i_i_i_i638719_fu_3860[8]_i_1_n_5\
    );
\shl_i_i_i_i638719_fu_3860_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638719_fu_3860[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638719_out(8),
      R => '0'
    );
\shl_i_i_i_i638721_fu_3864[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638793_fu_4008[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638721_out(8),
      O => \shl_i_i_i_i638721_fu_3864[8]_i_1_n_5\
    );
\shl_i_i_i_i638721_fu_3864_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638721_fu_3864[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638721_out(8),
      R => '0'
    );
\shl_i_i_i_i638723_fu_3868[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638795_fu_4012[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638723_out(8),
      O => \shl_i_i_i_i638723_fu_3868[8]_i_1_n_5\
    );
\shl_i_i_i_i638723_fu_3868_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638723_fu_3868[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638723_out(8),
      R => '0'
    );
\shl_i_i_i_i638725_fu_3872[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638797_fu_4016[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638725_out(8),
      O => \shl_i_i_i_i638725_fu_3872[8]_i_1_n_5\
    );
\shl_i_i_i_i638725_fu_3872_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638725_fu_3872[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638725_out(8),
      R => '0'
    );
\shl_i_i_i_i638727_fu_3876[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638791_fu_4004[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638727_out(8),
      O => \shl_i_i_i_i638727_fu_3876[8]_i_1_n_5\
    );
\shl_i_i_i_i638727_fu_3876_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638727_fu_3876[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638727_out(8),
      R => '0'
    );
\shl_i_i_i_i638729_fu_3880[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638793_fu_4008[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638729_out(8),
      O => \shl_i_i_i_i638729_fu_3880[8]_i_1_n_5\
    );
\shl_i_i_i_i638729_fu_3880_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638729_fu_3880[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638729_out(8),
      R => '0'
    );
\shl_i_i_i_i638731_fu_3884[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638795_fu_4012[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638731_out(8),
      O => \shl_i_i_i_i638731_fu_3884[8]_i_1_n_5\
    );
\shl_i_i_i_i638731_fu_3884_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638731_fu_3884[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638731_out(8),
      R => '0'
    );
\shl_i_i_i_i638733_fu_3888[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638797_fu_4016[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638733_out(8),
      O => \shl_i_i_i_i638733_fu_3888[8]_i_1_n_5\
    );
\shl_i_i_i_i638733_fu_3888_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638733_fu_3888[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638733_out(8),
      R => '0'
    );
\shl_i_i_i_i638735_fu_3892[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638791_fu_4004[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638735_out(8),
      O => \shl_i_i_i_i638735_fu_3892[8]_i_1_n_5\
    );
\shl_i_i_i_i638735_fu_3892_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638735_fu_3892[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638735_out(8),
      R => '0'
    );
\shl_i_i_i_i638737_fu_3896[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638793_fu_4008[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638737_out(8),
      O => \shl_i_i_i_i638737_fu_3896[8]_i_1_n_5\
    );
\shl_i_i_i_i638737_fu_3896_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638737_fu_3896[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638737_out(8),
      R => '0'
    );
\shl_i_i_i_i638739_fu_3900[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638795_fu_4012[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638739_out(8),
      O => \shl_i_i_i_i638739_fu_3900[8]_i_1_n_5\
    );
\shl_i_i_i_i638739_fu_3900_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638739_fu_3900[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638739_out(8),
      R => '0'
    );
\shl_i_i_i_i638741_fu_3904[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638797_fu_4016[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638741_out(8),
      O => \shl_i_i_i_i638741_fu_3904[8]_i_1_n_5\
    );
\shl_i_i_i_i638741_fu_3904_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638741_fu_3904[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638741_out(8),
      R => '0'
    );
\shl_i_i_i_i638743_fu_3908[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638791_fu_4004[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638743_out(8),
      O => \shl_i_i_i_i638743_fu_3908[8]_i_1_n_5\
    );
\shl_i_i_i_i638743_fu_3908_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638743_fu_3908[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638743_out(8),
      R => '0'
    );
\shl_i_i_i_i638745_fu_3912[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638793_fu_4008[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638745_out(8),
      O => \shl_i_i_i_i638745_fu_3912[8]_i_1_n_5\
    );
\shl_i_i_i_i638745_fu_3912_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638745_fu_3912[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638745_out(8),
      R => '0'
    );
\shl_i_i_i_i638747_fu_3916[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638795_fu_4012[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638747_out(8),
      O => \shl_i_i_i_i638747_fu_3916[8]_i_1_n_5\
    );
\shl_i_i_i_i638747_fu_3916_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638747_fu_3916[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638747_out(8),
      R => '0'
    );
\shl_i_i_i_i638749_fu_3920[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638797_fu_4016[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638749_out(8),
      O => \shl_i_i_i_i638749_fu_3920[8]_i_1_n_5\
    );
\shl_i_i_i_i638749_fu_3920_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638749_fu_3920[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638749_out(8),
      R => '0'
    );
\shl_i_i_i_i638751_fu_3924[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638791_fu_4004[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638751_out(8),
      O => \shl_i_i_i_i638751_fu_3924[8]_i_1_n_5\
    );
\shl_i_i_i_i638751_fu_3924_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638751_fu_3924[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638751_out(8),
      R => '0'
    );
\shl_i_i_i_i638753_fu_3928[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638793_fu_4008[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638753_out(8),
      O => \shl_i_i_i_i638753_fu_3928[8]_i_1_n_5\
    );
\shl_i_i_i_i638753_fu_3928_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638753_fu_3928[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638753_out(8),
      R => '0'
    );
\shl_i_i_i_i638755_fu_3932[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638795_fu_4012[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638755_out(8),
      O => \shl_i_i_i_i638755_fu_3932[8]_i_1_n_5\
    );
\shl_i_i_i_i638755_fu_3932_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638755_fu_3932[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638755_out(8),
      R => '0'
    );
\shl_i_i_i_i638757_fu_3936[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638797_fu_4016[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638757_out(8),
      O => \shl_i_i_i_i638757_fu_3936[8]_i_1_n_5\
    );
\shl_i_i_i_i638757_fu_3936_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638757_fu_3936[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638757_out(8),
      R => '0'
    );
\shl_i_i_i_i638759_fu_3940[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638791_fu_4004[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638759_out(8),
      O => \shl_i_i_i_i638759_fu_3940[8]_i_1_n_5\
    );
\shl_i_i_i_i638759_fu_3940_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638759_fu_3940[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638759_out(8),
      R => '0'
    );
\shl_i_i_i_i638761_fu_3944[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638793_fu_4008[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638761_out(8),
      O => \shl_i_i_i_i638761_fu_3944[8]_i_1_n_5\
    );
\shl_i_i_i_i638761_fu_3944_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638761_fu_3944[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638761_out(8),
      R => '0'
    );
\shl_i_i_i_i638763_fu_3948[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638795_fu_4012[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638763_out(8),
      O => \shl_i_i_i_i638763_fu_3948[8]_i_1_n_5\
    );
\shl_i_i_i_i638763_fu_3948_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638763_fu_3948[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638763_out(8),
      R => '0'
    );
\shl_i_i_i_i638765_fu_3952[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638797_fu_4016[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638765_out(8),
      O => \shl_i_i_i_i638765_fu_3952[8]_i_1_n_5\
    );
\shl_i_i_i_i638765_fu_3952_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638765_fu_3952[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638765_out(8),
      R => '0'
    );
\shl_i_i_i_i638767_fu_3956[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638791_fu_4004[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638767_out(8),
      O => \shl_i_i_i_i638767_fu_3956[8]_i_1_n_5\
    );
\shl_i_i_i_i638767_fu_3956_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638767_fu_3956[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638767_out(8),
      R => '0'
    );
\shl_i_i_i_i638769_fu_3960[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638793_fu_4008[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638769_out(8),
      O => \shl_i_i_i_i638769_fu_3960[8]_i_1_n_5\
    );
\shl_i_i_i_i638769_fu_3960_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638769_fu_3960[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638769_out(8),
      R => '0'
    );
\shl_i_i_i_i638771_fu_3964[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638795_fu_4012[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638771_out(8),
      O => \shl_i_i_i_i638771_fu_3964[8]_i_1_n_5\
    );
\shl_i_i_i_i638771_fu_3964_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638771_fu_3964[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638771_out(8),
      R => '0'
    );
\shl_i_i_i_i638773_fu_3968[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638797_fu_4016[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381797_fu_6016[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638773_out(8),
      O => \shl_i_i_i_i638773_fu_3968[8]_i_1_n_5\
    );
\shl_i_i_i_i638773_fu_3968_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638773_fu_3968[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638773_out(8),
      R => '0'
    );
\shl_i_i_i_i638775_fu_3972[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638791_fu_4004[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638775_out(8),
      O => \shl_i_i_i_i638775_fu_3972[8]_i_1_n_5\
    );
\shl_i_i_i_i638775_fu_3972_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638775_fu_3972[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638775_out(8),
      R => '0'
    );
\shl_i_i_i_i638777_fu_3976[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638793_fu_4008[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638777_out(8),
      O => \shl_i_i_i_i638777_fu_3976[8]_i_1_n_5\
    );
\shl_i_i_i_i638777_fu_3976_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638777_fu_3976[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638777_out(8),
      R => '0'
    );
\shl_i_i_i_i638779_fu_3980[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638795_fu_4012[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638779_out(8),
      O => \shl_i_i_i_i638779_fu_3980[8]_i_1_n_5\
    );
\shl_i_i_i_i638779_fu_3980_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638779_fu_3980[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638779_out(8),
      R => '0'
    );
\shl_i_i_i_i638781_fu_3984[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638797_fu_4016[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381805_fu_6032[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638781_out(8),
      O => \shl_i_i_i_i638781_fu_3984[8]_i_1_n_5\
    );
\shl_i_i_i_i638781_fu_3984_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638781_fu_3984[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638781_out(8),
      R => '0'
    );
\shl_i_i_i_i638783_fu_3988[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638791_fu_4004[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638783_out(8),
      O => \shl_i_i_i_i638783_fu_3988[8]_i_1_n_5\
    );
\shl_i_i_i_i638783_fu_3988_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638783_fu_3988[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638783_out(8),
      R => '0'
    );
\shl_i_i_i_i638785_fu_3992[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638793_fu_4008[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638785_out(8),
      O => \shl_i_i_i_i638785_fu_3992[8]_i_1_n_5\
    );
\shl_i_i_i_i638785_fu_3992_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638785_fu_3992[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638785_out(8),
      R => '0'
    );
\shl_i_i_i_i638787_fu_3996[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638795_fu_4012[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638787_out(8),
      O => \shl_i_i_i_i638787_fu_3996[8]_i_1_n_5\
    );
\shl_i_i_i_i638787_fu_3996_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638787_fu_3996[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638787_out(8),
      R => '0'
    );
\shl_i_i_i_i638789_fu_4000[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638797_fu_4016[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381813_fu_6048[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638789_out(8),
      O => \shl_i_i_i_i638789_fu_4000[8]_i_1_n_5\
    );
\shl_i_i_i_i638789_fu_4000_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638789_fu_4000[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638789_out(8),
      R => '0'
    );
\shl_i_i_i_i638791_fu_4004[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638791_fu_4004[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638791_out(8),
      O => \shl_i_i_i_i638791_fu_4004[8]_i_1_n_5\
    );
\shl_i_i_i_i638791_fu_4004[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5\,
      I1 => i_4_reg_23656(0),
      I2 => i_4_reg_23656(9),
      I3 => i_4_reg_23656(7),
      I4 => i_4_reg_23656(6),
      O => \shl_i_i_i_i638791_fu_4004[8]_i_2_n_5\
    );
\shl_i_i_i_i638791_fu_4004_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638791_fu_4004[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638791_out(8),
      R => '0'
    );
\shl_i_i_i_i638793_fu_4008[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638793_fu_4008[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638793_out(8),
      O => \shl_i_i_i_i638793_fu_4008[8]_i_1_n_5\
    );
\shl_i_i_i_i638793_fu_4008[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5\,
      I1 => i_4_reg_23656(9),
      I2 => i_4_reg_23656(0),
      I3 => i_4_reg_23656(7),
      I4 => i_4_reg_23656(6),
      O => \shl_i_i_i_i638793_fu_4008[8]_i_2_n_5\
    );
\shl_i_i_i_i638793_fu_4008_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638793_fu_4008[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638793_out(8),
      R => '0'
    );
\shl_i_i_i_i638795_fu_4012[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638795_fu_4012[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638795_out(8),
      O => \shl_i_i_i_i638795_fu_4012[8]_i_1_n_5\
    );
\shl_i_i_i_i638795_fu_4012[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5\,
      I1 => i_4_reg_23656(0),
      I2 => i_4_reg_23656(9),
      I3 => i_4_reg_23656(7),
      I4 => i_4_reg_23656(6),
      O => \shl_i_i_i_i638795_fu_4012[8]_i_2_n_5\
    );
\shl_i_i_i_i638795_fu_4012_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638795_fu_4012[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638795_out(8),
      R => '0'
    );
\shl_i_i_i_i638797_fu_4016[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638797_fu_4016[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381821_fu_6064[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638797_out(8),
      O => \shl_i_i_i_i638797_fu_4016[8]_i_1_n_5\
    );
\shl_i_i_i_i638797_fu_4016[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5\,
      I1 => i_4_reg_23656(9),
      I2 => i_4_reg_23656(0),
      I3 => i_4_reg_23656(7),
      I4 => i_4_reg_23656(6),
      O => \shl_i_i_i_i638797_fu_4016[8]_i_2_n_5\
    );
\shl_i_i_i_i638797_fu_4016_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638797_fu_4016[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638797_out(8),
      R => '0'
    );
\shl_i_i_i_i638799_fu_4020[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638887_fu_4196[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638799_out(8),
      O => \shl_i_i_i_i638799_fu_4020[8]_i_1_n_5\
    );
\shl_i_i_i_i638799_fu_4020_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638799_fu_4020[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638799_out(8),
      R => '0'
    );
\shl_i_i_i_i638801_fu_4024[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638889_fu_4200[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638801_out(8),
      O => \shl_i_i_i_i638801_fu_4024[8]_i_1_n_5\
    );
\shl_i_i_i_i638801_fu_4024_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638801_fu_4024[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638801_out(8),
      R => '0'
    );
\shl_i_i_i_i638803_fu_4028[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638891_fu_4204[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638803_out(8),
      O => \shl_i_i_i_i638803_fu_4028[8]_i_1_n_5\
    );
\shl_i_i_i_i638803_fu_4028_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638803_fu_4028[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638803_out(8),
      R => '0'
    );
\shl_i_i_i_i638805_fu_4032[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638893_fu_4208[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638805_out(8),
      O => \shl_i_i_i_i638805_fu_4032[8]_i_1_n_5\
    );
\shl_i_i_i_i638805_fu_4032_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638805_fu_4032[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638805_out(8),
      R => '0'
    );
\shl_i_i_i_i638807_fu_4036[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638887_fu_4196[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638807_out(8),
      O => \shl_i_i_i_i638807_fu_4036[8]_i_1_n_5\
    );
\shl_i_i_i_i638807_fu_4036_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638807_fu_4036[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638807_out(8),
      R => '0'
    );
\shl_i_i_i_i638809_fu_4040[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638889_fu_4200[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638809_out(8),
      O => \shl_i_i_i_i638809_fu_4040[8]_i_1_n_5\
    );
\shl_i_i_i_i638809_fu_4040_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638809_fu_4040[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638809_out(8),
      R => '0'
    );
\shl_i_i_i_i638811_fu_4044[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638891_fu_4204[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638811_out(8),
      O => \shl_i_i_i_i638811_fu_4044[8]_i_1_n_5\
    );
\shl_i_i_i_i638811_fu_4044_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638811_fu_4044[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638811_out(8),
      R => '0'
    );
\shl_i_i_i_i638813_fu_4048[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638893_fu_4208[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638813_out(8),
      O => \shl_i_i_i_i638813_fu_4048[8]_i_1_n_5\
    );
\shl_i_i_i_i638813_fu_4048_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638813_fu_4048[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638813_out(8),
      R => '0'
    );
\shl_i_i_i_i638815_fu_4052[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638887_fu_4196[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638815_out(8),
      O => \shl_i_i_i_i638815_fu_4052[8]_i_1_n_5\
    );
\shl_i_i_i_i638815_fu_4052_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638815_fu_4052[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638815_out(8),
      R => '0'
    );
\shl_i_i_i_i638817_fu_4056[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638889_fu_4200[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638817_out(8),
      O => \shl_i_i_i_i638817_fu_4056[8]_i_1_n_5\
    );
\shl_i_i_i_i638817_fu_4056_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638817_fu_4056[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638817_out(8),
      R => '0'
    );
\shl_i_i_i_i638819_fu_4060[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638891_fu_4204[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638819_out(8),
      O => \shl_i_i_i_i638819_fu_4060[8]_i_1_n_5\
    );
\shl_i_i_i_i638819_fu_4060_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638819_fu_4060[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638819_out(8),
      R => '0'
    );
\shl_i_i_i_i638821_fu_4064[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638893_fu_4208[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638821_out(8),
      O => \shl_i_i_i_i638821_fu_4064[8]_i_1_n_5\
    );
\shl_i_i_i_i638821_fu_4064_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638821_fu_4064[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638821_out(8),
      R => '0'
    );
\shl_i_i_i_i638823_fu_4068[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638887_fu_4196[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638823_out(8),
      O => \shl_i_i_i_i638823_fu_4068[8]_i_1_n_5\
    );
\shl_i_i_i_i638823_fu_4068_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638823_fu_4068[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638823_out(8),
      R => '0'
    );
\shl_i_i_i_i638825_fu_4072[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638889_fu_4200[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638825_out(8),
      O => \shl_i_i_i_i638825_fu_4072[8]_i_1_n_5\
    );
\shl_i_i_i_i638825_fu_4072_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638825_fu_4072[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638825_out(8),
      R => '0'
    );
\shl_i_i_i_i638827_fu_4076[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638891_fu_4204[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638827_out(8),
      O => \shl_i_i_i_i638827_fu_4076[8]_i_1_n_5\
    );
\shl_i_i_i_i638827_fu_4076_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638827_fu_4076[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638827_out(8),
      R => '0'
    );
\shl_i_i_i_i638829_fu_4080[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638893_fu_4208[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638829_out(8),
      O => \shl_i_i_i_i638829_fu_4080[8]_i_1_n_5\
    );
\shl_i_i_i_i638829_fu_4080_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638829_fu_4080[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638829_out(8),
      R => '0'
    );
\shl_i_i_i_i638831_fu_4084[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638887_fu_4196[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638831_out(8),
      O => \shl_i_i_i_i638831_fu_4084[8]_i_1_n_5\
    );
\shl_i_i_i_i638831_fu_4084_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638831_fu_4084[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638831_out(8),
      R => '0'
    );
\shl_i_i_i_i638833_fu_4088[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638889_fu_4200[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638833_out(8),
      O => \shl_i_i_i_i638833_fu_4088[8]_i_1_n_5\
    );
\shl_i_i_i_i638833_fu_4088_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638833_fu_4088[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638833_out(8),
      R => '0'
    );
\shl_i_i_i_i638835_fu_4092[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638891_fu_4204[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638835_out(8),
      O => \shl_i_i_i_i638835_fu_4092[8]_i_1_n_5\
    );
\shl_i_i_i_i638835_fu_4092_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638835_fu_4092[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638835_out(8),
      R => '0'
    );
\shl_i_i_i_i638837_fu_4096[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638893_fu_4208[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638837_out(8),
      O => \shl_i_i_i_i638837_fu_4096[8]_i_1_n_5\
    );
\shl_i_i_i_i638837_fu_4096_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638837_fu_4096[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638837_out(8),
      R => '0'
    );
\shl_i_i_i_i638839_fu_4100[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638887_fu_4196[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638839_out(8),
      O => \shl_i_i_i_i638839_fu_4100[8]_i_1_n_5\
    );
\shl_i_i_i_i638839_fu_4100_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638839_fu_4100[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638839_out(8),
      R => '0'
    );
\shl_i_i_i_i638841_fu_4104[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638889_fu_4200[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638841_out(8),
      O => \shl_i_i_i_i638841_fu_4104[8]_i_1_n_5\
    );
\shl_i_i_i_i638841_fu_4104_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638841_fu_4104[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638841_out(8),
      R => '0'
    );
\shl_i_i_i_i638843_fu_4108[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638891_fu_4204[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638843_out(8),
      O => \shl_i_i_i_i638843_fu_4108[8]_i_1_n_5\
    );
\shl_i_i_i_i638843_fu_4108_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638843_fu_4108[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638843_out(8),
      R => '0'
    );
\shl_i_i_i_i638845_fu_4112[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638893_fu_4208[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638845_out(8),
      O => \shl_i_i_i_i638845_fu_4112[8]_i_1_n_5\
    );
\shl_i_i_i_i638845_fu_4112_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638845_fu_4112[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638845_out(8),
      R => '0'
    );
\shl_i_i_i_i638847_fu_4116[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638887_fu_4196[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638847_out(8),
      O => \shl_i_i_i_i638847_fu_4116[8]_i_1_n_5\
    );
\shl_i_i_i_i638847_fu_4116_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638847_fu_4116[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638847_out(8),
      R => '0'
    );
\shl_i_i_i_i638849_fu_4120[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638889_fu_4200[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638849_out(8),
      O => \shl_i_i_i_i638849_fu_4120[8]_i_1_n_5\
    );
\shl_i_i_i_i638849_fu_4120_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638849_fu_4120[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638849_out(8),
      R => '0'
    );
\shl_i_i_i_i638851_fu_4124[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638891_fu_4204[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638851_out(8),
      O => \shl_i_i_i_i638851_fu_4124[8]_i_1_n_5\
    );
\shl_i_i_i_i638851_fu_4124_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638851_fu_4124[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638851_out(8),
      R => '0'
    );
\shl_i_i_i_i638853_fu_4128[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638893_fu_4208[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638853_out(8),
      O => \shl_i_i_i_i638853_fu_4128[8]_i_1_n_5\
    );
\shl_i_i_i_i638853_fu_4128_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638853_fu_4128[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638853_out(8),
      R => '0'
    );
\shl_i_i_i_i638855_fu_4132[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638887_fu_4196[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638855_out(8),
      O => \shl_i_i_i_i638855_fu_4132[8]_i_1_n_5\
    );
\shl_i_i_i_i638855_fu_4132_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638855_fu_4132[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638855_out(8),
      R => '0'
    );
\shl_i_i_i_i638857_fu_4136[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638889_fu_4200[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638857_out(8),
      O => \shl_i_i_i_i638857_fu_4136[8]_i_1_n_5\
    );
\shl_i_i_i_i638857_fu_4136_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638857_fu_4136[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638857_out(8),
      R => '0'
    );
\shl_i_i_i_i638859_fu_4140[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638891_fu_4204[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638859_out(8),
      O => \shl_i_i_i_i638859_fu_4140[8]_i_1_n_5\
    );
\shl_i_i_i_i638859_fu_4140_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638859_fu_4140[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638859_out(8),
      R => '0'
    );
\shl_i_i_i_i638861_fu_4144[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638893_fu_4208[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638861_out(8),
      O => \shl_i_i_i_i638861_fu_4144[8]_i_1_n_5\
    );
\shl_i_i_i_i638861_fu_4144_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638861_fu_4144[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638861_out(8),
      R => '0'
    );
\shl_i_i_i_i638863_fu_4148[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638887_fu_4196[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638863_out(8),
      O => \shl_i_i_i_i638863_fu_4148[8]_i_1_n_5\
    );
\shl_i_i_i_i638863_fu_4148_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638863_fu_4148[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638863_out(8),
      R => '0'
    );
\shl_i_i_i_i638865_fu_4152[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638889_fu_4200[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638865_out(8),
      O => \shl_i_i_i_i638865_fu_4152[8]_i_1_n_5\
    );
\shl_i_i_i_i638865_fu_4152_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638865_fu_4152[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638865_out(8),
      R => '0'
    );
\shl_i_i_i_i638867_fu_4156[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638891_fu_4204[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638867_out(8),
      O => \shl_i_i_i_i638867_fu_4156[8]_i_1_n_5\
    );
\shl_i_i_i_i638867_fu_4156_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638867_fu_4156[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638867_out(8),
      R => '0'
    );
\shl_i_i_i_i638869_fu_4160[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638893_fu_4208[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638869_out(8),
      O => \shl_i_i_i_i638869_fu_4160[8]_i_1_n_5\
    );
\shl_i_i_i_i638869_fu_4160_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638869_fu_4160[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638869_out(8),
      R => '0'
    );
\shl_i_i_i_i638871_fu_4164[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638887_fu_4196[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638871_out(8),
      O => \shl_i_i_i_i638871_fu_4164[8]_i_1_n_5\
    );
\shl_i_i_i_i638871_fu_4164_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638871_fu_4164[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638871_out(8),
      R => '0'
    );
\shl_i_i_i_i638873_fu_4168[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638889_fu_4200[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638873_out(8),
      O => \shl_i_i_i_i638873_fu_4168[8]_i_1_n_5\
    );
\shl_i_i_i_i638873_fu_4168_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638873_fu_4168[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638873_out(8),
      R => '0'
    );
\shl_i_i_i_i638875_fu_4172[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638891_fu_4204[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638875_out(8),
      O => \shl_i_i_i_i638875_fu_4172[8]_i_1_n_5\
    );
\shl_i_i_i_i638875_fu_4172_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638875_fu_4172[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638875_out(8),
      R => '0'
    );
\shl_i_i_i_i638877_fu_4176[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638893_fu_4208[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638877_out(8),
      O => \shl_i_i_i_i638877_fu_4176[8]_i_1_n_5\
    );
\shl_i_i_i_i638877_fu_4176_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638877_fu_4176[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638877_out(8),
      R => '0'
    );
\shl_i_i_i_i638879_fu_4180[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638887_fu_4196[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638879_out(8),
      O => \shl_i_i_i_i638879_fu_4180[8]_i_1_n_5\
    );
\shl_i_i_i_i638879_fu_4180_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638879_fu_4180[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638879_out(8),
      R => '0'
    );
\shl_i_i_i_i638881_fu_4184[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638889_fu_4200[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638881_out(8),
      O => \shl_i_i_i_i638881_fu_4184[8]_i_1_n_5\
    );
\shl_i_i_i_i638881_fu_4184_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638881_fu_4184[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638881_out(8),
      R => '0'
    );
\shl_i_i_i_i638883_fu_4188[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638891_fu_4204[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638883_out(8),
      O => \shl_i_i_i_i638883_fu_4188[8]_i_1_n_5\
    );
\shl_i_i_i_i638883_fu_4188_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638883_fu_4188[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638883_out(8),
      R => '0'
    );
\shl_i_i_i_i638885_fu_4192[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638893_fu_4208[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381909_fu_6240[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638885_out(8),
      O => \shl_i_i_i_i638885_fu_4192[8]_i_1_n_5\
    );
\shl_i_i_i_i638885_fu_4192_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638885_fu_4192[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638885_out(8),
      R => '0'
    );
\shl_i_i_i_i638887_fu_4196[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638887_fu_4196[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638887_out(8),
      O => \shl_i_i_i_i638887_fu_4196[8]_i_1_n_5\
    );
\shl_i_i_i_i638887_fu_4196[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5\,
      I1 => i_4_reg_23656(0),
      I2 => i_4_reg_23656(9),
      I3 => i_4_reg_23656(7),
      I4 => i_4_reg_23656(6),
      O => \shl_i_i_i_i638887_fu_4196[8]_i_2_n_5\
    );
\shl_i_i_i_i638887_fu_4196_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638887_fu_4196[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638887_out(8),
      R => '0'
    );
\shl_i_i_i_i638889_fu_4200[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638889_fu_4200[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638889_out(8),
      O => \shl_i_i_i_i638889_fu_4200[8]_i_1_n_5\
    );
\shl_i_i_i_i638889_fu_4200[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5\,
      I1 => i_4_reg_23656(9),
      I2 => i_4_reg_23656(0),
      I3 => i_4_reg_23656(7),
      I4 => i_4_reg_23656(6),
      O => \shl_i_i_i_i638889_fu_4200[8]_i_2_n_5\
    );
\shl_i_i_i_i638889_fu_4200_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638889_fu_4200[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638889_out(8),
      R => '0'
    );
\shl_i_i_i_i638891_fu_4204[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638891_fu_4204[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638891_out(8),
      O => \shl_i_i_i_i638891_fu_4204[8]_i_1_n_5\
    );
\shl_i_i_i_i638891_fu_4204[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5\,
      I1 => i_4_reg_23656(0),
      I2 => i_4_reg_23656(9),
      I3 => i_4_reg_23656(7),
      I4 => i_4_reg_23656(6),
      O => \shl_i_i_i_i638891_fu_4204[8]_i_2_n_5\
    );
\shl_i_i_i_i638891_fu_4204_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638891_fu_4204[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638891_out(8),
      R => '0'
    );
\shl_i_i_i_i638893_fu_4208[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i638893_fu_4208[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381917_fu_6256[8]_i_3_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638893_out(8),
      O => \shl_i_i_i_i638893_fu_4208[8]_i_1_n_5\
    );
\shl_i_i_i_i638893_fu_4208[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5\,
      I1 => i_4_reg_23656(9),
      I2 => i_4_reg_23656(0),
      I3 => i_4_reg_23656(7),
      I4 => i_4_reg_23656(6),
      O => \shl_i_i_i_i638893_fu_4208[8]_i_2_n_5\
    );
\shl_i_i_i_i638893_fu_4208_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638893_fu_4208[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638893_out(8),
      R => '0'
    );
\shl_i_i_i_i638895_fu_4212[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381925_fu_6272[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5\,
      I3 => i_4_reg_23656(0),
      I4 => i_4_reg_23656(9),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638895_out(8),
      O => \shl_i_i_i_i638895_fu_4212[8]_i_1_n_5\
    );
\shl_i_i_i_i638895_fu_4212_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638895_fu_4212[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638895_out(8),
      R => '0'
    );
\shl_i_i_i_i638897_fu_4216[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381925_fu_6272[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5\,
      I3 => i_4_reg_23656(9),
      I4 => i_4_reg_23656(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638897_out(8),
      O => \shl_i_i_i_i638897_fu_4216[8]_i_1_n_5\
    );
\shl_i_i_i_i638897_fu_4216_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638897_fu_4216[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638897_out(8),
      R => '0'
    );
\shl_i_i_i_i638899_fu_4220[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381925_fu_6272[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5\,
      I3 => i_4_reg_23656(0),
      I4 => i_4_reg_23656(9),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638899_out(8),
      O => \shl_i_i_i_i638899_fu_4220[8]_i_1_n_5\
    );
\shl_i_i_i_i638899_fu_4220_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638899_fu_4220[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638899_out(8),
      R => '0'
    );
\shl_i_i_i_i638901_fu_4224[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381925_fu_6272[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5\,
      I3 => i_4_reg_23656(9),
      I4 => i_4_reg_23656(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638901_out(8),
      O => \shl_i_i_i_i638901_fu_4224[8]_i_1_n_5\
    );
\shl_i_i_i_i638901_fu_4224_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638901_fu_4224[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638901_out(8),
      R => '0'
    );
\shl_i_i_i_i638903_fu_4228[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381933_fu_6288[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5\,
      I3 => i_4_reg_23656(0),
      I4 => i_4_reg_23656(9),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638903_out(8),
      O => \shl_i_i_i_i638903_fu_4228[8]_i_1_n_5\
    );
\shl_i_i_i_i638903_fu_4228_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638903_fu_4228[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638903_out(8),
      R => '0'
    );
\shl_i_i_i_i638905_fu_4232[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381933_fu_6288[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5\,
      I3 => i_4_reg_23656(9),
      I4 => i_4_reg_23656(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638905_out(8),
      O => \shl_i_i_i_i638905_fu_4232[8]_i_1_n_5\
    );
\shl_i_i_i_i638905_fu_4232_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638905_fu_4232[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638905_out(8),
      R => '0'
    );
\shl_i_i_i_i638907_fu_4236[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381933_fu_6288[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5\,
      I3 => i_4_reg_23656(0),
      I4 => i_4_reg_23656(9),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638907_out(8),
      O => \shl_i_i_i_i638907_fu_4236[8]_i_1_n_5\
    );
\shl_i_i_i_i638907_fu_4236_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638907_fu_4236[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638907_out(8),
      R => '0'
    );
\shl_i_i_i_i638909_fu_4240[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381933_fu_6288[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5\,
      I3 => i_4_reg_23656(9),
      I4 => i_4_reg_23656(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638909_out(8),
      O => \shl_i_i_i_i638909_fu_4240[8]_i_1_n_5\
    );
\shl_i_i_i_i638909_fu_4240_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638909_fu_4240[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638909_out(8),
      R => '0'
    );
\shl_i_i_i_i638911_fu_4244[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381941_fu_6304[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5\,
      I3 => i_4_reg_23656(0),
      I4 => i_4_reg_23656(9),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638911_out(8),
      O => \shl_i_i_i_i638911_fu_4244[8]_i_1_n_5\
    );
\shl_i_i_i_i638911_fu_4244_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638911_fu_4244[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638911_out(8),
      R => '0'
    );
\shl_i_i_i_i638913_fu_4248[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381941_fu_6304[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5\,
      I3 => i_4_reg_23656(9),
      I4 => i_4_reg_23656(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638913_out(8),
      O => \shl_i_i_i_i638913_fu_4248[8]_i_1_n_5\
    );
\shl_i_i_i_i638913_fu_4248_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638913_fu_4248[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638913_out(8),
      R => '0'
    );
\shl_i_i_i_i638915_fu_4252[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381941_fu_6304[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5\,
      I3 => i_4_reg_23656(0),
      I4 => i_4_reg_23656(9),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638915_out(8),
      O => \shl_i_i_i_i638915_fu_4252[8]_i_1_n_5\
    );
\shl_i_i_i_i638915_fu_4252_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638915_fu_4252[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638915_out(8),
      R => '0'
    );
\shl_i_i_i_i638917_fu_4256[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381941_fu_6304[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5\,
      I3 => i_4_reg_23656(9),
      I4 => i_4_reg_23656(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638917_out(8),
      O => \shl_i_i_i_i638917_fu_4256[8]_i_1_n_5\
    );
\shl_i_i_i_i638917_fu_4256_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638917_fu_4256[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638917_out(8),
      R => '0'
    );
\shl_i_i_i_i638919_fu_4260[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381949_fu_6320[8]_i_3_n_5\,
      I2 => \shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5\,
      I3 => i_4_reg_23656(0),
      I4 => i_4_reg_23656(9),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638919_out(8),
      O => \shl_i_i_i_i638919_fu_4260[8]_i_1_n_5\
    );
\shl_i_i_i_i638919_fu_4260_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638919_fu_4260[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638919_out(8),
      R => '0'
    );
\shl_i_i_i_i638921_fu_4264[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381949_fu_6320[8]_i_3_n_5\,
      I2 => \shl_i_i_i_i6381945_fu_6312[8]_i_2_n_5\,
      I3 => i_4_reg_23656(9),
      I4 => i_4_reg_23656(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638921_out(8),
      O => \shl_i_i_i_i638921_fu_4264[8]_i_1_n_5\
    );
\shl_i_i_i_i638921_fu_4264_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638921_fu_4264[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638921_out(8),
      R => '0'
    );
\shl_i_i_i_i638923_fu_4268[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381949_fu_6320[8]_i_3_n_5\,
      I2 => \shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5\,
      I3 => i_4_reg_23656(0),
      I4 => i_4_reg_23656(9),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638923_out(8),
      O => \shl_i_i_i_i638923_fu_4268[8]_i_1_n_5\
    );
\shl_i_i_i_i638923_fu_4268_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638923_fu_4268[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638923_out(8),
      R => '0'
    );
\shl_i_i_i_i638925_fu_4272[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381949_fu_6320[8]_i_3_n_5\,
      I2 => \shl_i_i_i_i6381949_fu_6320[8]_i_2_n_5\,
      I3 => i_4_reg_23656(9),
      I4 => i_4_reg_23656(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638925_out(8),
      O => \shl_i_i_i_i638925_fu_4272[8]_i_1_n_5\
    );
\shl_i_i_i_i638925_fu_4272_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638925_fu_4272[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638925_out(8),
      R => '0'
    );
\shl_i_i_i_i638927_fu_4276[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381047_fu_4516[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638927_out(8),
      O => \shl_i_i_i_i638927_fu_4276[8]_i_1_n_5\
    );
\shl_i_i_i_i638927_fu_4276_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638927_fu_4276[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638927_out(8),
      R => '0'
    );
\shl_i_i_i_i638929_fu_4280[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381049_fu_4520[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638929_out(8),
      O => \shl_i_i_i_i638929_fu_4280[8]_i_1_n_5\
    );
\shl_i_i_i_i638929_fu_4280_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638929_fu_4280[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638929_out(8),
      R => '0'
    );
\shl_i_i_i_i638931_fu_4284[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381051_fu_4524[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638931_out(8),
      O => \shl_i_i_i_i638931_fu_4284[8]_i_1_n_5\
    );
\shl_i_i_i_i638931_fu_4284_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638931_fu_4284[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638931_out(8),
      R => '0'
    );
\shl_i_i_i_i638933_fu_4288[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381053_fu_4528[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381829_fu_6080[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638933_out(8),
      O => \shl_i_i_i_i638933_fu_4288[8]_i_1_n_5\
    );
\shl_i_i_i_i638933_fu_4288_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638933_fu_4288[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638933_out(8),
      R => '0'
    );
\shl_i_i_i_i638935_fu_4292[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381047_fu_4516[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638935_out(8),
      O => \shl_i_i_i_i638935_fu_4292[8]_i_1_n_5\
    );
\shl_i_i_i_i638935_fu_4292_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638935_fu_4292[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638935_out(8),
      R => '0'
    );
\shl_i_i_i_i638937_fu_4296[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381049_fu_4520[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638937_out(8),
      O => \shl_i_i_i_i638937_fu_4296[8]_i_1_n_5\
    );
\shl_i_i_i_i638937_fu_4296_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638937_fu_4296[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638937_out(8),
      R => '0'
    );
\shl_i_i_i_i638939_fu_4300[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381051_fu_4524[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638939_out(8),
      O => \shl_i_i_i_i638939_fu_4300[8]_i_1_n_5\
    );
\shl_i_i_i_i638939_fu_4300_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638939_fu_4300[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638939_out(8),
      R => '0'
    );
\shl_i_i_i_i638941_fu_4304[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381053_fu_4528[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381837_fu_6096[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638941_out(8),
      O => \shl_i_i_i_i638941_fu_4304[8]_i_1_n_5\
    );
\shl_i_i_i_i638941_fu_4304_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638941_fu_4304[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638941_out(8),
      R => '0'
    );
\shl_i_i_i_i638943_fu_4308[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381047_fu_4516[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638943_out(8),
      O => \shl_i_i_i_i638943_fu_4308[8]_i_1_n_5\
    );
\shl_i_i_i_i638943_fu_4308_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638943_fu_4308[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638943_out(8),
      R => '0'
    );
\shl_i_i_i_i638945_fu_4312[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381049_fu_4520[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638945_out(8),
      O => \shl_i_i_i_i638945_fu_4312[8]_i_1_n_5\
    );
\shl_i_i_i_i638945_fu_4312_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638945_fu_4312[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638945_out(8),
      R => '0'
    );
\shl_i_i_i_i638947_fu_4316[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381051_fu_4524[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638947_out(8),
      O => \shl_i_i_i_i638947_fu_4316[8]_i_1_n_5\
    );
\shl_i_i_i_i638947_fu_4316_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638947_fu_4316[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638947_out(8),
      R => '0'
    );
\shl_i_i_i_i638949_fu_4320[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381053_fu_4528[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381845_fu_6112[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638949_out(8),
      O => \shl_i_i_i_i638949_fu_4320[8]_i_1_n_5\
    );
\shl_i_i_i_i638949_fu_4320_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638949_fu_4320[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638949_out(8),
      R => '0'
    );
\shl_i_i_i_i638951_fu_4324[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381047_fu_4516[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638951_out(8),
      O => \shl_i_i_i_i638951_fu_4324[8]_i_1_n_5\
    );
\shl_i_i_i_i638951_fu_4324_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638951_fu_4324[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638951_out(8),
      R => '0'
    );
\shl_i_i_i_i638953_fu_4328[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381049_fu_4520[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638953_out(8),
      O => \shl_i_i_i_i638953_fu_4328[8]_i_1_n_5\
    );
\shl_i_i_i_i638953_fu_4328_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638953_fu_4328[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638953_out(8),
      R => '0'
    );
\shl_i_i_i_i638955_fu_4332[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381051_fu_4524[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638955_out(8),
      O => \shl_i_i_i_i638955_fu_4332[8]_i_1_n_5\
    );
\shl_i_i_i_i638955_fu_4332_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638955_fu_4332[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638955_out(8),
      R => '0'
    );
\shl_i_i_i_i638957_fu_4336[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381053_fu_4528[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381853_fu_6128[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638957_out(8),
      O => \shl_i_i_i_i638957_fu_4336[8]_i_1_n_5\
    );
\shl_i_i_i_i638957_fu_4336_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638957_fu_4336[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638957_out(8),
      R => '0'
    );
\shl_i_i_i_i638959_fu_4340[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381047_fu_4516[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638959_out(8),
      O => \shl_i_i_i_i638959_fu_4340[8]_i_1_n_5\
    );
\shl_i_i_i_i638959_fu_4340_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638959_fu_4340[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638959_out(8),
      R => '0'
    );
\shl_i_i_i_i638961_fu_4344[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381049_fu_4520[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638961_out(8),
      O => \shl_i_i_i_i638961_fu_4344[8]_i_1_n_5\
    );
\shl_i_i_i_i638961_fu_4344_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638961_fu_4344[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638961_out(8),
      R => '0'
    );
\shl_i_i_i_i638963_fu_4348[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381051_fu_4524[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638963_out(8),
      O => \shl_i_i_i_i638963_fu_4348[8]_i_1_n_5\
    );
\shl_i_i_i_i638963_fu_4348_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638963_fu_4348[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638963_out(8),
      R => '0'
    );
\shl_i_i_i_i638965_fu_4352[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381053_fu_4528[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381861_fu_6144[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638965_out(8),
      O => \shl_i_i_i_i638965_fu_4352[8]_i_1_n_5\
    );
\shl_i_i_i_i638965_fu_4352_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638965_fu_4352[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638965_out(8),
      R => '0'
    );
\shl_i_i_i_i638967_fu_4356[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381047_fu_4516[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638967_out(8),
      O => \shl_i_i_i_i638967_fu_4356[8]_i_1_n_5\
    );
\shl_i_i_i_i638967_fu_4356_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638967_fu_4356[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638967_out(8),
      R => '0'
    );
\shl_i_i_i_i638969_fu_4360[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381049_fu_4520[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638969_out(8),
      O => \shl_i_i_i_i638969_fu_4360[8]_i_1_n_5\
    );
\shl_i_i_i_i638969_fu_4360_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638969_fu_4360[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638969_out(8),
      R => '0'
    );
\shl_i_i_i_i638971_fu_4364[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381051_fu_4524[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638971_out(8),
      O => \shl_i_i_i_i638971_fu_4364[8]_i_1_n_5\
    );
\shl_i_i_i_i638971_fu_4364_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638971_fu_4364[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638971_out(8),
      R => '0'
    );
\shl_i_i_i_i638973_fu_4368[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381053_fu_4528[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381869_fu_6160[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638973_out(8),
      O => \shl_i_i_i_i638973_fu_4368[8]_i_1_n_5\
    );
\shl_i_i_i_i638973_fu_4368_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638973_fu_4368[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638973_out(8),
      R => '0'
    );
\shl_i_i_i_i638975_fu_4372[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381047_fu_4516[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638975_out(8),
      O => \shl_i_i_i_i638975_fu_4372[8]_i_1_n_5\
    );
\shl_i_i_i_i638975_fu_4372_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638975_fu_4372[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638975_out(8),
      R => '0'
    );
\shl_i_i_i_i638977_fu_4376[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381049_fu_4520[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638977_out(8),
      O => \shl_i_i_i_i638977_fu_4376[8]_i_1_n_5\
    );
\shl_i_i_i_i638977_fu_4376_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638977_fu_4376[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638977_out(8),
      R => '0'
    );
\shl_i_i_i_i638979_fu_4380[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381051_fu_4524[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638979_out(8),
      O => \shl_i_i_i_i638979_fu_4380[8]_i_1_n_5\
    );
\shl_i_i_i_i638979_fu_4380_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638979_fu_4380[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638979_out(8),
      R => '0'
    );
\shl_i_i_i_i638981_fu_4384[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381053_fu_4528[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381877_fu_6176[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638981_out(8),
      O => \shl_i_i_i_i638981_fu_4384[8]_i_1_n_5\
    );
\shl_i_i_i_i638981_fu_4384_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638981_fu_4384[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638981_out(8),
      R => '0'
    );
\shl_i_i_i_i638983_fu_4388[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381047_fu_4516[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638983_out(8),
      O => \shl_i_i_i_i638983_fu_4388[8]_i_1_n_5\
    );
\shl_i_i_i_i638983_fu_4388_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638983_fu_4388[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638983_out(8),
      R => '0'
    );
\shl_i_i_i_i638985_fu_4392[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381049_fu_4520[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638985_out(8),
      O => \shl_i_i_i_i638985_fu_4392[8]_i_1_n_5\
    );
\shl_i_i_i_i638985_fu_4392_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638985_fu_4392[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638985_out(8),
      R => '0'
    );
\shl_i_i_i_i638987_fu_4396[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381051_fu_4524[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638987_out(8),
      O => \shl_i_i_i_i638987_fu_4396[8]_i_1_n_5\
    );
\shl_i_i_i_i638987_fu_4396_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638987_fu_4396[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638987_out(8),
      R => '0'
    );
\shl_i_i_i_i638989_fu_4400[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381053_fu_4528[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381885_fu_6192[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638989_out(8),
      O => \shl_i_i_i_i638989_fu_4400[8]_i_1_n_5\
    );
\shl_i_i_i_i638989_fu_4400_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638989_fu_4400[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638989_out(8),
      R => '0'
    );
\shl_i_i_i_i638991_fu_4404[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381047_fu_4516[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638991_out(8),
      O => \shl_i_i_i_i638991_fu_4404[8]_i_1_n_5\
    );
\shl_i_i_i_i638991_fu_4404_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638991_fu_4404[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638991_out(8),
      R => '0'
    );
\shl_i_i_i_i638993_fu_4408[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381049_fu_4520[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638993_out(8),
      O => \shl_i_i_i_i638993_fu_4408[8]_i_1_n_5\
    );
\shl_i_i_i_i638993_fu_4408_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638993_fu_4408[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638993_out(8),
      R => '0'
    );
\shl_i_i_i_i638995_fu_4412[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381051_fu_4524[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638995_out(8),
      O => \shl_i_i_i_i638995_fu_4412[8]_i_1_n_5\
    );
\shl_i_i_i_i638995_fu_4412_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638995_fu_4412[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638995_out(8),
      R => '0'
    );
\shl_i_i_i_i638997_fu_4416[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381053_fu_4528[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381893_fu_6208[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638997_out(8),
      O => \shl_i_i_i_i638997_fu_4416[8]_i_1_n_5\
    );
\shl_i_i_i_i638997_fu_4416_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638997_fu_4416[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638997_out(8),
      R => '0'
    );
\shl_i_i_i_i638999_fu_4420[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => select_ln105_fu_11881_p3(0),
      I1 => \shl_i_i_i_i6381047_fu_4516[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i6381901_fu_6224[8]_i_2_n_5\,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638999_out(8),
      O => \shl_i_i_i_i638999_fu_4420[8]_i_1_n_5\
    );
\shl_i_i_i_i638999_fu_4420_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i638999_fu_4420[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_shl_i_i_i_i638999_out(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_120_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    layer1_activations_ce0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_0 : out STD_LOGIC;
    DIADI : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg : in STD_LOGIC;
    grp_matmul_xnor_1_fu_4814_res_0_ce0 : in STD_LOGIC;
    grp_matmul_xnor_1_fu_4814_res_0_d0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \ram_reg_i_48__0_0\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_120_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_120_2 is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal add_ln120_fu_108_p2 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter2_reg_0\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_ready : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0 : STD_LOGIC_VECTOR ( 31 downto 11 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0 : STD_LOGIC_VECTOR ( 31 downto 11 );
  signal i_1_fu_380 : STD_LOGIC;
  signal \i_1_fu_38[7]_i_3_n_5\ : STD_LOGIC;
  signal \i_1_fu_38_reg_n_5_[1]\ : STD_LOGIC;
  signal \i_1_fu_38_reg_n_5_[2]\ : STD_LOGIC;
  signal \i_1_fu_38_reg_n_5_[3]\ : STD_LOGIC;
  signal \i_1_fu_38_reg_n_5_[4]\ : STD_LOGIC;
  signal \i_1_fu_38_reg_n_5_[5]\ : STD_LOGIC;
  signal \i_1_fu_38_reg_n_5_[6]\ : STD_LOGIC;
  signal \i_1_fu_38_reg_n_5_[7]\ : STD_LOGIC;
  signal layer1_activations_addr_reg_154 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \ram_reg_i_34__0_n_5\ : STD_LOGIC;
  signal \ram_reg_i_34__0_n_6\ : STD_LOGIC;
  signal \ram_reg_i_34__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_34__0_n_8\ : STD_LOGIC;
  signal \ram_reg_i_35__0_n_5\ : STD_LOGIC;
  signal \ram_reg_i_35__0_n_6\ : STD_LOGIC;
  signal \ram_reg_i_35__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_35__0_n_8\ : STD_LOGIC;
  signal ram_reg_i_36_n_5 : STD_LOGIC;
  signal ram_reg_i_36_n_6 : STD_LOGIC;
  signal ram_reg_i_36_n_7 : STD_LOGIC;
  signal ram_reg_i_36_n_8 : STD_LOGIC;
  signal ram_reg_i_37_n_5 : STD_LOGIC;
  signal ram_reg_i_37_n_6 : STD_LOGIC;
  signal ram_reg_i_37_n_7 : STD_LOGIC;
  signal ram_reg_i_37_n_8 : STD_LOGIC;
  signal ram_reg_i_38_n_5 : STD_LOGIC;
  signal ram_reg_i_38_n_6 : STD_LOGIC;
  signal ram_reg_i_38_n_7 : STD_LOGIC;
  signal ram_reg_i_38_n_8 : STD_LOGIC;
  signal ram_reg_i_39_n_5 : STD_LOGIC;
  signal ram_reg_i_40_n_5 : STD_LOGIC;
  signal ram_reg_i_41_n_5 : STD_LOGIC;
  signal ram_reg_i_42_n_5 : STD_LOGIC;
  signal ram_reg_i_43_n_5 : STD_LOGIC;
  signal ram_reg_i_44_n_5 : STD_LOGIC;
  signal ram_reg_i_45_n_5 : STD_LOGIC;
  signal ram_reg_i_46_n_5 : STD_LOGIC;
  signal ram_reg_i_47_n_5 : STD_LOGIC;
  signal ram_reg_i_48_n_5 : STD_LOGIC;
  signal \ram_reg_i_49__0_n_5\ : STD_LOGIC;
  signal \ram_reg_i_49__0_n_6\ : STD_LOGIC;
  signal \ram_reg_i_49__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_49__0_n_8\ : STD_LOGIC;
  signal ram_reg_i_49_n_5 : STD_LOGIC;
  signal \ram_reg_i_50__0_n_5\ : STD_LOGIC;
  signal \ram_reg_i_50__0_n_6\ : STD_LOGIC;
  signal \ram_reg_i_50__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_50__0_n_8\ : STD_LOGIC;
  signal ram_reg_i_50_n_5 : STD_LOGIC;
  signal \ram_reg_i_51__0_n_5\ : STD_LOGIC;
  signal \ram_reg_i_51__0_n_6\ : STD_LOGIC;
  signal \ram_reg_i_51__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_51__0_n_8\ : STD_LOGIC;
  signal ram_reg_i_51_n_5 : STD_LOGIC;
  signal \ram_reg_i_52__0_n_5\ : STD_LOGIC;
  signal \ram_reg_i_52__0_n_6\ : STD_LOGIC;
  signal \ram_reg_i_52__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_52__0_n_8\ : STD_LOGIC;
  signal ram_reg_i_52_n_5 : STD_LOGIC;
  signal ram_reg_i_53_n_5 : STD_LOGIC;
  signal \ram_reg_i_54__0_n_5\ : STD_LOGIC;
  signal \ram_reg_i_54__0_n_6\ : STD_LOGIC;
  signal \ram_reg_i_54__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_54__0_n_8\ : STD_LOGIC;
  signal ram_reg_i_54_n_5 : STD_LOGIC;
  signal ram_reg_i_55_n_5 : STD_LOGIC;
  signal ram_reg_i_56_n_5 : STD_LOGIC;
  signal ram_reg_i_57_n_5 : STD_LOGIC;
  signal ram_reg_i_58_n_5 : STD_LOGIC;
  signal ram_reg_i_59_n_5 : STD_LOGIC;
  signal ram_reg_i_60_n_5 : STD_LOGIC;
  signal ram_reg_i_61_n_5 : STD_LOGIC;
  signal ram_reg_i_62_n_5 : STD_LOGIC;
  signal ram_reg_i_63_n_5 : STD_LOGIC;
  signal ram_reg_i_64_n_5 : STD_LOGIC;
  signal ram_reg_i_65_n_5 : STD_LOGIC;
  signal ram_reg_i_66_n_5 : STD_LOGIC;
  signal ram_reg_i_67_n_5 : STD_LOGIC;
  signal ram_reg_i_68_n_5 : STD_LOGIC;
  signal ram_reg_i_69_n_5 : STD_LOGIC;
  signal ram_reg_i_70_n_5 : STD_LOGIC;
  signal ram_reg_i_71_n_5 : STD_LOGIC;
  signal ram_reg_i_75_n_5 : STD_LOGIC;
  signal ram_reg_i_76_n_5 : STD_LOGIC;
  signal ram_reg_i_77_n_5 : STD_LOGIC;
  signal \NLW_ram_reg_i_33__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_i_33__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ram_reg_i_48__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_i_48__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ram_reg_i_33__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_i_34__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_i_35__0\ : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_36 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_37 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_38 : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_i_48__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_i_49__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_i_50__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_i_51__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_i_52__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_i_54__0\ : label is 35;
begin
  ADDRBWRADDR(5 downto 0) <= \^addrbwraddr\(5 downto 0);
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
  ap_enable_reg_pp0_iter2_reg_0 <= \^ap_enable_reg_pp0_iter2_reg_0\;
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => i_1_fu_380,
      Q => \^ap_enable_reg_pp0_iter1\,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_enable_reg_pp0_iter1\,
      Q => \^ap_enable_reg_pp0_iter2_reg_0\,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_13
     port map (
      ADDRBWRADDR(5 downto 0) => \^addrbwraddr\(5 downto 0),
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(2 downto 1),
      add_ln120_fu_108_p2(6 downto 0) => add_ln120_fu_108_p2(7 downto 1),
      \ap_CS_fsm_reg[5]\ => \ap_CS_fsm_reg[5]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => \i_1_fu_38_reg_n_5_[7]\,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_ready => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_ready,
      grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_8,
      i_1_fu_380 => i_1_fu_380,
      \i_1_fu_38_reg[5]\ => \i_1_fu_38_reg_n_5_[3]\,
      \i_1_fu_38_reg[5]_0\ => \i_1_fu_38_reg_n_5_[1]\,
      \i_1_fu_38_reg[5]_1\ => \i_1_fu_38_reg_n_5_[2]\,
      \i_1_fu_38_reg[5]_2\ => \i_1_fu_38_reg_n_5_[4]\,
      \i_1_fu_38_reg[5]_3\ => \i_1_fu_38_reg_n_5_[5]\,
      \i_1_fu_38_reg[7]\ => \i_1_fu_38[7]_i_3_n_5\,
      ram_reg => \i_1_fu_38_reg_n_5_[6]\
    );
\i_1_fu_38[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \i_1_fu_38_reg_n_5_[4]\,
      I1 => \i_1_fu_38_reg_n_5_[2]\,
      I2 => \i_1_fu_38_reg_n_5_[1]\,
      I3 => \i_1_fu_38_reg_n_5_[3]\,
      I4 => \i_1_fu_38_reg_n_5_[5]\,
      O => \i_1_fu_38[7]_i_3_n_5\
    );
\i_1_fu_38_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_1_fu_380,
      D => add_ln120_fu_108_p2(1),
      Q => \i_1_fu_38_reg_n_5_[1]\,
      R => '0'
    );
\i_1_fu_38_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_1_fu_380,
      D => add_ln120_fu_108_p2(2),
      Q => \i_1_fu_38_reg_n_5_[2]\,
      R => '0'
    );
\i_1_fu_38_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_1_fu_380,
      D => add_ln120_fu_108_p2(3),
      Q => \i_1_fu_38_reg_n_5_[3]\,
      R => '0'
    );
\i_1_fu_38_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_1_fu_380,
      D => add_ln120_fu_108_p2(4),
      Q => \i_1_fu_38_reg_n_5_[4]\,
      R => '0'
    );
\i_1_fu_38_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_1_fu_380,
      D => add_ln120_fu_108_p2(5),
      Q => \i_1_fu_38_reg_n_5_[5]\,
      R => '0'
    );
\i_1_fu_38_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_1_fu_380,
      D => add_ln120_fu_108_p2(6),
      Q => \i_1_fu_38_reg_n_5_[6]\,
      R => '0'
    );
\i_1_fu_38_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_1_fu_380,
      D => add_ln120_fu_108_p2(7),
      Q => \i_1_fu_38_reg_n_5_[7]\,
      R => '0'
    );
\layer1_activations_1_addr_reg_160_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => layer1_activations_addr_reg_154(0),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0(0),
      R => '0'
    );
\layer1_activations_1_addr_reg_160_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => layer1_activations_addr_reg_154(1),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0(1),
      R => '0'
    );
\layer1_activations_1_addr_reg_160_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => layer1_activations_addr_reg_154(2),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0(2),
      R => '0'
    );
\layer1_activations_1_addr_reg_160_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => layer1_activations_addr_reg_154(3),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0(3),
      R => '0'
    );
\layer1_activations_1_addr_reg_160_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => layer1_activations_addr_reg_154(4),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0(4),
      R => '0'
    );
\layer1_activations_1_addr_reg_160_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => layer1_activations_addr_reg_154(5),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0(5),
      R => '0'
    );
\layer1_activations_1_addr_reg_160_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^addrbwraddr\(0),
      Q => layer1_activations_addr_reg_154(0),
      R => '0'
    );
\layer1_activations_1_addr_reg_160_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_1_fu_38_reg_n_5_[2]\,
      Q => layer1_activations_addr_reg_154(1),
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\layer1_activations_1_addr_reg_160_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_1_fu_38_reg_n_5_[3]\,
      Q => layer1_activations_addr_reg_154(2),
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\layer1_activations_1_addr_reg_160_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_1_fu_38_reg_n_5_[4]\,
      Q => layer1_activations_addr_reg_154(3),
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\layer1_activations_1_addr_reg_160_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_1_fu_38_reg_n_5_[5]\,
      Q => layer1_activations_addr_reg_154(4),
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\layer1_activations_1_addr_reg_160_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_1_fu_38_reg_n_5_[6]\,
      Q => layer1_activations_addr_reg_154(5),
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
ram_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg,
      I1 => Q(3),
      I2 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I3 => Q(2),
      I4 => Q(0),
      I5 => grp_matmul_xnor_1_fu_4814_res_0_ce0,
      O => layer1_activations_ce0
    );
\ram_reg_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0(22),
      I1 => Q(2),
      O => DIADI(11)
    );
\ram_reg_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0(21),
      I1 => Q(2),
      O => DIADI(10)
    );
\ram_reg_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0(20),
      I1 => Q(2),
      O => DIADI(9)
    );
\ram_reg_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0(19),
      I1 => Q(2),
      O => DIADI(8)
    );
\ram_reg_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0(18),
      I1 => Q(2),
      O => DIADI(7)
    );
ram_reg_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0(17),
      I1 => grp_matmul_xnor_1_fu_4814_res_0_d0(6),
      I2 => Q(2),
      O => DIADI(6)
    );
\ram_reg_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0(31),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[6]\(20)
    );
ram_reg_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0(16),
      I1 => grp_matmul_xnor_1_fu_4814_res_0_d0(5),
      I2 => Q(2),
      O => DIADI(5)
    );
\ram_reg_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0(30),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[6]\(19)
    );
ram_reg_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0(15),
      I1 => grp_matmul_xnor_1_fu_4814_res_0_d0(4),
      I2 => Q(2),
      O => DIADI(4)
    );
\ram_reg_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0(29),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[6]\(18)
    );
ram_reg_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0(14),
      I1 => grp_matmul_xnor_1_fu_4814_res_0_d0(3),
      I2 => Q(2),
      O => DIADI(3)
    );
\ram_reg_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0(28),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[6]\(17)
    );
ram_reg_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0(13),
      I1 => grp_matmul_xnor_1_fu_4814_res_0_d0(2),
      I2 => Q(2),
      O => DIADI(2)
    );
\ram_reg_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0(27),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[6]\(16)
    );
\ram_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0(31),
      I1 => Q(2),
      O => DIADI(20)
    );
ram_reg_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0(12),
      I1 => grp_matmul_xnor_1_fu_4814_res_0_d0(1),
      I2 => Q(2),
      O => DIADI(1)
    );
\ram_reg_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0(26),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[6]\(15)
    );
ram_reg_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0(11),
      I1 => grp_matmul_xnor_1_fu_4814_res_0_d0(0),
      I2 => Q(2),
      O => DIADI(0)
    );
\ram_reg_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0(25),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[6]\(14)
    );
\ram_reg_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0(24),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[6]\(13)
    );
\ram_reg_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0(23),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[6]\(12)
    );
\ram_reg_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0(22),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[6]\(11)
    );
\ram_reg_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0(21),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[6]\(10)
    );
\ram_reg_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0(20),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[6]\(9)
    );
\ram_reg_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0(19),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[6]\(8)
    );
\ram_reg_i_28__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0(18),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[6]\(7)
    );
ram_reg_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0(17),
      I1 => grp_matmul_xnor_1_fu_4814_res_0_d0(6),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[6]\(6)
    );
\ram_reg_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0(30),
      I1 => Q(2),
      O => DIADI(19)
    );
ram_reg_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0(16),
      I1 => grp_matmul_xnor_1_fu_4814_res_0_d0(5),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[6]\(5)
    );
ram_reg_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0(15),
      I1 => grp_matmul_xnor_1_fu_4814_res_0_d0(4),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[6]\(4)
    );
\ram_reg_i_32__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0(14),
      I1 => grp_matmul_xnor_1_fu_4814_res_0_d0(3),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[6]\(3)
    );
ram_reg_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0(13),
      I1 => grp_matmul_xnor_1_fu_4814_res_0_d0(2),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[6]\(2)
    );
\ram_reg_i_33__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_34__0_n_5\,
      CO(3 downto 0) => \NLW_ram_reg_i_33__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_ram_reg_i_33__0_O_UNCONNECTED\(3 downto 1),
      O(0) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0(31),
      S(3 downto 1) => B"000",
      S(0) => ram_reg_i_39_n_5
    );
ram_reg_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0(12),
      I1 => grp_matmul_xnor_1_fu_4814_res_0_d0(1),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[6]\(1)
    );
\ram_reg_i_34__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_35__0_n_5\,
      CO(3) => \ram_reg_i_34__0_n_5\,
      CO(2) => \ram_reg_i_34__0_n_6\,
      CO(1) => \ram_reg_i_34__0_n_7\,
      CO(0) => \ram_reg_i_34__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => DOBDO(19 downto 16),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0(30 downto 27),
      S(3) => ram_reg_i_40_n_5,
      S(2) => ram_reg_i_41_n_5,
      S(1) => ram_reg_i_42_n_5,
      S(0) => ram_reg_i_43_n_5
    );
ram_reg_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0(11),
      I1 => grp_matmul_xnor_1_fu_4814_res_0_d0(0),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[6]\(0)
    );
\ram_reg_i_35__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_36_n_5,
      CO(3) => \ram_reg_i_35__0_n_5\,
      CO(2) => \ram_reg_i_35__0_n_6\,
      CO(1) => \ram_reg_i_35__0_n_7\,
      CO(0) => \ram_reg_i_35__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => DOBDO(15 downto 12),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0(26 downto 23),
      S(3) => ram_reg_i_44_n_5,
      S(2) => ram_reg_i_45_n_5,
      S(1) => ram_reg_i_46_n_5,
      S(0) => ram_reg_i_47_n_5
    );
ram_reg_i_36: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_37_n_5,
      CO(3) => ram_reg_i_36_n_5,
      CO(2) => ram_reg_i_36_n_6,
      CO(1) => ram_reg_i_36_n_7,
      CO(0) => ram_reg_i_36_n_8,
      CYINIT => '0',
      DI(3 downto 0) => DOBDO(11 downto 8),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0(22 downto 19),
      S(3) => ram_reg_i_48_n_5,
      S(2) => ram_reg_i_49_n_5,
      S(1) => ram_reg_i_50_n_5,
      S(0) => ram_reg_i_51_n_5
    );
ram_reg_i_37: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_38_n_5,
      CO(3) => ram_reg_i_37_n_5,
      CO(2) => ram_reg_i_37_n_6,
      CO(1) => ram_reg_i_37_n_7,
      CO(0) => ram_reg_i_37_n_8,
      CYINIT => '0',
      DI(3) => DOBDO(7),
      DI(2 downto 1) => B"00",
      DI(0) => DOBDO(4),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0(18 downto 15),
      S(3) => ram_reg_i_52_n_5,
      S(2 downto 1) => DOBDO(6 downto 5),
      S(0) => ram_reg_i_53_n_5
    );
ram_reg_i_38: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_i_38_n_5,
      CO(2) => ram_reg_i_38_n_6,
      CO(1) => ram_reg_i_38_n_7,
      CO(0) => ram_reg_i_38_n_8,
      CYINIT => '0',
      DI(3 downto 1) => DOBDO(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0(14 downto 11),
      S(3) => ram_reg_i_54_n_5,
      S(2) => ram_reg_i_55_n_5,
      S(1) => ram_reg_i_56_n_5,
      S(0) => DOBDO(0)
    );
ram_reg_i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOBDO(20),
      O => ram_reg_i_39_n_5
    );
\ram_reg_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0(29),
      I1 => Q(2),
      O => DIADI(18)
    );
ram_reg_i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOBDO(19),
      O => ram_reg_i_40_n_5
    );
ram_reg_i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOBDO(18),
      O => ram_reg_i_41_n_5
    );
ram_reg_i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOBDO(17),
      O => ram_reg_i_42_n_5
    );
ram_reg_i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOBDO(16),
      O => ram_reg_i_43_n_5
    );
ram_reg_i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOBDO(15),
      O => ram_reg_i_44_n_5
    );
ram_reg_i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOBDO(14),
      O => ram_reg_i_45_n_5
    );
ram_reg_i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOBDO(13),
      O => ram_reg_i_46_n_5
    );
ram_reg_i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOBDO(12),
      O => ram_reg_i_47_n_5
    );
ram_reg_i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOBDO(11),
      O => ram_reg_i_48_n_5
    );
\ram_reg_i_48__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_49__0_n_5\,
      CO(3 downto 0) => \NLW_ram_reg_i_48__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_ram_reg_i_48__0_O_UNCONNECTED\(3 downto 1),
      O(0) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0(31),
      S(3 downto 1) => B"000",
      S(0) => ram_reg_i_57_n_5
    );
ram_reg_i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOBDO(10),
      O => ram_reg_i_49_n_5
    );
\ram_reg_i_49__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_50__0_n_5\,
      CO(3) => \ram_reg_i_49__0_n_5\,
      CO(2) => \ram_reg_i_49__0_n_6\,
      CO(1) => \ram_reg_i_49__0_n_7\,
      CO(0) => \ram_reg_i_49__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_i_48__0_0\(19 downto 16),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0(30 downto 27),
      S(3) => ram_reg_i_58_n_5,
      S(2) => ram_reg_i_59_n_5,
      S(1) => ram_reg_i_60_n_5,
      S(0) => ram_reg_i_61_n_5
    );
\ram_reg_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0(28),
      I1 => Q(2),
      O => DIADI(17)
    );
ram_reg_i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOBDO(9),
      O => ram_reg_i_50_n_5
    );
\ram_reg_i_50__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_51__0_n_5\,
      CO(3) => \ram_reg_i_50__0_n_5\,
      CO(2) => \ram_reg_i_50__0_n_6\,
      CO(1) => \ram_reg_i_50__0_n_7\,
      CO(0) => \ram_reg_i_50__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_i_48__0_0\(15 downto 12),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0(26 downto 23),
      S(3) => ram_reg_i_62_n_5,
      S(2) => ram_reg_i_63_n_5,
      S(1) => ram_reg_i_64_n_5,
      S(0) => ram_reg_i_65_n_5
    );
ram_reg_i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOBDO(8),
      O => ram_reg_i_51_n_5
    );
\ram_reg_i_51__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_52__0_n_5\,
      CO(3) => \ram_reg_i_51__0_n_5\,
      CO(2) => \ram_reg_i_51__0_n_6\,
      CO(1) => \ram_reg_i_51__0_n_7\,
      CO(0) => \ram_reg_i_51__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_i_48__0_0\(11 downto 8),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0(22 downto 19),
      S(3) => ram_reg_i_66_n_5,
      S(2) => ram_reg_i_67_n_5,
      S(1) => ram_reg_i_68_n_5,
      S(0) => ram_reg_i_69_n_5
    );
ram_reg_i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOBDO(7),
      O => ram_reg_i_52_n_5
    );
\ram_reg_i_52__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_54__0_n_5\,
      CO(3) => \ram_reg_i_52__0_n_5\,
      CO(2) => \ram_reg_i_52__0_n_6\,
      CO(1) => \ram_reg_i_52__0_n_7\,
      CO(0) => \ram_reg_i_52__0_n_8\,
      CYINIT => '0',
      DI(3) => \ram_reg_i_48__0_0\(7),
      DI(2 downto 1) => B"00",
      DI(0) => \ram_reg_i_48__0_0\(4),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0(18 downto 15),
      S(3) => ram_reg_i_70_n_5,
      S(2 downto 1) => \ram_reg_i_48__0_0\(6 downto 5),
      S(0) => ram_reg_i_71_n_5
    );
ram_reg_i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOBDO(4),
      O => ram_reg_i_53_n_5
    );
ram_reg_i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOBDO(3),
      O => ram_reg_i_54_n_5
    );
\ram_reg_i_54__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_i_54__0_n_5\,
      CO(2) => \ram_reg_i_54__0_n_6\,
      CO(1) => \ram_reg_i_54__0_n_7\,
      CO(0) => \ram_reg_i_54__0_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => \ram_reg_i_48__0_0\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_d0(14 downto 11),
      S(3) => ram_reg_i_75_n_5,
      S(2) => ram_reg_i_76_n_5,
      S(1) => ram_reg_i_77_n_5,
      S(0) => \ram_reg_i_48__0_0\(0)
    );
ram_reg_i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOBDO(2),
      O => ram_reg_i_55_n_5
    );
ram_reg_i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DOBDO(1),
      O => ram_reg_i_56_n_5
    );
ram_reg_i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_i_48__0_0\(20),
      O => ram_reg_i_57_n_5
    );
ram_reg_i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_i_48__0_0\(19),
      O => ram_reg_i_58_n_5
    );
ram_reg_i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_i_48__0_0\(18),
      O => ram_reg_i_59_n_5
    );
\ram_reg_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0(27),
      I1 => Q(2),
      O => DIADI(16)
    );
ram_reg_i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_i_48__0_0\(17),
      O => ram_reg_i_60_n_5
    );
ram_reg_i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_i_48__0_0\(16),
      O => ram_reg_i_61_n_5
    );
ram_reg_i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_i_48__0_0\(15),
      O => ram_reg_i_62_n_5
    );
ram_reg_i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_i_48__0_0\(14),
      O => ram_reg_i_63_n_5
    );
ram_reg_i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_i_48__0_0\(13),
      O => ram_reg_i_64_n_5
    );
ram_reg_i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_i_48__0_0\(12),
      O => ram_reg_i_65_n_5
    );
ram_reg_i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_i_48__0_0\(11),
      O => ram_reg_i_66_n_5
    );
ram_reg_i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_i_48__0_0\(10),
      O => ram_reg_i_67_n_5
    );
ram_reg_i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_i_48__0_0\(9),
      O => ram_reg_i_68_n_5
    );
ram_reg_i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_i_48__0_0\(8),
      O => ram_reg_i_69_n_5
    );
\ram_reg_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0(26),
      I1 => Q(2),
      O => DIADI(15)
    );
ram_reg_i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_i_48__0_0\(7),
      O => ram_reg_i_70_n_5
    );
ram_reg_i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_i_48__0_0\(4),
      O => ram_reg_i_71_n_5
    );
ram_reg_i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_i_48__0_0\(3),
      O => ram_reg_i_75_n_5
    );
ram_reg_i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_i_48__0_0\(2),
      O => ram_reg_i_76_n_5
    );
ram_reg_i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_i_48__0_0\(1),
      O => ram_reg_i_77_n_5
    );
\ram_reg_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0(25),
      I1 => Q(2),
      O => DIADI(14)
    );
\ram_reg_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0(24),
      I1 => Q(2),
      O => DIADI(13)
    );
\ram_reg_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_1_d0(23),
      I1 => Q(2),
      O => DIADI(12)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_127_3 is
  port (
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645383_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645381_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645379_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645377_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645375_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645373_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645371_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645369_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645367_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645365_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645363_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645361_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645359_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645357_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645355_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645353_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645351_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645349_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645347_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645345_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645343_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645341_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645339_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645337_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645335_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645333_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645331_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645329_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645327_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645325_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645323_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645321_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645319_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645317_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645315_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645313_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645311_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645309_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645307_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645305_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645303_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645301_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645299_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645297_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645295_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645293_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645291_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645289_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645287_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645285_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645283_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645281_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645279_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645277_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645275_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645273_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645271_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645269_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645267_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645265_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645263_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645261_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645259_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645257_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645255_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645253_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645251_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645249_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645247_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645245_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645243_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645241_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645239_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645237_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645235_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645233_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645231_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645229_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645227_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645225_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645223_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645221_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645219_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645217_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645215_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645213_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645211_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645209_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645207_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645205_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645203_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645201_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645199_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645197_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645195_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645193_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645191_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645189_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645187_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645185_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645183_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645181_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645179_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645177_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645175_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645173_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645171_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645169_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645167_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645165_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645163_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645161_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645159_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645157_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645155_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645153_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645151_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645149_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645147_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645145_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645143_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645141_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645139_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645137_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645135_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645133_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645131_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645129_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln127_1_reg_3991_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_127_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_127_3 is
  signal add_ln127_fu_2000_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_layer1_activations_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645129_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645131_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645133_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645135_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645137_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645139_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645141_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645143_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645145_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645147_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645149_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645151_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645153_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645155_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645157_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645159_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645161_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645163_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645165_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645167_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645169_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645171_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645173_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645175_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645177_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645179_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645181_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645183_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645185_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645187_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645189_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645191_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645193_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645195_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645197_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645199_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645201_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645203_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645205_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645207_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645209_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645211_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645213_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645215_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645217_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645219_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645221_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645223_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645225_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645227_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645229_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645231_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645233_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645235_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645237_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645239_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645241_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645243_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645245_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645247_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645249_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645251_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645253_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645255_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645257_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645259_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645261_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645263_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645265_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645267_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645269_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645271_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645273_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645275_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645277_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645279_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645281_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645283_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645285_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645287_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645289_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645291_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645293_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645295_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645297_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645299_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645301_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645303_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645305_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645307_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645309_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645311_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645313_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645315_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645317_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645319_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645321_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645323_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645325_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645327_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645329_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645331_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645333_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645335_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645337_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645339_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645341_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645343_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645345_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645347_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645349_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645351_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645353_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645355_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645357_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645359_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645361_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645363_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645365_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645367_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645369_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645371_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645373_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645375_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645377_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645379_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645381_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645383_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i_2_fu_5480 : STD_LOGIC;
  signal \i_2_fu_548_reg_n_5_[0]\ : STD_LOGIC;
  signal \i_2_fu_548_reg_n_5_[1]\ : STD_LOGIC;
  signal \i_2_fu_548_reg_n_5_[2]\ : STD_LOGIC;
  signal \i_2_fu_548_reg_n_5_[3]\ : STD_LOGIC;
  signal \i_2_fu_548_reg_n_5_[4]\ : STD_LOGIC;
  signal \i_2_fu_548_reg_n_5_[5]\ : STD_LOGIC;
  signal \i_2_fu_548_reg_n_5_[6]\ : STD_LOGIC;
  signal \i_2_fu_548_reg_n_5_[7]\ : STD_LOGIC;
  signal \shl_i_i_i_i645129_fu_552[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645131_fu_556[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645133_fu_560[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645135_fu_564[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645137_fu_568[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645139_fu_572[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645141_fu_576[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645143_fu_580[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645145_fu_584[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645147_fu_588[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645149_fu_592[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645151_fu_596[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645153_fu_600[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645155_fu_604[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645157_fu_608[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645159_fu_612[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645161_fu_616[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645163_fu_620[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645165_fu_624[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645167_fu_628[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645169_fu_632[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645171_fu_636[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645173_fu_640[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645175_fu_644[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645177_fu_648[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645179_fu_652[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645181_fu_656[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645183_fu_660[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645185_fu_664[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645187_fu_668[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645189_fu_672[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645189_fu_672[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645191_fu_676[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645193_fu_680[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645195_fu_684[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645197_fu_688[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645199_fu_692[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645201_fu_696[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645203_fu_700[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645205_fu_704[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645207_fu_708[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645209_fu_712[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645211_fu_716[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645213_fu_720[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645215_fu_724[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645217_fu_728[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645219_fu_732[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645221_fu_736[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645223_fu_740[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645225_fu_744[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645227_fu_748[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645229_fu_752[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645231_fu_756[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645233_fu_760[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645235_fu_764[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645237_fu_768[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645239_fu_772[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645241_fu_776[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645243_fu_780[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645245_fu_784[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645247_fu_788[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645249_fu_792[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645251_fu_796[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645251_fu_796[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645253_fu_800[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645253_fu_800[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645255_fu_804[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645257_fu_808[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645259_fu_812[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645261_fu_816[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645263_fu_820[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645265_fu_824[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645267_fu_828[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645269_fu_832[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645271_fu_836[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645273_fu_840[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645275_fu_844[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645277_fu_848[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645279_fu_852[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645281_fu_856[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645283_fu_860[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645285_fu_864[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645287_fu_868[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645289_fu_872[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645291_fu_876[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645293_fu_880[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645295_fu_884[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645297_fu_888[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645299_fu_892[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645301_fu_896[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645303_fu_900[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645305_fu_904[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645307_fu_908[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645309_fu_912[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645311_fu_916[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645313_fu_920[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645315_fu_924[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645315_fu_924[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645317_fu_928[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645317_fu_928[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645319_fu_932[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645321_fu_936[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645323_fu_940[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645325_fu_944[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645325_fu_944[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645327_fu_948[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645329_fu_952[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645329_fu_952[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645331_fu_956[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645333_fu_960[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645333_fu_960[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645335_fu_964[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645337_fu_968[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645337_fu_968[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645339_fu_972[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645341_fu_976[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645341_fu_976[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645343_fu_980[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645345_fu_984[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645345_fu_984[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645347_fu_988[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645349_fu_992[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645349_fu_992[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645351_fu_996[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645353_fu_1000[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645353_fu_1000[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645355_fu_1004[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645357_fu_1008[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645357_fu_1008[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645359_fu_1012[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645361_fu_1016[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645361_fu_1016[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645363_fu_1020[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645365_fu_1024[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645365_fu_1024[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645367_fu_1028[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645369_fu_1032[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645369_fu_1032[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645371_fu_1036[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645373_fu_1040[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645373_fu_1040[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645375_fu_1044[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645377_fu_1048[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645377_fu_1048[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645379_fu_1052[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645379_fu_1052[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645381_fu_1056[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645381_fu_1056[8]_i_2_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645381_fu_1056[8]_i_3_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645383_fu_1060[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645383_fu_1060[8]_i_3_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i645383_fu_1060[8]_i_4_n_5\ : STD_LOGIC;
  signal trunc_ln127_1_reg_3991 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \^trunc_ln127_1_reg_3991_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \shl_i_i_i_i645189_fu_672[8]_i_2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \shl_i_i_i_i645251_fu_796[8]_i_2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \shl_i_i_i_i645253_fu_800[8]_i_2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \shl_i_i_i_i645315_fu_924[8]_i_2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \shl_i_i_i_i645317_fu_928[8]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \shl_i_i_i_i645325_fu_944[8]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \shl_i_i_i_i645329_fu_952[8]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \shl_i_i_i_i645333_fu_960[8]_i_2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \shl_i_i_i_i645337_fu_968[8]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \shl_i_i_i_i645341_fu_976[8]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \shl_i_i_i_i645345_fu_984[8]_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \shl_i_i_i_i645349_fu_992[8]_i_2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \shl_i_i_i_i645353_fu_1000[8]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \shl_i_i_i_i645357_fu_1008[8]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \shl_i_i_i_i645361_fu_1016[8]_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \shl_i_i_i_i645365_fu_1024[8]_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \shl_i_i_i_i645369_fu_1032[8]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \shl_i_i_i_i645373_fu_1040[8]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \shl_i_i_i_i645377_fu_1048[8]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \shl_i_i_i_i645379_fu_1052[8]_i_2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \shl_i_i_i_i645381_fu_1056[8]_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \shl_i_i_i_i645381_fu_1056[8]_i_3\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \shl_i_i_i_i645383_fu_1060[8]_i_3\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \shl_i_i_i_i645383_fu_1060[8]_i_4\ : label is "soft_lutpair68";
begin
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645129_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645129_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645131_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645131_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645133_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645133_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645135_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645135_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645137_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645137_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645139_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645139_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645141_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645141_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645143_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645143_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645145_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645145_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645147_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645147_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645149_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645149_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645151_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645151_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645153_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645153_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645155_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645155_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645157_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645157_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645159_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645159_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645161_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645161_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645163_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645163_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645165_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645165_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645167_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645167_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645169_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645169_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645171_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645171_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645173_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645173_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645175_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645175_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645177_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645177_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645179_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645179_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645181_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645181_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645183_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645183_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645185_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645185_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645187_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645187_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645189_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645189_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645191_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645191_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645193_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645193_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645195_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645195_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645197_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645197_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645199_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645199_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645201_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645201_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645203_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645203_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645205_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645205_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645207_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645207_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645209_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645209_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645211_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645211_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645213_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645213_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645215_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645215_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645217_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645217_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645219_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645219_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645221_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645221_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645223_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645223_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645225_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645225_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645227_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645227_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645229_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645229_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645231_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645231_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645233_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645233_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645235_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645235_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645237_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645237_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645239_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645239_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645241_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645241_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645243_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645243_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645245_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645245_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645247_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645247_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645249_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645249_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645251_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645251_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645253_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645253_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645255_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645255_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645257_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645257_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645259_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645259_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645261_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645261_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645263_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645263_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645265_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645265_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645267_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645267_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645269_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645269_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645271_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645271_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645273_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645273_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645275_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645275_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645277_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645277_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645279_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645279_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645281_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645281_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645283_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645283_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645285_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645285_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645287_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645287_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645289_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645289_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645291_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645291_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645293_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645293_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645295_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645295_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645297_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645297_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645299_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645299_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645301_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645301_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645303_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645303_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645305_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645305_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645307_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645307_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645309_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645309_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645311_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645311_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645313_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645313_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645315_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645315_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645317_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645317_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645319_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645319_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645321_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645321_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645323_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645323_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645325_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645325_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645327_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645327_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645329_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645329_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645331_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645331_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645333_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645333_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645335_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645335_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645337_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645337_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645339_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645339_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645341_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645341_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645343_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645343_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645345_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645345_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645347_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645347_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645349_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645349_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645351_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645351_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645353_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645353_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645355_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645355_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645357_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645357_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645359_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645359_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645361_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645361_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645363_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645363_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645365_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645365_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645367_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645367_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645369_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645369_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645371_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645371_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645373_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645373_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645375_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645375_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645377_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645377_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645379_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645379_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645381_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645381_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645383_out(0) <= \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645383_out\(0);
  \trunc_ln127_1_reg_3991_reg[0]_0\(0) <= \^trunc_ln127_1_reg_3991_reg[0]_0\(0);
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => i_2_fu_5480,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_12
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      D(1 downto 0) => D(1 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      add_ln127_fu_2000_p2(5 downto 1) => add_ln127_fu_2000_p2(7 downto 3),
      add_ln127_fu_2000_p2(0) => add_ln127_fu_2000_p2(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sig_allocacmp_i(0) => ap_sig_allocacmp_i(0),
      grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0(5 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0(5 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg_reg => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_layer1_activations_address0(5 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_layer1_activations_address0(5 downto 0),
      i_2_fu_5480 => i_2_fu_5480,
      \i_2_fu_548_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_14,
      \i_2_fu_548_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_13,
      \i_2_fu_548_reg[4]\ => \i_2_fu_548_reg_n_5_[1]\,
      \i_2_fu_548_reg[4]_0\ => \i_2_fu_548_reg_n_5_[3]\,
      \i_2_fu_548_reg[4]_1\ => \i_2_fu_548_reg_n_5_[2]\,
      \i_2_fu_548_reg[4]_2\ => \i_2_fu_548_reg_n_5_[4]\,
      \i_2_fu_548_reg[4]_3\ => \i_2_fu_548_reg_n_5_[0]\,
      \i_2_fu_548_reg[7]\ => \i_2_fu_548_reg_n_5_[7]\,
      ram_reg(5 downto 0) => ram_reg(5 downto 0),
      ram_reg_0 => \i_2_fu_548_reg_n_5_[5]\,
      ram_reg_1 => \i_2_fu_548_reg_n_5_[6]\
    );
\i_2_fu_548_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_2_fu_5480,
      D => add_ln127_fu_2000_p2(0),
      Q => \i_2_fu_548_reg_n_5_[0]\,
      R => '0'
    );
\i_2_fu_548_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_2_fu_5480,
      D => flow_control_loop_pipe_sequential_init_U_n_14,
      Q => \i_2_fu_548_reg_n_5_[1]\,
      R => '0'
    );
\i_2_fu_548_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_2_fu_5480,
      D => flow_control_loop_pipe_sequential_init_U_n_13,
      Q => \i_2_fu_548_reg_n_5_[2]\,
      R => '0'
    );
\i_2_fu_548_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_2_fu_5480,
      D => add_ln127_fu_2000_p2(3),
      Q => \i_2_fu_548_reg_n_5_[3]\,
      R => '0'
    );
\i_2_fu_548_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_2_fu_5480,
      D => add_ln127_fu_2000_p2(4),
      Q => \i_2_fu_548_reg_n_5_[4]\,
      R => '0'
    );
\i_2_fu_548_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_2_fu_5480,
      D => add_ln127_fu_2000_p2(5),
      Q => \i_2_fu_548_reg_n_5_[5]\,
      R => '0'
    );
\i_2_fu_548_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_2_fu_5480,
      D => add_ln127_fu_2000_p2(6),
      Q => \i_2_fu_548_reg_n_5_[6]\,
      R => '0'
    );
\i_2_fu_548_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_2_fu_5480,
      D => add_ln127_fu_2000_p2(7),
      Q => \i_2_fu_548_reg_n_5_[7]\,
      R => '0'
    );
\shl_i_i_i_i645129_fu_552[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645383_fu_1060[8]_i_3_n_5\,
      I2 => \shl_i_i_i_i645189_fu_672[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645129_out\(0),
      O => \shl_i_i_i_i645129_fu_552[8]_i_1_n_5\
    );
\shl_i_i_i_i645129_fu_552_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645129_fu_552[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645129_out\(0),
      R => '0'
    );
\shl_i_i_i_i645131_fu_556[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645325_fu_944[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645383_fu_1060[8]_i_4_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645131_out\(0),
      O => \shl_i_i_i_i645131_fu_556[8]_i_1_n_5\
    );
\shl_i_i_i_i645131_fu_556_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645131_fu_556[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645131_out\(0),
      R => '0'
    );
\shl_i_i_i_i645133_fu_560[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645325_fu_944[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645189_fu_672[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645133_out\(0),
      O => \shl_i_i_i_i645133_fu_560[8]_i_1_n_5\
    );
\shl_i_i_i_i645133_fu_560_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645133_fu_560[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645133_out\(0),
      R => '0'
    );
\shl_i_i_i_i645135_fu_564[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645329_fu_952[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645383_fu_1060[8]_i_4_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645135_out\(0),
      O => \shl_i_i_i_i645135_fu_564[8]_i_1_n_5\
    );
\shl_i_i_i_i645135_fu_564_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645135_fu_564[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645135_out\(0),
      R => '0'
    );
\shl_i_i_i_i645137_fu_568[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645329_fu_952[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645189_fu_672[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645137_out\(0),
      O => \shl_i_i_i_i645137_fu_568[8]_i_1_n_5\
    );
\shl_i_i_i_i645137_fu_568_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645137_fu_568[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645137_out\(0),
      R => '0'
    );
\shl_i_i_i_i645139_fu_572[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645333_fu_960[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645383_fu_1060[8]_i_4_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645139_out\(0),
      O => \shl_i_i_i_i645139_fu_572[8]_i_1_n_5\
    );
\shl_i_i_i_i645139_fu_572_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645139_fu_572[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645139_out\(0),
      R => '0'
    );
\shl_i_i_i_i645141_fu_576[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645333_fu_960[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645189_fu_672[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645141_out\(0),
      O => \shl_i_i_i_i645141_fu_576[8]_i_1_n_5\
    );
\shl_i_i_i_i645141_fu_576_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645141_fu_576[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645141_out\(0),
      R => '0'
    );
\shl_i_i_i_i645143_fu_580[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645337_fu_968[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645383_fu_1060[8]_i_4_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645143_out\(0),
      O => \shl_i_i_i_i645143_fu_580[8]_i_1_n_5\
    );
\shl_i_i_i_i645143_fu_580_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645143_fu_580[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645143_out\(0),
      R => '0'
    );
\shl_i_i_i_i645145_fu_584[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645337_fu_968[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645189_fu_672[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645145_out\(0),
      O => \shl_i_i_i_i645145_fu_584[8]_i_1_n_5\
    );
\shl_i_i_i_i645145_fu_584_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645145_fu_584[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645145_out\(0),
      R => '0'
    );
\shl_i_i_i_i645147_fu_588[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645341_fu_976[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645383_fu_1060[8]_i_4_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645147_out\(0),
      O => \shl_i_i_i_i645147_fu_588[8]_i_1_n_5\
    );
\shl_i_i_i_i645147_fu_588_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645147_fu_588[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645147_out\(0),
      R => '0'
    );
\shl_i_i_i_i645149_fu_592[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645341_fu_976[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645189_fu_672[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645149_out\(0),
      O => \shl_i_i_i_i645149_fu_592[8]_i_1_n_5\
    );
\shl_i_i_i_i645149_fu_592_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645149_fu_592[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645149_out\(0),
      R => '0'
    );
\shl_i_i_i_i645151_fu_596[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645345_fu_984[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645383_fu_1060[8]_i_4_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645151_out\(0),
      O => \shl_i_i_i_i645151_fu_596[8]_i_1_n_5\
    );
\shl_i_i_i_i645151_fu_596_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645151_fu_596[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645151_out\(0),
      R => '0'
    );
\shl_i_i_i_i645153_fu_600[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645345_fu_984[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645189_fu_672[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645153_out\(0),
      O => \shl_i_i_i_i645153_fu_600[8]_i_1_n_5\
    );
\shl_i_i_i_i645153_fu_600_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645153_fu_600[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645153_out\(0),
      R => '0'
    );
\shl_i_i_i_i645155_fu_604[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645349_fu_992[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645383_fu_1060[8]_i_4_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645155_out\(0),
      O => \shl_i_i_i_i645155_fu_604[8]_i_1_n_5\
    );
\shl_i_i_i_i645155_fu_604_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645155_fu_604[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645155_out\(0),
      R => '0'
    );
\shl_i_i_i_i645157_fu_608[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645349_fu_992[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645189_fu_672[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645157_out\(0),
      O => \shl_i_i_i_i645157_fu_608[8]_i_1_n_5\
    );
\shl_i_i_i_i645157_fu_608_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645157_fu_608[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645157_out\(0),
      R => '0'
    );
\shl_i_i_i_i645159_fu_612[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645353_fu_1000[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645383_fu_1060[8]_i_4_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645159_out\(0),
      O => \shl_i_i_i_i645159_fu_612[8]_i_1_n_5\
    );
\shl_i_i_i_i645159_fu_612_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645159_fu_612[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645159_out\(0),
      R => '0'
    );
\shl_i_i_i_i645161_fu_616[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645353_fu_1000[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645189_fu_672[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645161_out\(0),
      O => \shl_i_i_i_i645161_fu_616[8]_i_1_n_5\
    );
\shl_i_i_i_i645161_fu_616_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645161_fu_616[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645161_out\(0),
      R => '0'
    );
\shl_i_i_i_i645163_fu_620[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645357_fu_1008[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645383_fu_1060[8]_i_4_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645163_out\(0),
      O => \shl_i_i_i_i645163_fu_620[8]_i_1_n_5\
    );
\shl_i_i_i_i645163_fu_620_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645163_fu_620[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645163_out\(0),
      R => '0'
    );
\shl_i_i_i_i645165_fu_624[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645357_fu_1008[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645189_fu_672[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645165_out\(0),
      O => \shl_i_i_i_i645165_fu_624[8]_i_1_n_5\
    );
\shl_i_i_i_i645165_fu_624_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645165_fu_624[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645165_out\(0),
      R => '0'
    );
\shl_i_i_i_i645167_fu_628[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645361_fu_1016[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645383_fu_1060[8]_i_4_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645167_out\(0),
      O => \shl_i_i_i_i645167_fu_628[8]_i_1_n_5\
    );
\shl_i_i_i_i645167_fu_628_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645167_fu_628[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645167_out\(0),
      R => '0'
    );
\shl_i_i_i_i645169_fu_632[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645361_fu_1016[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645189_fu_672[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645169_out\(0),
      O => \shl_i_i_i_i645169_fu_632[8]_i_1_n_5\
    );
\shl_i_i_i_i645169_fu_632_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645169_fu_632[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645169_out\(0),
      R => '0'
    );
\shl_i_i_i_i645171_fu_636[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645365_fu_1024[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645383_fu_1060[8]_i_4_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645171_out\(0),
      O => \shl_i_i_i_i645171_fu_636[8]_i_1_n_5\
    );
\shl_i_i_i_i645171_fu_636_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645171_fu_636[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645171_out\(0),
      R => '0'
    );
\shl_i_i_i_i645173_fu_640[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645365_fu_1024[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645189_fu_672[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645173_out\(0),
      O => \shl_i_i_i_i645173_fu_640[8]_i_1_n_5\
    );
\shl_i_i_i_i645173_fu_640_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645173_fu_640[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645173_out\(0),
      R => '0'
    );
\shl_i_i_i_i645175_fu_644[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645369_fu_1032[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645383_fu_1060[8]_i_4_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645175_out\(0),
      O => \shl_i_i_i_i645175_fu_644[8]_i_1_n_5\
    );
\shl_i_i_i_i645175_fu_644_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645175_fu_644[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645175_out\(0),
      R => '0'
    );
\shl_i_i_i_i645177_fu_648[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645369_fu_1032[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645189_fu_672[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645177_out\(0),
      O => \shl_i_i_i_i645177_fu_648[8]_i_1_n_5\
    );
\shl_i_i_i_i645177_fu_648_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645177_fu_648[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645177_out\(0),
      R => '0'
    );
\shl_i_i_i_i645179_fu_652[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645373_fu_1040[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645383_fu_1060[8]_i_4_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645179_out\(0),
      O => \shl_i_i_i_i645179_fu_652[8]_i_1_n_5\
    );
\shl_i_i_i_i645179_fu_652_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645179_fu_652[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645179_out\(0),
      R => '0'
    );
\shl_i_i_i_i645181_fu_656[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645373_fu_1040[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645189_fu_672[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645181_out\(0),
      O => \shl_i_i_i_i645181_fu_656[8]_i_1_n_5\
    );
\shl_i_i_i_i645181_fu_656_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645181_fu_656[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645181_out\(0),
      R => '0'
    );
\shl_i_i_i_i645183_fu_660[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645377_fu_1048[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645383_fu_1060[8]_i_4_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645183_out\(0),
      O => \shl_i_i_i_i645183_fu_660[8]_i_1_n_5\
    );
\shl_i_i_i_i645183_fu_660_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645183_fu_660[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645183_out\(0),
      R => '0'
    );
\shl_i_i_i_i645185_fu_664[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645377_fu_1048[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645189_fu_672[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645185_out\(0),
      O => \shl_i_i_i_i645185_fu_664[8]_i_1_n_5\
    );
\shl_i_i_i_i645185_fu_664_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645185_fu_664[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645185_out\(0),
      R => '0'
    );
\shl_i_i_i_i645187_fu_668[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645381_fu_1056[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645383_fu_1060[8]_i_4_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645187_out\(0),
      O => \shl_i_i_i_i645187_fu_668[8]_i_1_n_5\
    );
\shl_i_i_i_i645187_fu_668_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645187_fu_668[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645187_out\(0),
      R => '0'
    );
\shl_i_i_i_i645189_fu_672[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645381_fu_1056[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645189_fu_672[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645189_out\(0),
      O => \shl_i_i_i_i645189_fu_672[8]_i_1_n_5\
    );
\shl_i_i_i_i645189_fu_672[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => trunc_ln127_1_reg_3991(6),
      I1 => trunc_ln127_1_reg_3991(5),
      I2 => \^trunc_ln127_1_reg_3991_reg[0]_0\(0),
      I3 => ap_enable_reg_pp0_iter1,
      O => \shl_i_i_i_i645189_fu_672[8]_i_2_n_5\
    );
\shl_i_i_i_i645189_fu_672_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645189_fu_672[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645189_out\(0),
      R => '0'
    );
\shl_i_i_i_i645191_fu_676[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645383_fu_1060[8]_i_3_n_5\,
      I2 => \shl_i_i_i_i645251_fu_796[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645191_out\(0),
      O => \shl_i_i_i_i645191_fu_676[8]_i_1_n_5\
    );
\shl_i_i_i_i645191_fu_676_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645191_fu_676[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645191_out\(0),
      R => '0'
    );
\shl_i_i_i_i645193_fu_680[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645383_fu_1060[8]_i_3_n_5\,
      I2 => \shl_i_i_i_i645253_fu_800[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645193_out\(0),
      O => \shl_i_i_i_i645193_fu_680[8]_i_1_n_5\
    );
\shl_i_i_i_i645193_fu_680_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645193_fu_680[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645193_out\(0),
      R => '0'
    );
\shl_i_i_i_i645195_fu_684[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645325_fu_944[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645251_fu_796[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645195_out\(0),
      O => \shl_i_i_i_i645195_fu_684[8]_i_1_n_5\
    );
\shl_i_i_i_i645195_fu_684_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645195_fu_684[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645195_out\(0),
      R => '0'
    );
\shl_i_i_i_i645197_fu_688[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645325_fu_944[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645253_fu_800[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645197_out\(0),
      O => \shl_i_i_i_i645197_fu_688[8]_i_1_n_5\
    );
\shl_i_i_i_i645197_fu_688_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645197_fu_688[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645197_out\(0),
      R => '0'
    );
\shl_i_i_i_i645199_fu_692[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645329_fu_952[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645251_fu_796[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645199_out\(0),
      O => \shl_i_i_i_i645199_fu_692[8]_i_1_n_5\
    );
\shl_i_i_i_i645199_fu_692_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645199_fu_692[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645199_out\(0),
      R => '0'
    );
\shl_i_i_i_i645201_fu_696[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645329_fu_952[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645253_fu_800[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645201_out\(0),
      O => \shl_i_i_i_i645201_fu_696[8]_i_1_n_5\
    );
\shl_i_i_i_i645201_fu_696_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645201_fu_696[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645201_out\(0),
      R => '0'
    );
\shl_i_i_i_i645203_fu_700[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645333_fu_960[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645251_fu_796[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645203_out\(0),
      O => \shl_i_i_i_i645203_fu_700[8]_i_1_n_5\
    );
\shl_i_i_i_i645203_fu_700_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645203_fu_700[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645203_out\(0),
      R => '0'
    );
\shl_i_i_i_i645205_fu_704[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645333_fu_960[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645253_fu_800[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645205_out\(0),
      O => \shl_i_i_i_i645205_fu_704[8]_i_1_n_5\
    );
\shl_i_i_i_i645205_fu_704_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645205_fu_704[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645205_out\(0),
      R => '0'
    );
\shl_i_i_i_i645207_fu_708[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645337_fu_968[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645251_fu_796[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645207_out\(0),
      O => \shl_i_i_i_i645207_fu_708[8]_i_1_n_5\
    );
\shl_i_i_i_i645207_fu_708_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645207_fu_708[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645207_out\(0),
      R => '0'
    );
\shl_i_i_i_i645209_fu_712[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645337_fu_968[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645253_fu_800[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645209_out\(0),
      O => \shl_i_i_i_i645209_fu_712[8]_i_1_n_5\
    );
\shl_i_i_i_i645209_fu_712_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645209_fu_712[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645209_out\(0),
      R => '0'
    );
\shl_i_i_i_i645211_fu_716[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645341_fu_976[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645251_fu_796[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645211_out\(0),
      O => \shl_i_i_i_i645211_fu_716[8]_i_1_n_5\
    );
\shl_i_i_i_i645211_fu_716_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645211_fu_716[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645211_out\(0),
      R => '0'
    );
\shl_i_i_i_i645213_fu_720[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645341_fu_976[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645253_fu_800[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645213_out\(0),
      O => \shl_i_i_i_i645213_fu_720[8]_i_1_n_5\
    );
\shl_i_i_i_i645213_fu_720_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645213_fu_720[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645213_out\(0),
      R => '0'
    );
\shl_i_i_i_i645215_fu_724[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645345_fu_984[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645251_fu_796[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645215_out\(0),
      O => \shl_i_i_i_i645215_fu_724[8]_i_1_n_5\
    );
\shl_i_i_i_i645215_fu_724_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645215_fu_724[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645215_out\(0),
      R => '0'
    );
\shl_i_i_i_i645217_fu_728[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645345_fu_984[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645253_fu_800[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645217_out\(0),
      O => \shl_i_i_i_i645217_fu_728[8]_i_1_n_5\
    );
\shl_i_i_i_i645217_fu_728_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645217_fu_728[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645217_out\(0),
      R => '0'
    );
\shl_i_i_i_i645219_fu_732[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645349_fu_992[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645251_fu_796[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645219_out\(0),
      O => \shl_i_i_i_i645219_fu_732[8]_i_1_n_5\
    );
\shl_i_i_i_i645219_fu_732_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645219_fu_732[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645219_out\(0),
      R => '0'
    );
\shl_i_i_i_i645221_fu_736[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645349_fu_992[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645253_fu_800[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645221_out\(0),
      O => \shl_i_i_i_i645221_fu_736[8]_i_1_n_5\
    );
\shl_i_i_i_i645221_fu_736_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645221_fu_736[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645221_out\(0),
      R => '0'
    );
\shl_i_i_i_i645223_fu_740[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645353_fu_1000[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645251_fu_796[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645223_out\(0),
      O => \shl_i_i_i_i645223_fu_740[8]_i_1_n_5\
    );
\shl_i_i_i_i645223_fu_740_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645223_fu_740[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645223_out\(0),
      R => '0'
    );
\shl_i_i_i_i645225_fu_744[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645353_fu_1000[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645253_fu_800[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645225_out\(0),
      O => \shl_i_i_i_i645225_fu_744[8]_i_1_n_5\
    );
\shl_i_i_i_i645225_fu_744_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645225_fu_744[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645225_out\(0),
      R => '0'
    );
\shl_i_i_i_i645227_fu_748[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645357_fu_1008[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645251_fu_796[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645227_out\(0),
      O => \shl_i_i_i_i645227_fu_748[8]_i_1_n_5\
    );
\shl_i_i_i_i645227_fu_748_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645227_fu_748[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645227_out\(0),
      R => '0'
    );
\shl_i_i_i_i645229_fu_752[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645357_fu_1008[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645253_fu_800[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645229_out\(0),
      O => \shl_i_i_i_i645229_fu_752[8]_i_1_n_5\
    );
\shl_i_i_i_i645229_fu_752_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645229_fu_752[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645229_out\(0),
      R => '0'
    );
\shl_i_i_i_i645231_fu_756[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645361_fu_1016[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645251_fu_796[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645231_out\(0),
      O => \shl_i_i_i_i645231_fu_756[8]_i_1_n_5\
    );
\shl_i_i_i_i645231_fu_756_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645231_fu_756[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645231_out\(0),
      R => '0'
    );
\shl_i_i_i_i645233_fu_760[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645361_fu_1016[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645253_fu_800[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645233_out\(0),
      O => \shl_i_i_i_i645233_fu_760[8]_i_1_n_5\
    );
\shl_i_i_i_i645233_fu_760_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645233_fu_760[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645233_out\(0),
      R => '0'
    );
\shl_i_i_i_i645235_fu_764[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645365_fu_1024[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645251_fu_796[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645235_out\(0),
      O => \shl_i_i_i_i645235_fu_764[8]_i_1_n_5\
    );
\shl_i_i_i_i645235_fu_764_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645235_fu_764[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645235_out\(0),
      R => '0'
    );
\shl_i_i_i_i645237_fu_768[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645365_fu_1024[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645253_fu_800[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645237_out\(0),
      O => \shl_i_i_i_i645237_fu_768[8]_i_1_n_5\
    );
\shl_i_i_i_i645237_fu_768_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645237_fu_768[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645237_out\(0),
      R => '0'
    );
\shl_i_i_i_i645239_fu_772[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645369_fu_1032[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645251_fu_796[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645239_out\(0),
      O => \shl_i_i_i_i645239_fu_772[8]_i_1_n_5\
    );
\shl_i_i_i_i645239_fu_772_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645239_fu_772[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645239_out\(0),
      R => '0'
    );
\shl_i_i_i_i645241_fu_776[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645369_fu_1032[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645253_fu_800[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645241_out\(0),
      O => \shl_i_i_i_i645241_fu_776[8]_i_1_n_5\
    );
\shl_i_i_i_i645241_fu_776_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645241_fu_776[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645241_out\(0),
      R => '0'
    );
\shl_i_i_i_i645243_fu_780[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645373_fu_1040[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645251_fu_796[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645243_out\(0),
      O => \shl_i_i_i_i645243_fu_780[8]_i_1_n_5\
    );
\shl_i_i_i_i645243_fu_780_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645243_fu_780[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645243_out\(0),
      R => '0'
    );
\shl_i_i_i_i645245_fu_784[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645373_fu_1040[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645253_fu_800[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645245_out\(0),
      O => \shl_i_i_i_i645245_fu_784[8]_i_1_n_5\
    );
\shl_i_i_i_i645245_fu_784_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645245_fu_784[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645245_out\(0),
      R => '0'
    );
\shl_i_i_i_i645247_fu_788[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645377_fu_1048[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645251_fu_796[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645247_out\(0),
      O => \shl_i_i_i_i645247_fu_788[8]_i_1_n_5\
    );
\shl_i_i_i_i645247_fu_788_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645247_fu_788[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645247_out\(0),
      R => '0'
    );
\shl_i_i_i_i645249_fu_792[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645377_fu_1048[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645253_fu_800[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645249_out\(0),
      O => \shl_i_i_i_i645249_fu_792[8]_i_1_n_5\
    );
\shl_i_i_i_i645249_fu_792_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645249_fu_792[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645249_out\(0),
      R => '0'
    );
\shl_i_i_i_i645251_fu_796[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645381_fu_1056[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645251_fu_796[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645251_out\(0),
      O => \shl_i_i_i_i645251_fu_796[8]_i_1_n_5\
    );
\shl_i_i_i_i645251_fu_796[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => trunc_ln127_1_reg_3991(5),
      I1 => trunc_ln127_1_reg_3991(6),
      I2 => \^trunc_ln127_1_reg_3991_reg[0]_0\(0),
      I3 => ap_enable_reg_pp0_iter1,
      O => \shl_i_i_i_i645251_fu_796[8]_i_2_n_5\
    );
\shl_i_i_i_i645251_fu_796_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645251_fu_796[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645251_out\(0),
      R => '0'
    );
\shl_i_i_i_i645253_fu_800[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645381_fu_1056[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645253_fu_800[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645253_out\(0),
      O => \shl_i_i_i_i645253_fu_800[8]_i_1_n_5\
    );
\shl_i_i_i_i645253_fu_800[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => trunc_ln127_1_reg_3991(5),
      I1 => trunc_ln127_1_reg_3991(6),
      I2 => \^trunc_ln127_1_reg_3991_reg[0]_0\(0),
      I3 => ap_enable_reg_pp0_iter1,
      O => \shl_i_i_i_i645253_fu_800[8]_i_2_n_5\
    );
\shl_i_i_i_i645253_fu_800_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645253_fu_800[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645253_out\(0),
      R => '0'
    );
\shl_i_i_i_i645255_fu_804[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645383_fu_1060[8]_i_3_n_5\,
      I2 => \shl_i_i_i_i645315_fu_924[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645255_out\(0),
      O => \shl_i_i_i_i645255_fu_804[8]_i_1_n_5\
    );
\shl_i_i_i_i645255_fu_804_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645255_fu_804[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645255_out\(0),
      R => '0'
    );
\shl_i_i_i_i645257_fu_808[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645383_fu_1060[8]_i_3_n_5\,
      I2 => \shl_i_i_i_i645317_fu_928[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645257_out\(0),
      O => \shl_i_i_i_i645257_fu_808[8]_i_1_n_5\
    );
\shl_i_i_i_i645257_fu_808_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645257_fu_808[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645257_out\(0),
      R => '0'
    );
\shl_i_i_i_i645259_fu_812[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645325_fu_944[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645315_fu_924[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645259_out\(0),
      O => \shl_i_i_i_i645259_fu_812[8]_i_1_n_5\
    );
\shl_i_i_i_i645259_fu_812_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645259_fu_812[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645259_out\(0),
      R => '0'
    );
\shl_i_i_i_i645261_fu_816[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645325_fu_944[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645317_fu_928[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645261_out\(0),
      O => \shl_i_i_i_i645261_fu_816[8]_i_1_n_5\
    );
\shl_i_i_i_i645261_fu_816_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645261_fu_816[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645261_out\(0),
      R => '0'
    );
\shl_i_i_i_i645263_fu_820[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645329_fu_952[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645315_fu_924[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645263_out\(0),
      O => \shl_i_i_i_i645263_fu_820[8]_i_1_n_5\
    );
\shl_i_i_i_i645263_fu_820_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645263_fu_820[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645263_out\(0),
      R => '0'
    );
\shl_i_i_i_i645265_fu_824[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645329_fu_952[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645317_fu_928[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645265_out\(0),
      O => \shl_i_i_i_i645265_fu_824[8]_i_1_n_5\
    );
\shl_i_i_i_i645265_fu_824_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645265_fu_824[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645265_out\(0),
      R => '0'
    );
\shl_i_i_i_i645267_fu_828[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645333_fu_960[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645315_fu_924[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645267_out\(0),
      O => \shl_i_i_i_i645267_fu_828[8]_i_1_n_5\
    );
\shl_i_i_i_i645267_fu_828_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645267_fu_828[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645267_out\(0),
      R => '0'
    );
\shl_i_i_i_i645269_fu_832[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645333_fu_960[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645317_fu_928[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645269_out\(0),
      O => \shl_i_i_i_i645269_fu_832[8]_i_1_n_5\
    );
\shl_i_i_i_i645269_fu_832_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645269_fu_832[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645269_out\(0),
      R => '0'
    );
\shl_i_i_i_i645271_fu_836[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645337_fu_968[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645315_fu_924[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645271_out\(0),
      O => \shl_i_i_i_i645271_fu_836[8]_i_1_n_5\
    );
\shl_i_i_i_i645271_fu_836_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645271_fu_836[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645271_out\(0),
      R => '0'
    );
\shl_i_i_i_i645273_fu_840[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645337_fu_968[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645317_fu_928[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645273_out\(0),
      O => \shl_i_i_i_i645273_fu_840[8]_i_1_n_5\
    );
\shl_i_i_i_i645273_fu_840_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645273_fu_840[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645273_out\(0),
      R => '0'
    );
\shl_i_i_i_i645275_fu_844[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645341_fu_976[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645315_fu_924[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645275_out\(0),
      O => \shl_i_i_i_i645275_fu_844[8]_i_1_n_5\
    );
\shl_i_i_i_i645275_fu_844_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645275_fu_844[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645275_out\(0),
      R => '0'
    );
\shl_i_i_i_i645277_fu_848[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645341_fu_976[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645317_fu_928[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645277_out\(0),
      O => \shl_i_i_i_i645277_fu_848[8]_i_1_n_5\
    );
\shl_i_i_i_i645277_fu_848_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645277_fu_848[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645277_out\(0),
      R => '0'
    );
\shl_i_i_i_i645279_fu_852[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645345_fu_984[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645315_fu_924[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645279_out\(0),
      O => \shl_i_i_i_i645279_fu_852[8]_i_1_n_5\
    );
\shl_i_i_i_i645279_fu_852_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645279_fu_852[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645279_out\(0),
      R => '0'
    );
\shl_i_i_i_i645281_fu_856[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645345_fu_984[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645317_fu_928[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645281_out\(0),
      O => \shl_i_i_i_i645281_fu_856[8]_i_1_n_5\
    );
\shl_i_i_i_i645281_fu_856_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645281_fu_856[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645281_out\(0),
      R => '0'
    );
\shl_i_i_i_i645283_fu_860[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645349_fu_992[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645315_fu_924[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645283_out\(0),
      O => \shl_i_i_i_i645283_fu_860[8]_i_1_n_5\
    );
\shl_i_i_i_i645283_fu_860_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645283_fu_860[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645283_out\(0),
      R => '0'
    );
\shl_i_i_i_i645285_fu_864[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645349_fu_992[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645317_fu_928[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645285_out\(0),
      O => \shl_i_i_i_i645285_fu_864[8]_i_1_n_5\
    );
\shl_i_i_i_i645285_fu_864_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645285_fu_864[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645285_out\(0),
      R => '0'
    );
\shl_i_i_i_i645287_fu_868[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645353_fu_1000[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645315_fu_924[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645287_out\(0),
      O => \shl_i_i_i_i645287_fu_868[8]_i_1_n_5\
    );
\shl_i_i_i_i645287_fu_868_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645287_fu_868[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645287_out\(0),
      R => '0'
    );
\shl_i_i_i_i645289_fu_872[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645353_fu_1000[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645317_fu_928[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645289_out\(0),
      O => \shl_i_i_i_i645289_fu_872[8]_i_1_n_5\
    );
\shl_i_i_i_i645289_fu_872_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645289_fu_872[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645289_out\(0),
      R => '0'
    );
\shl_i_i_i_i645291_fu_876[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645357_fu_1008[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645315_fu_924[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645291_out\(0),
      O => \shl_i_i_i_i645291_fu_876[8]_i_1_n_5\
    );
\shl_i_i_i_i645291_fu_876_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645291_fu_876[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645291_out\(0),
      R => '0'
    );
\shl_i_i_i_i645293_fu_880[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645357_fu_1008[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645317_fu_928[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645293_out\(0),
      O => \shl_i_i_i_i645293_fu_880[8]_i_1_n_5\
    );
\shl_i_i_i_i645293_fu_880_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645293_fu_880[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645293_out\(0),
      R => '0'
    );
\shl_i_i_i_i645295_fu_884[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645361_fu_1016[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645315_fu_924[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645295_out\(0),
      O => \shl_i_i_i_i645295_fu_884[8]_i_1_n_5\
    );
\shl_i_i_i_i645295_fu_884_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645295_fu_884[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645295_out\(0),
      R => '0'
    );
\shl_i_i_i_i645297_fu_888[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645361_fu_1016[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645317_fu_928[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645297_out\(0),
      O => \shl_i_i_i_i645297_fu_888[8]_i_1_n_5\
    );
\shl_i_i_i_i645297_fu_888_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645297_fu_888[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645297_out\(0),
      R => '0'
    );
\shl_i_i_i_i645299_fu_892[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645365_fu_1024[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645315_fu_924[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645299_out\(0),
      O => \shl_i_i_i_i645299_fu_892[8]_i_1_n_5\
    );
\shl_i_i_i_i645299_fu_892_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645299_fu_892[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645299_out\(0),
      R => '0'
    );
\shl_i_i_i_i645301_fu_896[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645365_fu_1024[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645317_fu_928[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645301_out\(0),
      O => \shl_i_i_i_i645301_fu_896[8]_i_1_n_5\
    );
\shl_i_i_i_i645301_fu_896_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645301_fu_896[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645301_out\(0),
      R => '0'
    );
\shl_i_i_i_i645303_fu_900[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645369_fu_1032[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645315_fu_924[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645303_out\(0),
      O => \shl_i_i_i_i645303_fu_900[8]_i_1_n_5\
    );
\shl_i_i_i_i645303_fu_900_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645303_fu_900[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645303_out\(0),
      R => '0'
    );
\shl_i_i_i_i645305_fu_904[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645369_fu_1032[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645317_fu_928[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645305_out\(0),
      O => \shl_i_i_i_i645305_fu_904[8]_i_1_n_5\
    );
\shl_i_i_i_i645305_fu_904_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645305_fu_904[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645305_out\(0),
      R => '0'
    );
\shl_i_i_i_i645307_fu_908[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645373_fu_1040[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645315_fu_924[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645307_out\(0),
      O => \shl_i_i_i_i645307_fu_908[8]_i_1_n_5\
    );
\shl_i_i_i_i645307_fu_908_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645307_fu_908[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645307_out\(0),
      R => '0'
    );
\shl_i_i_i_i645309_fu_912[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645373_fu_1040[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645317_fu_928[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645309_out\(0),
      O => \shl_i_i_i_i645309_fu_912[8]_i_1_n_5\
    );
\shl_i_i_i_i645309_fu_912_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645309_fu_912[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645309_out\(0),
      R => '0'
    );
\shl_i_i_i_i645311_fu_916[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645377_fu_1048[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645315_fu_924[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645311_out\(0),
      O => \shl_i_i_i_i645311_fu_916[8]_i_1_n_5\
    );
\shl_i_i_i_i645311_fu_916_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645311_fu_916[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645311_out\(0),
      R => '0'
    );
\shl_i_i_i_i645313_fu_920[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645377_fu_1048[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645317_fu_928[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645313_out\(0),
      O => \shl_i_i_i_i645313_fu_920[8]_i_1_n_5\
    );
\shl_i_i_i_i645313_fu_920_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645313_fu_920[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645313_out\(0),
      R => '0'
    );
\shl_i_i_i_i645315_fu_924[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645381_fu_1056[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645315_fu_924[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645315_out\(0),
      O => \shl_i_i_i_i645315_fu_924[8]_i_1_n_5\
    );
\shl_i_i_i_i645315_fu_924[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => trunc_ln127_1_reg_3991(6),
      I1 => trunc_ln127_1_reg_3991(5),
      I2 => \^trunc_ln127_1_reg_3991_reg[0]_0\(0),
      I3 => ap_enable_reg_pp0_iter1,
      O => \shl_i_i_i_i645315_fu_924[8]_i_2_n_5\
    );
\shl_i_i_i_i645315_fu_924_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645315_fu_924[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645315_out\(0),
      R => '0'
    );
\shl_i_i_i_i645317_fu_928[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645381_fu_1056[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645317_fu_928[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645317_out\(0),
      O => \shl_i_i_i_i645317_fu_928[8]_i_1_n_5\
    );
\shl_i_i_i_i645317_fu_928[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => trunc_ln127_1_reg_3991(6),
      I1 => trunc_ln127_1_reg_3991(5),
      I2 => \^trunc_ln127_1_reg_3991_reg[0]_0\(0),
      I3 => ap_enable_reg_pp0_iter1,
      O => \shl_i_i_i_i645317_fu_928[8]_i_2_n_5\
    );
\shl_i_i_i_i645317_fu_928_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645317_fu_928[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645317_out\(0),
      R => '0'
    );
\shl_i_i_i_i645319_fu_932[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645383_fu_1060[8]_i_3_n_5\,
      I2 => \shl_i_i_i_i645379_fu_1052[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645319_out\(0),
      O => \shl_i_i_i_i645319_fu_932[8]_i_1_n_5\
    );
\shl_i_i_i_i645319_fu_932_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645319_fu_932[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645319_out\(0),
      R => '0'
    );
\shl_i_i_i_i645321_fu_936[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645383_fu_1060[8]_i_3_n_5\,
      I2 => \shl_i_i_i_i645381_fu_1056[8]_i_3_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645321_out\(0),
      O => \shl_i_i_i_i645321_fu_936[8]_i_1_n_5\
    );
\shl_i_i_i_i645321_fu_936_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645321_fu_936[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645321_out\(0),
      R => '0'
    );
\shl_i_i_i_i645323_fu_940[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645325_fu_944[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645379_fu_1052[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645323_out\(0),
      O => \shl_i_i_i_i645323_fu_940[8]_i_1_n_5\
    );
\shl_i_i_i_i645323_fu_940_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645323_fu_940[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645323_out\(0),
      R => '0'
    );
\shl_i_i_i_i645325_fu_944[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645325_fu_944[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645381_fu_1056[8]_i_3_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645325_out\(0),
      O => \shl_i_i_i_i645325_fu_944[8]_i_1_n_5\
    );
\shl_i_i_i_i645325_fu_944[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => trunc_ln127_1_reg_3991(4),
      I1 => trunc_ln127_1_reg_3991(3),
      I2 => trunc_ln127_1_reg_3991(1),
      I3 => trunc_ln127_1_reg_3991(2),
      O => \shl_i_i_i_i645325_fu_944[8]_i_2_n_5\
    );
\shl_i_i_i_i645325_fu_944_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645325_fu_944[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645325_out\(0),
      R => '0'
    );
\shl_i_i_i_i645327_fu_948[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645329_fu_952[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645379_fu_1052[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645327_out\(0),
      O => \shl_i_i_i_i645327_fu_948[8]_i_1_n_5\
    );
\shl_i_i_i_i645327_fu_948_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645327_fu_948[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645327_out\(0),
      R => '0'
    );
\shl_i_i_i_i645329_fu_952[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645329_fu_952[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645381_fu_1056[8]_i_3_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645329_out\(0),
      O => \shl_i_i_i_i645329_fu_952[8]_i_1_n_5\
    );
\shl_i_i_i_i645329_fu_952[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => trunc_ln127_1_reg_3991(4),
      I1 => trunc_ln127_1_reg_3991(3),
      I2 => trunc_ln127_1_reg_3991(2),
      I3 => trunc_ln127_1_reg_3991(1),
      O => \shl_i_i_i_i645329_fu_952[8]_i_2_n_5\
    );
\shl_i_i_i_i645329_fu_952_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645329_fu_952[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645329_out\(0),
      R => '0'
    );
\shl_i_i_i_i645331_fu_956[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645333_fu_960[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645379_fu_1052[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645331_out\(0),
      O => \shl_i_i_i_i645331_fu_956[8]_i_1_n_5\
    );
\shl_i_i_i_i645331_fu_956_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645331_fu_956[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645331_out\(0),
      R => '0'
    );
\shl_i_i_i_i645333_fu_960[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645333_fu_960[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645381_fu_1056[8]_i_3_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645333_out\(0),
      O => \shl_i_i_i_i645333_fu_960[8]_i_1_n_5\
    );
\shl_i_i_i_i645333_fu_960[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => trunc_ln127_1_reg_3991(4),
      I1 => trunc_ln127_1_reg_3991(3),
      I2 => trunc_ln127_1_reg_3991(2),
      I3 => trunc_ln127_1_reg_3991(1),
      O => \shl_i_i_i_i645333_fu_960[8]_i_2_n_5\
    );
\shl_i_i_i_i645333_fu_960_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645333_fu_960[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645333_out\(0),
      R => '0'
    );
\shl_i_i_i_i645335_fu_964[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645337_fu_968[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645379_fu_1052[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645335_out\(0),
      O => \shl_i_i_i_i645335_fu_964[8]_i_1_n_5\
    );
\shl_i_i_i_i645335_fu_964_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645335_fu_964[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645335_out\(0),
      R => '0'
    );
\shl_i_i_i_i645337_fu_968[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645337_fu_968[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645381_fu_1056[8]_i_3_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645337_out\(0),
      O => \shl_i_i_i_i645337_fu_968[8]_i_1_n_5\
    );
\shl_i_i_i_i645337_fu_968[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => trunc_ln127_1_reg_3991(3),
      I1 => trunc_ln127_1_reg_3991(4),
      I2 => trunc_ln127_1_reg_3991(2),
      I3 => trunc_ln127_1_reg_3991(1),
      O => \shl_i_i_i_i645337_fu_968[8]_i_2_n_5\
    );
\shl_i_i_i_i645337_fu_968_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645337_fu_968[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645337_out\(0),
      R => '0'
    );
\shl_i_i_i_i645339_fu_972[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645341_fu_976[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645379_fu_1052[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645339_out\(0),
      O => \shl_i_i_i_i645339_fu_972[8]_i_1_n_5\
    );
\shl_i_i_i_i645339_fu_972_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645339_fu_972[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645339_out\(0),
      R => '0'
    );
\shl_i_i_i_i645341_fu_976[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645341_fu_976[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645381_fu_1056[8]_i_3_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645341_out\(0),
      O => \shl_i_i_i_i645341_fu_976[8]_i_1_n_5\
    );
\shl_i_i_i_i645341_fu_976[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => trunc_ln127_1_reg_3991(3),
      I1 => trunc_ln127_1_reg_3991(4),
      I2 => trunc_ln127_1_reg_3991(1),
      I3 => trunc_ln127_1_reg_3991(2),
      O => \shl_i_i_i_i645341_fu_976[8]_i_2_n_5\
    );
\shl_i_i_i_i645341_fu_976_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645341_fu_976[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645341_out\(0),
      R => '0'
    );
\shl_i_i_i_i645343_fu_980[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645345_fu_984[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645379_fu_1052[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645343_out\(0),
      O => \shl_i_i_i_i645343_fu_980[8]_i_1_n_5\
    );
\shl_i_i_i_i645343_fu_980_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645343_fu_980[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645343_out\(0),
      R => '0'
    );
\shl_i_i_i_i645345_fu_984[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645345_fu_984[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645381_fu_1056[8]_i_3_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645345_out\(0),
      O => \shl_i_i_i_i645345_fu_984[8]_i_1_n_5\
    );
\shl_i_i_i_i645345_fu_984[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => trunc_ln127_1_reg_3991(3),
      I1 => trunc_ln127_1_reg_3991(4),
      I2 => trunc_ln127_1_reg_3991(2),
      I3 => trunc_ln127_1_reg_3991(1),
      O => \shl_i_i_i_i645345_fu_984[8]_i_2_n_5\
    );
\shl_i_i_i_i645345_fu_984_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645345_fu_984[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645345_out\(0),
      R => '0'
    );
\shl_i_i_i_i645347_fu_988[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645349_fu_992[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645379_fu_1052[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645347_out\(0),
      O => \shl_i_i_i_i645347_fu_988[8]_i_1_n_5\
    );
\shl_i_i_i_i645347_fu_988_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645347_fu_988[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645347_out\(0),
      R => '0'
    );
\shl_i_i_i_i645349_fu_992[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645349_fu_992[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645381_fu_1056[8]_i_3_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645349_out\(0),
      O => \shl_i_i_i_i645349_fu_992[8]_i_1_n_5\
    );
\shl_i_i_i_i645349_fu_992[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => trunc_ln127_1_reg_3991(3),
      I1 => trunc_ln127_1_reg_3991(4),
      I2 => trunc_ln127_1_reg_3991(2),
      I3 => trunc_ln127_1_reg_3991(1),
      O => \shl_i_i_i_i645349_fu_992[8]_i_2_n_5\
    );
\shl_i_i_i_i645349_fu_992_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645349_fu_992[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645349_out\(0),
      R => '0'
    );
\shl_i_i_i_i645351_fu_996[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645353_fu_1000[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645379_fu_1052[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645351_out\(0),
      O => \shl_i_i_i_i645351_fu_996[8]_i_1_n_5\
    );
\shl_i_i_i_i645351_fu_996_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645351_fu_996[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645351_out\(0),
      R => '0'
    );
\shl_i_i_i_i645353_fu_1000[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645353_fu_1000[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645381_fu_1056[8]_i_3_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645353_out\(0),
      O => \shl_i_i_i_i645353_fu_1000[8]_i_1_n_5\
    );
\shl_i_i_i_i645353_fu_1000[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => trunc_ln127_1_reg_3991(4),
      I1 => trunc_ln127_1_reg_3991(3),
      I2 => trunc_ln127_1_reg_3991(2),
      I3 => trunc_ln127_1_reg_3991(1),
      O => \shl_i_i_i_i645353_fu_1000[8]_i_2_n_5\
    );
\shl_i_i_i_i645353_fu_1000_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645353_fu_1000[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645353_out\(0),
      R => '0'
    );
\shl_i_i_i_i645355_fu_1004[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645357_fu_1008[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645379_fu_1052[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645355_out\(0),
      O => \shl_i_i_i_i645355_fu_1004[8]_i_1_n_5\
    );
\shl_i_i_i_i645355_fu_1004_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645355_fu_1004[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645355_out\(0),
      R => '0'
    );
\shl_i_i_i_i645357_fu_1008[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645357_fu_1008[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645381_fu_1056[8]_i_3_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645357_out\(0),
      O => \shl_i_i_i_i645357_fu_1008[8]_i_1_n_5\
    );
\shl_i_i_i_i645357_fu_1008[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => trunc_ln127_1_reg_3991(4),
      I1 => trunc_ln127_1_reg_3991(3),
      I2 => trunc_ln127_1_reg_3991(1),
      I3 => trunc_ln127_1_reg_3991(2),
      O => \shl_i_i_i_i645357_fu_1008[8]_i_2_n_5\
    );
\shl_i_i_i_i645357_fu_1008_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645357_fu_1008[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645357_out\(0),
      R => '0'
    );
\shl_i_i_i_i645359_fu_1012[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645361_fu_1016[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645379_fu_1052[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645359_out\(0),
      O => \shl_i_i_i_i645359_fu_1012[8]_i_1_n_5\
    );
\shl_i_i_i_i645359_fu_1012_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645359_fu_1012[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645359_out\(0),
      R => '0'
    );
\shl_i_i_i_i645361_fu_1016[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645361_fu_1016[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645381_fu_1056[8]_i_3_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645361_out\(0),
      O => \shl_i_i_i_i645361_fu_1016[8]_i_1_n_5\
    );
\shl_i_i_i_i645361_fu_1016[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => trunc_ln127_1_reg_3991(4),
      I1 => trunc_ln127_1_reg_3991(3),
      I2 => trunc_ln127_1_reg_3991(2),
      I3 => trunc_ln127_1_reg_3991(1),
      O => \shl_i_i_i_i645361_fu_1016[8]_i_2_n_5\
    );
\shl_i_i_i_i645361_fu_1016_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645361_fu_1016[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645361_out\(0),
      R => '0'
    );
\shl_i_i_i_i645363_fu_1020[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645365_fu_1024[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645379_fu_1052[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645363_out\(0),
      O => \shl_i_i_i_i645363_fu_1020[8]_i_1_n_5\
    );
\shl_i_i_i_i645363_fu_1020_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645363_fu_1020[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645363_out\(0),
      R => '0'
    );
\shl_i_i_i_i645365_fu_1024[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645365_fu_1024[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645381_fu_1056[8]_i_3_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645365_out\(0),
      O => \shl_i_i_i_i645365_fu_1024[8]_i_1_n_5\
    );
\shl_i_i_i_i645365_fu_1024[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => trunc_ln127_1_reg_3991(4),
      I1 => trunc_ln127_1_reg_3991(3),
      I2 => trunc_ln127_1_reg_3991(2),
      I3 => trunc_ln127_1_reg_3991(1),
      O => \shl_i_i_i_i645365_fu_1024[8]_i_2_n_5\
    );
\shl_i_i_i_i645365_fu_1024_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645365_fu_1024[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645365_out\(0),
      R => '0'
    );
\shl_i_i_i_i645367_fu_1028[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645369_fu_1032[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645379_fu_1052[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645367_out\(0),
      O => \shl_i_i_i_i645367_fu_1028[8]_i_1_n_5\
    );
\shl_i_i_i_i645367_fu_1028_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645367_fu_1028[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645367_out\(0),
      R => '0'
    );
\shl_i_i_i_i645369_fu_1032[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645369_fu_1032[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645381_fu_1056[8]_i_3_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645369_out\(0),
      O => \shl_i_i_i_i645369_fu_1032[8]_i_1_n_5\
    );
\shl_i_i_i_i645369_fu_1032[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => trunc_ln127_1_reg_3991(4),
      I1 => trunc_ln127_1_reg_3991(3),
      I2 => trunc_ln127_1_reg_3991(2),
      I3 => trunc_ln127_1_reg_3991(1),
      O => \shl_i_i_i_i645369_fu_1032[8]_i_2_n_5\
    );
\shl_i_i_i_i645369_fu_1032_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645369_fu_1032[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645369_out\(0),
      R => '0'
    );
\shl_i_i_i_i645371_fu_1036[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645373_fu_1040[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645379_fu_1052[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645371_out\(0),
      O => \shl_i_i_i_i645371_fu_1036[8]_i_1_n_5\
    );
\shl_i_i_i_i645371_fu_1036_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645371_fu_1036[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645371_out\(0),
      R => '0'
    );
\shl_i_i_i_i645373_fu_1040[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645373_fu_1040[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645381_fu_1056[8]_i_3_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645373_out\(0),
      O => \shl_i_i_i_i645373_fu_1040[8]_i_1_n_5\
    );
\shl_i_i_i_i645373_fu_1040[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => trunc_ln127_1_reg_3991(4),
      I1 => trunc_ln127_1_reg_3991(3),
      I2 => trunc_ln127_1_reg_3991(1),
      I3 => trunc_ln127_1_reg_3991(2),
      O => \shl_i_i_i_i645373_fu_1040[8]_i_2_n_5\
    );
\shl_i_i_i_i645373_fu_1040_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645373_fu_1040[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645373_out\(0),
      R => '0'
    );
\shl_i_i_i_i645375_fu_1044[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645377_fu_1048[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645379_fu_1052[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645375_out\(0),
      O => \shl_i_i_i_i645375_fu_1044[8]_i_1_n_5\
    );
\shl_i_i_i_i645375_fu_1044_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645375_fu_1044[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645375_out\(0),
      R => '0'
    );
\shl_i_i_i_i645377_fu_1048[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645377_fu_1048[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645381_fu_1056[8]_i_3_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645377_out\(0),
      O => \shl_i_i_i_i645377_fu_1048[8]_i_1_n_5\
    );
\shl_i_i_i_i645377_fu_1048[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => trunc_ln127_1_reg_3991(4),
      I1 => trunc_ln127_1_reg_3991(3),
      I2 => trunc_ln127_1_reg_3991(2),
      I3 => trunc_ln127_1_reg_3991(1),
      O => \shl_i_i_i_i645377_fu_1048[8]_i_2_n_5\
    );
\shl_i_i_i_i645377_fu_1048_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645377_fu_1048[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645377_out\(0),
      R => '0'
    );
\shl_i_i_i_i645379_fu_1052[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645381_fu_1056[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645379_fu_1052[8]_i_2_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645379_out\(0),
      O => \shl_i_i_i_i645379_fu_1052[8]_i_1_n_5\
    );
\shl_i_i_i_i645379_fu_1052[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => trunc_ln127_1_reg_3991(6),
      I1 => trunc_ln127_1_reg_3991(5),
      I2 => \^trunc_ln127_1_reg_3991_reg[0]_0\(0),
      I3 => ap_enable_reg_pp0_iter1,
      O => \shl_i_i_i_i645379_fu_1052[8]_i_2_n_5\
    );
\shl_i_i_i_i645379_fu_1052_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645379_fu_1052[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645379_out\(0),
      R => '0'
    );
\shl_i_i_i_i645381_fu_1056[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645381_fu_1056[8]_i_2_n_5\,
      I2 => \shl_i_i_i_i645381_fu_1056[8]_i_3_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645381_out\(0),
      O => \shl_i_i_i_i645381_fu_1056[8]_i_1_n_5\
    );
\shl_i_i_i_i645381_fu_1056[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => trunc_ln127_1_reg_3991(4),
      I1 => trunc_ln127_1_reg_3991(3),
      I2 => trunc_ln127_1_reg_3991(2),
      I3 => trunc_ln127_1_reg_3991(1),
      O => \shl_i_i_i_i645381_fu_1056[8]_i_2_n_5\
    );
\shl_i_i_i_i645381_fu_1056[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => trunc_ln127_1_reg_3991(6),
      I1 => trunc_ln127_1_reg_3991(5),
      I2 => \^trunc_ln127_1_reg_3991_reg[0]_0\(0),
      I3 => ap_enable_reg_pp0_iter1,
      O => \shl_i_i_i_i645381_fu_1056[8]_i_3_n_5\
    );
\shl_i_i_i_i645381_fu_1056_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645381_fu_1056[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645381_out\(0),
      R => '0'
    );
\shl_i_i_i_i645383_fu_1060[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => O(0),
      I1 => \shl_i_i_i_i645383_fu_1060[8]_i_3_n_5\,
      I2 => \shl_i_i_i_i645383_fu_1060[8]_i_4_n_5\,
      I3 => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645383_out\(0),
      O => \shl_i_i_i_i645383_fu_1060[8]_i_1_n_5\
    );
\shl_i_i_i_i645383_fu_1060[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => trunc_ln127_1_reg_3991(4),
      I1 => trunc_ln127_1_reg_3991(3),
      I2 => trunc_ln127_1_reg_3991(2),
      I3 => trunc_ln127_1_reg_3991(1),
      O => \shl_i_i_i_i645383_fu_1060[8]_i_3_n_5\
    );
\shl_i_i_i_i645383_fu_1060[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => trunc_ln127_1_reg_3991(6),
      I1 => trunc_ln127_1_reg_3991(5),
      I2 => \^trunc_ln127_1_reg_3991_reg[0]_0\(0),
      I3 => ap_enable_reg_pp0_iter1,
      O => \shl_i_i_i_i645383_fu_1060[8]_i_4_n_5\
    );
\shl_i_i_i_i645383_fu_1060_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i645383_fu_1060[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_127_3_fu_5610_shl_i_i_i_i645383_out\(0),
      R => '0'
    );
\trunc_ln127_1_reg_3991_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_i(0),
      Q => \^trunc_ln127_1_reg_3991_reg[0]_0\(0),
      R => '0'
    );
\trunc_ln127_1_reg_3991_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_layer1_activations_address0(0),
      Q => trunc_ln127_1_reg_3991(1),
      R => '0'
    );
\trunc_ln127_1_reg_3991_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_layer1_activations_address0(1),
      Q => trunc_ln127_1_reg_3991(2),
      R => '0'
    );
\trunc_ln127_1_reg_3991_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_layer1_activations_address0(2),
      Q => trunc_ln127_1_reg_3991(3),
      R => '0'
    );
\trunc_ln127_1_reg_3991_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_layer1_activations_address0(3),
      Q => trunc_ln127_1_reg_3991(4),
      R => '0'
    );
\trunc_ln127_1_reg_3991_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_layer1_activations_address0(4),
      Q => trunc_ln127_1_reg_3991(5),
      R => '0'
    );
\trunc_ln127_1_reg_3991_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_layer1_activations_address0(5),
      Q => trunc_ln127_1_reg_3991(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_146_4 is
  port (
    \p_0_in__2\ : out STD_LOGIC;
    layer2_activations_3_ce0 : out STD_LOGIC;
    \p_0_in__1\ : out STD_LOGIC;
    \p_0_in__0\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    add_ln149_1_fu_180_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[12]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    add_ln149_fu_167_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[12]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    add_ln149_2_fu_193_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[12]_1\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    add_ln149_3_fu_206_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[11]\ : out STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[31]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[31]_0\ : in STD_LOGIC;
    \q0_reg[31]_1\ : in STD_LOGIC;
    \q0_reg[31]_2\ : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg : in STD_LOGIC;
    res_3_ce0 : in STD_LOGIC;
    res_3_d0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_0_15_30_30_i_2_0 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \ram_reg_0_15_30_30_i_2__0_0\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \ram_reg_0_15_30_30_i_2__1_0\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \ram_reg_0_15_30_30_i_2__2_0\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_146_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_146_4 is
  signal add_ln146_fu_150_p2 : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0 : STD_LOGIC_VECTOR ( 29 downto 14 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0 : STD_LOGIC_VECTOR ( 29 downto 14 );
  signal \^grp_feedforward_pipeline_vitis_loop_146_4_fu_5880_layer2_activations_3_address1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_ce0 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0 : STD_LOGIC_VECTOR ( 29 downto 14 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0 : STD_LOGIC_VECTOR ( 29 downto 14 );
  signal i_3_fu_440 : STD_LOGIC;
  signal \i_3_fu_44_reg_n_5_[2]\ : STD_LOGIC;
  signal \i_3_fu_44_reg_n_5_[3]\ : STD_LOGIC;
  signal \i_3_fu_44_reg_n_5_[4]\ : STD_LOGIC;
  signal \i_3_fu_44_reg_n_5_[5]\ : STD_LOGIC;
  signal \i_3_fu_44_reg_n_5_[6]\ : STD_LOGIC;
  signal \^layer2_activations_3_ce0\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_2__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_2__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_2__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_2__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_2__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_2__1_n_6\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_2__1_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_2__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_2__2_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_2__2_n_6\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_2__2_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_2__2_n_8\ : STD_LOGIC;
  signal ram_reg_0_15_14_14_i_2_n_5 : STD_LOGIC;
  signal ram_reg_0_15_14_14_i_2_n_6 : STD_LOGIC;
  signal ram_reg_0_15_14_14_i_2_n_7 : STD_LOGIC;
  signal ram_reg_0_15_14_14_i_2_n_8 : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_3__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_3__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_3__2_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_14_14_i_3_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_4__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_4__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_4__2_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_14_14_i_4_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_5__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_5__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_5__2_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_14_14_i_5_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_2__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_2__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_2__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_2__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_2__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_2__1_n_6\ : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_2__1_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_2__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_2__2_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_2__2_n_6\ : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_2__2_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_2__2_n_8\ : STD_LOGIC;
  signal ram_reg_0_15_18_18_i_2_n_5 : STD_LOGIC;
  signal ram_reg_0_15_18_18_i_2_n_6 : STD_LOGIC;
  signal ram_reg_0_15_18_18_i_2_n_7 : STD_LOGIC;
  signal ram_reg_0_15_18_18_i_2_n_8 : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_3__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_3__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_3__2_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_18_18_i_3_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_4__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_4__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_4__2_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_18_18_i_4_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_5__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_5__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_5__2_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_18_18_i_5_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_6__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_6__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_18_18_i_6__2_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_18_18_i_6_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_2__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_2__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_2__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_2__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_2__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_2__1_n_6\ : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_2__1_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_2__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_2__2_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_2__2_n_6\ : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_2__2_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_2__2_n_8\ : STD_LOGIC;
  signal ram_reg_0_15_22_22_i_2_n_5 : STD_LOGIC;
  signal ram_reg_0_15_22_22_i_2_n_6 : STD_LOGIC;
  signal ram_reg_0_15_22_22_i_2_n_7 : STD_LOGIC;
  signal ram_reg_0_15_22_22_i_2_n_8 : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_3__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_3__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_3__2_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_22_22_i_3_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_4__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_4__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_4__2_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_22_22_i_4_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_5__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_5__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_5__2_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_22_22_i_5_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_6__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_6__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_22_22_i_6__2_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_22_22_i_6_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_2__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_2__0_n_6\ : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_2__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_2__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_2__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_2__1_n_6\ : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_2__1_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_2__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_2__2_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_2__2_n_6\ : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_2__2_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_2__2_n_8\ : STD_LOGIC;
  signal ram_reg_0_15_26_26_i_2_n_5 : STD_LOGIC;
  signal ram_reg_0_15_26_26_i_2_n_6 : STD_LOGIC;
  signal ram_reg_0_15_26_26_i_2_n_7 : STD_LOGIC;
  signal ram_reg_0_15_26_26_i_2_n_8 : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_3__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_3__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_3__2_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_26_26_i_3_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_4__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_4__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_4__2_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_26_26_i_4_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_5__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_5__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_5__2_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_26_26_i_5_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_6__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_6__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_26_26_i_6__2_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_26_26_i_6_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_30_30_i_2__0_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_30_30_i_2__1_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_30_30_i_2__2_n_8\ : STD_LOGIC;
  signal ram_reg_0_15_30_30_i_2_n_8 : STD_LOGIC;
  signal \ram_reg_0_15_30_30_i_3__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_30_30_i_3__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_30_30_i_3__2_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_30_30_i_3_n_5 : STD_LOGIC;
  signal \ram_reg_0_15_30_30_i_4__0_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_30_30_i_4__1_n_5\ : STD_LOGIC;
  signal \ram_reg_0_15_30_30_i_4__2_n_5\ : STD_LOGIC;
  signal ram_reg_0_15_30_30_i_4_n_5 : STD_LOGIC;
  signal NLW_ram_reg_0_15_30_30_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_15_30_30_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ram_reg_0_15_30_30_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ram_reg_0_15_30_30_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ram_reg_0_15_30_30_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ram_reg_0_15_30_30_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ram_reg_0_15_30_30_i_2__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ram_reg_0_15_30_30_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ram_reg_0_15_14_14_i_2 : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_15_14_14_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_15_14_14_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_15_14_14_i_2__2\ : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_0_15_18_18_i_2 : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_15_18_18_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_15_18_18_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_15_18_18_i_2__2\ : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_0_15_22_22_i_2 : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_15_22_22_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_15_22_22_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_15_22_22_i_2__2\ : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_0_15_26_26_i_2 : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_15_26_26_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_15_26_26_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_15_26_26_i_2__2\ : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_0_15_30_30_i_2 : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_15_30_30_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_15_30_30_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_15_30_30_i_2__2\ : label is 35;
begin
  grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3 downto 0) <= \^grp_feedforward_pipeline_vitis_loop_146_4_fu_5880_layer2_activations_3_address1\(3 downto 0);
  layer2_activations_3_ce0 <= \^layer2_activations_3_ce0\;
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_9,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_ce0,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_11
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(2 downto 1),
      add_ln146_fu_150_p2(4 downto 0) => add_ln146_fu_150_p2(6 downto 2),
      \ap_CS_fsm_reg[11]\ => \ap_CS_fsm_reg[11]\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => \i_3_fu_44_reg_n_5_[6]\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => flow_control_loop_pipe_sequential_init_U_n_9,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3 downto 0) => \^grp_feedforward_pipeline_vitis_loop_146_4_fu_5880_layer2_activations_3_address1\(3 downto 0),
      i_3_fu_440 => i_3_fu_440,
      \layer2_activations_1_addr_reg_229_reg[0]\ => \i_3_fu_44_reg_n_5_[2]\,
      \layer2_activations_1_addr_reg_229_reg[1]\ => \i_3_fu_44_reg_n_5_[3]\,
      \layer2_activations_1_addr_reg_229_reg[2]\ => \i_3_fu_44_reg_n_5_[4]\,
      \layer2_activations_1_addr_reg_229_reg[3]\ => \i_3_fu_44_reg_n_5_[5]\
    );
\i_3_fu_44_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_3_fu_440,
      D => add_ln146_fu_150_p2(2),
      Q => \i_3_fu_44_reg_n_5_[2]\,
      R => '0'
    );
\i_3_fu_44_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_3_fu_440,
      D => add_ln146_fu_150_p2(3),
      Q => \i_3_fu_44_reg_n_5_[3]\,
      R => '0'
    );
\i_3_fu_44_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_3_fu_440,
      D => add_ln146_fu_150_p2(4),
      Q => \i_3_fu_44_reg_n_5_[4]\,
      R => '0'
    );
\i_3_fu_44_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_3_fu_440,
      D => add_ln146_fu_150_p2(5),
      Q => \i_3_fu_44_reg_n_5_[5]\,
      R => '0'
    );
\i_3_fu_44_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_3_fu_440,
      D => add_ln146_fu_150_p2(6),
      Q => \i_3_fu_44_reg_n_5_[6]\,
      R => '0'
    );
\layer2_activations_1_addr_reg_229_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_feedforward_pipeline_vitis_loop_146_4_fu_5880_layer2_activations_3_address1\(0),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address0(0),
      R => '0'
    );
\layer2_activations_1_addr_reg_229_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_feedforward_pipeline_vitis_loop_146_4_fu_5880_layer2_activations_3_address1\(1),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address0(1),
      R => '0'
    );
\layer2_activations_1_addr_reg_229_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_feedforward_pipeline_vitis_loop_146_4_fu_5880_layer2_activations_3_address1\(2),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address0(2),
      R => '0'
    );
\layer2_activations_1_addr_reg_229_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_feedforward_pipeline_vitis_loop_146_4_fu_5880_layer2_activations_3_address1\(3),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address0(3),
      R => '0'
    );
\q0[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg,
      I1 => Q(3),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_ce0,
      I3 => Q(2),
      I4 => Q(0),
      I5 => res_3_ce0,
      O => \^layer2_activations_3_ce0\
    );
ram_reg_0_15_14_14_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0(14),
      I1 => res_3_d0(0),
      I2 => Q(2),
      O => d0(0)
    );
\ram_reg_0_15_14_14_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0(14),
      I1 => res_3_d0(0),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[12]\(0)
    );
\ram_reg_0_15_14_14_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0(14),
      I1 => res_3_d0(0),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[12]_0\(0)
    );
\ram_reg_0_15_14_14_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0(14),
      I1 => res_3_d0(0),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[12]_1\(0)
    );
ram_reg_0_15_14_14_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_15_14_14_i_2_n_5,
      CO(2) => ram_reg_0_15_14_14_i_2_n_6,
      CO(1) => ram_reg_0_15_14_14_i_2_n_7,
      CO(0) => ram_reg_0_15_14_14_i_2_n_8,
      CYINIT => '0',
      DI(3 downto 1) => ram_reg_0_15_30_30_i_2_0(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0(17 downto 14),
      S(3) => ram_reg_0_15_14_14_i_3_n_5,
      S(2) => ram_reg_0_15_14_14_i_4_n_5,
      S(1) => ram_reg_0_15_14_14_i_5_n_5,
      S(0) => ram_reg_0_15_30_30_i_2_0(0)
    );
\ram_reg_0_15_14_14_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_15_14_14_i_2__0_n_5\,
      CO(2) => \ram_reg_0_15_14_14_i_2__0_n_6\,
      CO(1) => \ram_reg_0_15_14_14_i_2__0_n_7\,
      CO(0) => \ram_reg_0_15_14_14_i_2__0_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => \ram_reg_0_15_30_30_i_2__0_0\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0(17 downto 14),
      S(3) => \ram_reg_0_15_14_14_i_3__0_n_5\,
      S(2) => \ram_reg_0_15_14_14_i_4__0_n_5\,
      S(1) => \ram_reg_0_15_14_14_i_5__0_n_5\,
      S(0) => \ram_reg_0_15_30_30_i_2__0_0\(0)
    );
\ram_reg_0_15_14_14_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_15_14_14_i_2__1_n_5\,
      CO(2) => \ram_reg_0_15_14_14_i_2__1_n_6\,
      CO(1) => \ram_reg_0_15_14_14_i_2__1_n_7\,
      CO(0) => \ram_reg_0_15_14_14_i_2__1_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => \ram_reg_0_15_30_30_i_2__1_0\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0(17 downto 14),
      S(3) => \ram_reg_0_15_14_14_i_3__1_n_5\,
      S(2) => \ram_reg_0_15_14_14_i_4__1_n_5\,
      S(1) => \ram_reg_0_15_14_14_i_5__1_n_5\,
      S(0) => \ram_reg_0_15_30_30_i_2__1_0\(0)
    );
\ram_reg_0_15_14_14_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_15_14_14_i_2__2_n_5\,
      CO(2) => \ram_reg_0_15_14_14_i_2__2_n_6\,
      CO(1) => \ram_reg_0_15_14_14_i_2__2_n_7\,
      CO(0) => \ram_reg_0_15_14_14_i_2__2_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => \ram_reg_0_15_30_30_i_2__2_0\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0(17 downto 14),
      S(3) => \ram_reg_0_15_14_14_i_3__2_n_5\,
      S(2) => \ram_reg_0_15_14_14_i_4__2_n_5\,
      S(1) => \ram_reg_0_15_14_14_i_5__2_n_5\,
      S(0) => \ram_reg_0_15_30_30_i_2__2_0\(0)
    );
ram_reg_0_15_14_14_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_30_30_i_2_0(3),
      O => ram_reg_0_15_14_14_i_3_n_5
    );
\ram_reg_0_15_14_14_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__0_0\(3),
      O => \ram_reg_0_15_14_14_i_3__0_n_5\
    );
\ram_reg_0_15_14_14_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__1_0\(3),
      O => \ram_reg_0_15_14_14_i_3__1_n_5\
    );
\ram_reg_0_15_14_14_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__2_0\(3),
      O => \ram_reg_0_15_14_14_i_3__2_n_5\
    );
ram_reg_0_15_14_14_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_30_30_i_2_0(2),
      O => ram_reg_0_15_14_14_i_4_n_5
    );
\ram_reg_0_15_14_14_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__0_0\(2),
      O => \ram_reg_0_15_14_14_i_4__0_n_5\
    );
\ram_reg_0_15_14_14_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__1_0\(2),
      O => \ram_reg_0_15_14_14_i_4__1_n_5\
    );
\ram_reg_0_15_14_14_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__2_0\(2),
      O => \ram_reg_0_15_14_14_i_4__2_n_5\
    );
ram_reg_0_15_14_14_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_30_30_i_2_0(1),
      O => ram_reg_0_15_14_14_i_5_n_5
    );
\ram_reg_0_15_14_14_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__0_0\(1),
      O => \ram_reg_0_15_14_14_i_5__0_n_5\
    );
\ram_reg_0_15_14_14_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__1_0\(1),
      O => \ram_reg_0_15_14_14_i_5__1_n_5\
    );
\ram_reg_0_15_14_14_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__2_0\(1),
      O => \ram_reg_0_15_14_14_i_5__2_n_5\
    );
ram_reg_0_15_15_15_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0(15),
      I1 => res_3_d0(1),
      I2 => Q(2),
      O => d0(1)
    );
\ram_reg_0_15_15_15_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0(15),
      I1 => res_3_d0(1),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[12]\(1)
    );
\ram_reg_0_15_15_15_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0(15),
      I1 => res_3_d0(1),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[12]_0\(1)
    );
\ram_reg_0_15_15_15_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0(15),
      I1 => res_3_d0(1),
      I2 => Q(2),
      O => \ap_CS_fsm_reg[12]_1\(1)
    );
\ram_reg_0_15_16_16_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0(16),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]\(2)
    );
\ram_reg_0_15_16_16_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0(16),
      I1 => Q(2),
      O => d0(2)
    );
\ram_reg_0_15_16_16_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0(16),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_0\(2)
    );
\ram_reg_0_15_16_16_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0(16),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_1\(2)
    );
\ram_reg_0_15_17_17_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0(17),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]\(3)
    );
\ram_reg_0_15_17_17_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0(17),
      I1 => Q(2),
      O => d0(3)
    );
\ram_reg_0_15_17_17_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0(17),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_0\(3)
    );
\ram_reg_0_15_17_17_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0(17),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_1\(3)
    );
\ram_reg_0_15_18_18_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0(18),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]\(4)
    );
\ram_reg_0_15_18_18_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0(18),
      I1 => Q(2),
      O => d0(4)
    );
\ram_reg_0_15_18_18_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0(18),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_0\(4)
    );
\ram_reg_0_15_18_18_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0(18),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_1\(4)
    );
ram_reg_0_15_18_18_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_15_14_14_i_2_n_5,
      CO(3) => ram_reg_0_15_18_18_i_2_n_5,
      CO(2) => ram_reg_0_15_18_18_i_2_n_6,
      CO(1) => ram_reg_0_15_18_18_i_2_n_7,
      CO(0) => ram_reg_0_15_18_18_i_2_n_8,
      CYINIT => '0',
      DI(3 downto 0) => ram_reg_0_15_30_30_i_2_0(7 downto 4),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0(21 downto 18),
      S(3) => ram_reg_0_15_18_18_i_3_n_5,
      S(2) => ram_reg_0_15_18_18_i_4_n_5,
      S(1) => ram_reg_0_15_18_18_i_5_n_5,
      S(0) => ram_reg_0_15_18_18_i_6_n_5
    );
\ram_reg_0_15_18_18_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_14_14_i_2__0_n_5\,
      CO(3) => \ram_reg_0_15_18_18_i_2__0_n_5\,
      CO(2) => \ram_reg_0_15_18_18_i_2__0_n_6\,
      CO(1) => \ram_reg_0_15_18_18_i_2__0_n_7\,
      CO(0) => \ram_reg_0_15_18_18_i_2__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_0_15_30_30_i_2__0_0\(7 downto 4),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0(21 downto 18),
      S(3) => \ram_reg_0_15_18_18_i_3__0_n_5\,
      S(2) => \ram_reg_0_15_18_18_i_4__0_n_5\,
      S(1) => \ram_reg_0_15_18_18_i_5__0_n_5\,
      S(0) => \ram_reg_0_15_18_18_i_6__0_n_5\
    );
\ram_reg_0_15_18_18_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_14_14_i_2__1_n_5\,
      CO(3) => \ram_reg_0_15_18_18_i_2__1_n_5\,
      CO(2) => \ram_reg_0_15_18_18_i_2__1_n_6\,
      CO(1) => \ram_reg_0_15_18_18_i_2__1_n_7\,
      CO(0) => \ram_reg_0_15_18_18_i_2__1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_0_15_30_30_i_2__1_0\(7 downto 4),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0(21 downto 18),
      S(3) => \ram_reg_0_15_18_18_i_3__1_n_5\,
      S(2) => \ram_reg_0_15_18_18_i_4__1_n_5\,
      S(1) => \ram_reg_0_15_18_18_i_5__1_n_5\,
      S(0) => \ram_reg_0_15_18_18_i_6__1_n_5\
    );
\ram_reg_0_15_18_18_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_14_14_i_2__2_n_5\,
      CO(3) => \ram_reg_0_15_18_18_i_2__2_n_5\,
      CO(2) => \ram_reg_0_15_18_18_i_2__2_n_6\,
      CO(1) => \ram_reg_0_15_18_18_i_2__2_n_7\,
      CO(0) => \ram_reg_0_15_18_18_i_2__2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_0_15_30_30_i_2__2_0\(7 downto 4),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0(21 downto 18),
      S(3) => \ram_reg_0_15_18_18_i_3__2_n_5\,
      S(2) => \ram_reg_0_15_18_18_i_4__2_n_5\,
      S(1) => \ram_reg_0_15_18_18_i_5__2_n_5\,
      S(0) => \ram_reg_0_15_18_18_i_6__2_n_5\
    );
ram_reg_0_15_18_18_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_30_30_i_2_0(7),
      O => ram_reg_0_15_18_18_i_3_n_5
    );
\ram_reg_0_15_18_18_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__0_0\(7),
      O => \ram_reg_0_15_18_18_i_3__0_n_5\
    );
\ram_reg_0_15_18_18_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__1_0\(7),
      O => \ram_reg_0_15_18_18_i_3__1_n_5\
    );
\ram_reg_0_15_18_18_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__2_0\(7),
      O => \ram_reg_0_15_18_18_i_3__2_n_5\
    );
ram_reg_0_15_18_18_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_30_30_i_2_0(6),
      O => ram_reg_0_15_18_18_i_4_n_5
    );
\ram_reg_0_15_18_18_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__0_0\(6),
      O => \ram_reg_0_15_18_18_i_4__0_n_5\
    );
\ram_reg_0_15_18_18_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__1_0\(6),
      O => \ram_reg_0_15_18_18_i_4__1_n_5\
    );
\ram_reg_0_15_18_18_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__2_0\(6),
      O => \ram_reg_0_15_18_18_i_4__2_n_5\
    );
ram_reg_0_15_18_18_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_30_30_i_2_0(5),
      O => ram_reg_0_15_18_18_i_5_n_5
    );
\ram_reg_0_15_18_18_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__0_0\(5),
      O => \ram_reg_0_15_18_18_i_5__0_n_5\
    );
\ram_reg_0_15_18_18_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__1_0\(5),
      O => \ram_reg_0_15_18_18_i_5__1_n_5\
    );
\ram_reg_0_15_18_18_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__2_0\(5),
      O => \ram_reg_0_15_18_18_i_5__2_n_5\
    );
ram_reg_0_15_18_18_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_30_30_i_2_0(4),
      O => ram_reg_0_15_18_18_i_6_n_5
    );
\ram_reg_0_15_18_18_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__0_0\(4),
      O => \ram_reg_0_15_18_18_i_6__0_n_5\
    );
\ram_reg_0_15_18_18_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__1_0\(4),
      O => \ram_reg_0_15_18_18_i_6__1_n_5\
    );
\ram_reg_0_15_18_18_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__2_0\(4),
      O => \ram_reg_0_15_18_18_i_6__2_n_5\
    );
\ram_reg_0_15_19_19_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0(19),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]\(5)
    );
\ram_reg_0_15_19_19_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0(19),
      I1 => Q(2),
      O => d0(5)
    );
\ram_reg_0_15_19_19_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0(19),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_0\(5)
    );
\ram_reg_0_15_19_19_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0(19),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_1\(5)
    );
\ram_reg_0_15_20_20_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0(20),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]\(6)
    );
\ram_reg_0_15_20_20_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0(20),
      I1 => Q(2),
      O => d0(6)
    );
\ram_reg_0_15_20_20_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0(20),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_0\(6)
    );
\ram_reg_0_15_20_20_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0(20),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_1\(6)
    );
\ram_reg_0_15_21_21_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0(21),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]\(7)
    );
\ram_reg_0_15_21_21_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0(21),
      I1 => Q(2),
      O => d0(7)
    );
\ram_reg_0_15_21_21_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0(21),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_0\(7)
    );
\ram_reg_0_15_21_21_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0(21),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_1\(7)
    );
\ram_reg_0_15_22_22_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0(22),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]\(8)
    );
\ram_reg_0_15_22_22_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0(22),
      I1 => Q(2),
      O => d0(8)
    );
\ram_reg_0_15_22_22_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0(22),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_0\(8)
    );
\ram_reg_0_15_22_22_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0(22),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_1\(8)
    );
ram_reg_0_15_22_22_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_15_18_18_i_2_n_5,
      CO(3) => ram_reg_0_15_22_22_i_2_n_5,
      CO(2) => ram_reg_0_15_22_22_i_2_n_6,
      CO(1) => ram_reg_0_15_22_22_i_2_n_7,
      CO(0) => ram_reg_0_15_22_22_i_2_n_8,
      CYINIT => '0',
      DI(3 downto 0) => ram_reg_0_15_30_30_i_2_0(11 downto 8),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0(25 downto 22),
      S(3) => ram_reg_0_15_22_22_i_3_n_5,
      S(2) => ram_reg_0_15_22_22_i_4_n_5,
      S(1) => ram_reg_0_15_22_22_i_5_n_5,
      S(0) => ram_reg_0_15_22_22_i_6_n_5
    );
\ram_reg_0_15_22_22_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_18_18_i_2__0_n_5\,
      CO(3) => \ram_reg_0_15_22_22_i_2__0_n_5\,
      CO(2) => \ram_reg_0_15_22_22_i_2__0_n_6\,
      CO(1) => \ram_reg_0_15_22_22_i_2__0_n_7\,
      CO(0) => \ram_reg_0_15_22_22_i_2__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_0_15_30_30_i_2__0_0\(11 downto 8),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0(25 downto 22),
      S(3) => \ram_reg_0_15_22_22_i_3__0_n_5\,
      S(2) => \ram_reg_0_15_22_22_i_4__0_n_5\,
      S(1) => \ram_reg_0_15_22_22_i_5__0_n_5\,
      S(0) => \ram_reg_0_15_22_22_i_6__0_n_5\
    );
\ram_reg_0_15_22_22_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_18_18_i_2__1_n_5\,
      CO(3) => \ram_reg_0_15_22_22_i_2__1_n_5\,
      CO(2) => \ram_reg_0_15_22_22_i_2__1_n_6\,
      CO(1) => \ram_reg_0_15_22_22_i_2__1_n_7\,
      CO(0) => \ram_reg_0_15_22_22_i_2__1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_0_15_30_30_i_2__1_0\(11 downto 8),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0(25 downto 22),
      S(3) => \ram_reg_0_15_22_22_i_3__1_n_5\,
      S(2) => \ram_reg_0_15_22_22_i_4__1_n_5\,
      S(1) => \ram_reg_0_15_22_22_i_5__1_n_5\,
      S(0) => \ram_reg_0_15_22_22_i_6__1_n_5\
    );
\ram_reg_0_15_22_22_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_18_18_i_2__2_n_5\,
      CO(3) => \ram_reg_0_15_22_22_i_2__2_n_5\,
      CO(2) => \ram_reg_0_15_22_22_i_2__2_n_6\,
      CO(1) => \ram_reg_0_15_22_22_i_2__2_n_7\,
      CO(0) => \ram_reg_0_15_22_22_i_2__2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_0_15_30_30_i_2__2_0\(11 downto 8),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0(25 downto 22),
      S(3) => \ram_reg_0_15_22_22_i_3__2_n_5\,
      S(2) => \ram_reg_0_15_22_22_i_4__2_n_5\,
      S(1) => \ram_reg_0_15_22_22_i_5__2_n_5\,
      S(0) => \ram_reg_0_15_22_22_i_6__2_n_5\
    );
ram_reg_0_15_22_22_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_30_30_i_2_0(11),
      O => ram_reg_0_15_22_22_i_3_n_5
    );
\ram_reg_0_15_22_22_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__0_0\(11),
      O => \ram_reg_0_15_22_22_i_3__0_n_5\
    );
\ram_reg_0_15_22_22_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__1_0\(11),
      O => \ram_reg_0_15_22_22_i_3__1_n_5\
    );
\ram_reg_0_15_22_22_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__2_0\(11),
      O => \ram_reg_0_15_22_22_i_3__2_n_5\
    );
ram_reg_0_15_22_22_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_30_30_i_2_0(10),
      O => ram_reg_0_15_22_22_i_4_n_5
    );
\ram_reg_0_15_22_22_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__0_0\(10),
      O => \ram_reg_0_15_22_22_i_4__0_n_5\
    );
\ram_reg_0_15_22_22_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__1_0\(10),
      O => \ram_reg_0_15_22_22_i_4__1_n_5\
    );
\ram_reg_0_15_22_22_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__2_0\(10),
      O => \ram_reg_0_15_22_22_i_4__2_n_5\
    );
ram_reg_0_15_22_22_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_30_30_i_2_0(9),
      O => ram_reg_0_15_22_22_i_5_n_5
    );
\ram_reg_0_15_22_22_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__0_0\(9),
      O => \ram_reg_0_15_22_22_i_5__0_n_5\
    );
\ram_reg_0_15_22_22_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__1_0\(9),
      O => \ram_reg_0_15_22_22_i_5__1_n_5\
    );
\ram_reg_0_15_22_22_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__2_0\(9),
      O => \ram_reg_0_15_22_22_i_5__2_n_5\
    );
ram_reg_0_15_22_22_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_30_30_i_2_0(8),
      O => ram_reg_0_15_22_22_i_6_n_5
    );
\ram_reg_0_15_22_22_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__0_0\(8),
      O => \ram_reg_0_15_22_22_i_6__0_n_5\
    );
\ram_reg_0_15_22_22_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__1_0\(8),
      O => \ram_reg_0_15_22_22_i_6__1_n_5\
    );
\ram_reg_0_15_22_22_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__2_0\(8),
      O => \ram_reg_0_15_22_22_i_6__2_n_5\
    );
\ram_reg_0_15_23_23_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0(23),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]\(9)
    );
\ram_reg_0_15_23_23_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0(23),
      I1 => Q(2),
      O => d0(9)
    );
\ram_reg_0_15_23_23_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0(23),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_0\(9)
    );
\ram_reg_0_15_23_23_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0(23),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_1\(9)
    );
\ram_reg_0_15_24_24_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0(24),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]\(10)
    );
\ram_reg_0_15_24_24_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0(24),
      I1 => Q(2),
      O => d0(10)
    );
\ram_reg_0_15_24_24_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0(24),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_0\(10)
    );
\ram_reg_0_15_24_24_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0(24),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_1\(10)
    );
\ram_reg_0_15_25_25_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0(25),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]\(11)
    );
\ram_reg_0_15_25_25_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0(25),
      I1 => Q(2),
      O => d0(11)
    );
\ram_reg_0_15_25_25_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0(25),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_0\(11)
    );
\ram_reg_0_15_25_25_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0(25),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_1\(11)
    );
\ram_reg_0_15_26_26_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0(26),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]\(12)
    );
\ram_reg_0_15_26_26_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0(26),
      I1 => Q(2),
      O => d0(12)
    );
\ram_reg_0_15_26_26_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0(26),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_0\(12)
    );
\ram_reg_0_15_26_26_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0(26),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_1\(12)
    );
ram_reg_0_15_26_26_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_15_22_22_i_2_n_5,
      CO(3) => ram_reg_0_15_26_26_i_2_n_5,
      CO(2) => ram_reg_0_15_26_26_i_2_n_6,
      CO(1) => ram_reg_0_15_26_26_i_2_n_7,
      CO(0) => ram_reg_0_15_26_26_i_2_n_8,
      CYINIT => '0',
      DI(3 downto 0) => ram_reg_0_15_30_30_i_2_0(15 downto 12),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0(29 downto 26),
      S(3) => ram_reg_0_15_26_26_i_3_n_5,
      S(2) => ram_reg_0_15_26_26_i_4_n_5,
      S(1) => ram_reg_0_15_26_26_i_5_n_5,
      S(0) => ram_reg_0_15_26_26_i_6_n_5
    );
\ram_reg_0_15_26_26_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_22_22_i_2__0_n_5\,
      CO(3) => \ram_reg_0_15_26_26_i_2__0_n_5\,
      CO(2) => \ram_reg_0_15_26_26_i_2__0_n_6\,
      CO(1) => \ram_reg_0_15_26_26_i_2__0_n_7\,
      CO(0) => \ram_reg_0_15_26_26_i_2__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_0_15_30_30_i_2__0_0\(15 downto 12),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0(29 downto 26),
      S(3) => \ram_reg_0_15_26_26_i_3__0_n_5\,
      S(2) => \ram_reg_0_15_26_26_i_4__0_n_5\,
      S(1) => \ram_reg_0_15_26_26_i_5__0_n_5\,
      S(0) => \ram_reg_0_15_26_26_i_6__0_n_5\
    );
\ram_reg_0_15_26_26_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_22_22_i_2__1_n_5\,
      CO(3) => \ram_reg_0_15_26_26_i_2__1_n_5\,
      CO(2) => \ram_reg_0_15_26_26_i_2__1_n_6\,
      CO(1) => \ram_reg_0_15_26_26_i_2__1_n_7\,
      CO(0) => \ram_reg_0_15_26_26_i_2__1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_0_15_30_30_i_2__1_0\(15 downto 12),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0(29 downto 26),
      S(3) => \ram_reg_0_15_26_26_i_3__1_n_5\,
      S(2) => \ram_reg_0_15_26_26_i_4__1_n_5\,
      S(1) => \ram_reg_0_15_26_26_i_5__1_n_5\,
      S(0) => \ram_reg_0_15_26_26_i_6__1_n_5\
    );
\ram_reg_0_15_26_26_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_22_22_i_2__2_n_5\,
      CO(3) => \ram_reg_0_15_26_26_i_2__2_n_5\,
      CO(2) => \ram_reg_0_15_26_26_i_2__2_n_6\,
      CO(1) => \ram_reg_0_15_26_26_i_2__2_n_7\,
      CO(0) => \ram_reg_0_15_26_26_i_2__2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_0_15_30_30_i_2__2_0\(15 downto 12),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0(29 downto 26),
      S(3) => \ram_reg_0_15_26_26_i_3__2_n_5\,
      S(2) => \ram_reg_0_15_26_26_i_4__2_n_5\,
      S(1) => \ram_reg_0_15_26_26_i_5__2_n_5\,
      S(0) => \ram_reg_0_15_26_26_i_6__2_n_5\
    );
ram_reg_0_15_26_26_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_30_30_i_2_0(15),
      O => ram_reg_0_15_26_26_i_3_n_5
    );
\ram_reg_0_15_26_26_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__0_0\(15),
      O => \ram_reg_0_15_26_26_i_3__0_n_5\
    );
\ram_reg_0_15_26_26_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__1_0\(15),
      O => \ram_reg_0_15_26_26_i_3__1_n_5\
    );
\ram_reg_0_15_26_26_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__2_0\(15),
      O => \ram_reg_0_15_26_26_i_3__2_n_5\
    );
ram_reg_0_15_26_26_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_30_30_i_2_0(14),
      O => ram_reg_0_15_26_26_i_4_n_5
    );
\ram_reg_0_15_26_26_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__0_0\(14),
      O => \ram_reg_0_15_26_26_i_4__0_n_5\
    );
\ram_reg_0_15_26_26_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__1_0\(14),
      O => \ram_reg_0_15_26_26_i_4__1_n_5\
    );
\ram_reg_0_15_26_26_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__2_0\(14),
      O => \ram_reg_0_15_26_26_i_4__2_n_5\
    );
ram_reg_0_15_26_26_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_30_30_i_2_0(13),
      O => ram_reg_0_15_26_26_i_5_n_5
    );
\ram_reg_0_15_26_26_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__0_0\(13),
      O => \ram_reg_0_15_26_26_i_5__0_n_5\
    );
\ram_reg_0_15_26_26_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__1_0\(13),
      O => \ram_reg_0_15_26_26_i_5__1_n_5\
    );
\ram_reg_0_15_26_26_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__2_0\(13),
      O => \ram_reg_0_15_26_26_i_5__2_n_5\
    );
ram_reg_0_15_26_26_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_30_30_i_2_0(12),
      O => ram_reg_0_15_26_26_i_6_n_5
    );
\ram_reg_0_15_26_26_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__0_0\(12),
      O => \ram_reg_0_15_26_26_i_6__0_n_5\
    );
\ram_reg_0_15_26_26_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__1_0\(12),
      O => \ram_reg_0_15_26_26_i_6__1_n_5\
    );
\ram_reg_0_15_26_26_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__2_0\(12),
      O => \ram_reg_0_15_26_26_i_6__2_n_5\
    );
\ram_reg_0_15_27_27_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0(27),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]\(13)
    );
\ram_reg_0_15_27_27_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0(27),
      I1 => Q(2),
      O => d0(13)
    );
\ram_reg_0_15_27_27_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0(27),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_0\(13)
    );
\ram_reg_0_15_27_27_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0(27),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_1\(13)
    );
\ram_reg_0_15_28_28_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0(28),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]\(14)
    );
\ram_reg_0_15_28_28_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0(28),
      I1 => Q(2),
      O => d0(14)
    );
\ram_reg_0_15_28_28_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0(28),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_0\(14)
    );
\ram_reg_0_15_28_28_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0(28),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_1\(14)
    );
\ram_reg_0_15_29_29_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0(29),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]\(15)
    );
\ram_reg_0_15_29_29_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0(29),
      I1 => Q(2),
      O => d0(15)
    );
\ram_reg_0_15_29_29_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0(29),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_0\(15)
    );
\ram_reg_0_15_29_29_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0(29),
      I1 => Q(2),
      O => \ap_CS_fsm_reg[12]_1\(15)
    );
ram_reg_0_15_30_30_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_15_26_26_i_2_n_5,
      CO(3 downto 1) => NLW_ram_reg_0_15_30_30_i_2_CO_UNCONNECTED(3 downto 1),
      CO(0) => ram_reg_0_15_30_30_i_2_n_8,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => ram_reg_0_15_30_30_i_2_0(16),
      O(3 downto 2) => NLW_ram_reg_0_15_30_30_i_2_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => add_ln149_3_fu_206_p2(1 downto 0),
      S(3 downto 2) => B"00",
      S(1) => ram_reg_0_15_30_30_i_3_n_5,
      S(0) => ram_reg_0_15_30_30_i_4_n_5
    );
\ram_reg_0_15_30_30_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_26_26_i_2__0_n_5\,
      CO(3 downto 1) => \NLW_ram_reg_0_15_30_30_i_2__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \ram_reg_0_15_30_30_i_2__0_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \ram_reg_0_15_30_30_i_2__0_0\(16),
      O(3 downto 2) => \NLW_ram_reg_0_15_30_30_i_2__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln149_2_fu_193_p2(1 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \ram_reg_0_15_30_30_i_3__0_n_5\,
      S(0) => \ram_reg_0_15_30_30_i_4__0_n_5\
    );
\ram_reg_0_15_30_30_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_26_26_i_2__1_n_5\,
      CO(3 downto 1) => \NLW_ram_reg_0_15_30_30_i_2__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \ram_reg_0_15_30_30_i_2__1_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \ram_reg_0_15_30_30_i_2__1_0\(16),
      O(3 downto 2) => \NLW_ram_reg_0_15_30_30_i_2__1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln149_1_fu_180_p2(1 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \ram_reg_0_15_30_30_i_3__1_n_5\,
      S(0) => \ram_reg_0_15_30_30_i_4__1_n_5\
    );
\ram_reg_0_15_30_30_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_26_26_i_2__2_n_5\,
      CO(3 downto 1) => \NLW_ram_reg_0_15_30_30_i_2__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \ram_reg_0_15_30_30_i_2__2_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \ram_reg_0_15_30_30_i_2__2_0\(16),
      O(3 downto 2) => \NLW_ram_reg_0_15_30_30_i_2__2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln149_fu_167_p2(1 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \ram_reg_0_15_30_30_i_3__2_n_5\,
      S(0) => \ram_reg_0_15_30_30_i_4__2_n_5\
    );
ram_reg_0_15_30_30_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_30_30_i_2_0(17),
      O => ram_reg_0_15_30_30_i_3_n_5
    );
\ram_reg_0_15_30_30_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__0_0\(17),
      O => \ram_reg_0_15_30_30_i_3__0_n_5\
    );
\ram_reg_0_15_30_30_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__1_0\(17),
      O => \ram_reg_0_15_30_30_i_3__1_n_5\
    );
\ram_reg_0_15_30_30_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__2_0\(17),
      O => \ram_reg_0_15_30_30_i_3__2_n_5\
    );
ram_reg_0_15_30_30_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_30_30_i_2_0(16),
      O => ram_reg_0_15_30_30_i_4_n_5
    );
\ram_reg_0_15_30_30_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__0_0\(16),
      O => \ram_reg_0_15_30_30_i_4__0_n_5\
    );
\ram_reg_0_15_30_30_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__1_0\(16),
      O => \ram_reg_0_15_30_30_i_4__1_n_5\
    );
\ram_reg_0_15_30_30_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_30_30_i_2__2_0\(16),
      O => \ram_reg_0_15_30_30_i_4__2_n_5\
    );
ram_reg_0_15_8_8_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \q0_reg[31]\,
      I1 => Q(2),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_ce0,
      I3 => \^layer2_activations_3_ce0\,
      O => \p_0_in__2\
    );
\ram_reg_0_15_8_8_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \q0_reg[31]_0\,
      I1 => Q(2),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_ce0,
      I3 => \^layer2_activations_3_ce0\,
      O => \p_0_in__1\
    );
\ram_reg_0_15_8_8_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \q0_reg[31]_1\,
      I1 => Q(2),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_ce0,
      I3 => \^layer2_activations_3_ce0\,
      O => \p_0_in__0\
    );
\ram_reg_0_15_8_8_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \q0_reg[31]_2\,
      I1 => Q(2),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_ce0,
      I3 => \^layer2_activations_3_ce0\,
      O => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_153_5 is
  port (
    layer2_activations_3_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[14]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[13]\ : out STD_LOGIC;
    \shl_i_i_i_i653101_fu_514_reg[8]_0\ : out STD_LOGIC;
    \shl_i_i_i_i65353_fu_418_reg[8]_0\ : out STD_LOGIC;
    \shl_i_i_i_i65349_fu_410_reg[8]_0\ : out STD_LOGIC;
    \shl_i_i_i_i65347_fu_406_reg[8]_0\ : out STD_LOGIC;
    \shl_i_i_i_i653119_fu_550_reg[8]_0\ : out STD_LOGIC;
    \shl_i_i_i_i65311_fu_334_reg[8]_0\ : out STD_LOGIC;
    \shl_i_i_i_i653115_fu_542_reg[8]_0\ : out STD_LOGIC;
    add_ln64_35_fu_1453_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln64_42_fu_1505_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln64_38_fu_1479_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln64_50_fu_1557_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln64_57_fu_1609_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln64_53_fu_1583_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln64_45_fu_1531_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln64_60_fu_1635_p2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6537_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65315_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65319_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65321_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65323_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65325_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65327_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65329_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65333_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65337_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65339_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65341_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65343_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65345_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65351_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65359_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65361_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65371_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65375_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65377_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65379_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65383_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65389_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65391_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65393_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65397_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653105_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653107_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653117_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653121_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653123_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653125_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \icmp_ln41_reg_2157[0]_i_7_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \icmp_ln41_reg_2157[0]_i_7_1\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \icmp_ln41_reg_2157[0]_i_7_2\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \icmp_ln41_reg_2157[0]_i_7_3\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_153_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_153_5 is
  signal add_ln153_fu_1084_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_predicate_pred1003_state3 : STD_LOGIC;
  signal ap_predicate_pred1003_state3_i_1_n_5 : STD_LOGIC;
  signal ap_predicate_pred1012_state3 : STD_LOGIC;
  signal ap_predicate_pred1012_state3_i_1_n_5 : STD_LOGIC;
  signal ap_predicate_pred1012_state3_i_2_n_5 : STD_LOGIC;
  signal ap_predicate_pred439_state3 : STD_LOGIC;
  signal ap_predicate_pred439_state3_i_1_n_5 : STD_LOGIC;
  signal ap_predicate_pred454_state3 : STD_LOGIC;
  signal ap_predicate_pred463_state3 : STD_LOGIC;
  signal ap_predicate_pred463_state3_i_1_n_5 : STD_LOGIC;
  signal ap_predicate_pred472_state3 : STD_LOGIC;
  signal ap_predicate_pred481_state3 : STD_LOGIC;
  signal ap_predicate_pred481_state3_i_1_n_5 : STD_LOGIC;
  signal ap_predicate_pred490_state3 : STD_LOGIC;
  signal ap_predicate_pred499_state3 : STD_LOGIC;
  signal ap_predicate_pred499_state3_i_1_n_5 : STD_LOGIC;
  signal ap_predicate_pred508_state3 : STD_LOGIC;
  signal ap_predicate_pred508_state3_i_1_n_5 : STD_LOGIC;
  signal ap_predicate_pred517_state3 : STD_LOGIC;
  signal ap_predicate_pred517_state3_i_1_n_5 : STD_LOGIC;
  signal ap_predicate_pred526_state3 : STD_LOGIC;
  signal ap_predicate_pred535_state3 : STD_LOGIC;
  signal ap_predicate_pred535_state3_i_1_n_5 : STD_LOGIC;
  signal ap_predicate_pred544_state3 : STD_LOGIC;
  signal ap_predicate_pred553_state3 : STD_LOGIC;
  signal ap_predicate_pred553_state3_i_1_n_5 : STD_LOGIC;
  signal ap_predicate_pred562_state3 : STD_LOGIC;
  signal ap_predicate_pred571_state3 : STD_LOGIC;
  signal ap_predicate_pred571_state3_i_1_n_5 : STD_LOGIC;
  signal ap_predicate_pred580_state3 : STD_LOGIC;
  signal ap_predicate_pred580_state3_i_1_n_5 : STD_LOGIC;
  signal ap_predicate_pred589_state3 : STD_LOGIC;
  signal ap_predicate_pred589_state3_i_1_n_5 : STD_LOGIC;
  signal ap_predicate_pred598_state3 : STD_LOGIC;
  signal ap_predicate_pred607_state3 : STD_LOGIC;
  signal ap_predicate_pred607_state3_i_1_n_5 : STD_LOGIC;
  signal ap_predicate_pred616_state3 : STD_LOGIC;
  signal ap_predicate_pred625_state3 : STD_LOGIC;
  signal ap_predicate_pred625_state3_i_1_n_5 : STD_LOGIC;
  signal ap_predicate_pred634_state3 : STD_LOGIC;
  signal ap_predicate_pred643_state3 : STD_LOGIC;
  signal ap_predicate_pred643_state3_i_1_n_5 : STD_LOGIC;
  signal ap_predicate_pred652_state3 : STD_LOGIC;
  signal ap_predicate_pred652_state3_i_1_n_5 : STD_LOGIC;
  signal ap_predicate_pred661_state3 : STD_LOGIC;
  signal ap_predicate_pred661_state3_i_1_n_5 : STD_LOGIC;
  signal ap_predicate_pred670_state3 : STD_LOGIC;
  signal ap_predicate_pred679_state3 : STD_LOGIC;
  signal ap_predicate_pred679_state3_i_1_n_5 : STD_LOGIC;
  signal ap_predicate_pred688_state3 : STD_LOGIC;
  signal ap_predicate_pred697_state3 : STD_LOGIC;
  signal ap_predicate_pred697_state3_i_1_n_5 : STD_LOGIC;
  signal ap_predicate_pred706_state3 : STD_LOGIC;
  signal ap_predicate_pred715_state3 : STD_LOGIC;
  signal ap_predicate_pred715_state3_i_1_n_5 : STD_LOGIC;
  signal ap_predicate_pred724_state3 : STD_LOGIC;
  signal ap_predicate_pred724_state3_i_1_n_5 : STD_LOGIC;
  signal ap_predicate_pred733_state3 : STD_LOGIC;
  signal ap_predicate_pred733_state3_i_1_n_5 : STD_LOGIC;
  signal ap_predicate_pred742_state3 : STD_LOGIC;
  signal ap_predicate_pred751_state3 : STD_LOGIC;
  signal ap_predicate_pred751_state3_i_1_n_5 : STD_LOGIC;
  signal ap_predicate_pred760_state3 : STD_LOGIC;
  signal ap_predicate_pred769_state3 : STD_LOGIC;
  signal ap_predicate_pred769_state3_i_1_n_5 : STD_LOGIC;
  signal ap_predicate_pred778_state3 : STD_LOGIC;
  signal ap_predicate_pred787_state3 : STD_LOGIC;
  signal ap_predicate_pred787_state3_i_1_n_5 : STD_LOGIC;
  signal ap_predicate_pred796_state3 : STD_LOGIC;
  signal ap_predicate_pred796_state3_i_1_n_5 : STD_LOGIC;
  signal ap_predicate_pred805_state3 : STD_LOGIC;
  signal ap_predicate_pred805_state3_i_1_n_5 : STD_LOGIC;
  signal ap_predicate_pred814_state3 : STD_LOGIC;
  signal ap_predicate_pred823_state3 : STD_LOGIC;
  signal ap_predicate_pred823_state3_i_1_n_5 : STD_LOGIC;
  signal ap_predicate_pred832_state3 : STD_LOGIC;
  signal ap_predicate_pred841_state3 : STD_LOGIC;
  signal ap_predicate_pred841_state3_i_1_n_5 : STD_LOGIC;
  signal ap_predicate_pred850_state3 : STD_LOGIC;
  signal ap_predicate_pred859_state3 : STD_LOGIC;
  signal ap_predicate_pred859_state3_i_1_n_5 : STD_LOGIC;
  signal ap_predicate_pred868_state3 : STD_LOGIC;
  signal ap_predicate_pred868_state3_i_1_n_5 : STD_LOGIC;
  signal ap_predicate_pred877_state3 : STD_LOGIC;
  signal ap_predicate_pred877_state3_i_1_n_5 : STD_LOGIC;
  signal ap_predicate_pred886_state3 : STD_LOGIC;
  signal ap_predicate_pred895_state3 : STD_LOGIC;
  signal ap_predicate_pred895_state3_i_1_n_5 : STD_LOGIC;
  signal ap_predicate_pred904_state3 : STD_LOGIC;
  signal ap_predicate_pred913_state3 : STD_LOGIC;
  signal ap_predicate_pred913_state3_i_1_n_5 : STD_LOGIC;
  signal ap_predicate_pred922_state3 : STD_LOGIC;
  signal ap_predicate_pred931_state3 : STD_LOGIC;
  signal ap_predicate_pred931_state3_i_1_n_5 : STD_LOGIC;
  signal ap_predicate_pred940_state3 : STD_LOGIC;
  signal ap_predicate_pred940_state3_i_1_n_5 : STD_LOGIC;
  signal ap_predicate_pred949_state3 : STD_LOGIC;
  signal ap_predicate_pred949_state3_i_1_n_5 : STD_LOGIC;
  signal ap_predicate_pred958_state3 : STD_LOGIC;
  signal ap_predicate_pred967_state3 : STD_LOGIC;
  signal ap_predicate_pred967_state3_i_1_n_5 : STD_LOGIC;
  signal ap_predicate_pred976_state3 : STD_LOGIC;
  signal ap_predicate_pred985_state3 : STD_LOGIC;
  signal ap_predicate_pred985_state3_i_1_n_5 : STD_LOGIC;
  signal ap_predicate_pred994_state3 : STD_LOGIC;
  signal ap_sig_allocacmp_i_3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dout_tmp : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_ready : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653101_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653103_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i653105_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i653107_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653109_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653111_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653113_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653115_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i653117_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653119_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65311_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i653121_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i653123_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i653125_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653127_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65313_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65315_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65317_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65319_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6531_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65321_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65323_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65325_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65327_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65329_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65331_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65333_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65335_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65337_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65339_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6533_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65341_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65343_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65345_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65347_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65349_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65351_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65353_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65355_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65357_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65359_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6535_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65361_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65363_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65365_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65367_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65369_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65371_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65373_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65375_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65377_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65379_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i6537_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65381_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65383_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65385_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65387_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65389_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65391_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65393_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65395_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65397_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65399_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6539_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal i_fu_3100 : STD_LOGIC;
  signal \i_fu_310[6]_i_3_n_5\ : STD_LOGIC;
  signal \i_fu_310[6]_i_4_n_5\ : STD_LOGIC;
  signal \i_fu_310[6]_i_5_n_5\ : STD_LOGIC;
  signal \i_fu_310_reg_n_5_[0]\ : STD_LOGIC;
  signal \i_fu_310_reg_n_5_[1]\ : STD_LOGIC;
  signal \i_fu_310_reg_n_5_[2]\ : STD_LOGIC;
  signal \i_fu_310_reg_n_5_[3]\ : STD_LOGIC;
  signal \i_fu_310_reg_n_5_[4]\ : STD_LOGIC;
  signal \i_fu_310_reg_n_5_[5]\ : STD_LOGIC;
  signal \i_fu_310_reg_n_5_[6]\ : STD_LOGIC;
  signal icmp_ln41_fu_1144_p2 : STD_LOGIC;
  signal icmp_ln41_reg_2157 : STD_LOGIC;
  signal \icmp_ln41_reg_2157[0]_i_10_n_5\ : STD_LOGIC;
  signal \icmp_ln41_reg_2157[0]_i_12_n_5\ : STD_LOGIC;
  signal \icmp_ln41_reg_2157[0]_i_13_n_5\ : STD_LOGIC;
  signal \icmp_ln41_reg_2157[0]_i_14_n_5\ : STD_LOGIC;
  signal \icmp_ln41_reg_2157[0]_i_15_n_5\ : STD_LOGIC;
  signal \icmp_ln41_reg_2157[0]_i_16_n_5\ : STD_LOGIC;
  signal \icmp_ln41_reg_2157[0]_i_17_n_5\ : STD_LOGIC;
  signal \icmp_ln41_reg_2157[0]_i_18_n_5\ : STD_LOGIC;
  signal \icmp_ln41_reg_2157[0]_i_19_n_5\ : STD_LOGIC;
  signal \icmp_ln41_reg_2157[0]_i_28_n_5\ : STD_LOGIC;
  signal \icmp_ln41_reg_2157[0]_i_29_n_5\ : STD_LOGIC;
  signal \icmp_ln41_reg_2157[0]_i_30_n_5\ : STD_LOGIC;
  signal \icmp_ln41_reg_2157[0]_i_31_n_5\ : STD_LOGIC;
  signal \icmp_ln41_reg_2157[0]_i_32_n_5\ : STD_LOGIC;
  signal \icmp_ln41_reg_2157[0]_i_33_n_5\ : STD_LOGIC;
  signal \icmp_ln41_reg_2157[0]_i_34_n_5\ : STD_LOGIC;
  signal \icmp_ln41_reg_2157[0]_i_35_n_5\ : STD_LOGIC;
  signal \icmp_ln41_reg_2157[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln41_reg_2157[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln41_reg_2157[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln41_reg_2157[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln41_reg_2157[0]_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln41_reg_2157[0]_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln41_reg_2157[0]_i_9_n_5\ : STD_LOGIC;
  signal \icmp_ln41_reg_2157_reg[0]_i_11_n_5\ : STD_LOGIC;
  signal \icmp_ln41_reg_2157_reg[0]_i_11_n_6\ : STD_LOGIC;
  signal \icmp_ln41_reg_2157_reg[0]_i_11_n_7\ : STD_LOGIC;
  signal \icmp_ln41_reg_2157_reg[0]_i_11_n_8\ : STD_LOGIC;
  signal \icmp_ln41_reg_2157_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \icmp_ln41_reg_2157_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \icmp_ln41_reg_2157_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \icmp_ln41_reg_2157_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln41_reg_2157_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \icmp_ln41_reg_2157_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \icmp_ln41_reg_2157_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \shl_i_i_i_i653101_fu_514[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i653103_fu_518[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i653105_fu_522[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i653107_fu_526[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i653109_fu_530[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i653111_fu_534[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i653113_fu_538[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i653115_fu_542[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i653117_fu_546[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i653119_fu_550[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65311_fu_334[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i653121_fu_554[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i653123_fu_558[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i653125_fu_562[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i653127_fu_566[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65313_fu_338[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65315_fu_342[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65317_fu_346[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65319_fu_350[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6531_fu_314[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65321_fu_354[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65323_fu_358[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65325_fu_362[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65327_fu_366[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65329_fu_370[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65331_fu_374[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65333_fu_378[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65335_fu_382[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65337_fu_386[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65339_fu_390[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6533_fu_318[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65341_fu_394[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65343_fu_398[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65345_fu_402[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65347_fu_406[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65349_fu_410[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65351_fu_414[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65353_fu_418[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65355_fu_422[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65357_fu_426[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65359_fu_430[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6535_fu_322[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65361_fu_434[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65363_fu_438[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65365_fu_442[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65367_fu_446[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65369_fu_450[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65371_fu_454[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65373_fu_458[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65375_fu_462[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65377_fu_466[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65379_fu_470[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6537_fu_326[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65381_fu_474[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65383_fu_478[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65385_fu_482[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65387_fu_486[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65389_fu_490[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65391_fu_494[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65393_fu_498[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65395_fu_502[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65397_fu_506[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i65399_fu_510[8]_i_1_n_5\ : STD_LOGIC;
  signal \shl_i_i_i_i6539_fu_330[8]_i_1_n_5\ : STD_LOGIC;
  signal trunc_ln153_1_reg_2133 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_icmp_ln41_reg_2157_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln41_reg_2157_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln41_reg_2157_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln64_35_reg_1912[1]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \add_ln64_35_reg_1912[2]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \add_ln64_38_reg_1917[0]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \add_ln64_38_reg_1917[2]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \add_ln64_42_reg_1922[0]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \add_ln64_42_reg_1922[2]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \add_ln64_45_reg_1927[0]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \add_ln64_45_reg_1927[2]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \add_ln64_50_reg_1932[0]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \add_ln64_50_reg_1932[2]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \add_ln64_53_reg_1937[0]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \add_ln64_53_reg_1937[2]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \add_ln64_57_reg_1942[0]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \add_ln64_57_reg_1942[2]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \add_ln64_60_reg_1947[0]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \add_ln64_60_reg_1947[2]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of ap_predicate_pred1003_state3_i_1 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of ap_predicate_pred1012_state3_i_2 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of ap_predicate_pred439_state3_i_1 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of ap_predicate_pred463_state3_i_1 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of ap_predicate_pred481_state3_i_1 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of ap_predicate_pred499_state3_i_1 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of ap_predicate_pred508_state3_i_1 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of ap_predicate_pred517_state3_i_1 : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of ap_predicate_pred535_state3_i_1 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of ap_predicate_pred553_state3_i_1 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of ap_predicate_pred571_state3_i_1 : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of ap_predicate_pred580_state3_i_1 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of ap_predicate_pred589_state3_i_1 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of ap_predicate_pred607_state3_i_1 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of ap_predicate_pred625_state3_i_1 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of ap_predicate_pred643_state3_i_1 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of ap_predicate_pred652_state3_i_1 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of ap_predicate_pred661_state3_i_1 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of ap_predicate_pred679_state3_i_1 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of ap_predicate_pred697_state3_i_1 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of ap_predicate_pred715_state3_i_1 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of ap_predicate_pred724_state3_i_1 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of ap_predicate_pred733_state3_i_1 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of ap_predicate_pred751_state3_i_1 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of ap_predicate_pred769_state3_i_1 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of ap_predicate_pred787_state3_i_1 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of ap_predicate_pred796_state3_i_1 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of ap_predicate_pred805_state3_i_1 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of ap_predicate_pred823_state3_i_1 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of ap_predicate_pred841_state3_i_1 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of ap_predicate_pred859_state3_i_1 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of ap_predicate_pred868_state3_i_1 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of ap_predicate_pred877_state3_i_1 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of ap_predicate_pred895_state3_i_1 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of ap_predicate_pred913_state3_i_1 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of ap_predicate_pred931_state3_i_1 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of ap_predicate_pred940_state3_i_1 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of ap_predicate_pred949_state3_i_1 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of ap_predicate_pred967_state3_i_1 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of ap_predicate_pred985_state3_i_1 : label is "soft_lutpair92";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln41_reg_2157_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln41_reg_2157_reg[0]_i_11\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln41_reg_2157_reg[0]_i_2\ : label is 11;
begin
  grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653105_out(0) <= \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i653105_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653107_out(0) <= \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i653107_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653117_out(0) <= \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i653117_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653121_out(0) <= \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i653121_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653123_out(0) <= \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i653123_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653125_out(0) <= \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i653125_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65315_out(0) <= \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65315_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65319_out(0) <= \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65319_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65321_out(0) <= \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65321_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65323_out(0) <= \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65323_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65325_out(0) <= \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65325_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65327_out(0) <= \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65327_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65329_out(0) <= \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65329_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65333_out(0) <= \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65333_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65337_out(0) <= \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65337_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65339_out(0) <= \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65339_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65341_out(0) <= \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65341_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65343_out(0) <= \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65343_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65345_out(0) <= \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65345_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65351_out(0) <= \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65351_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65359_out(0) <= \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65359_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65361_out(0) <= \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65361_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65371_out(0) <= \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65371_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65375_out(0) <= \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65375_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65377_out(0) <= \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65377_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65379_out(0) <= \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65379_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6537_out(0) <= \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i6537_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65383_out(0) <= \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65383_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65389_out(0) <= \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65389_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65391_out(0) <= \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65391_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65393_out(0) <= \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65393_out\(0);
  grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65397_out(0) <= \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65397_out\(0);
\add_ln64_35_reg_1912[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6531_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65317_out(8),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65357_out(8),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65367_out(8),
      O => add_ln64_35_fu_1453_p2(0)
    );
\add_ln64_35_reg_1912[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E87E"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65367_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65357_out(8),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65317_out(8),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6531_out(8),
      O => add_ln64_35_fu_1453_p2(1)
    );
\add_ln64_35_reg_1912[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65357_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65317_out(8),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6531_out(8),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65367_out(8),
      O => add_ln64_35_fu_1453_p2(2)
    );
\add_ln64_38_reg_1917[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65353_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65385_out(8),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653127_out(8),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6533_out(8),
      O => \shl_i_i_i_i65353_fu_418_reg[8]_0\
    );
\add_ln64_38_reg_1917[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"177E"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6533_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653127_out(8),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65353_out(8),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65385_out(8),
      O => add_ln64_38_fu_1479_p2(0)
    );
\add_ln64_38_reg_1917[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6533_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653127_out(8),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65385_out(8),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65353_out(8),
      O => add_ln64_38_fu_1479_p2(1)
    );
\add_ln64_42_reg_1922[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653101_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65369_out(8),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6535_out(8),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653109_out(8),
      O => \shl_i_i_i_i653101_fu_514_reg[8]_0\
    );
\add_ln64_42_reg_1922[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"177E"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653109_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6535_out(8),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653101_out(8),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65369_out(8),
      O => add_ln64_42_fu_1505_p2(0)
    );
\add_ln64_42_reg_1922[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653109_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6535_out(8),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65369_out(8),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653101_out(8),
      O => add_ln64_42_fu_1505_p2(1)
    );
\add_ln64_45_reg_1927[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65311_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6539_out(8),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653111_out(8),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653113_out(8),
      O => \shl_i_i_i_i65311_fu_334_reg[8]_0\
    );
\add_ln64_45_reg_1927[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"177E"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653113_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653111_out(8),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65311_out(8),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6539_out(8),
      O => add_ln64_45_fu_1531_p2(0)
    );
\add_ln64_45_reg_1927[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653113_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653111_out(8),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6539_out(8),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65311_out(8),
      O => add_ln64_45_fu_1531_p2(1)
    );
\add_ln64_50_reg_1932[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65349_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65395_out(8),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65373_out(8),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65313_out(8),
      O => \shl_i_i_i_i65349_fu_410_reg[8]_0\
    );
\add_ln64_50_reg_1932[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"177E"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65313_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65373_out(8),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65349_out(8),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65395_out(8),
      O => add_ln64_50_fu_1557_p2(0)
    );
\add_ln64_50_reg_1932[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65313_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65373_out(8),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65395_out(8),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65349_out(8),
      O => add_ln64_50_fu_1557_p2(1)
    );
\add_ln64_53_reg_1937[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653119_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65335_out(8),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653103_out(8),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65387_out(8),
      O => \shl_i_i_i_i653119_fu_550_reg[8]_0\
    );
\add_ln64_53_reg_1937[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"177E"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65387_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653103_out(8),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653119_out(8),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65335_out(8),
      O => add_ln64_53_fu_1583_p2(0)
    );
\add_ln64_53_reg_1937[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65387_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653103_out(8),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65335_out(8),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653119_out(8),
      O => add_ln64_53_fu_1583_p2(1)
    );
\add_ln64_57_reg_1942[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65347_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65363_out(8),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65331_out(8),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65399_out(8),
      O => \shl_i_i_i_i65347_fu_406_reg[8]_0\
    );
\add_ln64_57_reg_1942[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"177E"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65399_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65331_out(8),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65347_out(8),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65363_out(8),
      O => add_ln64_57_fu_1609_p2(0)
    );
\add_ln64_57_reg_1942[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65399_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65331_out(8),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65363_out(8),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65347_out(8),
      O => add_ln64_57_fu_1609_p2(1)
    );
\add_ln64_60_reg_1947[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653115_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65355_out(8),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65365_out(8),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65381_out(8),
      O => \shl_i_i_i_i653115_fu_542_reg[8]_0\
    );
\add_ln64_60_reg_1947[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"177E"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65381_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65365_out(8),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653115_out(8),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65355_out(8),
      O => add_ln64_60_fu_1635_p2(0)
    );
\add_ln64_60_reg_1947[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65381_out(8),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65365_out(8),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65355_out(8),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653115_out(8),
      O => add_ln64_60_fu_1635_p2(1)
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => i_fu_3100,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
ap_predicate_pred1003_state3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => trunc_ln153_1_reg_2133(2),
      I1 => trunc_ln153_1_reg_2133(3),
      I2 => trunc_ln153_1_reg_2133(4),
      I3 => trunc_ln153_1_reg_2133(5),
      I4 => trunc_ln153_1_reg_2133(1),
      O => ap_predicate_pred1003_state3_i_1_n_5
    );
ap_predicate_pred1003_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1003_state3_i_1_n_5,
      Q => ap_predicate_pred1003_state3,
      R => trunc_ln153_1_reg_2133(0)
    );
ap_predicate_pred1012_state3_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln153_1_reg_2133(0),
      O => ap_predicate_pred1012_state3_i_1_n_5
    );
ap_predicate_pred1012_state3_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => trunc_ln153_1_reg_2133(1),
      I1 => trunc_ln153_1_reg_2133(3),
      I2 => trunc_ln153_1_reg_2133(4),
      I3 => trunc_ln153_1_reg_2133(5),
      I4 => trunc_ln153_1_reg_2133(2),
      O => ap_predicate_pred1012_state3_i_2_n_5
    );
ap_predicate_pred1012_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1012_state3_i_2_n_5,
      Q => ap_predicate_pred1012_state3,
      R => ap_predicate_pred1012_state3_i_1_n_5
    );
ap_predicate_pred439_state3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => trunc_ln153_1_reg_2133(1),
      I1 => trunc_ln153_1_reg_2133(2),
      I2 => trunc_ln153_1_reg_2133(5),
      I3 => trunc_ln153_1_reg_2133(4),
      I4 => trunc_ln153_1_reg_2133(3),
      O => ap_predicate_pred439_state3_i_1_n_5
    );
ap_predicate_pred439_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred439_state3_i_1_n_5,
      Q => ap_predicate_pred439_state3,
      R => trunc_ln153_1_reg_2133(0)
    );
ap_predicate_pred454_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred463_state3_i_1_n_5,
      Q => ap_predicate_pred454_state3,
      R => ap_predicate_pred1012_state3_i_1_n_5
    );
ap_predicate_pred463_state3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => trunc_ln153_1_reg_2133(3),
      I1 => trunc_ln153_1_reg_2133(4),
      I2 => trunc_ln153_1_reg_2133(5),
      I3 => trunc_ln153_1_reg_2133(2),
      I4 => trunc_ln153_1_reg_2133(1),
      O => ap_predicate_pred463_state3_i_1_n_5
    );
ap_predicate_pred463_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred463_state3_i_1_n_5,
      Q => ap_predicate_pred463_state3,
      R => trunc_ln153_1_reg_2133(0)
    );
ap_predicate_pred472_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred481_state3_i_1_n_5,
      Q => ap_predicate_pred472_state3,
      R => ap_predicate_pred1012_state3_i_1_n_5
    );
ap_predicate_pred481_state3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => trunc_ln153_1_reg_2133(1),
      I1 => trunc_ln153_1_reg_2133(2),
      I2 => trunc_ln153_1_reg_2133(3),
      I3 => trunc_ln153_1_reg_2133(4),
      I4 => trunc_ln153_1_reg_2133(5),
      O => ap_predicate_pred481_state3_i_1_n_5
    );
ap_predicate_pred481_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred481_state3_i_1_n_5,
      Q => ap_predicate_pred481_state3,
      R => trunc_ln153_1_reg_2133(0)
    );
ap_predicate_pred490_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred499_state3_i_1_n_5,
      Q => ap_predicate_pred490_state3,
      R => ap_predicate_pred1012_state3_i_1_n_5
    );
ap_predicate_pred499_state3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => trunc_ln153_1_reg_2133(2),
      I1 => trunc_ln153_1_reg_2133(3),
      I2 => trunc_ln153_1_reg_2133(4),
      I3 => trunc_ln153_1_reg_2133(5),
      I4 => trunc_ln153_1_reg_2133(1),
      O => ap_predicate_pred499_state3_i_1_n_5
    );
ap_predicate_pred499_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred499_state3_i_1_n_5,
      Q => ap_predicate_pred499_state3,
      R => trunc_ln153_1_reg_2133(0)
    );
ap_predicate_pred508_state3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => trunc_ln153_1_reg_2133(1),
      I1 => trunc_ln153_1_reg_2133(3),
      I2 => trunc_ln153_1_reg_2133(4),
      I3 => trunc_ln153_1_reg_2133(5),
      I4 => trunc_ln153_1_reg_2133(2),
      O => ap_predicate_pred508_state3_i_1_n_5
    );
ap_predicate_pred508_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred508_state3_i_1_n_5,
      Q => ap_predicate_pred508_state3,
      R => ap_predicate_pred1012_state3_i_1_n_5
    );
ap_predicate_pred517_state3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => trunc_ln153_1_reg_2133(1),
      I1 => trunc_ln153_1_reg_2133(2),
      I2 => trunc_ln153_1_reg_2133(5),
      I3 => trunc_ln153_1_reg_2133(4),
      I4 => trunc_ln153_1_reg_2133(3),
      O => ap_predicate_pred517_state3_i_1_n_5
    );
ap_predicate_pred517_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred517_state3_i_1_n_5,
      Q => ap_predicate_pred517_state3,
      R => trunc_ln153_1_reg_2133(0)
    );
ap_predicate_pred526_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred535_state3_i_1_n_5,
      Q => ap_predicate_pred526_state3,
      R => ap_predicate_pred1012_state3_i_1_n_5
    );
ap_predicate_pred535_state3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => trunc_ln153_1_reg_2133(3),
      I1 => trunc_ln153_1_reg_2133(4),
      I2 => trunc_ln153_1_reg_2133(5),
      I3 => trunc_ln153_1_reg_2133(2),
      I4 => trunc_ln153_1_reg_2133(1),
      O => ap_predicate_pred535_state3_i_1_n_5
    );
ap_predicate_pred535_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred535_state3_i_1_n_5,
      Q => ap_predicate_pred535_state3,
      R => trunc_ln153_1_reg_2133(0)
    );
ap_predicate_pred544_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred553_state3_i_1_n_5,
      Q => ap_predicate_pred544_state3,
      R => ap_predicate_pred1012_state3_i_1_n_5
    );
ap_predicate_pred553_state3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => trunc_ln153_1_reg_2133(1),
      I1 => trunc_ln153_1_reg_2133(2),
      I2 => trunc_ln153_1_reg_2133(3),
      I3 => trunc_ln153_1_reg_2133(4),
      I4 => trunc_ln153_1_reg_2133(5),
      O => ap_predicate_pred553_state3_i_1_n_5
    );
ap_predicate_pred553_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred553_state3_i_1_n_5,
      Q => ap_predicate_pred553_state3,
      R => trunc_ln153_1_reg_2133(0)
    );
ap_predicate_pred562_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred571_state3_i_1_n_5,
      Q => ap_predicate_pred562_state3,
      R => ap_predicate_pred1012_state3_i_1_n_5
    );
ap_predicate_pred571_state3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => trunc_ln153_1_reg_2133(2),
      I1 => trunc_ln153_1_reg_2133(3),
      I2 => trunc_ln153_1_reg_2133(4),
      I3 => trunc_ln153_1_reg_2133(5),
      I4 => trunc_ln153_1_reg_2133(1),
      O => ap_predicate_pred571_state3_i_1_n_5
    );
ap_predicate_pred571_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred571_state3_i_1_n_5,
      Q => ap_predicate_pred571_state3,
      R => trunc_ln153_1_reg_2133(0)
    );
ap_predicate_pred580_state3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => trunc_ln153_1_reg_2133(1),
      I1 => trunc_ln153_1_reg_2133(3),
      I2 => trunc_ln153_1_reg_2133(4),
      I3 => trunc_ln153_1_reg_2133(5),
      I4 => trunc_ln153_1_reg_2133(2),
      O => ap_predicate_pred580_state3_i_1_n_5
    );
ap_predicate_pred580_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred580_state3_i_1_n_5,
      Q => ap_predicate_pred580_state3,
      R => ap_predicate_pred1012_state3_i_1_n_5
    );
ap_predicate_pred589_state3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => trunc_ln153_1_reg_2133(1),
      I1 => trunc_ln153_1_reg_2133(5),
      I2 => trunc_ln153_1_reg_2133(4),
      I3 => trunc_ln153_1_reg_2133(3),
      I4 => trunc_ln153_1_reg_2133(2),
      O => ap_predicate_pred589_state3_i_1_n_5
    );
ap_predicate_pred589_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred589_state3_i_1_n_5,
      Q => ap_predicate_pred589_state3,
      R => trunc_ln153_1_reg_2133(0)
    );
ap_predicate_pred598_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred607_state3_i_1_n_5,
      Q => ap_predicate_pred598_state3,
      R => ap_predicate_pred1012_state3_i_1_n_5
    );
ap_predicate_pred607_state3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => trunc_ln153_1_reg_2133(3),
      I1 => trunc_ln153_1_reg_2133(4),
      I2 => trunc_ln153_1_reg_2133(5),
      I3 => trunc_ln153_1_reg_2133(2),
      I4 => trunc_ln153_1_reg_2133(1),
      O => ap_predicate_pred607_state3_i_1_n_5
    );
ap_predicate_pred607_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred607_state3_i_1_n_5,
      Q => ap_predicate_pred607_state3,
      R => trunc_ln153_1_reg_2133(0)
    );
ap_predicate_pred616_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred625_state3_i_1_n_5,
      Q => ap_predicate_pred616_state3,
      R => ap_predicate_pred1012_state3_i_1_n_5
    );
ap_predicate_pred625_state3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => trunc_ln153_1_reg_2133(1),
      I1 => trunc_ln153_1_reg_2133(2),
      I2 => trunc_ln153_1_reg_2133(5),
      I3 => trunc_ln153_1_reg_2133(4),
      I4 => trunc_ln153_1_reg_2133(3),
      O => ap_predicate_pred625_state3_i_1_n_5
    );
ap_predicate_pred625_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred625_state3_i_1_n_5,
      Q => ap_predicate_pred625_state3,
      R => trunc_ln153_1_reg_2133(0)
    );
ap_predicate_pred634_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred643_state3_i_1_n_5,
      Q => ap_predicate_pred634_state3,
      R => ap_predicate_pred1012_state3_i_1_n_5
    );
ap_predicate_pred643_state3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => trunc_ln153_1_reg_2133(2),
      I1 => trunc_ln153_1_reg_2133(5),
      I2 => trunc_ln153_1_reg_2133(4),
      I3 => trunc_ln153_1_reg_2133(3),
      I4 => trunc_ln153_1_reg_2133(1),
      O => ap_predicate_pred643_state3_i_1_n_5
    );
ap_predicate_pred643_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred643_state3_i_1_n_5,
      Q => ap_predicate_pred643_state3,
      R => trunc_ln153_1_reg_2133(0)
    );
ap_predicate_pred652_state3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => trunc_ln153_1_reg_2133(1),
      I1 => trunc_ln153_1_reg_2133(3),
      I2 => trunc_ln153_1_reg_2133(4),
      I3 => trunc_ln153_1_reg_2133(5),
      I4 => trunc_ln153_1_reg_2133(2),
      O => ap_predicate_pred652_state3_i_1_n_5
    );
ap_predicate_pred652_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred652_state3_i_1_n_5,
      Q => ap_predicate_pred652_state3,
      R => ap_predicate_pred1012_state3_i_1_n_5
    );
ap_predicate_pred661_state3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => trunc_ln153_1_reg_2133(1),
      I1 => trunc_ln153_1_reg_2133(2),
      I2 => trunc_ln153_1_reg_2133(5),
      I3 => trunc_ln153_1_reg_2133(4),
      I4 => trunc_ln153_1_reg_2133(3),
      O => ap_predicate_pred661_state3_i_1_n_5
    );
ap_predicate_pred661_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred661_state3_i_1_n_5,
      Q => ap_predicate_pred661_state3,
      R => trunc_ln153_1_reg_2133(0)
    );
ap_predicate_pred670_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred679_state3_i_1_n_5,
      Q => ap_predicate_pred670_state3,
      R => ap_predicate_pred1012_state3_i_1_n_5
    );
ap_predicate_pred679_state3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => trunc_ln153_1_reg_2133(3),
      I1 => trunc_ln153_1_reg_2133(4),
      I2 => trunc_ln153_1_reg_2133(5),
      I3 => trunc_ln153_1_reg_2133(2),
      I4 => trunc_ln153_1_reg_2133(1),
      O => ap_predicate_pred679_state3_i_1_n_5
    );
ap_predicate_pred679_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred679_state3_i_1_n_5,
      Q => ap_predicate_pred679_state3,
      R => trunc_ln153_1_reg_2133(0)
    );
ap_predicate_pred688_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred697_state3_i_1_n_5,
      Q => ap_predicate_pred688_state3,
      R => ap_predicate_pred1012_state3_i_1_n_5
    );
ap_predicate_pred697_state3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => trunc_ln153_1_reg_2133(1),
      I1 => trunc_ln153_1_reg_2133(3),
      I2 => trunc_ln153_1_reg_2133(4),
      I3 => trunc_ln153_1_reg_2133(5),
      I4 => trunc_ln153_1_reg_2133(2),
      O => ap_predicate_pred697_state3_i_1_n_5
    );
ap_predicate_pred697_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred697_state3_i_1_n_5,
      Q => ap_predicate_pred697_state3,
      R => trunc_ln153_1_reg_2133(0)
    );
ap_predicate_pred706_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred715_state3_i_1_n_5,
      Q => ap_predicate_pred706_state3,
      R => ap_predicate_pred1012_state3_i_1_n_5
    );
ap_predicate_pred715_state3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => trunc_ln153_1_reg_2133(3),
      I1 => trunc_ln153_1_reg_2133(4),
      I2 => trunc_ln153_1_reg_2133(5),
      I3 => trunc_ln153_1_reg_2133(2),
      I4 => trunc_ln153_1_reg_2133(1),
      O => ap_predicate_pred715_state3_i_1_n_5
    );
ap_predicate_pred715_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred715_state3_i_1_n_5,
      Q => ap_predicate_pred715_state3,
      R => trunc_ln153_1_reg_2133(0)
    );
ap_predicate_pred724_state3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => trunc_ln153_1_reg_2133(1),
      I1 => trunc_ln153_1_reg_2133(5),
      I2 => trunc_ln153_1_reg_2133(4),
      I3 => trunc_ln153_1_reg_2133(3),
      I4 => trunc_ln153_1_reg_2133(2),
      O => ap_predicate_pred724_state3_i_1_n_5
    );
ap_predicate_pred724_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred724_state3_i_1_n_5,
      Q => ap_predicate_pred724_state3,
      R => ap_predicate_pred1012_state3_i_1_n_5
    );
ap_predicate_pred733_state3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => trunc_ln153_1_reg_2133(1),
      I1 => trunc_ln153_1_reg_2133(3),
      I2 => trunc_ln153_1_reg_2133(4),
      I3 => trunc_ln153_1_reg_2133(5),
      I4 => trunc_ln153_1_reg_2133(2),
      O => ap_predicate_pred733_state3_i_1_n_5
    );
ap_predicate_pred733_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred733_state3_i_1_n_5,
      Q => ap_predicate_pred733_state3,
      R => trunc_ln153_1_reg_2133(0)
    );
ap_predicate_pred742_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred751_state3_i_1_n_5,
      Q => ap_predicate_pred742_state3,
      R => ap_predicate_pred1012_state3_i_1_n_5
    );
ap_predicate_pred751_state3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => trunc_ln153_1_reg_2133(5),
      I1 => trunc_ln153_1_reg_2133(4),
      I2 => trunc_ln153_1_reg_2133(3),
      I3 => trunc_ln153_1_reg_2133(2),
      I4 => trunc_ln153_1_reg_2133(1),
      O => ap_predicate_pred751_state3_i_1_n_5
    );
ap_predicate_pred751_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred751_state3_i_1_n_5,
      Q => ap_predicate_pred751_state3,
      R => trunc_ln153_1_reg_2133(0)
    );
ap_predicate_pred760_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred769_state3_i_1_n_5,
      Q => ap_predicate_pred760_state3,
      R => ap_predicate_pred1012_state3_i_1_n_5
    );
ap_predicate_pred769_state3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => trunc_ln153_1_reg_2133(1),
      I1 => trunc_ln153_1_reg_2133(2),
      I2 => trunc_ln153_1_reg_2133(3),
      I3 => trunc_ln153_1_reg_2133(4),
      I4 => trunc_ln153_1_reg_2133(5),
      O => ap_predicate_pred769_state3_i_1_n_5
    );
ap_predicate_pred769_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred769_state3_i_1_n_5,
      Q => ap_predicate_pred769_state3,
      R => trunc_ln153_1_reg_2133(0)
    );
ap_predicate_pred778_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred787_state3_i_1_n_5,
      Q => ap_predicate_pred778_state3,
      R => ap_predicate_pred1012_state3_i_1_n_5
    );
ap_predicate_pred787_state3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => trunc_ln153_1_reg_2133(2),
      I1 => trunc_ln153_1_reg_2133(3),
      I2 => trunc_ln153_1_reg_2133(4),
      I3 => trunc_ln153_1_reg_2133(5),
      I4 => trunc_ln153_1_reg_2133(1),
      O => ap_predicate_pred787_state3_i_1_n_5
    );
ap_predicate_pred787_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred787_state3_i_1_n_5,
      Q => ap_predicate_pred787_state3,
      R => trunc_ln153_1_reg_2133(0)
    );
ap_predicate_pred796_state3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => trunc_ln153_1_reg_2133(1),
      I1 => trunc_ln153_1_reg_2133(3),
      I2 => trunc_ln153_1_reg_2133(4),
      I3 => trunc_ln153_1_reg_2133(5),
      I4 => trunc_ln153_1_reg_2133(2),
      O => ap_predicate_pred796_state3_i_1_n_5
    );
ap_predicate_pred796_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred796_state3_i_1_n_5,
      Q => ap_predicate_pred796_state3,
      R => ap_predicate_pred1012_state3_i_1_n_5
    );
ap_predicate_pred805_state3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => trunc_ln153_1_reg_2133(1),
      I1 => trunc_ln153_1_reg_2133(2),
      I2 => trunc_ln153_1_reg_2133(5),
      I3 => trunc_ln153_1_reg_2133(4),
      I4 => trunc_ln153_1_reg_2133(3),
      O => ap_predicate_pred805_state3_i_1_n_5
    );
ap_predicate_pred805_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred805_state3_i_1_n_5,
      Q => ap_predicate_pred805_state3,
      R => trunc_ln153_1_reg_2133(0)
    );
ap_predicate_pred814_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred823_state3_i_1_n_5,
      Q => ap_predicate_pred814_state3,
      R => ap_predicate_pred1012_state3_i_1_n_5
    );
ap_predicate_pred823_state3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => trunc_ln153_1_reg_2133(3),
      I1 => trunc_ln153_1_reg_2133(4),
      I2 => trunc_ln153_1_reg_2133(5),
      I3 => trunc_ln153_1_reg_2133(2),
      I4 => trunc_ln153_1_reg_2133(1),
      O => ap_predicate_pred823_state3_i_1_n_5
    );
ap_predicate_pred823_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred823_state3_i_1_n_5,
      Q => ap_predicate_pred823_state3,
      R => trunc_ln153_1_reg_2133(0)
    );
ap_predicate_pred832_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred841_state3_i_1_n_5,
      Q => ap_predicate_pred832_state3,
      R => ap_predicate_pred1012_state3_i_1_n_5
    );
ap_predicate_pred841_state3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => trunc_ln153_1_reg_2133(1),
      I1 => trunc_ln153_1_reg_2133(2),
      I2 => trunc_ln153_1_reg_2133(3),
      I3 => trunc_ln153_1_reg_2133(4),
      I4 => trunc_ln153_1_reg_2133(5),
      O => ap_predicate_pred841_state3_i_1_n_5
    );
ap_predicate_pred841_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred841_state3_i_1_n_5,
      Q => ap_predicate_pred841_state3,
      R => trunc_ln153_1_reg_2133(0)
    );
ap_predicate_pred850_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred859_state3_i_1_n_5,
      Q => ap_predicate_pred850_state3,
      R => ap_predicate_pred1012_state3_i_1_n_5
    );
ap_predicate_pred859_state3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => trunc_ln153_1_reg_2133(2),
      I1 => trunc_ln153_1_reg_2133(3),
      I2 => trunc_ln153_1_reg_2133(4),
      I3 => trunc_ln153_1_reg_2133(5),
      I4 => trunc_ln153_1_reg_2133(1),
      O => ap_predicate_pred859_state3_i_1_n_5
    );
ap_predicate_pred859_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred859_state3_i_1_n_5,
      Q => ap_predicate_pred859_state3,
      R => trunc_ln153_1_reg_2133(0)
    );
ap_predicate_pred868_state3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => trunc_ln153_1_reg_2133(1),
      I1 => trunc_ln153_1_reg_2133(5),
      I2 => trunc_ln153_1_reg_2133(4),
      I3 => trunc_ln153_1_reg_2133(3),
      I4 => trunc_ln153_1_reg_2133(2),
      O => ap_predicate_pred868_state3_i_1_n_5
    );
ap_predicate_pred868_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred868_state3_i_1_n_5,
      Q => ap_predicate_pred868_state3,
      R => ap_predicate_pred1012_state3_i_1_n_5
    );
ap_predicate_pred877_state3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => trunc_ln153_1_reg_2133(1),
      I1 => trunc_ln153_1_reg_2133(3),
      I2 => trunc_ln153_1_reg_2133(4),
      I3 => trunc_ln153_1_reg_2133(5),
      I4 => trunc_ln153_1_reg_2133(2),
      O => ap_predicate_pred877_state3_i_1_n_5
    );
ap_predicate_pred877_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred877_state3_i_1_n_5,
      Q => ap_predicate_pred877_state3,
      R => trunc_ln153_1_reg_2133(0)
    );
ap_predicate_pred886_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred895_state3_i_1_n_5,
      Q => ap_predicate_pred886_state3,
      R => ap_predicate_pred1012_state3_i_1_n_5
    );
ap_predicate_pred895_state3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => trunc_ln153_1_reg_2133(5),
      I1 => trunc_ln153_1_reg_2133(4),
      I2 => trunc_ln153_1_reg_2133(3),
      I3 => trunc_ln153_1_reg_2133(2),
      I4 => trunc_ln153_1_reg_2133(1),
      O => ap_predicate_pred895_state3_i_1_n_5
    );
ap_predicate_pred895_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred895_state3_i_1_n_5,
      Q => ap_predicate_pred895_state3,
      R => trunc_ln153_1_reg_2133(0)
    );
ap_predicate_pred904_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred913_state3_i_1_n_5,
      Q => ap_predicate_pred904_state3,
      R => ap_predicate_pred1012_state3_i_1_n_5
    );
ap_predicate_pred913_state3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => trunc_ln153_1_reg_2133(1),
      I1 => trunc_ln153_1_reg_2133(2),
      I2 => trunc_ln153_1_reg_2133(3),
      I3 => trunc_ln153_1_reg_2133(4),
      I4 => trunc_ln153_1_reg_2133(5),
      O => ap_predicate_pred913_state3_i_1_n_5
    );
ap_predicate_pred913_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred913_state3_i_1_n_5,
      Q => ap_predicate_pred913_state3,
      R => trunc_ln153_1_reg_2133(0)
    );
ap_predicate_pred922_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred931_state3_i_1_n_5,
      Q => ap_predicate_pred922_state3,
      R => ap_predicate_pred1012_state3_i_1_n_5
    );
ap_predicate_pred931_state3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => trunc_ln153_1_reg_2133(2),
      I1 => trunc_ln153_1_reg_2133(3),
      I2 => trunc_ln153_1_reg_2133(4),
      I3 => trunc_ln153_1_reg_2133(5),
      I4 => trunc_ln153_1_reg_2133(1),
      O => ap_predicate_pred931_state3_i_1_n_5
    );
ap_predicate_pred931_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred931_state3_i_1_n_5,
      Q => ap_predicate_pred931_state3,
      R => trunc_ln153_1_reg_2133(0)
    );
ap_predicate_pred940_state3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => trunc_ln153_1_reg_2133(1),
      I1 => trunc_ln153_1_reg_2133(5),
      I2 => trunc_ln153_1_reg_2133(4),
      I3 => trunc_ln153_1_reg_2133(3),
      I4 => trunc_ln153_1_reg_2133(2),
      O => ap_predicate_pred940_state3_i_1_n_5
    );
ap_predicate_pred940_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred940_state3_i_1_n_5,
      Q => ap_predicate_pred940_state3,
      R => ap_predicate_pred1012_state3_i_1_n_5
    );
ap_predicate_pred949_state3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => trunc_ln153_1_reg_2133(1),
      I1 => trunc_ln153_1_reg_2133(2),
      I2 => trunc_ln153_1_reg_2133(3),
      I3 => trunc_ln153_1_reg_2133(4),
      I4 => trunc_ln153_1_reg_2133(5),
      O => ap_predicate_pred949_state3_i_1_n_5
    );
ap_predicate_pred949_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred949_state3_i_1_n_5,
      Q => ap_predicate_pred949_state3,
      R => trunc_ln153_1_reg_2133(0)
    );
ap_predicate_pred958_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred967_state3_i_1_n_5,
      Q => ap_predicate_pred958_state3,
      R => ap_predicate_pred1012_state3_i_1_n_5
    );
ap_predicate_pred967_state3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => trunc_ln153_1_reg_2133(5),
      I1 => trunc_ln153_1_reg_2133(4),
      I2 => trunc_ln153_1_reg_2133(3),
      I3 => trunc_ln153_1_reg_2133(2),
      I4 => trunc_ln153_1_reg_2133(1),
      O => ap_predicate_pred967_state3_i_1_n_5
    );
ap_predicate_pred967_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred967_state3_i_1_n_5,
      Q => ap_predicate_pred967_state3,
      R => trunc_ln153_1_reg_2133(0)
    );
ap_predicate_pred976_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred985_state3_i_1_n_5,
      Q => ap_predicate_pred976_state3,
      R => ap_predicate_pred1012_state3_i_1_n_5
    );
ap_predicate_pred985_state3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => trunc_ln153_1_reg_2133(1),
      I1 => trunc_ln153_1_reg_2133(2),
      I2 => trunc_ln153_1_reg_2133(3),
      I3 => trunc_ln153_1_reg_2133(4),
      I4 => trunc_ln153_1_reg_2133(5),
      O => ap_predicate_pred985_state3_i_1_n_5
    );
ap_predicate_pred985_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred985_state3_i_1_n_5,
      Q => ap_predicate_pred985_state3,
      R => trunc_ln153_1_reg_2133(0)
    );
ap_predicate_pred994_state3_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_predicate_pred1003_state3_i_1_n_5,
      Q => ap_predicate_pred994_state3,
      R => ap_predicate_pred1012_state3_i_1_n_5
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_10
     port map (
      D(3 downto 0) => D(3 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      add_ln153_fu_1084_p2(6 downto 0) => add_ln153_fu_1084_p2(6 downto 0),
      \ap_CS_fsm_reg[13]\ => \ap_CS_fsm_reg[13]\,
      \ap_CS_fsm_reg[14]\(1 downto 0) => \ap_CS_fsm_reg[14]\(1 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => \i_fu_310[6]_i_3_n_5\,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sig_allocacmp_i_3(0) => ap_sig_allocacmp_i_3(0),
      grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address0(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address0(3 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_ready => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_ready,
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_12,
      i_fu_3100 => i_fu_3100,
      \i_fu_310_reg[4]\ => \i_fu_310_reg_n_5_[2]\,
      \i_fu_310_reg[4]_0\ => \i_fu_310_reg_n_5_[3]\,
      \i_fu_310_reg[4]_1\ => \i_fu_310_reg_n_5_[4]\,
      \i_fu_310_reg[4]_2\ => \i_fu_310_reg_n_5_[0]\,
      \i_fu_310_reg[4]_3\ => \i_fu_310_reg_n_5_[1]\,
      \i_fu_310_reg[6]\ => \i_fu_310_reg_n_5_[5]\,
      \i_fu_310_reg[6]_0\ => \i_fu_310[6]_i_4_n_5\,
      \i_fu_310_reg[6]_1\ => \i_fu_310_reg_n_5_[6]\,
      layer2_activations_3_address0(3 downto 0) => layer2_activations_3_address0(3 downto 0)
    );
\i_fu_310[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \i_fu_310_reg_n_5_[3]\,
      I1 => \i_fu_310_reg_n_5_[4]\,
      I2 => \i_fu_310_reg_n_5_[1]\,
      I3 => \i_fu_310_reg_n_5_[2]\,
      I4 => \i_fu_310_reg_n_5_[0]\,
      I5 => \i_fu_310[6]_i_5_n_5\,
      O => \i_fu_310[6]_i_3_n_5\
    );
\i_fu_310[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \i_fu_310_reg_n_5_[3]\,
      I1 => \i_fu_310_reg_n_5_[1]\,
      I2 => \i_fu_310_reg_n_5_[0]\,
      I3 => \i_fu_310_reg_n_5_[2]\,
      I4 => \i_fu_310_reg_n_5_[4]\,
      O => \i_fu_310[6]_i_4_n_5\
    );
\i_fu_310[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \i_fu_310_reg_n_5_[5]\,
      I1 => \i_fu_310_reg_n_5_[6]\,
      O => \i_fu_310[6]_i_5_n_5\
    );
\i_fu_310_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_3100,
      D => add_ln153_fu_1084_p2(0),
      Q => \i_fu_310_reg_n_5_[0]\,
      R => '0'
    );
\i_fu_310_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_3100,
      D => add_ln153_fu_1084_p2(1),
      Q => \i_fu_310_reg_n_5_[1]\,
      R => '0'
    );
\i_fu_310_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_3100,
      D => add_ln153_fu_1084_p2(2),
      Q => \i_fu_310_reg_n_5_[2]\,
      R => '0'
    );
\i_fu_310_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_3100,
      D => add_ln153_fu_1084_p2(3),
      Q => \i_fu_310_reg_n_5_[3]\,
      R => '0'
    );
\i_fu_310_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_3100,
      D => add_ln153_fu_1084_p2(4),
      Q => \i_fu_310_reg_n_5_[4]\,
      R => '0'
    );
\i_fu_310_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_3100,
      D => add_ln153_fu_1084_p2(5),
      Q => \i_fu_310_reg_n_5_[5]\,
      R => '0'
    );
\i_fu_310_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_3100,
      D => add_ln153_fu_1084_p2(6),
      Q => \i_fu_310_reg_n_5_[6]\,
      R => '0'
    );
\icmp_ln41_reg_2157[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout_tmp(24),
      I1 => dout_tmp(25),
      O => \icmp_ln41_reg_2157[0]_i_10_n_5\
    );
\icmp_ln41_reg_2157[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dout_tmp(22),
      I1 => dout_tmp(23),
      O => \icmp_ln41_reg_2157[0]_i_12_n_5\
    );
\icmp_ln41_reg_2157[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dout_tmp(20),
      I1 => dout_tmp(21),
      O => \icmp_ln41_reg_2157[0]_i_13_n_5\
    );
\icmp_ln41_reg_2157[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dout_tmp(18),
      I1 => dout_tmp(19),
      O => \icmp_ln41_reg_2157[0]_i_14_n_5\
    );
\icmp_ln41_reg_2157[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dout_tmp(16),
      I1 => dout_tmp(17),
      O => \icmp_ln41_reg_2157[0]_i_15_n_5\
    );
\icmp_ln41_reg_2157[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout_tmp(22),
      I1 => dout_tmp(23),
      O => \icmp_ln41_reg_2157[0]_i_16_n_5\
    );
\icmp_ln41_reg_2157[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout_tmp(20),
      I1 => dout_tmp(21),
      O => \icmp_ln41_reg_2157[0]_i_17_n_5\
    );
\icmp_ln41_reg_2157[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout_tmp(18),
      I1 => dout_tmp(19),
      O => \icmp_ln41_reg_2157[0]_i_18_n_5\
    );
\icmp_ln41_reg_2157[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout_tmp(16),
      I1 => dout_tmp(17),
      O => \icmp_ln41_reg_2157[0]_i_19_n_5\
    );
\icmp_ln41_reg_2157[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \icmp_ln41_reg_2157[0]_i_7_0\(22),
      I1 => \icmp_ln41_reg_2157[0]_i_7_1\(22),
      I2 => \icmp_ln41_reg_2157[0]_i_7_2\(22),
      I3 => trunc_ln153_1_reg_2133(1),
      I4 => trunc_ln153_1_reg_2133(0),
      I5 => \icmp_ln41_reg_2157[0]_i_7_3\(22),
      O => dout_tmp(30)
    );
\icmp_ln41_reg_2157[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \icmp_ln41_reg_2157[0]_i_7_0\(23),
      I1 => \icmp_ln41_reg_2157[0]_i_7_1\(23),
      I2 => \icmp_ln41_reg_2157[0]_i_7_2\(23),
      I3 => trunc_ln153_1_reg_2133(1),
      I4 => trunc_ln153_1_reg_2133(0),
      I5 => \icmp_ln41_reg_2157[0]_i_7_3\(23),
      O => dout_tmp(31)
    );
\icmp_ln41_reg_2157[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \icmp_ln41_reg_2157[0]_i_7_0\(20),
      I1 => \icmp_ln41_reg_2157[0]_i_7_1\(20),
      I2 => \icmp_ln41_reg_2157[0]_i_7_2\(20),
      I3 => trunc_ln153_1_reg_2133(1),
      I4 => trunc_ln153_1_reg_2133(0),
      I5 => \icmp_ln41_reg_2157[0]_i_7_3\(20),
      O => dout_tmp(28)
    );
\icmp_ln41_reg_2157[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \icmp_ln41_reg_2157[0]_i_7_0\(21),
      I1 => \icmp_ln41_reg_2157[0]_i_7_1\(21),
      I2 => \icmp_ln41_reg_2157[0]_i_7_2\(21),
      I3 => trunc_ln153_1_reg_2133(1),
      I4 => trunc_ln153_1_reg_2133(0),
      I5 => \icmp_ln41_reg_2157[0]_i_7_3\(21),
      O => dout_tmp(29)
    );
\icmp_ln41_reg_2157[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \icmp_ln41_reg_2157[0]_i_7_0\(18),
      I1 => \icmp_ln41_reg_2157[0]_i_7_1\(18),
      I2 => \icmp_ln41_reg_2157[0]_i_7_2\(18),
      I3 => trunc_ln153_1_reg_2133(1),
      I4 => trunc_ln153_1_reg_2133(0),
      I5 => \icmp_ln41_reg_2157[0]_i_7_3\(18),
      O => dout_tmp(26)
    );
\icmp_ln41_reg_2157[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \icmp_ln41_reg_2157[0]_i_7_0\(19),
      I1 => \icmp_ln41_reg_2157[0]_i_7_1\(19),
      I2 => \icmp_ln41_reg_2157[0]_i_7_2\(19),
      I3 => trunc_ln153_1_reg_2133(1),
      I4 => trunc_ln153_1_reg_2133(0),
      I5 => \icmp_ln41_reg_2157[0]_i_7_3\(19),
      O => dout_tmp(27)
    );
\icmp_ln41_reg_2157[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \icmp_ln41_reg_2157[0]_i_7_0\(16),
      I1 => \icmp_ln41_reg_2157[0]_i_7_1\(16),
      I2 => \icmp_ln41_reg_2157[0]_i_7_2\(16),
      I3 => trunc_ln153_1_reg_2133(1),
      I4 => trunc_ln153_1_reg_2133(0),
      I5 => \icmp_ln41_reg_2157[0]_i_7_3\(16),
      O => dout_tmp(24)
    );
\icmp_ln41_reg_2157[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \icmp_ln41_reg_2157[0]_i_7_0\(17),
      I1 => \icmp_ln41_reg_2157[0]_i_7_1\(17),
      I2 => \icmp_ln41_reg_2157[0]_i_7_2\(17),
      I3 => trunc_ln153_1_reg_2133(1),
      I4 => trunc_ln153_1_reg_2133(0),
      I5 => \icmp_ln41_reg_2157[0]_i_7_3\(17),
      O => dout_tmp(25)
    );
\icmp_ln41_reg_2157[0]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dout_tmp(14),
      I1 => dout_tmp(15),
      O => \icmp_ln41_reg_2157[0]_i_28_n_5\
    );
\icmp_ln41_reg_2157[0]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dout_tmp(12),
      I1 => dout_tmp(13),
      O => \icmp_ln41_reg_2157[0]_i_29_n_5\
    );
\icmp_ln41_reg_2157[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dout_tmp(30),
      I1 => dout_tmp(31),
      O => \icmp_ln41_reg_2157[0]_i_3_n_5\
    );
\icmp_ln41_reg_2157[0]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dout_tmp(10),
      I1 => dout_tmp(11),
      O => \icmp_ln41_reg_2157[0]_i_30_n_5\
    );
\icmp_ln41_reg_2157[0]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dout_tmp(8),
      I1 => dout_tmp(9),
      O => \icmp_ln41_reg_2157[0]_i_31_n_5\
    );
\icmp_ln41_reg_2157[0]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout_tmp(14),
      I1 => dout_tmp(15),
      O => \icmp_ln41_reg_2157[0]_i_32_n_5\
    );
\icmp_ln41_reg_2157[0]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout_tmp(12),
      I1 => dout_tmp(13),
      O => \icmp_ln41_reg_2157[0]_i_33_n_5\
    );
\icmp_ln41_reg_2157[0]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout_tmp(10),
      I1 => dout_tmp(11),
      O => \icmp_ln41_reg_2157[0]_i_34_n_5\
    );
\icmp_ln41_reg_2157[0]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout_tmp(8),
      I1 => dout_tmp(9),
      O => \icmp_ln41_reg_2157[0]_i_35_n_5\
    );
\icmp_ln41_reg_2157[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \icmp_ln41_reg_2157[0]_i_7_0\(14),
      I1 => \icmp_ln41_reg_2157[0]_i_7_1\(14),
      I2 => \icmp_ln41_reg_2157[0]_i_7_2\(14),
      I3 => trunc_ln153_1_reg_2133(1),
      I4 => trunc_ln153_1_reg_2133(0),
      I5 => \icmp_ln41_reg_2157[0]_i_7_3\(14),
      O => dout_tmp(22)
    );
\icmp_ln41_reg_2157[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \icmp_ln41_reg_2157[0]_i_7_0\(15),
      I1 => \icmp_ln41_reg_2157[0]_i_7_1\(15),
      I2 => \icmp_ln41_reg_2157[0]_i_7_2\(15),
      I3 => trunc_ln153_1_reg_2133(1),
      I4 => trunc_ln153_1_reg_2133(0),
      I5 => \icmp_ln41_reg_2157[0]_i_7_3\(15),
      O => dout_tmp(23)
    );
\icmp_ln41_reg_2157[0]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \icmp_ln41_reg_2157[0]_i_7_0\(12),
      I1 => \icmp_ln41_reg_2157[0]_i_7_1\(12),
      I2 => \icmp_ln41_reg_2157[0]_i_7_2\(12),
      I3 => trunc_ln153_1_reg_2133(1),
      I4 => trunc_ln153_1_reg_2133(0),
      I5 => \icmp_ln41_reg_2157[0]_i_7_3\(12),
      O => dout_tmp(20)
    );
\icmp_ln41_reg_2157[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \icmp_ln41_reg_2157[0]_i_7_0\(13),
      I1 => \icmp_ln41_reg_2157[0]_i_7_1\(13),
      I2 => \icmp_ln41_reg_2157[0]_i_7_2\(13),
      I3 => trunc_ln153_1_reg_2133(1),
      I4 => trunc_ln153_1_reg_2133(0),
      I5 => \icmp_ln41_reg_2157[0]_i_7_3\(13),
      O => dout_tmp(21)
    );
\icmp_ln41_reg_2157[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dout_tmp(28),
      I1 => dout_tmp(29),
      O => \icmp_ln41_reg_2157[0]_i_4_n_5\
    );
\icmp_ln41_reg_2157[0]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \icmp_ln41_reg_2157[0]_i_7_0\(10),
      I1 => \icmp_ln41_reg_2157[0]_i_7_1\(10),
      I2 => \icmp_ln41_reg_2157[0]_i_7_2\(10),
      I3 => trunc_ln153_1_reg_2133(1),
      I4 => trunc_ln153_1_reg_2133(0),
      I5 => \icmp_ln41_reg_2157[0]_i_7_3\(10),
      O => dout_tmp(18)
    );
\icmp_ln41_reg_2157[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \icmp_ln41_reg_2157[0]_i_7_0\(11),
      I1 => \icmp_ln41_reg_2157[0]_i_7_1\(11),
      I2 => \icmp_ln41_reg_2157[0]_i_7_2\(11),
      I3 => trunc_ln153_1_reg_2133(1),
      I4 => trunc_ln153_1_reg_2133(0),
      I5 => \icmp_ln41_reg_2157[0]_i_7_3\(11),
      O => dout_tmp(19)
    );
\icmp_ln41_reg_2157[0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \icmp_ln41_reg_2157[0]_i_7_0\(8),
      I1 => \icmp_ln41_reg_2157[0]_i_7_1\(8),
      I2 => \icmp_ln41_reg_2157[0]_i_7_2\(8),
      I3 => trunc_ln153_1_reg_2133(1),
      I4 => trunc_ln153_1_reg_2133(0),
      I5 => \icmp_ln41_reg_2157[0]_i_7_3\(8),
      O => dout_tmp(16)
    );
\icmp_ln41_reg_2157[0]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \icmp_ln41_reg_2157[0]_i_7_0\(9),
      I1 => \icmp_ln41_reg_2157[0]_i_7_1\(9),
      I2 => \icmp_ln41_reg_2157[0]_i_7_2\(9),
      I3 => trunc_ln153_1_reg_2133(1),
      I4 => trunc_ln153_1_reg_2133(0),
      I5 => \icmp_ln41_reg_2157[0]_i_7_3\(9),
      O => dout_tmp(17)
    );
\icmp_ln41_reg_2157[0]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \icmp_ln41_reg_2157[0]_i_7_0\(6),
      I1 => \icmp_ln41_reg_2157[0]_i_7_1\(6),
      I2 => \icmp_ln41_reg_2157[0]_i_7_2\(6),
      I3 => trunc_ln153_1_reg_2133(1),
      I4 => trunc_ln153_1_reg_2133(0),
      I5 => \icmp_ln41_reg_2157[0]_i_7_3\(6),
      O => dout_tmp(14)
    );
\icmp_ln41_reg_2157[0]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \icmp_ln41_reg_2157[0]_i_7_0\(7),
      I1 => \icmp_ln41_reg_2157[0]_i_7_1\(7),
      I2 => \icmp_ln41_reg_2157[0]_i_7_2\(7),
      I3 => trunc_ln153_1_reg_2133(1),
      I4 => trunc_ln153_1_reg_2133(0),
      I5 => \icmp_ln41_reg_2157[0]_i_7_3\(7),
      O => dout_tmp(15)
    );
\icmp_ln41_reg_2157[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \icmp_ln41_reg_2157[0]_i_7_0\(4),
      I1 => \icmp_ln41_reg_2157[0]_i_7_1\(4),
      I2 => \icmp_ln41_reg_2157[0]_i_7_2\(4),
      I3 => trunc_ln153_1_reg_2133(1),
      I4 => trunc_ln153_1_reg_2133(0),
      I5 => \icmp_ln41_reg_2157[0]_i_7_3\(4),
      O => dout_tmp(12)
    );
\icmp_ln41_reg_2157[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \icmp_ln41_reg_2157[0]_i_7_0\(5),
      I1 => \icmp_ln41_reg_2157[0]_i_7_1\(5),
      I2 => \icmp_ln41_reg_2157[0]_i_7_2\(5),
      I3 => trunc_ln153_1_reg_2133(1),
      I4 => trunc_ln153_1_reg_2133(0),
      I5 => \icmp_ln41_reg_2157[0]_i_7_3\(5),
      O => dout_tmp(13)
    );
\icmp_ln41_reg_2157[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \icmp_ln41_reg_2157[0]_i_7_0\(2),
      I1 => \icmp_ln41_reg_2157[0]_i_7_1\(2),
      I2 => \icmp_ln41_reg_2157[0]_i_7_2\(2),
      I3 => trunc_ln153_1_reg_2133(1),
      I4 => trunc_ln153_1_reg_2133(0),
      I5 => \icmp_ln41_reg_2157[0]_i_7_3\(2),
      O => dout_tmp(10)
    );
\icmp_ln41_reg_2157[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \icmp_ln41_reg_2157[0]_i_7_0\(3),
      I1 => \icmp_ln41_reg_2157[0]_i_7_1\(3),
      I2 => \icmp_ln41_reg_2157[0]_i_7_2\(3),
      I3 => trunc_ln153_1_reg_2133(1),
      I4 => trunc_ln153_1_reg_2133(0),
      I5 => \icmp_ln41_reg_2157[0]_i_7_3\(3),
      O => dout_tmp(11)
    );
\icmp_ln41_reg_2157[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dout_tmp(26),
      I1 => dout_tmp(27),
      O => \icmp_ln41_reg_2157[0]_i_5_n_5\
    );
\icmp_ln41_reg_2157[0]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \icmp_ln41_reg_2157[0]_i_7_0\(0),
      I1 => \icmp_ln41_reg_2157[0]_i_7_1\(0),
      I2 => \icmp_ln41_reg_2157[0]_i_7_2\(0),
      I3 => trunc_ln153_1_reg_2133(1),
      I4 => trunc_ln153_1_reg_2133(0),
      I5 => \icmp_ln41_reg_2157[0]_i_7_3\(0),
      O => dout_tmp(8)
    );
\icmp_ln41_reg_2157[0]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \icmp_ln41_reg_2157[0]_i_7_0\(1),
      I1 => \icmp_ln41_reg_2157[0]_i_7_1\(1),
      I2 => \icmp_ln41_reg_2157[0]_i_7_2\(1),
      I3 => trunc_ln153_1_reg_2133(1),
      I4 => trunc_ln153_1_reg_2133(0),
      I5 => \icmp_ln41_reg_2157[0]_i_7_3\(1),
      O => dout_tmp(9)
    );
\icmp_ln41_reg_2157[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dout_tmp(24),
      I1 => dout_tmp(25),
      O => \icmp_ln41_reg_2157[0]_i_6_n_5\
    );
\icmp_ln41_reg_2157[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout_tmp(30),
      I1 => dout_tmp(31),
      O => \icmp_ln41_reg_2157[0]_i_7_n_5\
    );
\icmp_ln41_reg_2157[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout_tmp(28),
      I1 => dout_tmp(29),
      O => \icmp_ln41_reg_2157[0]_i_8_n_5\
    );
\icmp_ln41_reg_2157[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout_tmp(26),
      I1 => dout_tmp(27),
      O => \icmp_ln41_reg_2157[0]_i_9_n_5\
    );
\icmp_ln41_reg_2157_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln41_fu_1144_p2,
      Q => icmp_ln41_reg_2157,
      R => '0'
    );
\icmp_ln41_reg_2157_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln41_reg_2157_reg[0]_i_2_n_5\,
      CO(3) => icmp_ln41_fu_1144_p2,
      CO(2) => \icmp_ln41_reg_2157_reg[0]_i_1_n_6\,
      CO(1) => \icmp_ln41_reg_2157_reg[0]_i_1_n_7\,
      CO(0) => \icmp_ln41_reg_2157_reg[0]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \icmp_ln41_reg_2157[0]_i_3_n_5\,
      DI(2) => \icmp_ln41_reg_2157[0]_i_4_n_5\,
      DI(1) => \icmp_ln41_reg_2157[0]_i_5_n_5\,
      DI(0) => \icmp_ln41_reg_2157[0]_i_6_n_5\,
      O(3 downto 0) => \NLW_icmp_ln41_reg_2157_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln41_reg_2157[0]_i_7_n_5\,
      S(2) => \icmp_ln41_reg_2157[0]_i_8_n_5\,
      S(1) => \icmp_ln41_reg_2157[0]_i_9_n_5\,
      S(0) => \icmp_ln41_reg_2157[0]_i_10_n_5\
    );
\icmp_ln41_reg_2157_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln41_reg_2157_reg[0]_i_11_n_5\,
      CO(2) => \icmp_ln41_reg_2157_reg[0]_i_11_n_6\,
      CO(1) => \icmp_ln41_reg_2157_reg[0]_i_11_n_7\,
      CO(0) => \icmp_ln41_reg_2157_reg[0]_i_11_n_8\,
      CYINIT => '0',
      DI(3) => \icmp_ln41_reg_2157[0]_i_28_n_5\,
      DI(2) => \icmp_ln41_reg_2157[0]_i_29_n_5\,
      DI(1) => \icmp_ln41_reg_2157[0]_i_30_n_5\,
      DI(0) => \icmp_ln41_reg_2157[0]_i_31_n_5\,
      O(3 downto 0) => \NLW_icmp_ln41_reg_2157_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln41_reg_2157[0]_i_32_n_5\,
      S(2) => \icmp_ln41_reg_2157[0]_i_33_n_5\,
      S(1) => \icmp_ln41_reg_2157[0]_i_34_n_5\,
      S(0) => \icmp_ln41_reg_2157[0]_i_35_n_5\
    );
\icmp_ln41_reg_2157_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln41_reg_2157_reg[0]_i_11_n_5\,
      CO(3) => \icmp_ln41_reg_2157_reg[0]_i_2_n_5\,
      CO(2) => \icmp_ln41_reg_2157_reg[0]_i_2_n_6\,
      CO(1) => \icmp_ln41_reg_2157_reg[0]_i_2_n_7\,
      CO(0) => \icmp_ln41_reg_2157_reg[0]_i_2_n_8\,
      CYINIT => '0',
      DI(3) => \icmp_ln41_reg_2157[0]_i_12_n_5\,
      DI(2) => \icmp_ln41_reg_2157[0]_i_13_n_5\,
      DI(1) => \icmp_ln41_reg_2157[0]_i_14_n_5\,
      DI(0) => \icmp_ln41_reg_2157[0]_i_15_n_5\,
      O(3 downto 0) => \NLW_icmp_ln41_reg_2157_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln41_reg_2157[0]_i_16_n_5\,
      S(2) => \icmp_ln41_reg_2157[0]_i_17_n_5\,
      S(1) => \icmp_ln41_reg_2157[0]_i_18_n_5\,
      S(0) => \icmp_ln41_reg_2157[0]_i_19_n_5\
    );
\shl_i_i_i_i653101_fu_514[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_predicate_pred895_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653101_out(8),
      O => \shl_i_i_i_i653101_fu_514[8]_i_1_n_5\
    );
\shl_i_i_i_i653101_fu_514_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i653101_fu_514[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653101_out(8),
      R => '0'
    );
\shl_i_i_i_i653103_fu_518[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred904_state3,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653103_out(8),
      O => \shl_i_i_i_i653103_fu_518[8]_i_1_n_5\
    );
\shl_i_i_i_i653103_fu_518_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i653103_fu_518[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653103_out(8),
      R => '0'
    );
\shl_i_i_i_i653105_fu_522[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred913_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i653105_out\(0),
      O => \shl_i_i_i_i653105_fu_522[8]_i_1_n_5\
    );
\shl_i_i_i_i653105_fu_522_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i653105_fu_522[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i653105_out\(0),
      R => '0'
    );
\shl_i_i_i_i653107_fu_526[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred922_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i653107_out\(0),
      O => \shl_i_i_i_i653107_fu_526[8]_i_1_n_5\
    );
\shl_i_i_i_i653107_fu_526_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i653107_fu_526[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i653107_out\(0),
      R => '0'
    );
\shl_i_i_i_i653109_fu_530[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred931_state3,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653109_out(8),
      O => \shl_i_i_i_i653109_fu_530[8]_i_1_n_5\
    );
\shl_i_i_i_i653109_fu_530_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i653109_fu_530[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653109_out(8),
      R => '0'
    );
\shl_i_i_i_i653111_fu_534[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred940_state3,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653111_out(8),
      O => \shl_i_i_i_i653111_fu_534[8]_i_1_n_5\
    );
\shl_i_i_i_i653111_fu_534_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i653111_fu_534[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653111_out(8),
      R => '0'
    );
\shl_i_i_i_i653113_fu_538[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred949_state3,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653113_out(8),
      O => \shl_i_i_i_i653113_fu_538[8]_i_1_n_5\
    );
\shl_i_i_i_i653113_fu_538_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i653113_fu_538[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653113_out(8),
      R => '0'
    );
\shl_i_i_i_i653115_fu_542[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred958_state3,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653115_out(8),
      O => \shl_i_i_i_i653115_fu_542[8]_i_1_n_5\
    );
\shl_i_i_i_i653115_fu_542_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i653115_fu_542[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653115_out(8),
      R => '0'
    );
\shl_i_i_i_i653117_fu_546[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred967_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i653117_out\(0),
      O => \shl_i_i_i_i653117_fu_546[8]_i_1_n_5\
    );
\shl_i_i_i_i653117_fu_546_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i653117_fu_546[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i653117_out\(0),
      R => '0'
    );
\shl_i_i_i_i653119_fu_550[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred976_state3,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653119_out(8),
      O => \shl_i_i_i_i653119_fu_550[8]_i_1_n_5\
    );
\shl_i_i_i_i653119_fu_550_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i653119_fu_550[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653119_out(8),
      R => '0'
    );
\shl_i_i_i_i65311_fu_334[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred490_state3,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65311_out(8),
      O => \shl_i_i_i_i65311_fu_334[8]_i_1_n_5\
    );
\shl_i_i_i_i65311_fu_334_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65311_fu_334[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65311_out(8),
      R => '0'
    );
\shl_i_i_i_i653121_fu_554[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred985_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i653121_out\(0),
      O => \shl_i_i_i_i653121_fu_554[8]_i_1_n_5\
    );
\shl_i_i_i_i653121_fu_554_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i653121_fu_554[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i653121_out\(0),
      R => '0'
    );
\shl_i_i_i_i653123_fu_558[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_predicate_pred994_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i653123_out\(0),
      O => \shl_i_i_i_i653123_fu_558[8]_i_1_n_5\
    );
\shl_i_i_i_i653123_fu_558_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i653123_fu_558[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i653123_out\(0),
      R => '0'
    );
\shl_i_i_i_i653125_fu_562[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_predicate_pred1003_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i653125_out\(0),
      O => \shl_i_i_i_i653125_fu_562[8]_i_1_n_5\
    );
\shl_i_i_i_i653125_fu_562_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i653125_fu_562[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i653125_out\(0),
      R => '0'
    );
\shl_i_i_i_i653127_fu_566[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_predicate_pred1012_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653127_out(8),
      O => \shl_i_i_i_i653127_fu_566[8]_i_1_n_5\
    );
\shl_i_i_i_i653127_fu_566_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i653127_fu_566[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653127_out(8),
      R => '0'
    );
\shl_i_i_i_i65313_fu_338[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_predicate_pred499_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65313_out(8),
      O => \shl_i_i_i_i65313_fu_338[8]_i_1_n_5\
    );
\shl_i_i_i_i65313_fu_338_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65313_fu_338[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65313_out(8),
      R => '0'
    );
\shl_i_i_i_i65315_fu_342[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_predicate_pred508_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65315_out\(0),
      O => \shl_i_i_i_i65315_fu_342[8]_i_1_n_5\
    );
\shl_i_i_i_i65315_fu_342_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65315_fu_342[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65315_out\(0),
      R => '0'
    );
\shl_i_i_i_i65317_fu_346[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_predicate_pred517_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65317_out(8),
      O => \shl_i_i_i_i65317_fu_346[8]_i_1_n_5\
    );
\shl_i_i_i_i65317_fu_346_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65317_fu_346[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65317_out(8),
      R => '0'
    );
\shl_i_i_i_i65319_fu_350[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_predicate_pred526_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65319_out\(0),
      O => \shl_i_i_i_i65319_fu_350[8]_i_1_n_5\
    );
\shl_i_i_i_i65319_fu_350_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65319_fu_350[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65319_out\(0),
      R => '0'
    );
\shl_i_i_i_i6531_fu_314[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_predicate_pred439_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6531_out(8),
      O => \shl_i_i_i_i6531_fu_314[8]_i_1_n_5\
    );
\shl_i_i_i_i6531_fu_314_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6531_fu_314[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6531_out(8),
      R => '0'
    );
\shl_i_i_i_i65321_fu_354[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_predicate_pred535_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65321_out\(0),
      O => \shl_i_i_i_i65321_fu_354[8]_i_1_n_5\
    );
\shl_i_i_i_i65321_fu_354_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65321_fu_354[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65321_out\(0),
      R => '0'
    );
\shl_i_i_i_i65323_fu_358[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_predicate_pred544_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65323_out\(0),
      O => \shl_i_i_i_i65323_fu_358[8]_i_1_n_5\
    );
\shl_i_i_i_i65323_fu_358_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65323_fu_358[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65323_out\(0),
      R => '0'
    );
\shl_i_i_i_i65325_fu_362[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred553_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65325_out\(0),
      O => \shl_i_i_i_i65325_fu_362[8]_i_1_n_5\
    );
\shl_i_i_i_i65325_fu_362_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65325_fu_362[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65325_out\(0),
      R => '0'
    );
\shl_i_i_i_i65327_fu_366[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred562_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65327_out\(0),
      O => \shl_i_i_i_i65327_fu_366[8]_i_1_n_5\
    );
\shl_i_i_i_i65327_fu_366_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65327_fu_366[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65327_out\(0),
      R => '0'
    );
\shl_i_i_i_i65329_fu_370[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_predicate_pred571_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65329_out\(0),
      O => \shl_i_i_i_i65329_fu_370[8]_i_1_n_5\
    );
\shl_i_i_i_i65329_fu_370_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65329_fu_370[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65329_out\(0),
      R => '0'
    );
\shl_i_i_i_i65331_fu_374[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_predicate_pred580_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65331_out(8),
      O => \shl_i_i_i_i65331_fu_374[8]_i_1_n_5\
    );
\shl_i_i_i_i65331_fu_374_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65331_fu_374[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65331_out(8),
      R => '0'
    );
\shl_i_i_i_i65333_fu_378[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred589_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65333_out\(0),
      O => \shl_i_i_i_i65333_fu_378[8]_i_1_n_5\
    );
\shl_i_i_i_i65333_fu_378_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65333_fu_378[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65333_out\(0),
      R => '0'
    );
\shl_i_i_i_i65335_fu_382[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred598_state3,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65335_out(8),
      O => \shl_i_i_i_i65335_fu_382[8]_i_1_n_5\
    );
\shl_i_i_i_i65335_fu_382_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65335_fu_382[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65335_out(8),
      R => '0'
    );
\shl_i_i_i_i65337_fu_386[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred607_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65337_out\(0),
      O => \shl_i_i_i_i65337_fu_386[8]_i_1_n_5\
    );
\shl_i_i_i_i65337_fu_386_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65337_fu_386[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65337_out\(0),
      R => '0'
    );
\shl_i_i_i_i65339_fu_390[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_predicate_pred616_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65339_out\(0),
      O => \shl_i_i_i_i65339_fu_390[8]_i_1_n_5\
    );
\shl_i_i_i_i65339_fu_390_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65339_fu_390[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65339_out\(0),
      R => '0'
    );
\shl_i_i_i_i6533_fu_318[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_predicate_pred454_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6533_out(8),
      O => \shl_i_i_i_i6533_fu_318[8]_i_1_n_5\
    );
\shl_i_i_i_i6533_fu_318_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6533_fu_318[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6533_out(8),
      R => '0'
    );
\shl_i_i_i_i65341_fu_394[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_predicate_pred625_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65341_out\(0),
      O => \shl_i_i_i_i65341_fu_394[8]_i_1_n_5\
    );
\shl_i_i_i_i65341_fu_394_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65341_fu_394[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65341_out\(0),
      R => '0'
    );
\shl_i_i_i_i65343_fu_398[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_predicate_pred634_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65343_out\(0),
      O => \shl_i_i_i_i65343_fu_398[8]_i_1_n_5\
    );
\shl_i_i_i_i65343_fu_398_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65343_fu_398[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65343_out\(0),
      R => '0'
    );
\shl_i_i_i_i65345_fu_402[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_predicate_pred643_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65345_out\(0),
      O => \shl_i_i_i_i65345_fu_402[8]_i_1_n_5\
    );
\shl_i_i_i_i65345_fu_402_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65345_fu_402[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65345_out\(0),
      R => '0'
    );
\shl_i_i_i_i65347_fu_406[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_predicate_pred652_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65347_out(8),
      O => \shl_i_i_i_i65347_fu_406[8]_i_1_n_5\
    );
\shl_i_i_i_i65347_fu_406_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65347_fu_406[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65347_out(8),
      R => '0'
    );
\shl_i_i_i_i65349_fu_410[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_predicate_pred661_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65349_out(8),
      O => \shl_i_i_i_i65349_fu_410[8]_i_1_n_5\
    );
\shl_i_i_i_i65349_fu_410_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65349_fu_410[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65349_out(8),
      R => '0'
    );
\shl_i_i_i_i65351_fu_414[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_predicate_pred670_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65351_out\(0),
      O => \shl_i_i_i_i65351_fu_414[8]_i_1_n_5\
    );
\shl_i_i_i_i65351_fu_414_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65351_fu_414[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65351_out\(0),
      R => '0'
    );
\shl_i_i_i_i65353_fu_418[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_predicate_pred679_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65353_out(8),
      O => \shl_i_i_i_i65353_fu_418[8]_i_1_n_5\
    );
\shl_i_i_i_i65353_fu_418_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65353_fu_418[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65353_out(8),
      R => '0'
    );
\shl_i_i_i_i65355_fu_422[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_predicate_pred688_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65355_out(8),
      O => \shl_i_i_i_i65355_fu_422[8]_i_1_n_5\
    );
\shl_i_i_i_i65355_fu_422_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65355_fu_422[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65355_out(8),
      R => '0'
    );
\shl_i_i_i_i65357_fu_426[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_predicate_pred697_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65357_out(8),
      O => \shl_i_i_i_i65357_fu_426[8]_i_1_n_5\
    );
\shl_i_i_i_i65357_fu_426_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65357_fu_426[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65357_out(8),
      R => '0'
    );
\shl_i_i_i_i65359_fu_430[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_predicate_pred706_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65359_out\(0),
      O => \shl_i_i_i_i65359_fu_430[8]_i_1_n_5\
    );
\shl_i_i_i_i65359_fu_430_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65359_fu_430[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65359_out\(0),
      R => '0'
    );
\shl_i_i_i_i6535_fu_322[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_predicate_pred463_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6535_out(8),
      O => \shl_i_i_i_i6535_fu_322[8]_i_1_n_5\
    );
\shl_i_i_i_i6535_fu_322_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6535_fu_322[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6535_out(8),
      R => '0'
    );
\shl_i_i_i_i65361_fu_434[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_predicate_pred715_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65361_out\(0),
      O => \shl_i_i_i_i65361_fu_434[8]_i_1_n_5\
    );
\shl_i_i_i_i65361_fu_434_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65361_fu_434[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65361_out\(0),
      R => '0'
    );
\shl_i_i_i_i65363_fu_438[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_predicate_pred724_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65363_out(8),
      O => \shl_i_i_i_i65363_fu_438[8]_i_1_n_5\
    );
\shl_i_i_i_i65363_fu_438_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65363_fu_438[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65363_out(8),
      R => '0'
    );
\shl_i_i_i_i65365_fu_442[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_predicate_pred733_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65365_out(8),
      O => \shl_i_i_i_i65365_fu_442[8]_i_1_n_5\
    );
\shl_i_i_i_i65365_fu_442_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65365_fu_442[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65365_out(8),
      R => '0'
    );
\shl_i_i_i_i65367_fu_446[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_predicate_pred742_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65367_out(8),
      O => \shl_i_i_i_i65367_fu_446[8]_i_1_n_5\
    );
\shl_i_i_i_i65367_fu_446_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65367_fu_446[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65367_out(8),
      R => '0'
    );
\shl_i_i_i_i65369_fu_450[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_predicate_pred751_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65369_out(8),
      O => \shl_i_i_i_i65369_fu_450[8]_i_1_n_5\
    );
\shl_i_i_i_i65369_fu_450_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65369_fu_450[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65369_out(8),
      R => '0'
    );
\shl_i_i_i_i65371_fu_454[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_predicate_pred760_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65371_out\(0),
      O => \shl_i_i_i_i65371_fu_454[8]_i_1_n_5\
    );
\shl_i_i_i_i65371_fu_454_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65371_fu_454[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65371_out\(0),
      R => '0'
    );
\shl_i_i_i_i65373_fu_458[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_predicate_pred769_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65373_out(8),
      O => \shl_i_i_i_i65373_fu_458[8]_i_1_n_5\
    );
\shl_i_i_i_i65373_fu_458_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65373_fu_458[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65373_out(8),
      R => '0'
    );
\shl_i_i_i_i65375_fu_462[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_predicate_pred778_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65375_out\(0),
      O => \shl_i_i_i_i65375_fu_462[8]_i_1_n_5\
    );
\shl_i_i_i_i65375_fu_462_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65375_fu_462[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65375_out\(0),
      R => '0'
    );
\shl_i_i_i_i65377_fu_466[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_predicate_pred787_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65377_out\(0),
      O => \shl_i_i_i_i65377_fu_466[8]_i_1_n_5\
    );
\shl_i_i_i_i65377_fu_466_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65377_fu_466[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65377_out\(0),
      R => '0'
    );
\shl_i_i_i_i65379_fu_470[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_predicate_pred796_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65379_out\(0),
      O => \shl_i_i_i_i65379_fu_470[8]_i_1_n_5\
    );
\shl_i_i_i_i65379_fu_470_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65379_fu_470[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65379_out\(0),
      R => '0'
    );
\shl_i_i_i_i6537_fu_326[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_predicate_pred472_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i6537_out\(0),
      O => \shl_i_i_i_i6537_fu_326[8]_i_1_n_5\
    );
\shl_i_i_i_i6537_fu_326_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6537_fu_326[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i6537_out\(0),
      R => '0'
    );
\shl_i_i_i_i65381_fu_474[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_predicate_pred805_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65381_out(8),
      O => \shl_i_i_i_i65381_fu_474[8]_i_1_n_5\
    );
\shl_i_i_i_i65381_fu_474_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65381_fu_474[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65381_out(8),
      R => '0'
    );
\shl_i_i_i_i65383_fu_478[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_predicate_pred814_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65383_out\(0),
      O => \shl_i_i_i_i65383_fu_478[8]_i_1_n_5\
    );
\shl_i_i_i_i65383_fu_478_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65383_fu_478[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65383_out\(0),
      R => '0'
    );
\shl_i_i_i_i65385_fu_482[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_predicate_pred823_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65385_out(8),
      O => \shl_i_i_i_i65385_fu_482[8]_i_1_n_5\
    );
\shl_i_i_i_i65385_fu_482_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65385_fu_482[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65385_out(8),
      R => '0'
    );
\shl_i_i_i_i65387_fu_486[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_predicate_pred832_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65387_out(8),
      O => \shl_i_i_i_i65387_fu_486[8]_i_1_n_5\
    );
\shl_i_i_i_i65387_fu_486_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65387_fu_486[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65387_out(8),
      R => '0'
    );
\shl_i_i_i_i65389_fu_490[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_predicate_pred841_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65389_out\(0),
      O => \shl_i_i_i_i65389_fu_490[8]_i_1_n_5\
    );
\shl_i_i_i_i65389_fu_490_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65389_fu_490[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65389_out\(0),
      R => '0'
    );
\shl_i_i_i_i65391_fu_494[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_predicate_pred850_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65391_out\(0),
      O => \shl_i_i_i_i65391_fu_494[8]_i_1_n_5\
    );
\shl_i_i_i_i65391_fu_494_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65391_fu_494[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65391_out\(0),
      R => '0'
    );
\shl_i_i_i_i65393_fu_498[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_predicate_pred859_state3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65393_out\(0),
      O => \shl_i_i_i_i65393_fu_498[8]_i_1_n_5\
    );
\shl_i_i_i_i65393_fu_498_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65393_fu_498[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65393_out\(0),
      R => '0'
    );
\shl_i_i_i_i65395_fu_502[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred868_state3,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65395_out(8),
      O => \shl_i_i_i_i65395_fu_502[8]_i_1_n_5\
    );
\shl_i_i_i_i65395_fu_502_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65395_fu_502[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65395_out(8),
      R => '0'
    );
\shl_i_i_i_i65397_fu_506[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred877_state3,
      I3 => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65397_out\(0),
      O => \shl_i_i_i_i65397_fu_506[8]_i_1_n_5\
    );
\shl_i_i_i_i65397_fu_506_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65397_fu_506[8]_i_1_n_5\,
      Q => \^grp_feedforward_pipeline_vitis_loop_153_5_fu_5888_shl_i_i_i_i65397_out\(0),
      R => '0'
    );
\shl_i_i_i_i65399_fu_510[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred886_state3,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65399_out(8),
      O => \shl_i_i_i_i65399_fu_510[8]_i_1_n_5\
    );
\shl_i_i_i_i65399_fu_510_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i65399_fu_510[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65399_out(8),
      R => '0'
    );
\shl_i_i_i_i6539_fu_330[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => icmp_ln41_reg_2157,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_predicate_pred481_state3,
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6539_out(8),
      O => \shl_i_i_i_i6539_fu_330[8]_i_1_n_5\
    );
\shl_i_i_i_i6539_fu_330_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \shl_i_i_i_i6539_fu_330[8]_i_1_n_5\,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6539_out(8),
      R => '0'
    );
\trunc_ln153_1_reg_2133_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_i_3(0),
      Q => trunc_ln153_1_reg_2133(0),
      R => '0'
    );
\trunc_ln153_1_reg_2133_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_fu_310_reg_n_5_[1]\,
      Q => trunc_ln153_1_reg_2133(1),
      R => flow_control_loop_pipe_sequential_init_U_n_12
    );
\trunc_ln153_1_reg_2133_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_fu_310_reg_n_5_[2]\,
      Q => trunc_ln153_1_reg_2133(2),
      R => flow_control_loop_pipe_sequential_init_U_n_12
    );
\trunc_ln153_1_reg_2133_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_fu_310_reg_n_5_[3]\,
      Q => trunc_ln153_1_reg_2133(3),
      R => flow_control_loop_pipe_sequential_init_U_n_12
    );
\trunc_ln153_1_reg_2133_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_fu_310_reg_n_5_[4]\,
      Q => trunc_ln153_1_reg_2133(4),
      R => flow_control_loop_pipe_sequential_init_U_n_12
    );
\trunc_ln153_1_reg_2133_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_fu_310_reg_n_5_[5]\,
      Q => trunc_ln153_1_reg_2133(5),
      R => flow_control_loop_pipe_sequential_init_U_n_12
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_171_6 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    add_ln174_fu_87_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[17]\ : out STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_ce0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg : in STD_LOGIC;
    grp_matmul_xnor_fu_5960_res_d0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_0_15_29_29_i_2_0 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_171_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_171_6 is
  signal add_ln171_fu_65_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^grp_feedforward_pipeline_vitis_loop_171_6_fu_6029_layer3_activations_address1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0 : STD_LOGIC_VECTOR ( 28 downto 13 );
  signal i_fu_300 : STD_LOGIC;
  signal \i_fu_30_reg_n_5_[0]\ : STD_LOGIC;
  signal \i_fu_30_reg_n_5_[1]\ : STD_LOGIC;
  signal \i_fu_30_reg_n_5_[2]\ : STD_LOGIC;
  signal \i_fu_30_reg_n_5_[3]\ : STD_LOGIC;
  signal ram_reg_0_15_13_13_i_2_n_5 : STD_LOGIC;
  signal ram_reg_0_15_13_13_i_2_n_6 : STD_LOGIC;
  signal ram_reg_0_15_13_13_i_2_n_7 : STD_LOGIC;
  signal ram_reg_0_15_13_13_i_2_n_8 : STD_LOGIC;
  signal ram_reg_0_15_13_13_i_3_n_5 : STD_LOGIC;
  signal ram_reg_0_15_13_13_i_4_n_5 : STD_LOGIC;
  signal ram_reg_0_15_13_13_i_5_n_5 : STD_LOGIC;
  signal ram_reg_0_15_17_17_i_2_n_5 : STD_LOGIC;
  signal ram_reg_0_15_17_17_i_2_n_6 : STD_LOGIC;
  signal ram_reg_0_15_17_17_i_2_n_7 : STD_LOGIC;
  signal ram_reg_0_15_17_17_i_2_n_8 : STD_LOGIC;
  signal ram_reg_0_15_17_17_i_3_n_5 : STD_LOGIC;
  signal ram_reg_0_15_17_17_i_4_n_5 : STD_LOGIC;
  signal ram_reg_0_15_17_17_i_5_n_5 : STD_LOGIC;
  signal ram_reg_0_15_17_17_i_6_n_5 : STD_LOGIC;
  signal ram_reg_0_15_21_21_i_2_n_5 : STD_LOGIC;
  signal ram_reg_0_15_21_21_i_2_n_6 : STD_LOGIC;
  signal ram_reg_0_15_21_21_i_2_n_7 : STD_LOGIC;
  signal ram_reg_0_15_21_21_i_2_n_8 : STD_LOGIC;
  signal ram_reg_0_15_21_21_i_3_n_5 : STD_LOGIC;
  signal ram_reg_0_15_21_21_i_4_n_5 : STD_LOGIC;
  signal ram_reg_0_15_21_21_i_5_n_5 : STD_LOGIC;
  signal ram_reg_0_15_21_21_i_6_n_5 : STD_LOGIC;
  signal ram_reg_0_15_25_25_i_2_n_5 : STD_LOGIC;
  signal ram_reg_0_15_25_25_i_2_n_6 : STD_LOGIC;
  signal ram_reg_0_15_25_25_i_2_n_7 : STD_LOGIC;
  signal ram_reg_0_15_25_25_i_2_n_8 : STD_LOGIC;
  signal ram_reg_0_15_25_25_i_3_n_5 : STD_LOGIC;
  signal ram_reg_0_15_25_25_i_4_n_5 : STD_LOGIC;
  signal ram_reg_0_15_25_25_i_5_n_5 : STD_LOGIC;
  signal ram_reg_0_15_25_25_i_6_n_5 : STD_LOGIC;
  signal ram_reg_0_15_29_29_i_2_n_7 : STD_LOGIC;
  signal ram_reg_0_15_29_29_i_2_n_8 : STD_LOGIC;
  signal ram_reg_0_15_29_29_i_3_n_5 : STD_LOGIC;
  signal ram_reg_0_15_29_29_i_4_n_5 : STD_LOGIC;
  signal ram_reg_0_15_29_29_i_5_n_5 : STD_LOGIC;
  signal NLW_ram_reg_0_15_29_29_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_15_29_29_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ram_reg_0_15_13_13_i_2 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_0_15_17_17_i_2 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_0_15_21_21_i_2 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_0_15_25_25_i_2 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_0_15_29_29_i_2 : label is 35;
begin
  grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(3 downto 0) <= \^grp_feedforward_pipeline_vitis_loop_171_6_fu_6029_layer3_activations_address1\(3 downto 0);
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => i_fu_300,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_ce0,
      R => ap_rst_n_inv
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_9
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      add_ln171_fu_65_p2(3 downto 0) => add_ln171_fu_65_p2(3 downto 0),
      \ap_CS_fsm_reg[17]\ => \ap_CS_fsm_reg[17]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => \i_fu_30_reg_n_5_[2]\,
      ap_enable_reg_pp0_iter1_reg_0 => \i_fu_30_reg_n_5_[3]\,
      ap_enable_reg_pp0_iter1_reg_1 => \i_fu_30_reg_n_5_[0]\,
      ap_enable_reg_pp0_iter1_reg_2 => \i_fu_30_reg_n_5_[1]\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(3 downto 0) => \^grp_feedforward_pipeline_vitis_loop_171_6_fu_6029_layer3_activations_address1\(3 downto 0),
      i_fu_300 => i_fu_300
    );
\i_fu_30_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_300,
      D => add_ln171_fu_65_p2(0),
      Q => \i_fu_30_reg_n_5_[0]\,
      R => '0'
    );
\i_fu_30_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_300,
      D => add_ln171_fu_65_p2(1),
      Q => \i_fu_30_reg_n_5_[1]\,
      R => '0'
    );
\i_fu_30_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_300,
      D => add_ln171_fu_65_p2(2),
      Q => \i_fu_30_reg_n_5_[2]\,
      R => '0'
    );
\i_fu_30_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_300,
      D => add_ln171_fu_65_p2(3),
      Q => \i_fu_30_reg_n_5_[3]\,
      R => '0'
    );
\layer3_activations_addr_reg_104_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_feedforward_pipeline_vitis_loop_171_6_fu_6029_layer3_activations_address1\(0),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address0(0),
      R => '0'
    );
\layer3_activations_addr_reg_104_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_feedforward_pipeline_vitis_loop_171_6_fu_6029_layer3_activations_address1\(1),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address0(1),
      R => '0'
    );
\layer3_activations_addr_reg_104_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_feedforward_pipeline_vitis_loop_171_6_fu_6029_layer3_activations_address1\(2),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address0(2),
      R => '0'
    );
\layer3_activations_addr_reg_104_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_feedforward_pipeline_vitis_loop_171_6_fu_6029_layer3_activations_address1\(3),
      Q => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address0(3),
      R => '0'
    );
\ram_reg_0_15_13_13_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0(13),
      I1 => Q(1),
      I2 => grp_matmul_xnor_fu_5960_res_d0(0),
      O => d0(0)
    );
ram_reg_0_15_13_13_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_15_13_13_i_2_n_5,
      CO(2) => ram_reg_0_15_13_13_i_2_n_6,
      CO(1) => ram_reg_0_15_13_13_i_2_n_7,
      CO(0) => ram_reg_0_15_13_13_i_2_n_8,
      CYINIT => '0',
      DI(3 downto 1) => ram_reg_0_15_29_29_i_2_0(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0(16 downto 13),
      S(3) => ram_reg_0_15_13_13_i_3_n_5,
      S(2) => ram_reg_0_15_13_13_i_4_n_5,
      S(1) => ram_reg_0_15_13_13_i_5_n_5,
      S(0) => ram_reg_0_15_29_29_i_2_0(0)
    );
ram_reg_0_15_13_13_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_29_29_i_2_0(3),
      O => ram_reg_0_15_13_13_i_3_n_5
    );
ram_reg_0_15_13_13_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_29_29_i_2_0(2),
      O => ram_reg_0_15_13_13_i_4_n_5
    );
ram_reg_0_15_13_13_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_29_29_i_2_0(1),
      O => ram_reg_0_15_13_13_i_5_n_5
    );
\ram_reg_0_15_14_14_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0(14),
      I1 => Q(1),
      I2 => grp_matmul_xnor_fu_5960_res_d0(1),
      O => d0(1)
    );
\ram_reg_0_15_15_15_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0(15),
      O => d0(2)
    );
ram_reg_0_15_16_16_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0(16),
      O => d0(3)
    );
ram_reg_0_15_17_17_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0(17),
      O => d0(4)
    );
ram_reg_0_15_17_17_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_15_13_13_i_2_n_5,
      CO(3) => ram_reg_0_15_17_17_i_2_n_5,
      CO(2) => ram_reg_0_15_17_17_i_2_n_6,
      CO(1) => ram_reg_0_15_17_17_i_2_n_7,
      CO(0) => ram_reg_0_15_17_17_i_2_n_8,
      CYINIT => '0',
      DI(3 downto 0) => ram_reg_0_15_29_29_i_2_0(7 downto 4),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0(20 downto 17),
      S(3) => ram_reg_0_15_17_17_i_3_n_5,
      S(2) => ram_reg_0_15_17_17_i_4_n_5,
      S(1) => ram_reg_0_15_17_17_i_5_n_5,
      S(0) => ram_reg_0_15_17_17_i_6_n_5
    );
ram_reg_0_15_17_17_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_29_29_i_2_0(7),
      O => ram_reg_0_15_17_17_i_3_n_5
    );
ram_reg_0_15_17_17_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_29_29_i_2_0(6),
      O => ram_reg_0_15_17_17_i_4_n_5
    );
ram_reg_0_15_17_17_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_29_29_i_2_0(5),
      O => ram_reg_0_15_17_17_i_5_n_5
    );
ram_reg_0_15_17_17_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_29_29_i_2_0(4),
      O => ram_reg_0_15_17_17_i_6_n_5
    );
ram_reg_0_15_18_18_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0(18),
      O => d0(5)
    );
ram_reg_0_15_19_19_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0(19),
      O => d0(6)
    );
ram_reg_0_15_20_20_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0(20),
      O => d0(7)
    );
ram_reg_0_15_21_21_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0(21),
      O => d0(8)
    );
ram_reg_0_15_21_21_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_15_17_17_i_2_n_5,
      CO(3) => ram_reg_0_15_21_21_i_2_n_5,
      CO(2) => ram_reg_0_15_21_21_i_2_n_6,
      CO(1) => ram_reg_0_15_21_21_i_2_n_7,
      CO(0) => ram_reg_0_15_21_21_i_2_n_8,
      CYINIT => '0',
      DI(3 downto 0) => ram_reg_0_15_29_29_i_2_0(11 downto 8),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0(24 downto 21),
      S(3) => ram_reg_0_15_21_21_i_3_n_5,
      S(2) => ram_reg_0_15_21_21_i_4_n_5,
      S(1) => ram_reg_0_15_21_21_i_5_n_5,
      S(0) => ram_reg_0_15_21_21_i_6_n_5
    );
ram_reg_0_15_21_21_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_29_29_i_2_0(11),
      O => ram_reg_0_15_21_21_i_3_n_5
    );
ram_reg_0_15_21_21_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_29_29_i_2_0(10),
      O => ram_reg_0_15_21_21_i_4_n_5
    );
ram_reg_0_15_21_21_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_29_29_i_2_0(9),
      O => ram_reg_0_15_21_21_i_5_n_5
    );
ram_reg_0_15_21_21_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_29_29_i_2_0(8),
      O => ram_reg_0_15_21_21_i_6_n_5
    );
ram_reg_0_15_22_22_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0(22),
      O => d0(9)
    );
ram_reg_0_15_23_23_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0(23),
      O => d0(10)
    );
ram_reg_0_15_24_24_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0(24),
      O => d0(11)
    );
ram_reg_0_15_25_25_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0(25),
      O => d0(12)
    );
ram_reg_0_15_25_25_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_15_21_21_i_2_n_5,
      CO(3) => ram_reg_0_15_25_25_i_2_n_5,
      CO(2) => ram_reg_0_15_25_25_i_2_n_6,
      CO(1) => ram_reg_0_15_25_25_i_2_n_7,
      CO(0) => ram_reg_0_15_25_25_i_2_n_8,
      CYINIT => '0',
      DI(3 downto 0) => ram_reg_0_15_29_29_i_2_0(15 downto 12),
      O(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0(28 downto 25),
      S(3) => ram_reg_0_15_25_25_i_3_n_5,
      S(2) => ram_reg_0_15_25_25_i_4_n_5,
      S(1) => ram_reg_0_15_25_25_i_5_n_5,
      S(0) => ram_reg_0_15_25_25_i_6_n_5
    );
ram_reg_0_15_25_25_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_29_29_i_2_0(15),
      O => ram_reg_0_15_25_25_i_3_n_5
    );
ram_reg_0_15_25_25_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_29_29_i_2_0(14),
      O => ram_reg_0_15_25_25_i_4_n_5
    );
ram_reg_0_15_25_25_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_29_29_i_2_0(13),
      O => ram_reg_0_15_25_25_i_5_n_5
    );
ram_reg_0_15_25_25_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_29_29_i_2_0(12),
      O => ram_reg_0_15_25_25_i_6_n_5
    );
ram_reg_0_15_26_26_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0(26),
      O => d0(13)
    );
ram_reg_0_15_27_27_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0(27),
      O => d0(14)
    );
ram_reg_0_15_28_28_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0(28),
      O => d0(15)
    );
ram_reg_0_15_29_29_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_15_25_25_i_2_n_5,
      CO(3 downto 2) => NLW_ram_reg_0_15_29_29_i_2_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_0_15_29_29_i_2_n_7,
      CO(0) => ram_reg_0_15_29_29_i_2_n_8,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => ram_reg_0_15_29_29_i_2_0(17 downto 16),
      O(3) => NLW_ram_reg_0_15_29_29_i_2_O_UNCONNECTED(3),
      O(2 downto 0) => add_ln174_fu_87_p2(2 downto 0),
      S(3) => '0',
      S(2) => ram_reg_0_15_29_29_i_3_n_5,
      S(1) => ram_reg_0_15_29_29_i_4_n_5,
      S(0) => ram_reg_0_15_29_29_i_5_n_5
    );
ram_reg_0_15_29_29_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_29_29_i_2_0(18),
      O => ram_reg_0_15_29_29_i_3_n_5
    );
ram_reg_0_15_29_29_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_29_29_i_2_0(17),
      O => ram_reg_0_15_29_29_i_4_n_5
    );
ram_reg_0_15_29_29_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_29_29_i_2_0(16),
      O => ram_reg_0_15_29_29_i_5_n_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_180_7 is
  port (
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TLAST : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    load_p2 : out STD_LOGIC;
    load_p2_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    layer3_activations_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \output_stream_TDEST_reg_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    output_stream_TDATA_reg1 : out STD_LOGIC;
    \ap_CS_fsm_reg[19]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_1 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg : in STD_LOGIC;
    output_stream_TREADY_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_loop_init_int_reg : in STD_LOGIC;
    \data_p2_reg[3]\ : in STD_LOGIC;
    \data_p2_reg[3]_0\ : in STD_LOGIC;
    \data_p2_reg[7]\ : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_matmul_xnor_fu_5960_res_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_done : in STD_LOGIC;
    \data_p2_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_p2_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_180_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_180_7 is
  signal add_ln180_fu_137_p2 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal \^grp_feedforward_pipeline_vitis_loop_180_7_fu_6034_output_stream_tlast\ : STD_LOGIC;
  signal i_fu_76 : STD_LOGIC;
  signal \i_fu_76_reg_n_5_[0]\ : STD_LOGIC;
  signal \i_fu_76_reg_n_5_[1]\ : STD_LOGIC;
  signal \i_fu_76_reg_n_5_[2]\ : STD_LOGIC;
  signal \i_fu_76_reg_n_5_[3]\ : STD_LOGIC;
  signal \temp_last_reg_227[0]_i_2_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_p2[0]_i_1__1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \data_p2[1]_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \data_p2[22]_i_1__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \data_p2[2]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \data_p2[31]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \data_p2[3]_i_1__1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \data_p2[3]_i_2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \data_p2[3]_i_2__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \data_p2[4]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \data_p2[5]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \data_p2[6]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \data_p2[7]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \output_stream_TDATA_reg[31]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \temp_last_reg_227[0]_i_2\ : label is "soft_lutpair132";
begin
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
  grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TLAST <= \^grp_feedforward_pipeline_vitis_loop_180_7_fu_6034_output_stream_tlast\;
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => \^ap_enable_reg_pp0_iter1\,
      R => '0'
    );
\data_p2[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \data_p2_reg[7]_0\(0),
      I1 => \^ap_enable_reg_pp0_iter1\,
      I2 => output_stream_TREADY_int_regslice,
      I3 => Q(2),
      O => \output_stream_TDEST_reg_reg[7]\(0)
    );
\data_p2[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \data_p2_reg[7]_0\(1),
      I1 => \^ap_enable_reg_pp0_iter1\,
      I2 => output_stream_TREADY_int_regslice,
      I3 => Q(2),
      O => \output_stream_TDEST_reg_reg[7]\(1)
    );
\data_p2[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1\,
      I1 => Q(2),
      I2 => output_stream_TREADY_int_regslice,
      O => E(0)
    );
\data_p2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \data_p2_reg[7]_0\(2),
      I1 => \^ap_enable_reg_pp0_iter1\,
      I2 => output_stream_TREADY_int_regslice,
      I3 => Q(2),
      O => \output_stream_TDEST_reg_reg[7]\(2)
    );
\data_p2[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1\,
      I1 => output_stream_TREADY_int_regslice,
      I2 => Q(2),
      I3 => \data_p2_reg[31]\(0),
      O => ap_enable_reg_pp0_iter1_reg_1
    );
\data_p2[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \data_p2_reg[7]_0\(3),
      I1 => \^ap_enable_reg_pp0_iter1\,
      I2 => output_stream_TREADY_int_regslice,
      I3 => Q(2),
      O => \output_stream_TDEST_reg_reg[7]\(3)
    );
\data_p2[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1\,
      I1 => output_stream_TREADY_int_regslice,
      I2 => Q(2),
      I3 => \data_p2_reg[3]\,
      O => load_p2
    );
\data_p2[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1\,
      I1 => output_stream_TREADY_int_regslice,
      I2 => Q(2),
      I3 => \data_p2_reg[3]_0\,
      O => load_p2_0
    );
\data_p2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \data_p2_reg[7]_0\(4),
      I1 => \^ap_enable_reg_pp0_iter1\,
      I2 => output_stream_TREADY_int_regslice,
      I3 => Q(2),
      O => \output_stream_TDEST_reg_reg[7]\(4)
    );
\data_p2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \data_p2_reg[7]_0\(5),
      I1 => \^ap_enable_reg_pp0_iter1\,
      I2 => output_stream_TREADY_int_regslice,
      I3 => Q(2),
      O => \output_stream_TDEST_reg_reg[7]\(5)
    );
\data_p2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \data_p2_reg[7]_0\(6),
      I1 => \^ap_enable_reg_pp0_iter1\,
      I2 => output_stream_TREADY_int_regslice,
      I3 => Q(2),
      O => \output_stream_TDEST_reg_reg[7]\(6)
    );
\data_p2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1\,
      I1 => output_stream_TREADY_int_regslice,
      I2 => Q(2),
      I3 => \data_p2_reg[7]\,
      O => ap_enable_reg_pp0_iter1_reg_0(0)
    );
\data_p2[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \data_p2_reg[7]_0\(7),
      I1 => \^ap_enable_reg_pp0_iter1\,
      I2 => output_stream_TREADY_int_regslice,
      I3 => Q(2),
      O => \output_stream_TDEST_reg_reg[7]\(7)
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_8
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      add_ln180_fu_137_p2(2 downto 0) => add_ln180_fu_137_p2(3 downto 1),
      \ap_CS_fsm_reg[19]\ => \ap_CS_fsm_reg[19]\,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_7,
      ap_loop_init_int_reg_1 => ap_loop_init_int_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address0(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address0(3 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_5,
      grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TLAST => \^grp_feedforward_pipeline_vitis_loop_180_7_fu_6034_output_stream_tlast\,
      grp_matmul_xnor_fu_5960_res_address0(3 downto 0) => grp_matmul_xnor_fu_5960_res_address0(3 downto 0),
      i_fu_76 => i_fu_76,
      \i_fu_76_reg[0]\ => \^ap_enable_reg_pp0_iter1\,
      \i_fu_76_reg[0]_0\ => \i_fu_76_reg_n_5_[0]\,
      \i_fu_76_reg[3]\ => \i_fu_76_reg_n_5_[3]\,
      layer3_activations_address0(3 downto 0) => layer3_activations_address0(3 downto 0),
      output_stream_TREADY_int_regslice => output_stream_TREADY_int_regslice,
      \temp_last_reg_227_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_6,
      \temp_last_reg_227_reg[0]_0\ => \temp_last_reg_227[0]_i_2_n_5\,
      \temp_last_reg_227_reg[0]_1\ => \i_fu_76_reg_n_5_[1]\,
      \temp_last_reg_227_reg[0]_2\ => \i_fu_76_reg_n_5_[2]\
    );
\i_fu_76_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_76,
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => \i_fu_76_reg_n_5_[0]\,
      R => '0'
    );
\i_fu_76_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_76,
      D => add_ln180_fu_137_p2(1),
      Q => \i_fu_76_reg_n_5_[1]\,
      R => '0'
    );
\i_fu_76_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_76,
      D => add_ln180_fu_137_p2(2),
      Q => \i_fu_76_reg_n_5_[2]\,
      R => '0'
    );
\i_fu_76_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_76,
      D => add_ln180_fu_137_p2(3),
      Q => \i_fu_76_reg_n_5_[3]\,
      R => '0'
    );
\output_stream_TDATA_reg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1\,
      I1 => output_stream_TREADY_int_regslice,
      I2 => Q(2),
      O => output_stream_TDATA_reg1
    );
\temp_last_reg_227[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1\,
      I1 => Q(2),
      I2 => output_stream_TREADY_int_regslice,
      O => \temp_last_reg_227[0]_i_2_n_5\
    );
\temp_last_reg_227_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => \^grp_feedforward_pipeline_vitis_loop_180_7_fu_6034_output_stream_tlast\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_matmul_xnor is
  port (
    grp_matmul_xnor_fu_5960_res_ce0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[15]\ : out STD_LOGIC;
    d0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln64_reg_1952_reg[6]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    grp_matmul_xnor_fu_5960_res_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_matmul_xnor_fu_5960_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653123_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653125_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65337_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653107_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6537_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65333_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65345_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653105_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65319_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65341_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65377_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65327_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65391_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65383_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65329_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65379_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65397_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65343_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65375_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65315_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65393_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65389_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65339_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65323_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65321_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65371_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653117_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65351_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln64_35_fu_1453_p2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln64_42_fu_1505_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln64_42_reg_1922_reg[0]_0\ : in STD_LOGIC;
    add_ln64_38_fu_1479_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln64_38_reg_1917_reg[0]_0\ : in STD_LOGIC;
    add_ln64_50_fu_1557_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln64_50_reg_1932_reg[0]_0\ : in STD_LOGIC;
    add_ln64_57_fu_1609_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln64_57_reg_1942_reg[0]_0\ : in STD_LOGIC;
    add_ln64_53_fu_1583_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln64_53_reg_1937_reg[0]_0\ : in STD_LOGIC;
    add_ln64_45_fu_1531_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln64_45_reg_1927_reg[0]_0\ : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653121_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65359_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65325_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65361_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln64_60_fu_1635_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln64_60_reg_1947_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_matmul_xnor;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_matmul_xnor is
  signal add_ln61_fu_579_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln64_11_fu_1297_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln64_11_reg_1882 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln64_14_fu_1323_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln64_14_reg_1887 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln64_19_fu_1349_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln64_19_reg_1892 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln64_22_fu_1375_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln64_22_reg_1897 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln64_26_fu_1401_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln64_26_reg_1902 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln64_29_fu_1427_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln64_29_reg_1907 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln64_35_reg_1912 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln64_38_reg_1917 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln64_42_reg_1922 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln64_45_reg_1927 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln64_4_fu_1245_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln64_4_reg_1872 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln64_50_reg_1932 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln64_53_reg_1937 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln64_57_reg_1942 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln64_60_reg_1947 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln64_7_fu_1271_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln64_7_reg_1877 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln64_fu_1834_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \add_ln64_reg_1952[3]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[3]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[3]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[3]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[3]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[3]_i_15_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[3]_i_16_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[3]_i_17_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[3]_i_18_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[3]_i_19_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[3]_i_20_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[3]_i_21_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[3]_i_22_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[3]_i_23_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[3]_i_24_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[3]_i_25_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[3]_i_26_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[3]_i_27_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[3]_i_28_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[3]_i_29_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[3]_i_30_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[3]_i_31_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[3]_i_32_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[3]_i_33_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[3]_i_34_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[3]_i_35_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[3]_i_36_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[3]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[3]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[3]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[3]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[6]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[6]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[6]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[6]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[6]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[6]_i_15_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[6]_i_16_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[6]_i_17_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[6]_i_18_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[6]_i_19_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[6]_i_20_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[6]_i_21_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[6]_i_22_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[6]_i_23_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[6]_i_24_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[6]_i_25_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[6]_i_26_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[6]_i_27_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[6]_i_28_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[6]_i_29_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[6]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[6]_i_30_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[6]_i_31_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[6]_i_32_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[6]_i_33_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[6]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[6]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[6]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[6]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[6]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[6]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952[6]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln64_reg_1952_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln64_reg_1952_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln64_reg_1952_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln64_reg_1952_reg[6]_i_1_n_8\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_sig_allocacmp_x_1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_matmul_xnor_fu_5960_ap_ready : STD_LOGIC;
  signal grp_matmul_xnor_fu_5960_res_d0 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal x_1_reg_1863 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal x_fu_1640 : STD_LOGIC;
  signal \x_fu_164_reg_n_5_[0]\ : STD_LOGIC;
  signal \x_fu_164_reg_n_5_[1]\ : STD_LOGIC;
  signal \x_fu_164_reg_n_5_[2]\ : STD_LOGIC;
  signal \x_fu_164_reg_n_5_[3]\ : STD_LOGIC;
  signal \NLW_add_ln64_reg_1952_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln64_reg_1952_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln64_11_reg_1882[1]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \add_ln64_11_reg_1882[2]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \add_ln64_14_reg_1887[1]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \add_ln64_14_reg_1887[2]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \add_ln64_19_reg_1892[1]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \add_ln64_19_reg_1892[2]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \add_ln64_22_reg_1897[1]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \add_ln64_22_reg_1897[2]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \add_ln64_26_reg_1902[1]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \add_ln64_26_reg_1902[2]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \add_ln64_29_reg_1907[1]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \add_ln64_29_reg_1907[2]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \add_ln64_4_reg_1872[1]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \add_ln64_4_reg_1872[2]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \add_ln64_7_reg_1877[1]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \add_ln64_7_reg_1877[2]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \add_ln64_reg_1952[3]_i_11\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \add_ln64_reg_1952[3]_i_12\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \add_ln64_reg_1952[3]_i_13\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \add_ln64_reg_1952[3]_i_14\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \add_ln64_reg_1952[3]_i_15\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \add_ln64_reg_1952[3]_i_17\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \add_ln64_reg_1952[3]_i_18\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \add_ln64_reg_1952[3]_i_20\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \add_ln64_reg_1952[3]_i_21\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \add_ln64_reg_1952[3]_i_31\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \add_ln64_reg_1952[3]_i_32\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \add_ln64_reg_1952[3]_i_33\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \add_ln64_reg_1952[3]_i_34\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \add_ln64_reg_1952[3]_i_35\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \add_ln64_reg_1952[3]_i_36\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \add_ln64_reg_1952[6]_i_15\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \add_ln64_reg_1952[6]_i_20\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \add_ln64_reg_1952[6]_i_21\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \add_ln64_reg_1952[6]_i_22\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \add_ln64_reg_1952[6]_i_25\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \add_ln64_reg_1952[6]_i_26\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \add_ln64_reg_1952[6]_i_27\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \add_ln64_reg_1952[6]_i_28\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \add_ln64_reg_1952[6]_i_29\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \add_ln64_reg_1952[6]_i_30\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \add_ln64_reg_1952[6]_i_31\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \add_ln64_reg_1952[6]_i_33\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \add_ln64_reg_1952[6]_i_8\ : label is "soft_lutpair169";
begin
\add_ln64_11_reg_1882[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65345_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65333_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6537_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653105_out(0),
      O => add_ln64_11_fu_1297_p2(0)
    );
\add_ln64_11_reg_1882[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653105_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6537_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65345_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65333_out(0),
      O => add_ln64_11_fu_1297_p2(1)
    );
\add_ln64_11_reg_1882[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6537_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65333_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65345_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653105_out(0),
      O => add_ln64_11_fu_1297_p2(2)
    );
\add_ln64_11_reg_1882_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_11_fu_1297_p2(0),
      Q => add_ln64_11_reg_1882(0),
      R => '0'
    );
\add_ln64_11_reg_1882_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_11_fu_1297_p2(1),
      Q => add_ln64_11_reg_1882(1),
      R => '0'
    );
\add_ln64_11_reg_1882_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_11_fu_1297_p2(2),
      Q => add_ln64_11_reg_1882(2),
      R => '0'
    );
\add_ln64_14_reg_1887[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653117_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65371_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65321_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65351_out(0),
      O => add_ln64_14_fu_1323_p2(0)
    );
\add_ln64_14_reg_1887[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65351_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65321_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653117_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65371_out(0),
      O => add_ln64_14_fu_1323_p2(1)
    );
\add_ln64_14_reg_1887[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65321_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65371_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653117_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65351_out(0),
      O => add_ln64_14_fu_1323_p2(2)
    );
\add_ln64_14_reg_1887_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_14_fu_1323_p2(0),
      Q => add_ln64_14_reg_1887(0),
      R => '0'
    );
\add_ln64_14_reg_1887_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_14_fu_1323_p2(1),
      Q => add_ln64_14_reg_1887(1),
      R => '0'
    );
\add_ln64_14_reg_1887_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_14_fu_1323_p2(2),
      Q => add_ln64_14_reg_1887(2),
      R => '0'
    );
\add_ln64_19_reg_1892[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65329_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65383_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65391_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65379_out(0),
      O => add_ln64_19_fu_1349_p2(0)
    );
\add_ln64_19_reg_1892[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65379_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65391_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65329_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65383_out(0),
      O => add_ln64_19_fu_1349_p2(1)
    );
\add_ln64_19_reg_1892[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65391_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65383_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65329_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65379_out(0),
      O => add_ln64_19_fu_1349_p2(2)
    );
\add_ln64_19_reg_1892_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_19_fu_1349_p2(0),
      Q => add_ln64_19_reg_1892(0),
      R => '0'
    );
\add_ln64_19_reg_1892_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_19_fu_1349_p2(1),
      Q => add_ln64_19_reg_1892(1),
      R => '0'
    );
\add_ln64_19_reg_1892_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_19_fu_1349_p2(2),
      Q => add_ln64_19_reg_1892(2),
      R => '0'
    );
\add_ln64_22_reg_1897[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65339_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65389_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65393_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65323_out(0),
      O => add_ln64_22_fu_1375_p2(0)
    );
\add_ln64_22_reg_1897[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65323_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65393_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65339_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65389_out(0),
      O => add_ln64_22_fu_1375_p2(1)
    );
\add_ln64_22_reg_1897[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65393_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65389_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65339_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65323_out(0),
      O => add_ln64_22_fu_1375_p2(2)
    );
\add_ln64_22_reg_1897_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_22_fu_1375_p2(0),
      Q => add_ln64_22_reg_1897(0),
      R => '0'
    );
\add_ln64_22_reg_1897_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_22_fu_1375_p2(1),
      Q => add_ln64_22_reg_1897(1),
      R => '0'
    );
\add_ln64_22_reg_1897_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_22_fu_1375_p2(2),
      Q => add_ln64_22_reg_1897(2),
      R => '0'
    );
\add_ln64_26_reg_1902[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65375_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65343_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65397_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65315_out(0),
      O => add_ln64_26_fu_1401_p2(0)
    );
\add_ln64_26_reg_1902[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65315_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65397_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65375_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65343_out(0),
      O => add_ln64_26_fu_1401_p2(1)
    );
\add_ln64_26_reg_1902[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65397_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65343_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65375_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65315_out(0),
      O => add_ln64_26_fu_1401_p2(2)
    );
\add_ln64_26_reg_1902_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_26_fu_1401_p2(0),
      Q => add_ln64_26_reg_1902(0),
      R => '0'
    );
\add_ln64_26_reg_1902_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_26_fu_1401_p2(1),
      Q => add_ln64_26_reg_1902(1),
      R => '0'
    );
\add_ln64_26_reg_1902_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_26_fu_1401_p2(2),
      Q => add_ln64_26_reg_1902(2),
      R => '0'
    );
\add_ln64_29_reg_1907[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65325_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65359_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653121_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65361_out(0),
      O => add_ln64_29_fu_1427_p2(0)
    );
\add_ln64_29_reg_1907[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65361_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653121_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65325_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65359_out(0),
      O => add_ln64_29_fu_1427_p2(1)
    );
\add_ln64_29_reg_1907[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653121_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65359_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65325_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65361_out(0),
      O => add_ln64_29_fu_1427_p2(2)
    );
\add_ln64_29_reg_1907_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_29_fu_1427_p2(0),
      Q => add_ln64_29_reg_1907(0),
      R => '0'
    );
\add_ln64_29_reg_1907_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_29_fu_1427_p2(1),
      Q => add_ln64_29_reg_1907(1),
      R => '0'
    );
\add_ln64_29_reg_1907_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_29_fu_1427_p2(2),
      Q => add_ln64_29_reg_1907(2),
      R => '0'
    );
\add_ln64_35_reg_1912_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_35_fu_1453_p2(0),
      Q => add_ln64_35_reg_1912(0),
      R => '0'
    );
\add_ln64_35_reg_1912_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_35_fu_1453_p2(1),
      Q => add_ln64_35_reg_1912(1),
      R => '0'
    );
\add_ln64_35_reg_1912_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_35_fu_1453_p2(2),
      Q => add_ln64_35_reg_1912(2),
      R => '0'
    );
\add_ln64_38_reg_1917_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln64_38_reg_1917_reg[0]_0\,
      Q => add_ln64_38_reg_1917(0),
      R => '0'
    );
\add_ln64_38_reg_1917_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_38_fu_1479_p2(0),
      Q => add_ln64_38_reg_1917(1),
      R => '0'
    );
\add_ln64_38_reg_1917_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_38_fu_1479_p2(1),
      Q => add_ln64_38_reg_1917(2),
      R => '0'
    );
\add_ln64_42_reg_1922_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln64_42_reg_1922_reg[0]_0\,
      Q => add_ln64_42_reg_1922(0),
      R => '0'
    );
\add_ln64_42_reg_1922_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_42_fu_1505_p2(0),
      Q => add_ln64_42_reg_1922(1),
      R => '0'
    );
\add_ln64_42_reg_1922_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_42_fu_1505_p2(1),
      Q => add_ln64_42_reg_1922(2),
      R => '0'
    );
\add_ln64_45_reg_1927_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln64_45_reg_1927_reg[0]_0\,
      Q => add_ln64_45_reg_1927(0),
      R => '0'
    );
\add_ln64_45_reg_1927_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_45_fu_1531_p2(0),
      Q => add_ln64_45_reg_1927(1),
      R => '0'
    );
\add_ln64_45_reg_1927_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_45_fu_1531_p2(1),
      Q => add_ln64_45_reg_1927(2),
      R => '0'
    );
\add_ln64_4_reg_1872[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65337_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653125_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653123_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653107_out(0),
      O => add_ln64_4_fu_1245_p2(0)
    );
\add_ln64_4_reg_1872[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653107_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653123_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65337_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653125_out(0),
      O => add_ln64_4_fu_1245_p2(1)
    );
\add_ln64_4_reg_1872[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653123_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653125_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65337_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653107_out(0),
      O => add_ln64_4_fu_1245_p2(2)
    );
\add_ln64_4_reg_1872_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_4_fu_1245_p2(0),
      Q => add_ln64_4_reg_1872(0),
      R => '0'
    );
\add_ln64_4_reg_1872_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_4_fu_1245_p2(1),
      Q => add_ln64_4_reg_1872(1),
      R => '0'
    );
\add_ln64_4_reg_1872_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_4_fu_1245_p2(2),
      Q => add_ln64_4_reg_1872(2),
      R => '0'
    );
\add_ln64_50_reg_1932_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln64_50_reg_1932_reg[0]_0\,
      Q => add_ln64_50_reg_1932(0),
      R => '0'
    );
\add_ln64_50_reg_1932_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_50_fu_1557_p2(0),
      Q => add_ln64_50_reg_1932(1),
      R => '0'
    );
\add_ln64_50_reg_1932_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_50_fu_1557_p2(1),
      Q => add_ln64_50_reg_1932(2),
      R => '0'
    );
\add_ln64_53_reg_1937_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln64_53_reg_1937_reg[0]_0\,
      Q => add_ln64_53_reg_1937(0),
      R => '0'
    );
\add_ln64_53_reg_1937_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_53_fu_1583_p2(0),
      Q => add_ln64_53_reg_1937(1),
      R => '0'
    );
\add_ln64_53_reg_1937_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_53_fu_1583_p2(1),
      Q => add_ln64_53_reg_1937(2),
      R => '0'
    );
\add_ln64_57_reg_1942_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln64_57_reg_1942_reg[0]_0\,
      Q => add_ln64_57_reg_1942(0),
      R => '0'
    );
\add_ln64_57_reg_1942_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_57_fu_1609_p2(0),
      Q => add_ln64_57_reg_1942(1),
      R => '0'
    );
\add_ln64_57_reg_1942_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_57_fu_1609_p2(1),
      Q => add_ln64_57_reg_1942(2),
      R => '0'
    );
\add_ln64_60_reg_1947_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln64_60_reg_1947_reg[0]_0\,
      Q => add_ln64_60_reg_1947(0),
      R => '0'
    );
\add_ln64_60_reg_1947_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_60_fu_1635_p2(0),
      Q => add_ln64_60_reg_1947(1),
      R => '0'
    );
\add_ln64_60_reg_1947_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_60_fu_1635_p2(1),
      Q => add_ln64_60_reg_1947(2),
      R => '0'
    );
\add_ln64_7_reg_1877[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65377_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65341_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65319_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65327_out(0),
      O => add_ln64_7_fu_1271_p2(0)
    );
\add_ln64_7_reg_1877[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65327_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65319_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65377_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65341_out(0),
      O => add_ln64_7_fu_1271_p2(1)
    );
\add_ln64_7_reg_1877[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65319_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65341_out(0),
      I2 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65377_out(0),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65327_out(0),
      O => add_ln64_7_fu_1271_p2(2)
    );
\add_ln64_7_reg_1877_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_7_fu_1271_p2(0),
      Q => add_ln64_7_reg_1877(0),
      R => '0'
    );
\add_ln64_7_reg_1877_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_7_fu_1271_p2(1),
      Q => add_ln64_7_reg_1877(1),
      R => '0'
    );
\add_ln64_7_reg_1877_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_7_fu_1271_p2(2),
      Q => add_ln64_7_reg_1877(2),
      R => '0'
    );
\add_ln64_reg_1952[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln64_reg_1952[3]_i_26_n_5\,
      I1 => \add_ln64_reg_1952[3]_i_27_n_5\,
      I2 => \add_ln64_reg_1952[3]_i_28_n_5\,
      I3 => \add_ln64_reg_1952[3]_i_29_n_5\,
      I4 => \add_ln64_reg_1952[6]_i_16_n_5\,
      I5 => \add_ln64_reg_1952[3]_i_30_n_5\,
      O => \add_ln64_reg_1952[3]_i_10_n_5\
    );
\add_ln64_reg_1952[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => add_ln64_50_reg_1932(1),
      I1 => add_ln64_38_reg_1917(1),
      I2 => add_ln64_57_reg_1942(1),
      I3 => add_ln64_60_reg_1947(1),
      I4 => \add_ln64_reg_1952[3]_i_31_n_5\,
      O => \add_ln64_reg_1952[3]_i_11_n_5\
    );
\add_ln64_reg_1952[3]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => add_ln64_11_reg_1882(1),
      I1 => add_ln64_4_reg_1872(1),
      I2 => add_ln64_7_reg_1877(1),
      I3 => \add_ln64_reg_1952[3]_i_32_n_5\,
      I4 => \add_ln64_reg_1952[3]_i_33_n_5\,
      O => \add_ln64_reg_1952[3]_i_12_n_5\
    );
\add_ln64_reg_1952[3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln64_50_reg_1932(2),
      I1 => add_ln64_38_reg_1917(2),
      I2 => add_ln64_57_reg_1942(2),
      I3 => add_ln64_60_reg_1947(2),
      I4 => \add_ln64_reg_1952[3]_i_34_n_5\,
      O => \add_ln64_reg_1952[3]_i_13_n_5\
    );
\add_ln64_reg_1952[3]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => add_ln64_35_reg_1912(0),
      I1 => add_ln64_14_reg_1887(0),
      I2 => add_ln64_42_reg_1922(0),
      I3 => \add_ln64_reg_1952[3]_i_35_n_5\,
      I4 => \add_ln64_reg_1952[3]_i_36_n_5\,
      O => \add_ln64_reg_1952[3]_i_14_n_5\
    );
\add_ln64_reg_1952[3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln64_11_reg_1882(1),
      I1 => add_ln64_4_reg_1872(1),
      I2 => add_ln64_7_reg_1877(1),
      I3 => \add_ln64_reg_1952[3]_i_32_n_5\,
      I4 => \add_ln64_reg_1952[3]_i_33_n_5\,
      O => \add_ln64_reg_1952[3]_i_15_n_5\
    );
\add_ln64_reg_1952[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => add_ln64_11_reg_1882(0),
      I1 => add_ln64_4_reg_1872(0),
      I2 => add_ln64_7_reg_1877(0),
      I3 => add_ln64_26_reg_1902(0),
      I4 => add_ln64_19_reg_1892(0),
      I5 => add_ln64_22_reg_1897(0),
      O => \add_ln64_reg_1952[3]_i_16_n_5\
    );
\add_ln64_reg_1952[3]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln64_35_reg_1912(0),
      I1 => add_ln64_14_reg_1887(0),
      I2 => add_ln64_42_reg_1922(0),
      I3 => \add_ln64_reg_1952[3]_i_35_n_5\,
      I4 => \add_ln64_reg_1952[3]_i_36_n_5\,
      O => \add_ln64_reg_1952[3]_i_17_n_5\
    );
\add_ln64_reg_1952[3]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln64_29_reg_1907(0),
      I1 => add_ln64_53_reg_1937(0),
      I2 => add_ln64_45_reg_1927(0),
      O => \add_ln64_reg_1952[3]_i_18_n_5\
    );
\add_ln64_reg_1952[3]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln64_reg_1952[3]_i_12_n_5\,
      I1 => \add_ln64_reg_1952[3]_i_13_n_5\,
      I2 => \add_ln64_reg_1952[3]_i_14_n_5\,
      O => \add_ln64_reg_1952[3]_i_19_n_5\
    );
\add_ln64_reg_1952[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln64_reg_1952[6]_i_11_n_5\,
      I1 => \add_ln64_reg_1952[6]_i_12_n_5\,
      I2 => \add_ln64_reg_1952[6]_i_13_n_5\,
      O => \add_ln64_reg_1952[3]_i_2_n_5\
    );
\add_ln64_reg_1952[3]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => add_ln64_50_reg_1932(0),
      I1 => add_ln64_38_reg_1917(0),
      I2 => add_ln64_57_reg_1942(0),
      I3 => add_ln64_60_reg_1947(0),
      I4 => \add_ln64_reg_1952[3]_i_18_n_5\,
      O => \add_ln64_reg_1952[3]_i_20_n_5\
    );
\add_ln64_reg_1952[3]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln64_50_reg_1932(1),
      I1 => add_ln64_38_reg_1917(1),
      I2 => add_ln64_57_reg_1942(1),
      I3 => add_ln64_60_reg_1947(1),
      I4 => \add_ln64_reg_1952[3]_i_31_n_5\,
      O => \add_ln64_reg_1952[3]_i_21_n_5\
    );
\add_ln64_reg_1952[3]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => add_ln64_11_reg_1882(0),
      I1 => add_ln64_4_reg_1872(0),
      I2 => add_ln64_7_reg_1877(0),
      I3 => \add_ln64_reg_1952[3]_i_25_n_5\,
      I4 => \add_ln64_reg_1952[3]_i_24_n_5\,
      O => \add_ln64_reg_1952[3]_i_22_n_5\
    );
\add_ln64_reg_1952[3]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln64_reg_1952[3]_i_15_n_5\,
      I1 => \add_ln64_reg_1952[3]_i_16_n_5\,
      I2 => \add_ln64_reg_1952[3]_i_17_n_5\,
      O => \add_ln64_reg_1952[3]_i_23_n_5\
    );
\add_ln64_reg_1952[3]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln64_22_reg_1897(0),
      I1 => add_ln64_19_reg_1892(0),
      I2 => add_ln64_26_reg_1902(0),
      O => \add_ln64_reg_1952[3]_i_24_n_5\
    );
\add_ln64_reg_1952[3]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln64_42_reg_1922(0),
      I1 => add_ln64_14_reg_1887(0),
      I2 => add_ln64_35_reg_1912(0),
      O => \add_ln64_reg_1952[3]_i_25_n_5\
    );
\add_ln64_reg_1952[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => add_ln64_26_reg_1902(2),
      I1 => add_ln64_19_reg_1892(2),
      I2 => add_ln64_22_reg_1897(2),
      I3 => add_ln64_35_reg_1912(2),
      I4 => add_ln64_14_reg_1887(2),
      I5 => add_ln64_42_reg_1922(2),
      O => \add_ln64_reg_1952[3]_i_26_n_5\
    );
\add_ln64_reg_1952[3]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln64_7_reg_1877(2),
      I1 => add_ln64_4_reg_1872(2),
      I2 => add_ln64_11_reg_1882(2),
      O => \add_ln64_reg_1952[3]_i_27_n_5\
    );
\add_ln64_reg_1952[3]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E800E8000000"
    )
        port map (
      I0 => add_ln64_26_reg_1902(0),
      I1 => add_ln64_19_reg_1892(0),
      I2 => add_ln64_22_reg_1897(0),
      I3 => add_ln64_11_reg_1882(0),
      I4 => add_ln64_4_reg_1872(0),
      I5 => add_ln64_7_reg_1877(0),
      O => \add_ln64_reg_1952[3]_i_28_n_5\
    );
\add_ln64_reg_1952[3]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => add_ln64_11_reg_1882(1),
      I1 => add_ln64_4_reg_1872(1),
      I2 => add_ln64_7_reg_1877(1),
      I3 => add_ln64_26_reg_1902(1),
      I4 => add_ln64_19_reg_1892(1),
      I5 => add_ln64_22_reg_1897(1),
      O => \add_ln64_reg_1952[3]_i_29_n_5\
    );
\add_ln64_reg_1952[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \add_ln64_reg_1952[3]_i_10_n_5\,
      I1 => \add_ln64_reg_1952[3]_i_11_n_5\,
      I2 => \add_ln64_reg_1952[3]_i_12_n_5\,
      I3 => \add_ln64_reg_1952[3]_i_13_n_5\,
      I4 => \add_ln64_reg_1952[3]_i_14_n_5\,
      O => \add_ln64_reg_1952[3]_i_3_n_5\
    );
\add_ln64_reg_1952[3]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => add_ln64_50_reg_1932(1),
      I1 => add_ln64_38_reg_1917(1),
      I2 => add_ln64_57_reg_1942(1),
      I3 => add_ln64_45_reg_1927(1),
      I4 => add_ln64_53_reg_1937(1),
      I5 => add_ln64_29_reg_1907(1),
      O => \add_ln64_reg_1952[3]_i_30_n_5\
    );
\add_ln64_reg_1952[3]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln64_29_reg_1907(1),
      I1 => add_ln64_53_reg_1937(1),
      I2 => add_ln64_45_reg_1927(1),
      O => \add_ln64_reg_1952[3]_i_31_n_5\
    );
\add_ln64_reg_1952[3]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln64_42_reg_1922(1),
      I1 => add_ln64_14_reg_1887(1),
      I2 => add_ln64_35_reg_1912(1),
      O => \add_ln64_reg_1952[3]_i_32_n_5\
    );
\add_ln64_reg_1952[3]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln64_22_reg_1897(1),
      I1 => add_ln64_19_reg_1892(1),
      I2 => add_ln64_26_reg_1902(1),
      O => \add_ln64_reg_1952[3]_i_33_n_5\
    );
\add_ln64_reg_1952[3]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln64_29_reg_1907(2),
      I1 => add_ln64_53_reg_1937(2),
      I2 => add_ln64_45_reg_1927(2),
      O => \add_ln64_reg_1952[3]_i_34_n_5\
    );
\add_ln64_reg_1952[3]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln64_29_reg_1907(0),
      I1 => add_ln64_53_reg_1937(0),
      I2 => add_ln64_45_reg_1927(0),
      O => \add_ln64_reg_1952[3]_i_35_n_5\
    );
\add_ln64_reg_1952[3]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln64_57_reg_1942(0),
      I1 => add_ln64_38_reg_1917(0),
      I2 => add_ln64_50_reg_1932(0),
      O => \add_ln64_reg_1952[3]_i_36_n_5\
    );
\add_ln64_reg_1952[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln64_reg_1952[3]_i_15_n_5\,
      I1 => \add_ln64_reg_1952[3]_i_16_n_5\,
      I2 => \add_ln64_reg_1952[3]_i_17_n_5\,
      O => \add_ln64_reg_1952[3]_i_4_n_5\
    );
\add_ln64_reg_1952[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln64_50_reg_1932(0),
      I1 => add_ln64_38_reg_1917(0),
      I2 => add_ln64_57_reg_1942(0),
      I3 => add_ln64_60_reg_1947(0),
      I4 => \add_ln64_reg_1952[3]_i_18_n_5\,
      O => \add_ln64_reg_1952[3]_i_5_n_5\
    );
\add_ln64_reg_1952[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln64_reg_1952[6]_i_13_n_5\,
      I1 => \add_ln64_reg_1952[6]_i_12_n_5\,
      I2 => \add_ln64_reg_1952[6]_i_11_n_5\,
      I3 => \add_ln64_reg_1952[3]_i_19_n_5\,
      I4 => \add_ln64_reg_1952[3]_i_11_n_5\,
      I5 => \add_ln64_reg_1952[3]_i_10_n_5\,
      O => \add_ln64_reg_1952[3]_i_6_n_5\
    );
\add_ln64_reg_1952[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \add_ln64_reg_1952[3]_i_20_n_5\,
      I1 => \add_ln64_reg_1952[3]_i_21_n_5\,
      I2 => \add_ln64_reg_1952[3]_i_22_n_5\,
      I3 => \add_ln64_reg_1952[3]_i_3_n_5\,
      I4 => \add_ln64_reg_1952[3]_i_23_n_5\,
      O => \add_ln64_reg_1952[3]_i_7_n_5\
    );
\add_ln64_reg_1952[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln64_reg_1952[3]_i_4_n_5\,
      I1 => \add_ln64_reg_1952[3]_i_22_n_5\,
      I2 => \add_ln64_reg_1952[3]_i_21_n_5\,
      I3 => \add_ln64_reg_1952[3]_i_20_n_5\,
      O => \add_ln64_reg_1952[3]_i_8_n_5\
    );
\add_ln64_reg_1952[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln64_reg_1952[3]_i_5_n_5\,
      I1 => \add_ln64_reg_1952[3]_i_24_n_5\,
      I2 => \add_ln64_reg_1952[3]_i_25_n_5\,
      I3 => add_ln64_7_reg_1877(0),
      I4 => add_ln64_4_reg_1872(0),
      I5 => add_ln64_11_reg_1882(0),
      O => \add_ln64_reg_1952[3]_i_9_n_5\
    );
\add_ln64_reg_1952[6]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln64_reg_1952[6]_i_22_n_5\,
      I1 => \add_ln64_reg_1952[6]_i_25_n_5\,
      I2 => \add_ln64_reg_1952[6]_i_26_n_5\,
      O => \add_ln64_reg_1952[6]_i_10_n_5\
    );
\add_ln64_reg_1952[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \add_ln64_reg_1952[3]_i_14_n_5\,
      I1 => \add_ln64_reg_1952[3]_i_13_n_5\,
      I2 => \add_ln64_reg_1952[3]_i_12_n_5\,
      I3 => \add_ln64_reg_1952[6]_i_22_n_5\,
      I4 => \add_ln64_reg_1952[6]_i_23_n_5\,
      I5 => \add_ln64_reg_1952[6]_i_24_n_5\,
      O => \add_ln64_reg_1952[6]_i_11_n_5\
    );
\add_ln64_reg_1952[6]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln64_reg_1952[6]_i_27_n_5\,
      I1 => \add_ln64_reg_1952[6]_i_28_n_5\,
      I2 => \add_ln64_reg_1952[6]_i_29_n_5\,
      O => \add_ln64_reg_1952[6]_i_12_n_5\
    );
\add_ln64_reg_1952[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E800E8000000"
    )
        port map (
      I0 => \add_ln64_reg_1952[3]_i_22_n_5\,
      I1 => \add_ln64_reg_1952[3]_i_21_n_5\,
      I2 => \add_ln64_reg_1952[3]_i_20_n_5\,
      I3 => \add_ln64_reg_1952[3]_i_17_n_5\,
      I4 => \add_ln64_reg_1952[3]_i_16_n_5\,
      I5 => \add_ln64_reg_1952[3]_i_15_n_5\,
      O => \add_ln64_reg_1952[6]_i_13_n_5\
    );
\add_ln64_reg_1952[6]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln64_57_reg_1942(1),
      I1 => add_ln64_38_reg_1917(1),
      I2 => add_ln64_50_reg_1932(1),
      O => \add_ln64_reg_1952[6]_i_14_n_5\
    );
\add_ln64_reg_1952[6]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln64_29_reg_1907(1),
      I1 => add_ln64_53_reg_1937(1),
      I2 => add_ln64_45_reg_1927(1),
      O => \add_ln64_reg_1952[6]_i_15_n_5\
    );
\add_ln64_reg_1952[6]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln64_42_reg_1922(1),
      I1 => add_ln64_14_reg_1887(1),
      I2 => add_ln64_35_reg_1912(1),
      O => \add_ln64_reg_1952[6]_i_16_n_5\
    );
\add_ln64_reg_1952[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => add_ln64_11_reg_1882(2),
      I1 => add_ln64_4_reg_1872(2),
      I2 => add_ln64_7_reg_1877(2),
      I3 => add_ln64_26_reg_1902(2),
      I4 => add_ln64_19_reg_1892(2),
      I5 => add_ln64_22_reg_1897(2),
      O => \add_ln64_reg_1952[6]_i_17_n_5\
    );
\add_ln64_reg_1952[6]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln64_42_reg_1922(2),
      I1 => add_ln64_14_reg_1887(2),
      I2 => add_ln64_35_reg_1912(2),
      O => \add_ln64_reg_1952[6]_i_18_n_5\
    );
\add_ln64_reg_1952[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => add_ln64_50_reg_1932(2),
      I1 => add_ln64_38_reg_1917(2),
      I2 => add_ln64_57_reg_1942(2),
      I3 => add_ln64_45_reg_1927(2),
      I4 => add_ln64_53_reg_1937(2),
      I5 => add_ln64_29_reg_1907(2),
      O => \add_ln64_reg_1952[6]_i_19_n_5\
    );
\add_ln64_reg_1952[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \add_ln64_reg_1952[6]_i_6_n_5\,
      I1 => \add_ln64_reg_1952[6]_i_7_n_5\,
      I2 => \add_ln64_reg_1952[6]_i_8_n_5\,
      I3 => \add_ln64_reg_1952[6]_i_9_n_5\,
      I4 => \add_ln64_reg_1952[6]_i_10_n_5\,
      O => \add_ln64_reg_1952[6]_i_2_n_5\
    );
\add_ln64_reg_1952[6]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln64_29_reg_1907(2),
      I1 => add_ln64_53_reg_1937(2),
      I2 => add_ln64_45_reg_1927(2),
      O => \add_ln64_reg_1952[6]_i_20_n_5\
    );
\add_ln64_reg_1952[6]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln64_57_reg_1942(2),
      I1 => add_ln64_38_reg_1917(2),
      I2 => add_ln64_50_reg_1932(2),
      O => \add_ln64_reg_1952[6]_i_21_n_5\
    );
\add_ln64_reg_1952[6]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \add_ln64_reg_1952[3]_i_28_n_5\,
      I1 => \add_ln64_reg_1952[6]_i_30_n_5\,
      I2 => add_ln64_7_reg_1877(1),
      I3 => add_ln64_4_reg_1872(1),
      I4 => add_ln64_11_reg_1882(1),
      O => \add_ln64_reg_1952[6]_i_22_n_5\
    );
\add_ln64_reg_1952[6]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => \add_ln64_reg_1952[3]_i_34_n_5\,
      I1 => add_ln64_60_reg_1947(2),
      I2 => \add_ln64_reg_1952[6]_i_31_n_5\,
      I3 => \add_ln64_reg_1952[6]_i_32_n_5\,
      I4 => \add_ln64_reg_1952[6]_i_33_n_5\,
      I5 => \add_ln64_reg_1952[3]_i_27_n_5\,
      O => \add_ln64_reg_1952[6]_i_23_n_5\
    );
\add_ln64_reg_1952[6]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \add_ln64_reg_1952[6]_i_14_n_5\,
      I1 => \add_ln64_reg_1952[6]_i_15_n_5\,
      I2 => \add_ln64_reg_1952[6]_i_16_n_5\,
      I3 => \add_ln64_reg_1952[6]_i_17_n_5\,
      I4 => \add_ln64_reg_1952[6]_i_18_n_5\,
      I5 => \add_ln64_reg_1952[6]_i_19_n_5\,
      O => \add_ln64_reg_1952[6]_i_24_n_5\
    );
\add_ln64_reg_1952[6]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => add_ln64_11_reg_1882(2),
      I1 => add_ln64_4_reg_1872(2),
      I2 => add_ln64_7_reg_1877(2),
      I3 => \add_ln64_reg_1952[6]_i_33_n_5\,
      I4 => \add_ln64_reg_1952[6]_i_32_n_5\,
      O => \add_ln64_reg_1952[6]_i_25_n_5\
    );
\add_ln64_reg_1952[6]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => add_ln64_50_reg_1932(2),
      I1 => add_ln64_38_reg_1917(2),
      I2 => add_ln64_57_reg_1942(2),
      I3 => add_ln64_60_reg_1947(2),
      I4 => \add_ln64_reg_1952[3]_i_34_n_5\,
      O => \add_ln64_reg_1952[6]_i_26_n_5\
    );
\add_ln64_reg_1952[6]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln64_11_reg_1882(2),
      I1 => add_ln64_4_reg_1872(2),
      I2 => add_ln64_7_reg_1877(2),
      I3 => \add_ln64_reg_1952[6]_i_33_n_5\,
      I4 => \add_ln64_reg_1952[6]_i_32_n_5\,
      O => \add_ln64_reg_1952[6]_i_27_n_5\
    );
\add_ln64_reg_1952[6]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \add_ln64_reg_1952[3]_i_28_n_5\,
      I1 => \add_ln64_reg_1952[6]_i_30_n_5\,
      I2 => add_ln64_7_reg_1877(1),
      I3 => add_ln64_4_reg_1872(1),
      I4 => add_ln64_11_reg_1882(1),
      O => \add_ln64_reg_1952[6]_i_28_n_5\
    );
\add_ln64_reg_1952[6]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln64_35_reg_1912(1),
      I1 => add_ln64_14_reg_1887(1),
      I2 => add_ln64_42_reg_1922(1),
      I3 => \add_ln64_reg_1952[6]_i_15_n_5\,
      I4 => \add_ln64_reg_1952[6]_i_14_n_5\,
      O => \add_ln64_reg_1952[6]_i_29_n_5\
    );
\add_ln64_reg_1952[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln64_reg_1952[6]_i_11_n_5\,
      I1 => \add_ln64_reg_1952[6]_i_12_n_5\,
      I2 => \add_ln64_reg_1952[6]_i_13_n_5\,
      O => \add_ln64_reg_1952[6]_i_3_n_5\
    );
\add_ln64_reg_1952[6]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln64_22_reg_1897(1),
      I1 => add_ln64_19_reg_1892(1),
      I2 => add_ln64_26_reg_1902(1),
      O => \add_ln64_reg_1952[6]_i_30_n_5\
    );
\add_ln64_reg_1952[6]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln64_57_reg_1942(2),
      I1 => add_ln64_38_reg_1917(2),
      I2 => add_ln64_50_reg_1932(2),
      O => \add_ln64_reg_1952[6]_i_31_n_5\
    );
\add_ln64_reg_1952[6]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln64_22_reg_1897(2),
      I1 => add_ln64_19_reg_1892(2),
      I2 => add_ln64_26_reg_1902(2),
      O => \add_ln64_reg_1952[6]_i_32_n_5\
    );
\add_ln64_reg_1952[6]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln64_42_reg_1922(2),
      I1 => add_ln64_14_reg_1887(2),
      I2 => add_ln64_35_reg_1912(2),
      O => \add_ln64_reg_1952[6]_i_33_n_5\
    );
\add_ln64_reg_1952[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"177E7EE8"
    )
        port map (
      I0 => \add_ln64_reg_1952[6]_i_10_n_5\,
      I1 => \add_ln64_reg_1952[6]_i_9_n_5\,
      I2 => \add_ln64_reg_1952[6]_i_8_n_5\,
      I3 => \add_ln64_reg_1952[6]_i_7_n_5\,
      I4 => \add_ln64_reg_1952[6]_i_6_n_5\,
      O => \add_ln64_reg_1952[6]_i_4_n_5\
    );
\add_ln64_reg_1952[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln64_reg_1952[6]_i_6_n_5\,
      I1 => \add_ln64_reg_1952[6]_i_7_n_5\,
      I2 => \add_ln64_reg_1952[6]_i_8_n_5\,
      I3 => \add_ln64_reg_1952[6]_i_3_n_5\,
      I4 => \add_ln64_reg_1952[6]_i_10_n_5\,
      I5 => \add_ln64_reg_1952[6]_i_9_n_5\,
      O => \add_ln64_reg_1952[6]_i_5_n_5\
    );
\add_ln64_reg_1952[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800FFE8FFE8E800"
    )
        port map (
      I0 => \add_ln64_reg_1952[6]_i_14_n_5\,
      I1 => \add_ln64_reg_1952[6]_i_15_n_5\,
      I2 => \add_ln64_reg_1952[6]_i_16_n_5\,
      I3 => \add_ln64_reg_1952[6]_i_17_n_5\,
      I4 => \add_ln64_reg_1952[6]_i_18_n_5\,
      I5 => \add_ln64_reg_1952[6]_i_19_n_5\,
      O => \add_ln64_reg_1952[6]_i_6_n_5\
    );
\add_ln64_reg_1952[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E800E8000000"
    )
        port map (
      I0 => add_ln64_26_reg_1902(2),
      I1 => add_ln64_19_reg_1892(2),
      I2 => add_ln64_22_reg_1897(2),
      I3 => add_ln64_11_reg_1882(2),
      I4 => add_ln64_4_reg_1872(2),
      I5 => add_ln64_7_reg_1877(2),
      O => \add_ln64_reg_1952[6]_i_7_n_5\
    );
\add_ln64_reg_1952[6]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => add_ln64_35_reg_1912(2),
      I1 => add_ln64_14_reg_1887(2),
      I2 => add_ln64_42_reg_1922(2),
      I3 => \add_ln64_reg_1952[6]_i_20_n_5\,
      I4 => \add_ln64_reg_1952[6]_i_21_n_5\,
      O => \add_ln64_reg_1952[6]_i_8_n_5\
    );
\add_ln64_reg_1952[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8FFFFE800E8E800"
    )
        port map (
      I0 => \add_ln64_reg_1952[3]_i_14_n_5\,
      I1 => \add_ln64_reg_1952[3]_i_13_n_5\,
      I2 => \add_ln64_reg_1952[3]_i_12_n_5\,
      I3 => \add_ln64_reg_1952[6]_i_22_n_5\,
      I4 => \add_ln64_reg_1952[6]_i_23_n_5\,
      I5 => \add_ln64_reg_1952[6]_i_24_n_5\,
      O => \add_ln64_reg_1952[6]_i_9_n_5\
    );
\add_ln64_reg_1952_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_fu_1834_p2(0),
      Q => grp_matmul_xnor_fu_5960_res_d0(8),
      R => '0'
    );
\add_ln64_reg_1952_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_fu_1834_p2(1),
      Q => \add_ln64_reg_1952_reg[6]_0\(0),
      R => '0'
    );
\add_ln64_reg_1952_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_fu_1834_p2(2),
      Q => \add_ln64_reg_1952_reg[6]_0\(1),
      R => '0'
    );
\add_ln64_reg_1952_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_fu_1834_p2(3),
      Q => \add_ln64_reg_1952_reg[6]_0\(2),
      R => '0'
    );
\add_ln64_reg_1952_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln64_reg_1952_reg[3]_i_1_n_5\,
      CO(2) => \add_ln64_reg_1952_reg[3]_i_1_n_6\,
      CO(1) => \add_ln64_reg_1952_reg[3]_i_1_n_7\,
      CO(0) => \add_ln64_reg_1952_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln64_reg_1952[3]_i_2_n_5\,
      DI(2) => \add_ln64_reg_1952[3]_i_3_n_5\,
      DI(1) => \add_ln64_reg_1952[3]_i_4_n_5\,
      DI(0) => \add_ln64_reg_1952[3]_i_5_n_5\,
      O(3 downto 0) => add_ln64_fu_1834_p2(3 downto 0),
      S(3) => \add_ln64_reg_1952[3]_i_6_n_5\,
      S(2) => \add_ln64_reg_1952[3]_i_7_n_5\,
      S(1) => \add_ln64_reg_1952[3]_i_8_n_5\,
      S(0) => \add_ln64_reg_1952[3]_i_9_n_5\
    );
\add_ln64_reg_1952_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_fu_1834_p2(4),
      Q => \add_ln64_reg_1952_reg[6]_0\(3),
      R => '0'
    );
\add_ln64_reg_1952_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_fu_1834_p2(5),
      Q => \add_ln64_reg_1952_reg[6]_0\(4),
      R => '0'
    );
\add_ln64_reg_1952_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln64_fu_1834_p2(6),
      Q => \add_ln64_reg_1952_reg[6]_0\(5),
      R => '0'
    );
\add_ln64_reg_1952_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln64_reg_1952_reg[3]_i_1_n_5\,
      CO(3) => \NLW_add_ln64_reg_1952_reg[6]_i_1_CO_UNCONNECTED\(3),
      CO(2) => add_ln64_fu_1834_p2(6),
      CO(1) => \NLW_add_ln64_reg_1952_reg[6]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \add_ln64_reg_1952_reg[6]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \add_ln64_reg_1952[6]_i_2_n_5\,
      DI(0) => \add_ln64_reg_1952[6]_i_3_n_5\,
      O(3 downto 2) => \NLW_add_ln64_reg_1952_reg[6]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln64_fu_1834_p2(5 downto 4),
      S(3 downto 2) => B"01",
      S(1) => \add_ln64_reg_1952[6]_i_4_n_5\,
      S(0) => \add_ln64_reg_1952[6]_i_5_n_5\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => x_fu_1640,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1,
      Q => grp_matmul_xnor_fu_5960_res_ce0,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_matmul_xnor_fu_5960_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      add_ln61_fu_579_p2(3 downto 0) => add_ln61_fu_579_p2(3 downto 0),
      \ap_CS_fsm_reg[15]\ => \ap_CS_fsm_reg[15]\,
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sig_allocacmp_x_1(3 downto 0) => ap_sig_allocacmp_x_1(3 downto 0),
      grp_matmul_xnor_fu_5960_ap_ready => grp_matmul_xnor_fu_5960_ap_ready,
      grp_matmul_xnor_fu_5960_ap_start_reg => grp_matmul_xnor_fu_5960_ap_start_reg,
      \x_1_reg_1863_reg[0]\ => \x_fu_164_reg_n_5_[0]\,
      \x_1_reg_1863_reg[1]\ => \x_fu_164_reg_n_5_[1]\,
      \x_1_reg_1863_reg[2]\ => \x_fu_164_reg_n_5_[2]\,
      \x_1_reg_1863_reg[3]\ => \x_fu_164_reg_n_5_[3]\,
      x_fu_1640 => x_fu_1640
    );
\ram_reg_0_15_8_8_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_matmul_xnor_fu_5960_res_d0(8),
      I1 => Q(2),
      O => d0(0)
    );
\x_1_reg_1863_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => x_1_reg_1863(0),
      Q => grp_matmul_xnor_fu_5960_res_address0(0),
      R => '0'
    );
\x_1_reg_1863_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => x_1_reg_1863(1),
      Q => grp_matmul_xnor_fu_5960_res_address0(1),
      R => '0'
    );
\x_1_reg_1863_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => x_1_reg_1863(2),
      Q => grp_matmul_xnor_fu_5960_res_address0(2),
      R => '0'
    );
\x_1_reg_1863_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => x_1_reg_1863(3),
      Q => grp_matmul_xnor_fu_5960_res_address0(3),
      R => '0'
    );
\x_1_reg_1863_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_x_1(0),
      Q => x_1_reg_1863(0),
      R => '0'
    );
\x_1_reg_1863_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_x_1(1),
      Q => x_1_reg_1863(1),
      R => '0'
    );
\x_1_reg_1863_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_x_1(2),
      Q => x_1_reg_1863(2),
      R => '0'
    );
\x_1_reg_1863_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_x_1(3),
      Q => x_1_reg_1863(3),
      R => '0'
    );
\x_fu_164_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_1640,
      D => add_ln61_fu_579_p2(0),
      Q => \x_fu_164_reg_n_5_[0]\,
      R => '0'
    );
\x_fu_164_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_1640,
      D => add_ln61_fu_579_p2(1),
      Q => \x_fu_164_reg_n_5_[1]\,
      R => '0'
    );
\x_fu_164_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_1640,
      D => add_ln61_fu_579_p2(2),
      Q => \x_fu_164_reg_n_5_[2]\,
      R => '0'
    );
\x_fu_164_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_1640,
      D => add_ln61_fu_579_p2(3),
      Q => \x_fu_164_reg_n_5_[3]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_matmul_xnor_1 is
  port (
    grp_matmul_xnor_1_fu_4814_res_0_ce0 : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \select_ln61_reg_17602_reg[9]_0\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \select_ln61_reg_17602_reg[3]_0\ : out STD_LOGIC;
    \select_ln61_reg_17602_reg[8]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_matmul_xnor_1_fu_4814_res_0_d0 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter2_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    \lshr_ln_reg_17626_pp0_iter3_reg_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \select_ln61_reg_17602_reg[1]_rep_0\ : out STD_LOGIC;
    \select_ln61_reg_17602_reg[1]_rep__0_0\ : out STD_LOGIC;
    \select_ln61_reg_17602_reg[1]_rep__1_0\ : out STD_LOGIC;
    \select_ln61_reg_17602_reg[0]_rep_0\ : out STD_LOGIC;
    \select_ln61_reg_17602_reg[0]_rep__0_0\ : out STD_LOGIC;
    \select_ln61_reg_17602_reg[0]_rep__1_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    dout_tmp : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_matmul_xnor_1_fu_4814_ap_start_reg : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_matmul_xnor_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_matmul_xnor_1 is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^di\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal a_reg_17616 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal add_ln61_fu_7975_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal add_ln63_fu_8003_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln64_reg_17621_reg_i_1_n_7 : STD_LOGIC;
  signal add_ln64_reg_17621_reg_i_1_n_8 : STD_LOGIC;
  signal add_ln64_reg_17621_reg_i_2_n_5 : STD_LOGIC;
  signal add_ln64_reg_17621_reg_i_2_n_6 : STD_LOGIC;
  signal add_ln64_reg_17621_reg_i_2_n_7 : STD_LOGIC;
  signal add_ln64_reg_17621_reg_i_2_n_8 : STD_LOGIC;
  signal add_ln64_reg_17621_reg_i_3_n_5 : STD_LOGIC;
  signal add_ln64_reg_17621_reg_i_4_n_5 : STD_LOGIC;
  signal add_ln64_reg_17621_reg_i_5_n_5 : STD_LOGIC;
  signal add_ln64_reg_17621_reg_i_6_n_5 : STD_LOGIC;
  signal add_ln64_reg_17621_reg_i_7_n_5 : STD_LOGIC;
  signal add_ln64_reg_17621_reg_i_8_n_5 : STD_LOGIC;
  signal add_ln64_reg_17621_reg_n_12 : STD_LOGIC;
  signal add_ln64_reg_17621_reg_n_13 : STD_LOGIC;
  signal add_ln64_reg_17621_reg_n_14 : STD_LOGIC;
  signal add_ln64_reg_17621_reg_n_15 : STD_LOGIC;
  signal add_ln64_reg_17621_reg_n_16 : STD_LOGIC;
  signal add_ln64_reg_17621_reg_n_17 : STD_LOGIC;
  signal add_ln64_reg_17621_reg_n_18 : STD_LOGIC;
  signal add_ln64_reg_17621_reg_n_19 : STD_LOGIC;
  signal add_ln64_reg_17621_reg_n_20 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal \cnt_fu_3200[11]_i_2_n_5\ : STD_LOGIC;
  signal \cnt_fu_3200[11]_i_3_n_5\ : STD_LOGIC;
  signal \cnt_fu_3200[11]_i_4_n_5\ : STD_LOGIC;
  signal \cnt_fu_3200[11]_i_5_n_5\ : STD_LOGIC;
  signal \cnt_fu_3200[15]_i_2_n_5\ : STD_LOGIC;
  signal \cnt_fu_3200[15]_i_3_n_5\ : STD_LOGIC;
  signal \cnt_fu_3200[15]_i_4_n_5\ : STD_LOGIC;
  signal \cnt_fu_3200[8]_i_2_n_5\ : STD_LOGIC;
  signal \cnt_fu_3200[8]_i_3_n_5\ : STD_LOGIC;
  signal \cnt_fu_3200[8]_i_4_n_5\ : STD_LOGIC;
  signal cnt_fu_3200_reg : STD_LOGIC_VECTOR ( 17 downto 8 );
  signal \cnt_fu_3200_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \cnt_fu_3200_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \cnt_fu_3200_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \cnt_fu_3200_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \cnt_fu_3200_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_fu_3200_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_fu_3200_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \cnt_fu_3200_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \cnt_fu_3200_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \cnt_fu_3200_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \cnt_fu_3200_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \cnt_fu_3200_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_fu_3200_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \cnt_fu_3200_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \cnt_fu_3200_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \cnt_fu_3200_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \cnt_fu_3200_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_fu_3200_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_fu_3200_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \cnt_fu_3200_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal grp_matmul_xnor_1_fu_4814_ap_ready : STD_LOGIC;
  signal grp_matmul_xnor_1_fu_4814_ap_start_reg_i_3_n_5 : STD_LOGIC;
  signal grp_matmul_xnor_1_fu_4814_ap_start_reg_i_4_n_5 : STD_LOGIC;
  signal \^grp_matmul_xnor_1_fu_4814_res_0_ce0\ : STD_LOGIC;
  signal \icmp_ln21_fu_13596_p2__0\ : STD_LOGIC;
  signal icmp_ln21_fu_13596_p2_i_1_n_5 : STD_LOGIC;
  signal icmp_ln21_fu_13596_p2_i_2_n_5 : STD_LOGIC;
  signal icmp_ln21_fu_13596_p2_i_3_n_5 : STD_LOGIC;
  signal icmp_ln21_fu_13596_p2_n_7 : STD_LOGIC;
  signal icmp_ln21_fu_13596_p2_n_8 : STD_LOGIC;
  signal icmp_ln63_2_fu_8009_p2 : STD_LOGIC;
  signal \icmp_ln63_2_reg_17608_pp0_iter2_reg_reg[0]_srl2_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln63_2_reg_17608_pp0_iter2_reg_reg[0]_srl2_n_5\ : STD_LOGIC;
  signal icmp_ln63_2_reg_17608_pp0_iter3_reg : STD_LOGIC;
  signal icmp_ln63_fu_7989_p2 : STD_LOGIC;
  signal icmp_ln63_reg_17596 : STD_LOGIC;
  signal icmp_ln63_reg_17596_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln63_reg_17596_pp0_iter3_reg : STD_LOGIC;
  signal indvar_flatten_fu_32120 : STD_LOGIC;
  signal \indvar_flatten_fu_3212[16]_i_8_n_5\ : STD_LOGIC;
  signal \indvar_flatten_fu_3212[16]_i_9_n_5\ : STD_LOGIC;
  signal \indvar_flatten_fu_3212_reg_n_5_[0]\ : STD_LOGIC;
  signal \indvar_flatten_fu_3212_reg_n_5_[10]\ : STD_LOGIC;
  signal \indvar_flatten_fu_3212_reg_n_5_[11]\ : STD_LOGIC;
  signal \indvar_flatten_fu_3212_reg_n_5_[12]\ : STD_LOGIC;
  signal \indvar_flatten_fu_3212_reg_n_5_[13]\ : STD_LOGIC;
  signal \indvar_flatten_fu_3212_reg_n_5_[14]\ : STD_LOGIC;
  signal \indvar_flatten_fu_3212_reg_n_5_[15]\ : STD_LOGIC;
  signal \indvar_flatten_fu_3212_reg_n_5_[16]\ : STD_LOGIC;
  signal \indvar_flatten_fu_3212_reg_n_5_[1]\ : STD_LOGIC;
  signal \indvar_flatten_fu_3212_reg_n_5_[2]\ : STD_LOGIC;
  signal \indvar_flatten_fu_3212_reg_n_5_[3]\ : STD_LOGIC;
  signal \indvar_flatten_fu_3212_reg_n_5_[4]\ : STD_LOGIC;
  signal \indvar_flatten_fu_3212_reg_n_5_[5]\ : STD_LOGIC;
  signal \indvar_flatten_fu_3212_reg_n_5_[6]\ : STD_LOGIC;
  signal \indvar_flatten_fu_3212_reg_n_5_[7]\ : STD_LOGIC;
  signal \indvar_flatten_fu_3212_reg_n_5_[8]\ : STD_LOGIC;
  signal \indvar_flatten_fu_3212_reg_n_5_[9]\ : STD_LOGIC;
  signal lshr_ln_reg_17626 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \lshr_ln_reg_17626[5]_i_2_n_5\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ram_reg_i_53_n_7 : STD_LOGIC;
  signal ram_reg_i_53_n_8 : STD_LOGIC;
  signal ram_reg_i_55_n_5 : STD_LOGIC;
  signal ram_reg_i_55_n_6 : STD_LOGIC;
  signal ram_reg_i_55_n_7 : STD_LOGIC;
  signal ram_reg_i_55_n_8 : STD_LOGIC;
  signal ram_reg_i_56_n_5 : STD_LOGIC;
  signal ram_reg_i_56_n_6 : STD_LOGIC;
  signal ram_reg_i_56_n_7 : STD_LOGIC;
  signal ram_reg_i_56_n_8 : STD_LOGIC;
  signal ram_reg_i_84_n_5 : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 9 downto 3 );
  signal select_ln61_3_fu_13604_p3 : STD_LOGIC_VECTOR ( 17 downto 9 );
  signal select_ln61_fu_7995_p3 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \select_ln61_reg_17602[0]_rep_i_1__0_n_5\ : STD_LOGIC;
  signal \select_ln61_reg_17602[0]_rep_i_1__1_n_5\ : STD_LOGIC;
  signal \select_ln61_reg_17602[0]_rep_i_1_n_5\ : STD_LOGIC;
  signal \select_ln61_reg_17602[1]_rep_i_1__0_n_5\ : STD_LOGIC;
  signal \select_ln61_reg_17602[1]_rep_i_1__1_n_5\ : STD_LOGIC;
  signal \select_ln61_reg_17602[1]_rep_i_1_n_5\ : STD_LOGIC;
  signal \^select_ln61_reg_17602_reg[3]_0\ : STD_LOGIC;
  signal \^select_ln61_reg_17602_reg[8]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^select_ln61_reg_17602_reg[9]_0\ : STD_LOGIC;
  signal trunc_ln61_reg_17612 : STD_LOGIC;
  signal \trunc_ln61_reg_17612[0]_i_1_n_5\ : STD_LOGIC;
  signal trunc_ln61_reg_17612_pp0_iter3_reg : STD_LOGIC;
  signal x_fu_3208_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \y_fu_3204[0]_i_2_n_5\ : STD_LOGIC;
  signal \y_fu_3204[4]_i_2_n_5\ : STD_LOGIC;
  signal \y_fu_3204[6]_i_2_n_5\ : STD_LOGIC;
  signal \y_fu_3204[7]_i_2_n_5\ : STD_LOGIC;
  signal \y_fu_3204[9]_i_3_n_5\ : STD_LOGIC;
  signal \y_fu_3204[9]_i_4_n_5\ : STD_LOGIC;
  signal \y_fu_3204_reg_n_5_[0]\ : STD_LOGIC;
  signal \y_fu_3204_reg_n_5_[1]\ : STD_LOGIC;
  signal \y_fu_3204_reg_n_5_[2]\ : STD_LOGIC;
  signal \y_fu_3204_reg_n_5_[3]\ : STD_LOGIC;
  signal \y_fu_3204_reg_n_5_[4]\ : STD_LOGIC;
  signal \y_fu_3204_reg_n_5_[5]\ : STD_LOGIC;
  signal \y_fu_3204_reg_n_5_[8]\ : STD_LOGIC;
  signal \y_fu_3204_reg_n_5_[9]\ : STD_LOGIC;
  signal zext_ln64_fu_13618_p1 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal NLW_add_ln64_reg_17621_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_add_ln64_reg_17621_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_add_ln64_reg_17621_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_add_ln64_reg_17621_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_add_ln64_reg_17621_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_add_ln64_reg_17621_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cnt_fu_3200_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cnt_fu_3200_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cnt_fu_3200_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_icmp_ln21_fu_13596_p2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_icmp_ln21_fu_13596_p2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_i_53_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_i_53_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_i_56_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of add_ln64_reg_17621_reg : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of add_ln64_reg_17621_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of add_ln64_reg_17621_reg : label is 9216;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of add_ln64_reg_17621_reg : label is "feedforward_matmul_xnor_1/add_ln64_reg_17621_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of add_ln64_reg_17621_reg : label is "NONE";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of add_ln64_reg_17621_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of add_ln64_reg_17621_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of add_ln64_reg_17621_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of add_ln64_reg_17621_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of add_ln64_reg_17621_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of add_ln64_reg_17621_reg : label is 8;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of add_ln64_reg_17621_reg_i_1 : label is 35;
  attribute ADDER_THRESHOLD of add_ln64_reg_17621_reg_i_2 : label is 35;
  attribute srl_name : string;
  attribute srl_name of ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 : label is "inst/\grp_matmul_xnor_1_fu_4814/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 ";
  attribute ADDER_THRESHOLD of \cnt_fu_3200_reg[11]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cnt_fu_3200_reg[15]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cnt_fu_3200_reg[8]_i_1\ : label is 11;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \icmp_ln63_2_reg_17608_pp0_iter2_reg_reg[0]_srl2\ : label is "inst/\grp_matmul_xnor_1_fu_4814/icmp_ln63_2_reg_17608_pp0_iter2_reg_reg ";
  attribute srl_name of \icmp_ln63_2_reg_17608_pp0_iter2_reg_reg[0]_srl2\ : label is "inst/\grp_matmul_xnor_1_fu_4814/icmp_ln63_2_reg_17608_pp0_iter2_reg_reg[0]_srl2 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \icmp_ln63_reg_17596[0]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \lshr_ln_reg_17626[0]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \lshr_ln_reg_17626[1]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \lshr_ln_reg_17626[2]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \lshr_ln_reg_17626[4]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \lshr_ln_reg_17626[5]_i_1\ : label is "soft_lutpair143";
  attribute ADDER_THRESHOLD of ram_reg_i_53 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_55 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_i_56 : label is 35;
  attribute SOFT_HLUTNM of \select_ln61_reg_17602[4]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \select_ln61_reg_17602[8]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \select_ln61_reg_17602[9]_i_1\ : label is "soft_lutpair139";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \select_ln61_reg_17602_reg[0]\ : label is "select_ln61_reg_17602_reg[0]";
  attribute ORIG_CELL_NAME of \select_ln61_reg_17602_reg[0]_rep\ : label is "select_ln61_reg_17602_reg[0]";
  attribute ORIG_CELL_NAME of \select_ln61_reg_17602_reg[0]_rep__0\ : label is "select_ln61_reg_17602_reg[0]";
  attribute ORIG_CELL_NAME of \select_ln61_reg_17602_reg[0]_rep__1\ : label is "select_ln61_reg_17602_reg[0]";
  attribute ORIG_CELL_NAME of \select_ln61_reg_17602_reg[1]\ : label is "select_ln61_reg_17602_reg[1]";
  attribute ORIG_CELL_NAME of \select_ln61_reg_17602_reg[1]_rep\ : label is "select_ln61_reg_17602_reg[1]";
  attribute ORIG_CELL_NAME of \select_ln61_reg_17602_reg[1]_rep__0\ : label is "select_ln61_reg_17602_reg[1]";
  attribute ORIG_CELL_NAME of \select_ln61_reg_17602_reg[1]_rep__1\ : label is "select_ln61_reg_17602_reg[1]";
  attribute SOFT_HLUTNM of \trunc_ln61_reg_17612[0]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \y_fu_3204[1]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \y_fu_3204[2]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \y_fu_3204[3]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \y_fu_3204[7]_i_2\ : label is "soft_lutpair142";
begin
  ADDRARDADDR(2 downto 0) <= \^addrardaddr\(2 downto 0);
  DI(2 downto 0) <= \^di\(2 downto 0);
  grp_matmul_xnor_1_fu_4814_res_0_ce0 <= \^grp_matmul_xnor_1_fu_4814_res_0_ce0\;
  \select_ln61_reg_17602_reg[3]_0\ <= \^select_ln61_reg_17602_reg[3]_0\;
  \select_ln61_reg_17602_reg[8]_0\(1 downto 0) <= \^select_ln61_reg_17602_reg[8]_0\(1 downto 0);
  \select_ln61_reg_17602_reg[9]_0\ <= \^select_ln61_reg_17602_reg[9]_0\;
\a_reg_17616_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => dout_tmp(0),
      Q => a_reg_17616(8),
      R => '0'
    );
add_ln64_reg_17621_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0100010001000000000001000000010001000000000000000100000001000000",
      INIT_01 => X"0100000000000100010000000000010001000000000001000100000000000100",
      INIT_02 => X"0000010001000100000001000000000000000000010000000100000000000000",
      INIT_03 => X"0000000000000000010001000100000000000100010001000000010000000000",
      INIT_04 => X"0000000000000000000001000000010001000000010001000000000001000100",
      INIT_05 => X"0100000001000100010001000000000000000100010000000000010000000000",
      INIT_06 => X"0000000001000100000001000000000001000000000000000000000001000100",
      INIT_07 => X"0100010000000100010000000100010001000000010000000000010000000000",
      INIT_08 => X"0100010000000000000000000000000000000000000001000100000001000000",
      INIT_09 => X"0000000000000000000000000100000001000100010001000100000000000000",
      INIT_0A => X"0100010001000000000001000000000001000100010001000000000001000000",
      INIT_0B => X"0100000000000000000001000100000000000100010000000100010001000100",
      INIT_0C => X"0000010001000100010001000000010000000000000000000100010000000100",
      INIT_0D => X"0000000001000100010000000100000000000000010001000100010001000100",
      INIT_0E => X"0100000001000100000001000100010001000100010001000100010001000000",
      INIT_0F => X"0100000000000100000000000000000000000000000001000000010001000000",
      INIT_10 => X"0000010000000100000000000000000000000000010001000100000001000100",
      INIT_11 => X"0100010001000000000000000100000001000000000001000000000000000100",
      INIT_12 => X"0000000001000000010000000100000000000000000000000000000001000100",
      INIT_13 => X"0000010001000100010001000000010000000100000000000000000001000000",
      INIT_14 => X"0000010000000000000001000100000000000100000001000000000000000000",
      INIT_15 => X"0000000000000000000000000100010001000100010000000000000001000100",
      INIT_16 => X"0000010001000000010000000000000000000100010001000100000000000000",
      INIT_17 => X"0100010001000000000000000000000000000100010001000100010001000100",
      INIT_18 => X"0100010000000000010000000000000000000000000001000000000001000100",
      INIT_19 => X"0000010000000100010001000100000000000000000001000100010001000100",
      INIT_1A => X"0100010001000100010000000000000000000000010000000000000000000100",
      INIT_1B => X"0000000000000100010001000100010000000000010001000100000001000100",
      INIT_1C => X"0000000001000100010001000100010001000000010000000000010000000100",
      INIT_1D => X"0000010000000100010001000000010001000100010000000100010001000100",
      INIT_1E => X"0100010001000100010001000000010001000100010001000000000001000100",
      INIT_1F => X"0000000000000100000000000000010000000000010000000100010001000100",
      INIT_20 => X"0000010001000100010001000100000000000000000001000100010001000100",
      INIT_21 => X"0100000000000000000001000000010001000100000001000100000000000000",
      INIT_22 => X"0000000000000000000001000100010001000000000000000000000000000100",
      INIT_23 => X"0000000000000000000000000000000000000100010000000000010000000000",
      INIT_24 => X"0100000001000000000000000000010000000100000001000100000000000000",
      INIT_25 => X"0100010001000100010001000000010001000000000000000000000000000100",
      INIT_26 => X"0100010000000100000001000000010000000000000001000100000000000100",
      INIT_27 => X"0100010001000100010001000100010000000000010001000100000000000000",
      INIT_28 => X"0000000000000100010000000000010001000100000001000000010000000100",
      INIT_29 => X"0100010000000000000001000000010001000100000001000000000000000000",
      INIT_2A => X"0000010001000000010000000100000001000000010000000100000001000100",
      INIT_2B => X"0000000000000100000001000100010000000100000001000100000001000100",
      INIT_2C => X"0100000001000000010001000100010001000000000001000000010001000100",
      INIT_2D => X"0100010000000000000000000000000000000000010000000000010000000100",
      INIT_2E => X"0000000000000100000001000000010001000100000001000100000000000000",
      INIT_2F => X"0000010000000100000000000000000000000000000001000000000000000000",
      INIT_30 => X"0000010000000100000001000100000001000000000000000100000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 7) => sel(9 downto 3),
      ADDRARDADDR(6 downto 4) => \^addrardaddr\(2 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"0000000111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 9) => NLW_add_ln64_reg_17621_reg_DOADO_UNCONNECTED(15 downto 9),
      DOADO(8) => add_ln64_reg_17621_reg_n_12,
      DOADO(7) => add_ln64_reg_17621_reg_n_13,
      DOADO(6) => add_ln64_reg_17621_reg_n_14,
      DOADO(5) => add_ln64_reg_17621_reg_n_15,
      DOADO(4) => add_ln64_reg_17621_reg_n_16,
      DOADO(3) => add_ln64_reg_17621_reg_n_17,
      DOADO(2) => add_ln64_reg_17621_reg_n_18,
      DOADO(1) => add_ln64_reg_17621_reg_n_19,
      DOADO(0) => add_ln64_reg_17621_reg_n_20,
      DOBDO(15 downto 0) => NLW_add_ln64_reg_17621_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_add_ln64_reg_17621_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_add_ln64_reg_17621_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
add_ln64_reg_17621_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln64_reg_17621_reg_i_2_n_5,
      CO(3 downto 2) => NLW_add_ln64_reg_17621_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => add_ln64_reg_17621_reg_i_1_n_7,
      CO(0) => add_ln64_reg_17621_reg_i_1_n_8,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^select_ln61_reg_17602_reg[8]_0\(1 downto 0),
      O(3) => NLW_add_ln64_reg_17621_reg_i_1_O_UNCONNECTED(3),
      O(2 downto 0) => sel(9 downto 7),
      S(3) => '0',
      S(2) => add_ln64_reg_17621_reg_i_3_n_5,
      S(1) => add_ln64_reg_17621_reg_i_4_n_5,
      S(0) => add_ln64_reg_17621_reg_i_5_n_5
    );
add_ln64_reg_17621_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln64_reg_17621_reg_i_2_n_5,
      CO(2) => add_ln64_reg_17621_reg_i_2_n_6,
      CO(1) => add_ln64_reg_17621_reg_i_2_n_7,
      CO(0) => add_ln64_reg_17621_reg_i_2_n_8,
      CYINIT => '0',
      DI(3 downto 1) => \^di\(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => sel(6 downto 3),
      S(3) => add_ln64_reg_17621_reg_i_6_n_5,
      S(2) => add_ln64_reg_17621_reg_i_7_n_5,
      S(1) => add_ln64_reg_17621_reg_i_8_n_5,
      S(0) => \^select_ln61_reg_17602_reg[3]_0\
    );
add_ln64_reg_17621_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C9696C3C369693C"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(4),
      I2 => x_fu_3208_reg(1),
      I3 => icmp_ln63_reg_17596,
      I4 => x_fu_3208_reg(0),
      I5 => \^select_ln61_reg_17602_reg[9]_0\,
      O => add_ln64_reg_17621_reg_i_3_n_5
    );
add_ln64_reg_17621_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => x_fu_3208_reg(0),
      I1 => icmp_ln63_reg_17596,
      I2 => p_0_in(3),
      I3 => \^select_ln61_reg_17602_reg[8]_0\(1),
      O => add_ln64_reg_17621_reg_i_4_n_5
    );
add_ln64_reg_17621_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666666666666666"
    )
        port map (
      I0 => \^select_ln61_reg_17602_reg[8]_0\(0),
      I1 => x_fu_3208_reg(3),
      I2 => x_fu_3208_reg(1),
      I3 => icmp_ln63_reg_17596,
      I4 => x_fu_3208_reg(0),
      I5 => x_fu_3208_reg(2),
      O => add_ln64_reg_17621_reg_i_5_n_5
    );
add_ln64_reg_17621_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666666"
    )
        port map (
      I0 => \^di\(2),
      I1 => x_fu_3208_reg(2),
      I2 => x_fu_3208_reg(0),
      I3 => icmp_ln63_reg_17596,
      I4 => x_fu_3208_reg(1),
      O => add_ln64_reg_17621_reg_i_6_n_5
    );
add_ln64_reg_17621_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \^di\(1),
      I1 => x_fu_3208_reg(1),
      I2 => icmp_ln63_reg_17596,
      I3 => x_fu_3208_reg(0),
      O => add_ln64_reg_17621_reg_i_7_n_5
    );
add_ln64_reg_17621_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^di\(0),
      I1 => icmp_ln63_reg_17596,
      I2 => x_fu_3208_reg(0),
      O => add_ln64_reg_17621_reg_i_8_n_5
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => indvar_flatten_fu_32120,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3,
      Q => \^grp_matmul_xnor_1_fu_4814_res_0_ce0\,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter2_reg_reg_srl2: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => grp_matmul_xnor_1_fu_4814_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5
    );
\ap_loop_exit_ready_pp0_iter3_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5,
      Q => ap_loop_exit_ready_pp0_iter3_reg,
      R => '0'
    );
\cnt_fu_3200[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cnt_fu_3200_reg(14),
      I1 => icmp_ln63_reg_17596_pp0_iter3_reg,
      O => \cnt_fu_3200[11]_i_2_n_5\
    );
\cnt_fu_3200[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cnt_fu_3200_reg(13),
      I1 => icmp_ln63_reg_17596_pp0_iter3_reg,
      O => \cnt_fu_3200[11]_i_3_n_5\
    );
\cnt_fu_3200[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cnt_fu_3200_reg(12),
      I1 => icmp_ln63_reg_17596_pp0_iter3_reg,
      O => \cnt_fu_3200[11]_i_4_n_5\
    );
\cnt_fu_3200[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cnt_fu_3200_reg(11),
      I1 => icmp_ln63_reg_17596_pp0_iter3_reg,
      O => \cnt_fu_3200[11]_i_5_n_5\
    );
\cnt_fu_3200[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cnt_fu_3200_reg(17),
      I1 => icmp_ln63_reg_17596_pp0_iter3_reg,
      O => \cnt_fu_3200[15]_i_2_n_5\
    );
\cnt_fu_3200[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cnt_fu_3200_reg(16),
      I1 => icmp_ln63_reg_17596_pp0_iter3_reg,
      O => \cnt_fu_3200[15]_i_3_n_5\
    );
\cnt_fu_3200[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cnt_fu_3200_reg(15),
      I1 => icmp_ln63_reg_17596_pp0_iter3_reg,
      O => \cnt_fu_3200[15]_i_4_n_5\
    );
\cnt_fu_3200[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cnt_fu_3200_reg(10),
      I1 => icmp_ln63_reg_17596_pp0_iter3_reg,
      O => \cnt_fu_3200[8]_i_2_n_5\
    );
\cnt_fu_3200[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cnt_fu_3200_reg(9),
      I1 => icmp_ln63_reg_17596_pp0_iter3_reg,
      O => \cnt_fu_3200[8]_i_3_n_5\
    );
\cnt_fu_3200[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => zext_ln64_fu_13618_p1(8),
      I1 => icmp_ln63_reg_17596_pp0_iter3_reg,
      I2 => cnt_fu_3200_reg(8),
      O => \cnt_fu_3200[8]_i_4_n_5\
    );
\cnt_fu_3200_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_matmul_xnor_1_fu_4814_res_0_ce0\,
      D => \cnt_fu_3200_reg[8]_i_1_n_9\,
      Q => cnt_fu_3200_reg(10),
      R => ap_loop_init
    );
\cnt_fu_3200_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_matmul_xnor_1_fu_4814_res_0_ce0\,
      D => \cnt_fu_3200_reg[11]_i_1_n_12\,
      Q => cnt_fu_3200_reg(11),
      R => ap_loop_init
    );
\cnt_fu_3200_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_fu_3200_reg[8]_i_1_n_5\,
      CO(3) => \cnt_fu_3200_reg[11]_i_1_n_5\,
      CO(2) => \cnt_fu_3200_reg[11]_i_1_n_6\,
      CO(1) => \cnt_fu_3200_reg[11]_i_1_n_7\,
      CO(0) => \cnt_fu_3200_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_fu_3200_reg[11]_i_1_n_9\,
      O(2) => \cnt_fu_3200_reg[11]_i_1_n_10\,
      O(1) => \cnt_fu_3200_reg[11]_i_1_n_11\,
      O(0) => \cnt_fu_3200_reg[11]_i_1_n_12\,
      S(3) => \cnt_fu_3200[11]_i_2_n_5\,
      S(2) => \cnt_fu_3200[11]_i_3_n_5\,
      S(1) => \cnt_fu_3200[11]_i_4_n_5\,
      S(0) => \cnt_fu_3200[11]_i_5_n_5\
    );
\cnt_fu_3200_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_matmul_xnor_1_fu_4814_res_0_ce0\,
      D => \cnt_fu_3200_reg[11]_i_1_n_11\,
      Q => cnt_fu_3200_reg(12),
      R => ap_loop_init
    );
\cnt_fu_3200_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_matmul_xnor_1_fu_4814_res_0_ce0\,
      D => \cnt_fu_3200_reg[11]_i_1_n_10\,
      Q => cnt_fu_3200_reg(13),
      R => ap_loop_init
    );
\cnt_fu_3200_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_matmul_xnor_1_fu_4814_res_0_ce0\,
      D => \cnt_fu_3200_reg[11]_i_1_n_9\,
      Q => cnt_fu_3200_reg(14),
      R => ap_loop_init
    );
\cnt_fu_3200_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_matmul_xnor_1_fu_4814_res_0_ce0\,
      D => \cnt_fu_3200_reg[15]_i_1_n_12\,
      Q => cnt_fu_3200_reg(15),
      R => ap_loop_init
    );
\cnt_fu_3200_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_fu_3200_reg[11]_i_1_n_5\,
      CO(3 downto 2) => \NLW_cnt_fu_3200_reg[15]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \cnt_fu_3200_reg[15]_i_1_n_7\,
      CO(0) => \cnt_fu_3200_reg[15]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_cnt_fu_3200_reg[15]_i_1_O_UNCONNECTED\(3),
      O(2) => \cnt_fu_3200_reg[15]_i_1_n_10\,
      O(1) => \cnt_fu_3200_reg[15]_i_1_n_11\,
      O(0) => \cnt_fu_3200_reg[15]_i_1_n_12\,
      S(3) => '0',
      S(2) => \cnt_fu_3200[15]_i_2_n_5\,
      S(1) => \cnt_fu_3200[15]_i_3_n_5\,
      S(0) => \cnt_fu_3200[15]_i_4_n_5\
    );
\cnt_fu_3200_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_matmul_xnor_1_fu_4814_res_0_ce0\,
      D => \cnt_fu_3200_reg[15]_i_1_n_11\,
      Q => cnt_fu_3200_reg(16),
      R => ap_loop_init
    );
\cnt_fu_3200_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_matmul_xnor_1_fu_4814_res_0_ce0\,
      D => \cnt_fu_3200_reg[15]_i_1_n_10\,
      Q => cnt_fu_3200_reg(17),
      R => ap_loop_init
    );
\cnt_fu_3200_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_matmul_xnor_1_fu_4814_res_0_ce0\,
      D => \cnt_fu_3200_reg[8]_i_1_n_11\,
      Q => cnt_fu_3200_reg(8),
      R => ap_loop_init
    );
\cnt_fu_3200_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cnt_fu_3200_reg[8]_i_1_n_5\,
      CO(2) => \cnt_fu_3200_reg[8]_i_1_n_6\,
      CO(1) => \cnt_fu_3200_reg[8]_i_1_n_7\,
      CO(0) => \cnt_fu_3200_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => zext_ln64_fu_13618_p1(8),
      DI(0) => '0',
      O(3) => \cnt_fu_3200_reg[8]_i_1_n_9\,
      O(2) => \cnt_fu_3200_reg[8]_i_1_n_10\,
      O(1) => \cnt_fu_3200_reg[8]_i_1_n_11\,
      O(0) => \NLW_cnt_fu_3200_reg[8]_i_1_O_UNCONNECTED\(0),
      S(3) => \cnt_fu_3200[8]_i_2_n_5\,
      S(2) => \cnt_fu_3200[8]_i_3_n_5\,
      S(1) => \cnt_fu_3200[8]_i_4_n_5\,
      S(0) => '0'
    );
\cnt_fu_3200_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_matmul_xnor_1_fu_4814_res_0_ce0\,
      D => \cnt_fu_3200_reg[8]_i_1_n_10\,
      Q => cnt_fu_3200_reg(9),
      R => ap_loop_init
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_7
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => ap_loop_init,
      add_ln61_fu_7975_p2(16 downto 0) => add_ln61_fu_7975_p2(16 downto 0),
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[3]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => \indvar_flatten_fu_3212_reg_n_5_[14]\,
      ap_enable_reg_pp0_iter1_reg_0 => \indvar_flatten_fu_3212_reg_n_5_[15]\,
      ap_enable_reg_pp0_iter1_reg_1 => \indvar_flatten_fu_3212_reg_n_5_[16]\,
      ap_enable_reg_pp0_iter1_reg_2 => \indvar_flatten_fu_3212_reg_n_5_[13]\,
      ap_enable_reg_pp0_iter1_reg_3 => \indvar_flatten_fu_3212_reg_n_5_[12]\,
      ap_enable_reg_pp0_iter1_reg_4 => \indvar_flatten_fu_3212[16]_i_8_n_5\,
      ap_enable_reg_pp0_iter1_reg_5 => \indvar_flatten_fu_3212_reg_n_5_[10]\,
      ap_loop_exit_ready_pp0_iter3_reg => ap_loop_exit_ready_pp0_iter3_reg,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_matmul_xnor_1_fu_4814_ap_ready => grp_matmul_xnor_1_fu_4814_ap_ready,
      grp_matmul_xnor_1_fu_4814_ap_start_reg => grp_matmul_xnor_1_fu_4814_ap_start_reg,
      grp_matmul_xnor_1_fu_4814_ap_start_reg_reg => grp_matmul_xnor_1_fu_4814_ap_start_reg_i_3_n_5,
      indvar_flatten_fu_32120 => indvar_flatten_fu_32120,
      \indvar_flatten_fu_3212_reg[0]\ => \indvar_flatten_fu_3212_reg_n_5_[0]\,
      \indvar_flatten_fu_3212_reg[12]\ => \indvar_flatten_fu_3212_reg_n_5_[11]\,
      \indvar_flatten_fu_3212_reg[12]_0\ => \indvar_flatten_fu_3212_reg_n_5_[9]\,
      \indvar_flatten_fu_3212_reg[4]\ => \indvar_flatten_fu_3212_reg_n_5_[4]\,
      \indvar_flatten_fu_3212_reg[4]_0\ => \indvar_flatten_fu_3212_reg_n_5_[3]\,
      \indvar_flatten_fu_3212_reg[4]_1\ => \indvar_flatten_fu_3212_reg_n_5_[2]\,
      \indvar_flatten_fu_3212_reg[4]_2\ => \indvar_flatten_fu_3212_reg_n_5_[1]\,
      \indvar_flatten_fu_3212_reg[8]\ => \indvar_flatten_fu_3212_reg_n_5_[8]\,
      \indvar_flatten_fu_3212_reg[8]_0\ => \indvar_flatten_fu_3212_reg_n_5_[7]\,
      \indvar_flatten_fu_3212_reg[8]_1\ => \indvar_flatten_fu_3212_reg_n_5_[6]\,
      \indvar_flatten_fu_3212_reg[8]_2\ => \indvar_flatten_fu_3212_reg_n_5_[5]\
    );
grp_matmul_xnor_1_fu_4814_ap_start_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \indvar_flatten_fu_3212_reg_n_5_[11]\,
      I1 => \indvar_flatten_fu_3212_reg_n_5_[6]\,
      I2 => grp_matmul_xnor_1_fu_4814_ap_start_reg_i_4_n_5,
      I3 => \indvar_flatten_fu_3212_reg_n_5_[8]\,
      I4 => \indvar_flatten_fu_3212_reg_n_5_[7]\,
      I5 => \indvar_flatten_fu_3212_reg_n_5_[9]\,
      O => grp_matmul_xnor_1_fu_4814_ap_start_reg_i_3_n_5
    );
grp_matmul_xnor_1_fu_4814_ap_start_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \indvar_flatten_fu_3212_reg_n_5_[3]\,
      I1 => \indvar_flatten_fu_3212_reg_n_5_[2]\,
      I2 => \indvar_flatten_fu_3212_reg_n_5_[0]\,
      I3 => \indvar_flatten_fu_3212_reg_n_5_[1]\,
      I4 => \indvar_flatten_fu_3212_reg_n_5_[5]\,
      I5 => \indvar_flatten_fu_3212_reg_n_5_[4]\,
      O => grp_matmul_xnor_1_fu_4814_ap_start_reg_i_4_n_5
    );
icmp_ln21_fu_13596_p2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_icmp_ln21_fu_13596_p2_CO_UNCONNECTED(3),
      CO(2) => \icmp_ln21_fu_13596_p2__0\,
      CO(1) => icmp_ln21_fu_13596_p2_n_7,
      CO(0) => icmp_ln21_fu_13596_p2_n_8,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln21_fu_13596_p2_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => icmp_ln21_fu_13596_p2_i_1_n_5,
      S(1) => icmp_ln21_fu_13596_p2_i_2_n_5,
      S(0) => icmp_ln21_fu_13596_p2_i_3_n_5
    );
icmp_ln21_fu_13596_p2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0041"
    )
        port map (
      I0 => add_ln64_reg_17621_reg_n_13,
      I1 => add_ln64_reg_17621_reg_n_12,
      I2 => a_reg_17616(8),
      I3 => add_ln64_reg_17621_reg_n_14,
      O => icmp_ln21_fu_13596_p2_i_1_n_5
    );
icmp_ln21_fu_13596_p2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => add_ln64_reg_17621_reg_n_15,
      I1 => add_ln64_reg_17621_reg_n_16,
      I2 => add_ln64_reg_17621_reg_n_17,
      O => icmp_ln21_fu_13596_p2_i_2_n_5
    );
icmp_ln21_fu_13596_p2_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => add_ln64_reg_17621_reg_n_18,
      I1 => add_ln64_reg_17621_reg_n_19,
      I2 => add_ln64_reg_17621_reg_n_20,
      O => icmp_ln21_fu_13596_p2_i_3_n_5
    );
\icmp_ln21_reg_17631_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln21_fu_13596_p2__0\,
      Q => zext_ln64_fu_13618_p1(8),
      R => '0'
    );
\icmp_ln63_2_reg_17608_pp0_iter2_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => icmp_ln63_2_fu_8009_p2,
      Q => \icmp_ln63_2_reg_17608_pp0_iter2_reg_reg[0]_srl2_n_5\
    );
\icmp_ln63_2_reg_17608_pp0_iter2_reg_reg[0]_srl2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \icmp_ln63_2_reg_17608_pp0_iter2_reg_reg[0]_srl2_i_2_n_5\,
      I1 => \y_fu_3204_reg_n_5_[4]\,
      I2 => \y_fu_3204_reg_n_5_[1]\,
      I3 => \y_fu_3204_reg_n_5_[9]\,
      I4 => \y_fu_3204_reg_n_5_[8]\,
      I5 => \y_fu_3204[7]_i_2_n_5\,
      O => icmp_ln63_2_fu_8009_p2
    );
\icmp_ln63_2_reg_17608_pp0_iter2_reg_reg[0]_srl2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => select_ln61_fu_7995_p3(7),
      I1 => select_ln61_fu_7995_p3(6),
      I2 => \y_fu_3204_reg_n_5_[5]\,
      O => \icmp_ln63_2_reg_17608_pp0_iter2_reg_reg[0]_srl2_i_2_n_5\
    );
\icmp_ln63_2_reg_17608_pp0_iter3_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln63_2_reg_17608_pp0_iter2_reg_reg[0]_srl2_n_5\,
      Q => icmp_ln63_2_reg_17608_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln63_reg_17596[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \y_fu_3204_reg_n_5_[8]\,
      I1 => \y_fu_3204[9]_i_3_n_5\,
      I2 => \y_fu_3204_reg_n_5_[9]\,
      I3 => \y_fu_3204_reg_n_5_[4]\,
      I4 => \y_fu_3204_reg_n_5_[1]\,
      O => icmp_ln63_fu_7989_p2
    );
\icmp_ln63_reg_17596_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln63_reg_17596,
      Q => icmp_ln63_reg_17596_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln63_reg_17596_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln63_reg_17596_pp0_iter2_reg,
      Q => icmp_ln63_reg_17596_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln63_reg_17596_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln63_fu_7989_p2,
      Q => icmp_ln63_reg_17596,
      R => '0'
    );
\indvar_flatten_fu_3212[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \indvar_flatten_fu_3212_reg_n_5_[11]\,
      I1 => \indvar_flatten_fu_3212_reg_n_5_[6]\,
      I2 => \indvar_flatten_fu_3212[16]_i_9_n_5\,
      I3 => \indvar_flatten_fu_3212_reg_n_5_[8]\,
      I4 => \indvar_flatten_fu_3212_reg_n_5_[7]\,
      I5 => \indvar_flatten_fu_3212_reg_n_5_[9]\,
      O => \indvar_flatten_fu_3212[16]_i_8_n_5\
    );
\indvar_flatten_fu_3212[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \indvar_flatten_fu_3212_reg_n_5_[3]\,
      I1 => \indvar_flatten_fu_3212_reg_n_5_[2]\,
      I2 => \indvar_flatten_fu_3212_reg_n_5_[1]\,
      I3 => \indvar_flatten_fu_3212_reg_n_5_[0]\,
      I4 => \indvar_flatten_fu_3212_reg_n_5_[5]\,
      I5 => \indvar_flatten_fu_3212_reg_n_5_[4]\,
      O => \indvar_flatten_fu_3212[16]_i_9_n_5\
    );
\indvar_flatten_fu_3212_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_32120,
      D => add_ln61_fu_7975_p2(0),
      Q => \indvar_flatten_fu_3212_reg_n_5_[0]\,
      R => '0'
    );
\indvar_flatten_fu_3212_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_32120,
      D => add_ln61_fu_7975_p2(10),
      Q => \indvar_flatten_fu_3212_reg_n_5_[10]\,
      R => '0'
    );
\indvar_flatten_fu_3212_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_32120,
      D => add_ln61_fu_7975_p2(11),
      Q => \indvar_flatten_fu_3212_reg_n_5_[11]\,
      R => '0'
    );
\indvar_flatten_fu_3212_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_32120,
      D => add_ln61_fu_7975_p2(12),
      Q => \indvar_flatten_fu_3212_reg_n_5_[12]\,
      R => '0'
    );
\indvar_flatten_fu_3212_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_32120,
      D => add_ln61_fu_7975_p2(13),
      Q => \indvar_flatten_fu_3212_reg_n_5_[13]\,
      R => '0'
    );
\indvar_flatten_fu_3212_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_32120,
      D => add_ln61_fu_7975_p2(14),
      Q => \indvar_flatten_fu_3212_reg_n_5_[14]\,
      R => '0'
    );
\indvar_flatten_fu_3212_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_32120,
      D => add_ln61_fu_7975_p2(15),
      Q => \indvar_flatten_fu_3212_reg_n_5_[15]\,
      R => '0'
    );
\indvar_flatten_fu_3212_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_32120,
      D => add_ln61_fu_7975_p2(16),
      Q => \indvar_flatten_fu_3212_reg_n_5_[16]\,
      R => '0'
    );
\indvar_flatten_fu_3212_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_32120,
      D => add_ln61_fu_7975_p2(1),
      Q => \indvar_flatten_fu_3212_reg_n_5_[1]\,
      R => '0'
    );
\indvar_flatten_fu_3212_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_32120,
      D => add_ln61_fu_7975_p2(2),
      Q => \indvar_flatten_fu_3212_reg_n_5_[2]\,
      R => '0'
    );
\indvar_flatten_fu_3212_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_32120,
      D => add_ln61_fu_7975_p2(3),
      Q => \indvar_flatten_fu_3212_reg_n_5_[3]\,
      R => '0'
    );
\indvar_flatten_fu_3212_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_32120,
      D => add_ln61_fu_7975_p2(4),
      Q => \indvar_flatten_fu_3212_reg_n_5_[4]\,
      R => '0'
    );
\indvar_flatten_fu_3212_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_32120,
      D => add_ln61_fu_7975_p2(5),
      Q => \indvar_flatten_fu_3212_reg_n_5_[5]\,
      R => '0'
    );
\indvar_flatten_fu_3212_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_32120,
      D => add_ln61_fu_7975_p2(6),
      Q => \indvar_flatten_fu_3212_reg_n_5_[6]\,
      R => '0'
    );
\indvar_flatten_fu_3212_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_32120,
      D => add_ln61_fu_7975_p2(7),
      Q => \indvar_flatten_fu_3212_reg_n_5_[7]\,
      R => '0'
    );
\indvar_flatten_fu_3212_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_32120,
      D => add_ln61_fu_7975_p2(8),
      Q => \indvar_flatten_fu_3212_reg_n_5_[8]\,
      R => '0'
    );
\indvar_flatten_fu_3212_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_32120,
      D => add_ln61_fu_7975_p2(9),
      Q => \indvar_flatten_fu_3212_reg_n_5_[9]\,
      R => '0'
    );
\lshr_ln_reg_17626[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => x_fu_3208_reg(0),
      I1 => icmp_ln63_reg_17596,
      I2 => x_fu_3208_reg(1),
      O => p_0_in(0)
    );
\lshr_ln_reg_17626[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => x_fu_3208_reg(1),
      I1 => icmp_ln63_reg_17596,
      I2 => x_fu_3208_reg(0),
      I3 => x_fu_3208_reg(2),
      O => p_0_in(1)
    );
\lshr_ln_reg_17626[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => x_fu_3208_reg(2),
      I1 => x_fu_3208_reg(0),
      I2 => icmp_ln63_reg_17596,
      I3 => x_fu_3208_reg(1),
      I4 => x_fu_3208_reg(3),
      O => p_0_in(2)
    );
\lshr_ln_reg_17626[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => x_fu_3208_reg(3),
      I1 => x_fu_3208_reg(1),
      I2 => icmp_ln63_reg_17596,
      I3 => x_fu_3208_reg(0),
      I4 => x_fu_3208_reg(2),
      I5 => x_fu_3208_reg(4),
      O => p_0_in(3)
    );
\lshr_ln_reg_17626[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \lshr_ln_reg_17626[5]_i_2_n_5\,
      I1 => x_fu_3208_reg(5),
      O => p_0_in(4)
    );
\lshr_ln_reg_17626[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => x_fu_3208_reg(5),
      I1 => \lshr_ln_reg_17626[5]_i_2_n_5\,
      I2 => x_fu_3208_reg(6),
      O => p_0_in(5)
    );
\lshr_ln_reg_17626[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => x_fu_3208_reg(3),
      I1 => x_fu_3208_reg(1),
      I2 => icmp_ln63_reg_17596,
      I3 => x_fu_3208_reg(0),
      I4 => x_fu_3208_reg(2),
      I5 => x_fu_3208_reg(4),
      O => \lshr_ln_reg_17626[5]_i_2_n_5\
    );
\lshr_ln_reg_17626_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => lshr_ln_reg_17626(0),
      Q => \lshr_ln_reg_17626_pp0_iter3_reg_reg[5]_0\(0),
      R => '0'
    );
\lshr_ln_reg_17626_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => lshr_ln_reg_17626(1),
      Q => \lshr_ln_reg_17626_pp0_iter3_reg_reg[5]_0\(1),
      R => '0'
    );
\lshr_ln_reg_17626_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => lshr_ln_reg_17626(2),
      Q => \lshr_ln_reg_17626_pp0_iter3_reg_reg[5]_0\(2),
      R => '0'
    );
\lshr_ln_reg_17626_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => lshr_ln_reg_17626(3),
      Q => \lshr_ln_reg_17626_pp0_iter3_reg_reg[5]_0\(3),
      R => '0'
    );
\lshr_ln_reg_17626_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => lshr_ln_reg_17626(4),
      Q => \lshr_ln_reg_17626_pp0_iter3_reg_reg[5]_0\(4),
      R => '0'
    );
\lshr_ln_reg_17626_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => lshr_ln_reg_17626(5),
      Q => \lshr_ln_reg_17626_pp0_iter3_reg_reg[5]_0\(5),
      R => '0'
    );
\lshr_ln_reg_17626_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(0),
      Q => lshr_ln_reg_17626(0),
      R => '0'
    );
\lshr_ln_reg_17626_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(1),
      Q => lshr_ln_reg_17626(1),
      R => '0'
    );
\lshr_ln_reg_17626_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(2),
      Q => lshr_ln_reg_17626(2),
      R => '0'
    );
\lshr_ln_reg_17626_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(3),
      Q => lshr_ln_reg_17626(3),
      R => '0'
    );
\lshr_ln_reg_17626_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(4),
      Q => lshr_ln_reg_17626(4),
      R => '0'
    );
\lshr_ln_reg_17626_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(5),
      Q => lshr_ln_reg_17626(5),
      R => '0'
    );
ram_reg_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => ram_reg,
      I1 => Q(2),
      I2 => Q(1),
      I3 => trunc_ln61_reg_17612_pp0_iter3_reg,
      I4 => icmp_ln63_2_reg_17608_pp0_iter3_reg,
      I5 => \^grp_matmul_xnor_1_fu_4814_res_0_ce0\,
      O => WEA(0)
    );
ram_reg_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8888888888888"
    )
        port map (
      I0 => ram_reg,
      I1 => Q(2),
      I2 => Q(1),
      I3 => trunc_ln61_reg_17612_pp0_iter3_reg,
      I4 => icmp_ln63_2_reg_17608_pp0_iter3_reg,
      I5 => \^grp_matmul_xnor_1_fu_4814_res_0_ce0\,
      O => ap_enable_reg_pp0_iter2_reg_0(0)
    );
ram_reg_i_53: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_55_n_5,
      CO(3 downto 2) => NLW_ram_reg_i_53_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_i_53_n_7,
      CO(0) => ram_reg_i_53_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_ram_reg_i_53_O_UNCONNECTED(3),
      O(2 downto 0) => grp_matmul_xnor_1_fu_4814_res_0_d0(9 downto 7),
      S(3) => '0',
      S(2 downto 0) => select_ln61_3_fu_13604_p3(17 downto 15)
    );
ram_reg_i_55: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_56_n_5,
      CO(3) => ram_reg_i_55_n_5,
      CO(2) => ram_reg_i_55_n_6,
      CO(1) => ram_reg_i_55_n_7,
      CO(0) => ram_reg_i_55_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_matmul_xnor_1_fu_4814_res_0_d0(6 downto 3),
      S(3 downto 0) => select_ln61_3_fu_13604_p3(14 downto 11)
    );
ram_reg_i_56: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_i_56_n_5,
      CO(2) => ram_reg_i_56_n_6,
      CO(1) => ram_reg_i_56_n_7,
      CO(0) => ram_reg_i_56_n_8,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => zext_ln64_fu_13618_p1(8),
      DI(0) => '0',
      O(3 downto 1) => grp_matmul_xnor_1_fu_4814_res_0_d0(2 downto 0),
      O(0) => NLW_ram_reg_i_56_O_UNCONNECTED(0),
      S(3 downto 2) => select_ln61_3_fu_13604_p3(10 downto 9),
      S(1) => ram_reg_i_84_n_5,
      S(0) => '0'
    );
ram_reg_i_72: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cnt_fu_3200_reg(17),
      I1 => icmp_ln63_reg_17596_pp0_iter3_reg,
      O => select_ln61_3_fu_13604_p3(17)
    );
ram_reg_i_73: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cnt_fu_3200_reg(16),
      I1 => icmp_ln63_reg_17596_pp0_iter3_reg,
      O => select_ln61_3_fu_13604_p3(16)
    );
ram_reg_i_74: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cnt_fu_3200_reg(15),
      I1 => icmp_ln63_reg_17596_pp0_iter3_reg,
      O => select_ln61_3_fu_13604_p3(15)
    );
ram_reg_i_78: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cnt_fu_3200_reg(14),
      I1 => icmp_ln63_reg_17596_pp0_iter3_reg,
      O => select_ln61_3_fu_13604_p3(14)
    );
ram_reg_i_79: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cnt_fu_3200_reg(13),
      I1 => icmp_ln63_reg_17596_pp0_iter3_reg,
      O => select_ln61_3_fu_13604_p3(13)
    );
ram_reg_i_80: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cnt_fu_3200_reg(12),
      I1 => icmp_ln63_reg_17596_pp0_iter3_reg,
      O => select_ln61_3_fu_13604_p3(12)
    );
ram_reg_i_81: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cnt_fu_3200_reg(11),
      I1 => icmp_ln63_reg_17596_pp0_iter3_reg,
      O => select_ln61_3_fu_13604_p3(11)
    );
ram_reg_i_82: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cnt_fu_3200_reg(10),
      I1 => icmp_ln63_reg_17596_pp0_iter3_reg,
      O => select_ln61_3_fu_13604_p3(10)
    );
ram_reg_i_83: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cnt_fu_3200_reg(9),
      I1 => icmp_ln63_reg_17596_pp0_iter3_reg,
      O => select_ln61_3_fu_13604_p3(9)
    );
ram_reg_i_84: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => zext_ln64_fu_13618_p1(8),
      I1 => icmp_ln63_reg_17596_pp0_iter3_reg,
      I2 => cnt_fu_3200_reg(8),
      O => ram_reg_i_84_n_5
    );
\select_ln61_reg_17602[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00000000"
    )
        port map (
      I0 => \y_fu_3204_reg_n_5_[9]\,
      I1 => select_ln61_fu_7995_p3(7),
      I2 => \y_fu_3204_reg_n_5_[8]\,
      I3 => \y_fu_3204[0]_i_2_n_5\,
      I4 => select_ln61_fu_7995_p3(6),
      I5 => \y_fu_3204_reg_n_5_[0]\,
      O => select_ln61_fu_7995_p3(0)
    );
\select_ln61_reg_17602[0]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00000000"
    )
        port map (
      I0 => \y_fu_3204_reg_n_5_[9]\,
      I1 => select_ln61_fu_7995_p3(7),
      I2 => \y_fu_3204_reg_n_5_[8]\,
      I3 => \y_fu_3204[0]_i_2_n_5\,
      I4 => select_ln61_fu_7995_p3(6),
      I5 => \y_fu_3204_reg_n_5_[0]\,
      O => \select_ln61_reg_17602[0]_rep_i_1_n_5\
    );
\select_ln61_reg_17602[0]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00000000"
    )
        port map (
      I0 => \y_fu_3204_reg_n_5_[9]\,
      I1 => select_ln61_fu_7995_p3(7),
      I2 => \y_fu_3204_reg_n_5_[8]\,
      I3 => \y_fu_3204[0]_i_2_n_5\,
      I4 => select_ln61_fu_7995_p3(6),
      I5 => \y_fu_3204_reg_n_5_[0]\,
      O => \select_ln61_reg_17602[0]_rep_i_1__0_n_5\
    );
\select_ln61_reg_17602[0]_rep_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00000000"
    )
        port map (
      I0 => \y_fu_3204_reg_n_5_[9]\,
      I1 => select_ln61_fu_7995_p3(7),
      I2 => \y_fu_3204_reg_n_5_[8]\,
      I3 => \y_fu_3204[0]_i_2_n_5\,
      I4 => select_ln61_fu_7995_p3(6),
      I5 => \y_fu_3204_reg_n_5_[0]\,
      O => \select_ln61_reg_17602[0]_rep_i_1__1_n_5\
    );
\select_ln61_reg_17602[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00000000"
    )
        port map (
      I0 => \y_fu_3204_reg_n_5_[9]\,
      I1 => select_ln61_fu_7995_p3(7),
      I2 => \y_fu_3204_reg_n_5_[8]\,
      I3 => \y_fu_3204[0]_i_2_n_5\,
      I4 => select_ln61_fu_7995_p3(6),
      I5 => \y_fu_3204_reg_n_5_[1]\,
      O => select_ln61_fu_7995_p3(1)
    );
\select_ln61_reg_17602[1]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00000000"
    )
        port map (
      I0 => \y_fu_3204_reg_n_5_[9]\,
      I1 => select_ln61_fu_7995_p3(7),
      I2 => \y_fu_3204_reg_n_5_[8]\,
      I3 => \y_fu_3204[0]_i_2_n_5\,
      I4 => select_ln61_fu_7995_p3(6),
      I5 => \y_fu_3204_reg_n_5_[1]\,
      O => \select_ln61_reg_17602[1]_rep_i_1_n_5\
    );
\select_ln61_reg_17602[1]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00000000"
    )
        port map (
      I0 => \y_fu_3204_reg_n_5_[9]\,
      I1 => select_ln61_fu_7995_p3(7),
      I2 => \y_fu_3204_reg_n_5_[8]\,
      I3 => \y_fu_3204[0]_i_2_n_5\,
      I4 => select_ln61_fu_7995_p3(6),
      I5 => \y_fu_3204_reg_n_5_[1]\,
      O => \select_ln61_reg_17602[1]_rep_i_1__0_n_5\
    );
\select_ln61_reg_17602[1]_rep_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00000000"
    )
        port map (
      I0 => \y_fu_3204_reg_n_5_[9]\,
      I1 => select_ln61_fu_7995_p3(7),
      I2 => \y_fu_3204_reg_n_5_[8]\,
      I3 => \y_fu_3204[0]_i_2_n_5\,
      I4 => select_ln61_fu_7995_p3(6),
      I5 => \y_fu_3204_reg_n_5_[1]\,
      O => \select_ln61_reg_17602[1]_rep_i_1__1_n_5\
    );
\select_ln61_reg_17602[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00000000"
    )
        port map (
      I0 => \y_fu_3204_reg_n_5_[9]\,
      I1 => select_ln61_fu_7995_p3(7),
      I2 => \y_fu_3204_reg_n_5_[8]\,
      I3 => \y_fu_3204[0]_i_2_n_5\,
      I4 => select_ln61_fu_7995_p3(6),
      I5 => \y_fu_3204_reg_n_5_[2]\,
      O => select_ln61_fu_7995_p3(2)
    );
\select_ln61_reg_17602[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00000000"
    )
        port map (
      I0 => \y_fu_3204_reg_n_5_[9]\,
      I1 => select_ln61_fu_7995_p3(7),
      I2 => \y_fu_3204_reg_n_5_[8]\,
      I3 => \y_fu_3204[0]_i_2_n_5\,
      I4 => select_ln61_fu_7995_p3(6),
      I5 => \y_fu_3204_reg_n_5_[3]\,
      O => select_ln61_fu_7995_p3(3)
    );
\select_ln61_reg_17602[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00DF00"
    )
        port map (
      I0 => \y_fu_3204_reg_n_5_[9]\,
      I1 => \y_fu_3204[9]_i_3_n_5\,
      I2 => \y_fu_3204_reg_n_5_[8]\,
      I3 => \y_fu_3204_reg_n_5_[4]\,
      I4 => \y_fu_3204_reg_n_5_[1]\,
      O => select_ln61_fu_7995_p3(4)
    );
\select_ln61_reg_17602[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00000000"
    )
        port map (
      I0 => \y_fu_3204_reg_n_5_[9]\,
      I1 => select_ln61_fu_7995_p3(7),
      I2 => \y_fu_3204_reg_n_5_[8]\,
      I3 => \y_fu_3204[0]_i_2_n_5\,
      I4 => select_ln61_fu_7995_p3(6),
      I5 => \y_fu_3204_reg_n_5_[5]\,
      O => select_ln61_fu_7995_p3(5)
    );
\select_ln61_reg_17602[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0B0F0F0"
    )
        port map (
      I0 => \y_fu_3204_reg_n_5_[1]\,
      I1 => \y_fu_3204_reg_n_5_[4]\,
      I2 => \y_fu_3204_reg_n_5_[8]\,
      I3 => \y_fu_3204[9]_i_3_n_5\,
      I4 => \y_fu_3204_reg_n_5_[9]\,
      O => select_ln61_fu_7995_p3(8)
    );
\select_ln61_reg_17602[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00F700"
    )
        port map (
      I0 => \y_fu_3204_reg_n_5_[8]\,
      I1 => \y_fu_3204_reg_n_5_[4]\,
      I2 => \y_fu_3204_reg_n_5_[1]\,
      I3 => \y_fu_3204_reg_n_5_[9]\,
      I4 => \y_fu_3204[9]_i_3_n_5\,
      O => select_ln61_fu_7995_p3(9)
    );
\select_ln61_reg_17602_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln61_fu_7995_p3(0),
      Q => \^addrardaddr\(0),
      R => '0'
    );
\select_ln61_reg_17602_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln61_reg_17602[0]_rep_i_1_n_5\,
      Q => \select_ln61_reg_17602_reg[0]_rep_0\,
      R => '0'
    );
\select_ln61_reg_17602_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln61_reg_17602[0]_rep_i_1__0_n_5\,
      Q => \select_ln61_reg_17602_reg[0]_rep__0_0\,
      R => '0'
    );
\select_ln61_reg_17602_reg[0]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln61_reg_17602[0]_rep_i_1__1_n_5\,
      Q => \select_ln61_reg_17602_reg[0]_rep__1_0\,
      R => '0'
    );
\select_ln61_reg_17602_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln61_fu_7995_p3(1),
      Q => \^addrardaddr\(1),
      R => '0'
    );
\select_ln61_reg_17602_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln61_reg_17602[1]_rep_i_1_n_5\,
      Q => \select_ln61_reg_17602_reg[1]_rep_0\,
      R => '0'
    );
\select_ln61_reg_17602_reg[1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln61_reg_17602[1]_rep_i_1__0_n_5\,
      Q => \select_ln61_reg_17602_reg[1]_rep__0_0\,
      R => '0'
    );
\select_ln61_reg_17602_reg[1]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln61_reg_17602[1]_rep_i_1__1_n_5\,
      Q => \select_ln61_reg_17602_reg[1]_rep__1_0\,
      R => '0'
    );
\select_ln61_reg_17602_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln61_fu_7995_p3(2),
      Q => \^addrardaddr\(2),
      R => '0'
    );
\select_ln61_reg_17602_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln61_fu_7995_p3(3),
      Q => \^select_ln61_reg_17602_reg[3]_0\,
      R => '0'
    );
\select_ln61_reg_17602_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln61_fu_7995_p3(4),
      Q => \^di\(0),
      R => '0'
    );
\select_ln61_reg_17602_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln61_fu_7995_p3(5),
      Q => \^di\(1),
      R => '0'
    );
\select_ln61_reg_17602_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln61_fu_7995_p3(6),
      Q => \^di\(2),
      R => '0'
    );
\select_ln61_reg_17602_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln61_fu_7995_p3(7),
      Q => \^select_ln61_reg_17602_reg[8]_0\(0),
      R => '0'
    );
\select_ln61_reg_17602_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln61_fu_7995_p3(8),
      Q => \^select_ln61_reg_17602_reg[8]_0\(1),
      R => '0'
    );
\select_ln61_reg_17602_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln61_fu_7995_p3(9),
      Q => \^select_ln61_reg_17602_reg[9]_0\,
      R => '0'
    );
\trunc_ln61_reg_17612[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_fu_3208_reg(0),
      I1 => icmp_ln63_reg_17596,
      O => \trunc_ln61_reg_17612[0]_i_1_n_5\
    );
\trunc_ln61_reg_17612_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln61_reg_17612,
      Q => trunc_ln61_reg_17612_pp0_iter3_reg,
      R => '0'
    );
\trunc_ln61_reg_17612_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln61_reg_17612[0]_i_1_n_5\,
      Q => trunc_ln61_reg_17612,
      R => '0'
    );
\x_fu_3208_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter2,
      D => \trunc_ln61_reg_17612[0]_i_1_n_5\,
      Q => x_fu_3208_reg(0),
      R => ap_loop_init
    );
\x_fu_3208_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter2,
      D => p_0_in(0),
      Q => x_fu_3208_reg(1),
      R => ap_loop_init
    );
\x_fu_3208_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter2,
      D => p_0_in(1),
      Q => x_fu_3208_reg(2),
      R => ap_loop_init
    );
\x_fu_3208_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter2,
      D => p_0_in(2),
      Q => x_fu_3208_reg(3),
      R => ap_loop_init
    );
\x_fu_3208_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter2,
      D => p_0_in(3),
      Q => x_fu_3208_reg(4),
      R => ap_loop_init
    );
\x_fu_3208_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter2,
      D => p_0_in(4),
      Q => x_fu_3208_reg(5),
      R => ap_loop_init
    );
\x_fu_3208_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter2,
      D => p_0_in(5),
      Q => x_fu_3208_reg(6),
      R => ap_loop_init
    );
\y_fu_3204[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002000FFFFFFFF"
    )
        port map (
      I0 => \y_fu_3204_reg_n_5_[9]\,
      I1 => select_ln61_fu_7995_p3(7),
      I2 => \y_fu_3204_reg_n_5_[8]\,
      I3 => \y_fu_3204[0]_i_2_n_5\,
      I4 => select_ln61_fu_7995_p3(6),
      I5 => \y_fu_3204_reg_n_5_[0]\,
      O => add_ln63_fu_8003_p2(0)
    );
\y_fu_3204[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \y_fu_3204_reg_n_5_[3]\,
      I1 => \y_fu_3204_reg_n_5_[0]\,
      I2 => \y_fu_3204_reg_n_5_[1]\,
      I3 => \y_fu_3204_reg_n_5_[2]\,
      I4 => \y_fu_3204_reg_n_5_[4]\,
      I5 => \y_fu_3204_reg_n_5_[5]\,
      O => \y_fu_3204[0]_i_2_n_5\
    );
\y_fu_3204[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_fu_3204_reg_n_5_[0]\,
      I1 => \y_fu_3204_reg_n_5_[1]\,
      O => add_ln63_fu_8003_p2(1)
    );
\y_fu_3204[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \y_fu_3204_reg_n_5_[1]\,
      I1 => \y_fu_3204_reg_n_5_[0]\,
      I2 => \y_fu_3204_reg_n_5_[2]\,
      O => add_ln63_fu_8003_p2(2)
    );
\y_fu_3204[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \y_fu_3204_reg_n_5_[1]\,
      I1 => \y_fu_3204_reg_n_5_[0]\,
      I2 => \y_fu_3204_reg_n_5_[2]\,
      I3 => \y_fu_3204_reg_n_5_[3]\,
      O => add_ln63_fu_8003_p2(3)
    );
\y_fu_3204[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2CE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \y_fu_3204[4]_i_2_n_5\,
      I1 => \y_fu_3204_reg_n_5_[1]\,
      I2 => \y_fu_3204_reg_n_5_[4]\,
      I3 => \y_fu_3204_reg_n_5_[2]\,
      I4 => \y_fu_3204_reg_n_5_[0]\,
      I5 => \y_fu_3204_reg_n_5_[3]\,
      O => add_ln63_fu_8003_p2(4)
    );
\y_fu_3204[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \y_fu_3204_reg_n_5_[9]\,
      I1 => \y_fu_3204[9]_i_3_n_5\,
      I2 => \y_fu_3204_reg_n_5_[8]\,
      O => \y_fu_3204[4]_i_2_n_5\
    );
\y_fu_3204[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \y_fu_3204_reg_n_5_[2]\,
      I1 => \y_fu_3204_reg_n_5_[0]\,
      I2 => \y_fu_3204_reg_n_5_[3]\,
      I3 => \y_fu_3204_reg_n_5_[1]\,
      I4 => \y_fu_3204_reg_n_5_[4]\,
      I5 => \y_fu_3204_reg_n_5_[5]\,
      O => add_ln63_fu_8003_p2(5)
    );
\y_fu_3204[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00008000"
    )
        port map (
      I0 => \y_fu_3204_reg_n_5_[3]\,
      I1 => \y_fu_3204_reg_n_5_[0]\,
      I2 => \y_fu_3204_reg_n_5_[2]\,
      I3 => \y_fu_3204_reg_n_5_[5]\,
      I4 => \y_fu_3204[6]_i_2_n_5\,
      I5 => select_ln61_fu_7995_p3(6),
      O => add_ln63_fu_8003_p2(6)
    );
\y_fu_3204[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \y_fu_3204_reg_n_5_[1]\,
      I1 => \y_fu_3204_reg_n_5_[4]\,
      O => \y_fu_3204[6]_i_2_n_5\
    );
\y_fu_3204[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00800000"
    )
        port map (
      I0 => \y_fu_3204_reg_n_5_[1]\,
      I1 => \y_fu_3204_reg_n_5_[4]\,
      I2 => \y_fu_3204_reg_n_5_[5]\,
      I3 => \y_fu_3204[7]_i_2_n_5\,
      I4 => select_ln61_fu_7995_p3(6),
      I5 => select_ln61_fu_7995_p3(7),
      O => add_ln63_fu_8003_p2(7)
    );
\y_fu_3204[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \y_fu_3204_reg_n_5_[2]\,
      I1 => \y_fu_3204_reg_n_5_[0]\,
      I2 => \y_fu_3204_reg_n_5_[3]\,
      O => \y_fu_3204[7]_i_2_n_5\
    );
\y_fu_3204[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0D00FD0F0F0F0F0"
    )
        port map (
      I0 => \y_fu_3204_reg_n_5_[9]\,
      I1 => \y_fu_3204[9]_i_3_n_5\,
      I2 => \y_fu_3204_reg_n_5_[8]\,
      I3 => \y_fu_3204_reg_n_5_[1]\,
      I4 => \y_fu_3204[9]_i_4_n_5\,
      I5 => \y_fu_3204_reg_n_5_[4]\,
      O => add_ln63_fu_8003_p2(8)
    );
\y_fu_3204[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA66AAAAA2A2AAAA"
    )
        port map (
      I0 => \y_fu_3204_reg_n_5_[9]\,
      I1 => \y_fu_3204_reg_n_5_[8]\,
      I2 => \y_fu_3204[9]_i_3_n_5\,
      I3 => \y_fu_3204[9]_i_4_n_5\,
      I4 => \y_fu_3204_reg_n_5_[4]\,
      I5 => \y_fu_3204_reg_n_5_[1]\,
      O => add_ln63_fu_8003_p2(9)
    );
\y_fu_3204[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \y_fu_3204_reg_n_5_[0]\,
      I1 => \y_fu_3204_reg_n_5_[2]\,
      I2 => \y_fu_3204_reg_n_5_[3]\,
      I3 => \y_fu_3204_reg_n_5_[5]\,
      I4 => select_ln61_fu_7995_p3(6),
      I5 => select_ln61_fu_7995_p3(7),
      O => \y_fu_3204[9]_i_3_n_5\
    );
\y_fu_3204[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => select_ln61_fu_7995_p3(6),
      I1 => \y_fu_3204_reg_n_5_[3]\,
      I2 => \y_fu_3204_reg_n_5_[0]\,
      I3 => \y_fu_3204_reg_n_5_[2]\,
      I4 => \y_fu_3204_reg_n_5_[5]\,
      I5 => select_ln61_fu_7995_p3(7),
      O => \y_fu_3204[9]_i_4_n_5\
    );
\y_fu_3204_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => add_ln63_fu_8003_p2(0),
      Q => \y_fu_3204_reg_n_5_[0]\,
      R => ap_loop_init
    );
\y_fu_3204_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => add_ln63_fu_8003_p2(1),
      Q => \y_fu_3204_reg_n_5_[1]\,
      R => ap_loop_init
    );
\y_fu_3204_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => add_ln63_fu_8003_p2(2),
      Q => \y_fu_3204_reg_n_5_[2]\,
      R => ap_loop_init
    );
\y_fu_3204_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => add_ln63_fu_8003_p2(3),
      Q => \y_fu_3204_reg_n_5_[3]\,
      R => ap_loop_init
    );
\y_fu_3204_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => add_ln63_fu_8003_p2(4),
      Q => \y_fu_3204_reg_n_5_[4]\,
      R => ap_loop_init
    );
\y_fu_3204_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => add_ln63_fu_8003_p2(5),
      Q => \y_fu_3204_reg_n_5_[5]\,
      R => ap_loop_init
    );
\y_fu_3204_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => add_ln63_fu_8003_p2(6),
      Q => select_ln61_fu_7995_p3(6),
      R => ap_loop_init
    );
\y_fu_3204_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => add_ln63_fu_8003_p2(7),
      Q => select_ln61_fu_7995_p3(7),
      R => ap_loop_init
    );
\y_fu_3204_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => add_ln63_fu_8003_p2(8),
      Q => \y_fu_3204_reg_n_5_[8]\,
      R => ap_loop_init
    );
\y_fu_3204_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => add_ln63_fu_8003_p2(9),
      Q => \y_fu_3204_reg_n_5_[9]\,
      R => ap_loop_init
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_matmul_xnor_2 is
  port (
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC;
    res_3_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[10]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[10]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[10]_2\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC;
    d0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    res_3_d0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \x_fu_590_reg[4]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_matmul_xnor_2_fu_5744_ap_start_reg : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645375_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645377_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645379_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645381_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645367_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645369_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645371_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645373_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645359_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645361_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645363_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645365_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645351_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645353_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645355_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645357_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645343_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645345_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645347_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645349_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645335_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645337_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645339_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645341_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645327_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645329_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645331_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645333_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645319_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645321_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645323_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645325_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645311_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645313_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645315_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645317_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645303_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645305_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645307_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645309_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645295_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645297_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645299_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645301_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645287_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645289_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645291_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645293_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645279_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645281_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645283_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645285_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645271_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645273_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645275_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645277_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645263_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645265_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645267_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645269_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645255_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645257_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645259_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645261_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645247_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645249_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645251_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645253_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645239_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645241_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645243_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645245_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645231_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645233_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645235_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645237_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645223_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645225_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645227_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645229_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645215_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645217_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645219_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645221_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645207_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645209_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645211_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645213_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645199_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645201_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645203_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645205_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645191_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645193_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645195_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645197_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645183_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645185_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645187_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645189_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645175_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645177_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645179_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645181_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645167_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645169_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645171_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645173_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645159_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645161_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645163_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645165_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645151_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645153_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645155_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645157_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645143_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645145_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645147_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645149_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645135_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645137_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645139_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645141_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645383_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645129_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645131_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645133_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_matmul_xnor_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_matmul_xnor_2 is
  signal a_reg_3186 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal add_ln61_fu_1447_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln63_fu_1479_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal \cnt_fu_582[11]_i_2_n_5\ : STD_LOGIC;
  signal \cnt_fu_582[11]_i_3_n_5\ : STD_LOGIC;
  signal \cnt_fu_582[11]_i_4_n_5\ : STD_LOGIC;
  signal \cnt_fu_582[11]_i_5_n_5\ : STD_LOGIC;
  signal \cnt_fu_582[15]_i_2_n_5\ : STD_LOGIC;
  signal \cnt_fu_582[8]_i_2_n_5\ : STD_LOGIC;
  signal \cnt_fu_582[8]_i_3_n_5\ : STD_LOGIC;
  signal \cnt_fu_582[8]_i_4_n_5\ : STD_LOGIC;
  signal cnt_fu_582_reg : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \cnt_fu_582_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \cnt_fu_582_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \cnt_fu_582_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \cnt_fu_582_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \cnt_fu_582_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_fu_582_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_fu_582_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \cnt_fu_582_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \cnt_fu_582_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \cnt_fu_582_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \cnt_fu_582_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \cnt_fu_582_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \cnt_fu_582_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_fu_582_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_fu_582_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \cnt_fu_582_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186[8]_i_28_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186[8]_i_29_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186[8]_i_2_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186[8]_i_30_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186[8]_i_31_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186[8]_i_32_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186[8]_i_33_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186[8]_i_34_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186[8]_i_35_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186[8]_i_36_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186[8]_i_37_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186[8]_i_38_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186[8]_i_39_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186[8]_i_3_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186[8]_i_40_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186[8]_i_41_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186[8]_i_42_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186[8]_i_43_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186[8]_i_44_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186[8]_i_45_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186[8]_i_46_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186[8]_i_47_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186[8]_i_48_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186[8]_i_49_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186[8]_i_50_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186[8]_i_51_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186[8]_i_52_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186[8]_i_53_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186[8]_i_54_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186[8]_i_55_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186[8]_i_56_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186[8]_i_57_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186[8]_i_58_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186[8]_i_59_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_10_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_11_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_12_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_13_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_14_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_15_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_16_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_17_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_18_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_19_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_20_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_21_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_22_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_23_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_24_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_25_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_26_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_27_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_4_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_5_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_6_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_7_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_8_n_5\ : STD_LOGIC;
  signal \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_9_n_5\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal grp_matmul_xnor_2_fu_5744_ap_ready : STD_LOGIC;
  signal grp_matmul_xnor_2_fu_5744_res_3_d0 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \icmp_ln21_reg_3191[0]_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln21_reg_3191[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln21_reg_3191[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln21_reg_3191[0]_i_4_n_5\ : STD_LOGIC;
  signal icmp_ln63_1_fu_1485_p2 : STD_LOGIC;
  signal \icmp_ln63_1_reg_3182_pp0_iter2_reg_reg[0]_srl2_n_5\ : STD_LOGIC;
  signal icmp_ln63_1_reg_3182_pp0_iter3_reg : STD_LOGIC;
  signal icmp_ln63_fu_1461_p2 : STD_LOGIC;
  signal \icmp_ln63_reg_3170_pp0_iter2_reg_reg[0]_srl2_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln63_reg_3170_pp0_iter2_reg_reg[0]_srl2_n_5\ : STD_LOGIC;
  signal icmp_ln63_reg_3170_pp0_iter3_reg : STD_LOGIC;
  signal indvar_flatten_fu_5940 : STD_LOGIC;
  signal \indvar_flatten_fu_594[13]_i_3_n_5\ : STD_LOGIC;
  signal \indvar_flatten_fu_594[13]_i_5_n_5\ : STD_LOGIC;
  signal \indvar_flatten_fu_594[13]_i_6_n_5\ : STD_LOGIC;
  signal \indvar_flatten_fu_594_reg_n_5_[0]\ : STD_LOGIC;
  signal \indvar_flatten_fu_594_reg_n_5_[10]\ : STD_LOGIC;
  signal \indvar_flatten_fu_594_reg_n_5_[11]\ : STD_LOGIC;
  signal \indvar_flatten_fu_594_reg_n_5_[12]\ : STD_LOGIC;
  signal \indvar_flatten_fu_594_reg_n_5_[13]\ : STD_LOGIC;
  signal \indvar_flatten_fu_594_reg_n_5_[1]\ : STD_LOGIC;
  signal \indvar_flatten_fu_594_reg_n_5_[2]\ : STD_LOGIC;
  signal \indvar_flatten_fu_594_reg_n_5_[3]\ : STD_LOGIC;
  signal \indvar_flatten_fu_594_reg_n_5_[4]\ : STD_LOGIC;
  signal \indvar_flatten_fu_594_reg_n_5_[5]\ : STD_LOGIC;
  signal \indvar_flatten_fu_594_reg_n_5_[6]\ : STD_LOGIC;
  signal \indvar_flatten_fu_594_reg_n_5_[7]\ : STD_LOGIC;
  signal \indvar_flatten_fu_594_reg_n_5_[8]\ : STD_LOGIC;
  signal \indvar_flatten_fu_594_reg_n_5_[9]\ : STD_LOGIC;
  signal ram_reg_0_15_11_11_i_2_n_5 : STD_LOGIC;
  signal ram_reg_0_15_11_11_i_2_n_6 : STD_LOGIC;
  signal ram_reg_0_15_11_11_i_2_n_7 : STD_LOGIC;
  signal ram_reg_0_15_11_11_i_2_n_8 : STD_LOGIC;
  signal ram_reg_0_15_8_8_i_11_n_5 : STD_LOGIC;
  signal ram_reg_0_15_8_8_i_7_n_5 : STD_LOGIC;
  signal ram_reg_0_15_8_8_i_7_n_6 : STD_LOGIC;
  signal ram_reg_0_15_8_8_i_7_n_7 : STD_LOGIC;
  signal ram_reg_0_15_8_8_i_7_n_8 : STD_LOGIC;
  signal \^res_3_ce0\ : STD_LOGIC;
  signal select_ln61_1_fu_2421_p3 : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal select_ln61_2_fu_2434_p3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal select_ln61_fu_1467_p3 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal trunc_ln63_reg_3176 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal trunc_ln63_reg_3176_pp0_iter2_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \x_fu_590[5]_i_2_n_5\ : STD_LOGIC;
  signal x_fu_590_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^x_fu_590_reg[4]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \y_fu_586[7]_i_3_n_5\ : STD_LOGIC;
  signal \y_fu_586[7]_i_4_n_5\ : STD_LOGIC;
  signal \y_fu_586_reg_n_5_[0]\ : STD_LOGIC;
  signal \y_fu_586_reg_n_5_[7]\ : STD_LOGIC;
  signal zext_ln64_fu_2452_p1 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \NLW_cnt_fu_582_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cnt_fu_582_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cnt_fu_582_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_15_15_15_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_15_15_15_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_15_8_8_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute srl_name : string;
  attribute srl_name of ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 : label is "inst/\grp_matmul_xnor_2_fu_5744/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 ";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \cnt_fu_582_reg[11]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cnt_fu_582_reg[15]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cnt_fu_582_reg[8]_i_1\ : label is 11;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \icmp_ln63_1_reg_3182_pp0_iter2_reg_reg[0]_srl2\ : label is "inst/\grp_matmul_xnor_2_fu_5744/icmp_ln63_1_reg_3182_pp0_iter2_reg_reg ";
  attribute srl_name of \icmp_ln63_1_reg_3182_pp0_iter2_reg_reg[0]_srl2\ : label is "inst/\grp_matmul_xnor_2_fu_5744/icmp_ln63_1_reg_3182_pp0_iter2_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \icmp_ln63_reg_3170_pp0_iter2_reg_reg[0]_srl2\ : label is "inst/\grp_matmul_xnor_2_fu_5744/icmp_ln63_reg_3170_pp0_iter2_reg_reg ";
  attribute srl_name of \icmp_ln63_reg_3170_pp0_iter2_reg_reg[0]_srl2\ : label is "inst/\grp_matmul_xnor_2_fu_5744/icmp_ln63_reg_3170_pp0_iter2_reg_reg[0]_srl2 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \icmp_ln63_reg_3170_pp0_iter2_reg_reg[0]_srl2_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \icmp_ln63_reg_3170_pp0_iter2_reg_reg[0]_srl2_i_2\ : label is "soft_lutpair151";
  attribute ADDER_THRESHOLD of ram_reg_0_15_11_11_i_2 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_0_15_15_15_i_2 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_0_15_8_8_i_7 : label is 35;
  attribute SOFT_HLUTNM of \x_fu_590[1]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \x_fu_590[2]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \x_fu_590[3]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \x_fu_590[5]_i_2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \y_fu_586[1]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \y_fu_586[2]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \y_fu_586[3]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \y_fu_586[4]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \y_fu_586[7]_i_3\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \y_fu_586[7]_i_4\ : label is "soft_lutpair152";
begin
  res_3_ce0 <= \^res_3_ce0\;
  \x_fu_590_reg[4]_0\(3 downto 0) <= \^x_fu_590_reg[4]_0\(3 downto 0);
\a_reg_3186_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_1_n_5\,
      Q => a_reg_3186(8),
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3,
      Q => \^res_3_ce0\,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter2_reg_reg_srl2: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => grp_matmul_xnor_2_fu_5744_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5
    );
\ap_loop_exit_ready_pp0_iter3_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5,
      Q => ap_loop_exit_ready_pp0_iter3_reg,
      R => '0'
    );
\cnt_fu_582[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cnt_fu_582_reg(14),
      I1 => icmp_ln63_reg_3170_pp0_iter3_reg,
      O => \cnt_fu_582[11]_i_2_n_5\
    );
\cnt_fu_582[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cnt_fu_582_reg(13),
      I1 => icmp_ln63_reg_3170_pp0_iter3_reg,
      O => \cnt_fu_582[11]_i_3_n_5\
    );
\cnt_fu_582[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cnt_fu_582_reg(12),
      I1 => icmp_ln63_reg_3170_pp0_iter3_reg,
      O => \cnt_fu_582[11]_i_4_n_5\
    );
\cnt_fu_582[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cnt_fu_582_reg(11),
      I1 => icmp_ln63_reg_3170_pp0_iter3_reg,
      O => \cnt_fu_582[11]_i_5_n_5\
    );
\cnt_fu_582[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cnt_fu_582_reg(15),
      I1 => icmp_ln63_reg_3170_pp0_iter3_reg,
      O => \cnt_fu_582[15]_i_2_n_5\
    );
\cnt_fu_582[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cnt_fu_582_reg(10),
      I1 => icmp_ln63_reg_3170_pp0_iter3_reg,
      O => \cnt_fu_582[8]_i_2_n_5\
    );
\cnt_fu_582[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cnt_fu_582_reg(9),
      I1 => icmp_ln63_reg_3170_pp0_iter3_reg,
      O => \cnt_fu_582[8]_i_3_n_5\
    );
\cnt_fu_582[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => zext_ln64_fu_2452_p1(8),
      I1 => icmp_ln63_reg_3170_pp0_iter3_reg,
      I2 => cnt_fu_582_reg(8),
      O => \cnt_fu_582[8]_i_4_n_5\
    );
\cnt_fu_582_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^res_3_ce0\,
      D => \cnt_fu_582_reg[8]_i_1_n_9\,
      Q => cnt_fu_582_reg(10),
      R => ap_loop_init
    );
\cnt_fu_582_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^res_3_ce0\,
      D => \cnt_fu_582_reg[11]_i_1_n_12\,
      Q => cnt_fu_582_reg(11),
      R => ap_loop_init
    );
\cnt_fu_582_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_fu_582_reg[8]_i_1_n_5\,
      CO(3) => \cnt_fu_582_reg[11]_i_1_n_5\,
      CO(2) => \cnt_fu_582_reg[11]_i_1_n_6\,
      CO(1) => \cnt_fu_582_reg[11]_i_1_n_7\,
      CO(0) => \cnt_fu_582_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_fu_582_reg[11]_i_1_n_9\,
      O(2) => \cnt_fu_582_reg[11]_i_1_n_10\,
      O(1) => \cnt_fu_582_reg[11]_i_1_n_11\,
      O(0) => \cnt_fu_582_reg[11]_i_1_n_12\,
      S(3) => \cnt_fu_582[11]_i_2_n_5\,
      S(2) => \cnt_fu_582[11]_i_3_n_5\,
      S(1) => \cnt_fu_582[11]_i_4_n_5\,
      S(0) => \cnt_fu_582[11]_i_5_n_5\
    );
\cnt_fu_582_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^res_3_ce0\,
      D => \cnt_fu_582_reg[11]_i_1_n_11\,
      Q => cnt_fu_582_reg(12),
      R => ap_loop_init
    );
\cnt_fu_582_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^res_3_ce0\,
      D => \cnt_fu_582_reg[11]_i_1_n_10\,
      Q => cnt_fu_582_reg(13),
      R => ap_loop_init
    );
\cnt_fu_582_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^res_3_ce0\,
      D => \cnt_fu_582_reg[11]_i_1_n_9\,
      Q => cnt_fu_582_reg(14),
      R => ap_loop_init
    );
\cnt_fu_582_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^res_3_ce0\,
      D => \cnt_fu_582_reg[15]_i_1_n_12\,
      Q => cnt_fu_582_reg(15),
      R => ap_loop_init
    );
\cnt_fu_582_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_fu_582_reg[11]_i_1_n_5\,
      CO(3 downto 0) => \NLW_cnt_fu_582_reg[15]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_cnt_fu_582_reg[15]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cnt_fu_582_reg[15]_i_1_n_12\,
      S(3 downto 1) => B"000",
      S(0) => \cnt_fu_582[15]_i_2_n_5\
    );
\cnt_fu_582_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^res_3_ce0\,
      D => \cnt_fu_582_reg[8]_i_1_n_11\,
      Q => cnt_fu_582_reg(8),
      R => ap_loop_init
    );
\cnt_fu_582_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cnt_fu_582_reg[8]_i_1_n_5\,
      CO(2) => \cnt_fu_582_reg[8]_i_1_n_6\,
      CO(1) => \cnt_fu_582_reg[8]_i_1_n_7\,
      CO(0) => \cnt_fu_582_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => zext_ln64_fu_2452_p1(8),
      DI(0) => '0',
      O(3) => \cnt_fu_582_reg[8]_i_1_n_9\,
      O(2) => \cnt_fu_582_reg[8]_i_1_n_10\,
      O(1) => \cnt_fu_582_reg[8]_i_1_n_11\,
      O(0) => \NLW_cnt_fu_582_reg[8]_i_1_O_UNCONNECTED\(0),
      S(3) => \cnt_fu_582[8]_i_2_n_5\,
      S(2) => \cnt_fu_582[8]_i_3_n_5\,
      S(1) => \cnt_fu_582[8]_i_4_n_5\,
      S(0) => '0'
    );
\cnt_fu_582_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^res_3_ce0\,
      D => \cnt_fu_582_reg[8]_i_1_n_10\,
      Q => cnt_fu_582_reg(9),
      R => ap_loop_init
    );
\dout_tmp_inferred__0/a_reg_3186[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_4_n_5\,
      I1 => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_5_n_5\,
      I2 => trunc_ln63_reg_3176(5),
      I3 => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_6_n_5\,
      I4 => trunc_ln63_reg_3176(4),
      I5 => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_7_n_5\,
      O => \dout_tmp_inferred__0/a_reg_3186[8]_i_2_n_5\
    );
\dout_tmp_inferred__0/a_reg_3186[8]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645279_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645281_out(0),
      I2 => trunc_ln63_reg_3176(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645283_out(0),
      I4 => trunc_ln63_reg_3176(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645285_out(0),
      O => \dout_tmp_inferred__0/a_reg_3186[8]_i_28_n_5\
    );
\dout_tmp_inferred__0/a_reg_3186[8]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645271_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645273_out(0),
      I2 => trunc_ln63_reg_3176(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645275_out(0),
      I4 => trunc_ln63_reg_3176(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645277_out(0),
      O => \dout_tmp_inferred__0/a_reg_3186[8]_i_29_n_5\
    );
\dout_tmp_inferred__0/a_reg_3186[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_8_n_5\,
      I1 => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_9_n_5\,
      I2 => trunc_ln63_reg_3176(5),
      I3 => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_10_n_5\,
      I4 => trunc_ln63_reg_3176(4),
      I5 => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_11_n_5\,
      O => \dout_tmp_inferred__0/a_reg_3186[8]_i_3_n_5\
    );
\dout_tmp_inferred__0/a_reg_3186[8]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645263_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645265_out(0),
      I2 => trunc_ln63_reg_3176(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645267_out(0),
      I4 => trunc_ln63_reg_3176(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645269_out(0),
      O => \dout_tmp_inferred__0/a_reg_3186[8]_i_30_n_5\
    );
\dout_tmp_inferred__0/a_reg_3186[8]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645255_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645257_out(0),
      I2 => trunc_ln63_reg_3176(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645259_out(0),
      I4 => trunc_ln63_reg_3176(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645261_out(0),
      O => \dout_tmp_inferred__0/a_reg_3186[8]_i_31_n_5\
    );
\dout_tmp_inferred__0/a_reg_3186[8]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645311_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645313_out(0),
      I2 => trunc_ln63_reg_3176(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645315_out(0),
      I4 => trunc_ln63_reg_3176(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645317_out(0),
      O => \dout_tmp_inferred__0/a_reg_3186[8]_i_32_n_5\
    );
\dout_tmp_inferred__0/a_reg_3186[8]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645303_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645305_out(0),
      I2 => trunc_ln63_reg_3176(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645307_out(0),
      I4 => trunc_ln63_reg_3176(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645309_out(0),
      O => \dout_tmp_inferred__0/a_reg_3186[8]_i_33_n_5\
    );
\dout_tmp_inferred__0/a_reg_3186[8]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645295_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645297_out(0),
      I2 => trunc_ln63_reg_3176(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645299_out(0),
      I4 => trunc_ln63_reg_3176(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645301_out(0),
      O => \dout_tmp_inferred__0/a_reg_3186[8]_i_34_n_5\
    );
\dout_tmp_inferred__0/a_reg_3186[8]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645287_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645289_out(0),
      I2 => trunc_ln63_reg_3176(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645291_out(0),
      I4 => trunc_ln63_reg_3176(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645293_out(0),
      O => \dout_tmp_inferred__0/a_reg_3186[8]_i_35_n_5\
    );
\dout_tmp_inferred__0/a_reg_3186[8]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645343_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645345_out(0),
      I2 => trunc_ln63_reg_3176(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645347_out(0),
      I4 => trunc_ln63_reg_3176(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645349_out(0),
      O => \dout_tmp_inferred__0/a_reg_3186[8]_i_36_n_5\
    );
\dout_tmp_inferred__0/a_reg_3186[8]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645335_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645337_out(0),
      I2 => trunc_ln63_reg_3176(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645339_out(0),
      I4 => trunc_ln63_reg_3176(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645341_out(0),
      O => \dout_tmp_inferred__0/a_reg_3186[8]_i_37_n_5\
    );
\dout_tmp_inferred__0/a_reg_3186[8]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645327_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645329_out(0),
      I2 => trunc_ln63_reg_3176(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645331_out(0),
      I4 => trunc_ln63_reg_3176(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645333_out(0),
      O => \dout_tmp_inferred__0/a_reg_3186[8]_i_38_n_5\
    );
\dout_tmp_inferred__0/a_reg_3186[8]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645319_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645321_out(0),
      I2 => trunc_ln63_reg_3176(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645323_out(0),
      I4 => trunc_ln63_reg_3176(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645325_out(0),
      O => \dout_tmp_inferred__0/a_reg_3186[8]_i_39_n_5\
    );
\dout_tmp_inferred__0/a_reg_3186[8]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645375_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645377_out(0),
      I2 => trunc_ln63_reg_3176(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645379_out(0),
      I4 => trunc_ln63_reg_3176(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645381_out(0),
      O => \dout_tmp_inferred__0/a_reg_3186[8]_i_40_n_5\
    );
\dout_tmp_inferred__0/a_reg_3186[8]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645367_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645369_out(0),
      I2 => trunc_ln63_reg_3176(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645371_out(0),
      I4 => trunc_ln63_reg_3176(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645373_out(0),
      O => \dout_tmp_inferred__0/a_reg_3186[8]_i_41_n_5\
    );
\dout_tmp_inferred__0/a_reg_3186[8]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645359_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645361_out(0),
      I2 => trunc_ln63_reg_3176(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645363_out(0),
      I4 => trunc_ln63_reg_3176(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645365_out(0),
      O => \dout_tmp_inferred__0/a_reg_3186[8]_i_42_n_5\
    );
\dout_tmp_inferred__0/a_reg_3186[8]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645351_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645353_out(0),
      I2 => trunc_ln63_reg_3176(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645355_out(0),
      I4 => trunc_ln63_reg_3176(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645357_out(0),
      O => \dout_tmp_inferred__0/a_reg_3186[8]_i_43_n_5\
    );
\dout_tmp_inferred__0/a_reg_3186[8]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645151_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645153_out(0),
      I2 => trunc_ln63_reg_3176(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645155_out(0),
      I4 => trunc_ln63_reg_3176(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645157_out(0),
      O => \dout_tmp_inferred__0/a_reg_3186[8]_i_44_n_5\
    );
\dout_tmp_inferred__0/a_reg_3186[8]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645143_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645145_out(0),
      I2 => trunc_ln63_reg_3176(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645147_out(0),
      I4 => trunc_ln63_reg_3176(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645149_out(0),
      O => \dout_tmp_inferred__0/a_reg_3186[8]_i_45_n_5\
    );
\dout_tmp_inferred__0/a_reg_3186[8]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645135_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645137_out(0),
      I2 => trunc_ln63_reg_3176(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645139_out(0),
      I4 => trunc_ln63_reg_3176(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645141_out(0),
      O => \dout_tmp_inferred__0/a_reg_3186[8]_i_46_n_5\
    );
\dout_tmp_inferred__0/a_reg_3186[8]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645383_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645129_out(0),
      I2 => trunc_ln63_reg_3176(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645131_out(0),
      I4 => trunc_ln63_reg_3176(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645133_out(0),
      O => \dout_tmp_inferred__0/a_reg_3186[8]_i_47_n_5\
    );
\dout_tmp_inferred__0/a_reg_3186[8]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645183_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645185_out(0),
      I2 => trunc_ln63_reg_3176(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645187_out(0),
      I4 => trunc_ln63_reg_3176(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645189_out(0),
      O => \dout_tmp_inferred__0/a_reg_3186[8]_i_48_n_5\
    );
\dout_tmp_inferred__0/a_reg_3186[8]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645175_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645177_out(0),
      I2 => trunc_ln63_reg_3176(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645179_out(0),
      I4 => trunc_ln63_reg_3176(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645181_out(0),
      O => \dout_tmp_inferred__0/a_reg_3186[8]_i_49_n_5\
    );
\dout_tmp_inferred__0/a_reg_3186[8]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645167_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645169_out(0),
      I2 => trunc_ln63_reg_3176(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645171_out(0),
      I4 => trunc_ln63_reg_3176(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645173_out(0),
      O => \dout_tmp_inferred__0/a_reg_3186[8]_i_50_n_5\
    );
\dout_tmp_inferred__0/a_reg_3186[8]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645159_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645161_out(0),
      I2 => trunc_ln63_reg_3176(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645163_out(0),
      I4 => trunc_ln63_reg_3176(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645165_out(0),
      O => \dout_tmp_inferred__0/a_reg_3186[8]_i_51_n_5\
    );
\dout_tmp_inferred__0/a_reg_3186[8]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645215_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645217_out(0),
      I2 => trunc_ln63_reg_3176(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645219_out(0),
      I4 => trunc_ln63_reg_3176(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645221_out(0),
      O => \dout_tmp_inferred__0/a_reg_3186[8]_i_52_n_5\
    );
\dout_tmp_inferred__0/a_reg_3186[8]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645207_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645209_out(0),
      I2 => trunc_ln63_reg_3176(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645211_out(0),
      I4 => trunc_ln63_reg_3176(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645213_out(0),
      O => \dout_tmp_inferred__0/a_reg_3186[8]_i_53_n_5\
    );
\dout_tmp_inferred__0/a_reg_3186[8]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645199_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645201_out(0),
      I2 => trunc_ln63_reg_3176(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645203_out(0),
      I4 => trunc_ln63_reg_3176(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645205_out(0),
      O => \dout_tmp_inferred__0/a_reg_3186[8]_i_54_n_5\
    );
\dout_tmp_inferred__0/a_reg_3186[8]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645191_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645193_out(0),
      I2 => trunc_ln63_reg_3176(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645195_out(0),
      I4 => trunc_ln63_reg_3176(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645197_out(0),
      O => \dout_tmp_inferred__0/a_reg_3186[8]_i_55_n_5\
    );
\dout_tmp_inferred__0/a_reg_3186[8]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645247_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645249_out(0),
      I2 => trunc_ln63_reg_3176(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645251_out(0),
      I4 => trunc_ln63_reg_3176(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645253_out(0),
      O => \dout_tmp_inferred__0/a_reg_3186[8]_i_56_n_5\
    );
\dout_tmp_inferred__0/a_reg_3186[8]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645239_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645241_out(0),
      I2 => trunc_ln63_reg_3176(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645243_out(0),
      I4 => trunc_ln63_reg_3176(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645245_out(0),
      O => \dout_tmp_inferred__0/a_reg_3186[8]_i_57_n_5\
    );
\dout_tmp_inferred__0/a_reg_3186[8]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645231_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645233_out(0),
      I2 => trunc_ln63_reg_3176(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645235_out(0),
      I4 => trunc_ln63_reg_3176(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645237_out(0),
      O => \dout_tmp_inferred__0/a_reg_3186[8]_i_58_n_5\
    );
\dout_tmp_inferred__0/a_reg_3186[8]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645223_out(0),
      I1 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645225_out(0),
      I2 => trunc_ln63_reg_3176(1),
      I3 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645227_out(0),
      I4 => trunc_ln63_reg_3176(0),
      I5 => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645229_out(0),
      O => \dout_tmp_inferred__0/a_reg_3186[8]_i_59_n_5\
    );
\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout_tmp_inferred__0/a_reg_3186[8]_i_2_n_5\,
      I1 => \dout_tmp_inferred__0/a_reg_3186[8]_i_3_n_5\,
      O => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_1_n_5\,
      S => trunc_ln63_reg_3176(6)
    );
\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_24_n_5\,
      I1 => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_25_n_5\,
      O => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_10_n_5\,
      S => trunc_ln63_reg_3176(3)
    );
\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_26_n_5\,
      I1 => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_27_n_5\,
      O => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_11_n_5\,
      S => trunc_ln63_reg_3176(3)
    );
\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout_tmp_inferred__0/a_reg_3186[8]_i_28_n_5\,
      I1 => \dout_tmp_inferred__0/a_reg_3186[8]_i_29_n_5\,
      O => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_12_n_5\,
      S => trunc_ln63_reg_3176(2)
    );
\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout_tmp_inferred__0/a_reg_3186[8]_i_30_n_5\,
      I1 => \dout_tmp_inferred__0/a_reg_3186[8]_i_31_n_5\,
      O => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_13_n_5\,
      S => trunc_ln63_reg_3176(2)
    );
\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout_tmp_inferred__0/a_reg_3186[8]_i_32_n_5\,
      I1 => \dout_tmp_inferred__0/a_reg_3186[8]_i_33_n_5\,
      O => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_14_n_5\,
      S => trunc_ln63_reg_3176(2)
    );
\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout_tmp_inferred__0/a_reg_3186[8]_i_34_n_5\,
      I1 => \dout_tmp_inferred__0/a_reg_3186[8]_i_35_n_5\,
      O => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_15_n_5\,
      S => trunc_ln63_reg_3176(2)
    );
\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout_tmp_inferred__0/a_reg_3186[8]_i_36_n_5\,
      I1 => \dout_tmp_inferred__0/a_reg_3186[8]_i_37_n_5\,
      O => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_16_n_5\,
      S => trunc_ln63_reg_3176(2)
    );
\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout_tmp_inferred__0/a_reg_3186[8]_i_38_n_5\,
      I1 => \dout_tmp_inferred__0/a_reg_3186[8]_i_39_n_5\,
      O => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_17_n_5\,
      S => trunc_ln63_reg_3176(2)
    );
\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout_tmp_inferred__0/a_reg_3186[8]_i_40_n_5\,
      I1 => \dout_tmp_inferred__0/a_reg_3186[8]_i_41_n_5\,
      O => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_18_n_5\,
      S => trunc_ln63_reg_3176(2)
    );
\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout_tmp_inferred__0/a_reg_3186[8]_i_42_n_5\,
      I1 => \dout_tmp_inferred__0/a_reg_3186[8]_i_43_n_5\,
      O => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_19_n_5\,
      S => trunc_ln63_reg_3176(2)
    );
\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout_tmp_inferred__0/a_reg_3186[8]_i_44_n_5\,
      I1 => \dout_tmp_inferred__0/a_reg_3186[8]_i_45_n_5\,
      O => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_20_n_5\,
      S => trunc_ln63_reg_3176(2)
    );
\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout_tmp_inferred__0/a_reg_3186[8]_i_46_n_5\,
      I1 => \dout_tmp_inferred__0/a_reg_3186[8]_i_47_n_5\,
      O => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_21_n_5\,
      S => trunc_ln63_reg_3176(2)
    );
\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout_tmp_inferred__0/a_reg_3186[8]_i_48_n_5\,
      I1 => \dout_tmp_inferred__0/a_reg_3186[8]_i_49_n_5\,
      O => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_22_n_5\,
      S => trunc_ln63_reg_3176(2)
    );
\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout_tmp_inferred__0/a_reg_3186[8]_i_50_n_5\,
      I1 => \dout_tmp_inferred__0/a_reg_3186[8]_i_51_n_5\,
      O => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_23_n_5\,
      S => trunc_ln63_reg_3176(2)
    );
\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout_tmp_inferred__0/a_reg_3186[8]_i_52_n_5\,
      I1 => \dout_tmp_inferred__0/a_reg_3186[8]_i_53_n_5\,
      O => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_24_n_5\,
      S => trunc_ln63_reg_3176(2)
    );
\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout_tmp_inferred__0/a_reg_3186[8]_i_54_n_5\,
      I1 => \dout_tmp_inferred__0/a_reg_3186[8]_i_55_n_5\,
      O => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_25_n_5\,
      S => trunc_ln63_reg_3176(2)
    );
\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout_tmp_inferred__0/a_reg_3186[8]_i_56_n_5\,
      I1 => \dout_tmp_inferred__0/a_reg_3186[8]_i_57_n_5\,
      O => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_26_n_5\,
      S => trunc_ln63_reg_3176(2)
    );
\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dout_tmp_inferred__0/a_reg_3186[8]_i_58_n_5\,
      I1 => \dout_tmp_inferred__0/a_reg_3186[8]_i_59_n_5\,
      O => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_27_n_5\,
      S => trunc_ln63_reg_3176(2)
    );
\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_12_n_5\,
      I1 => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_13_n_5\,
      O => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_4_n_5\,
      S => trunc_ln63_reg_3176(3)
    );
\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_14_n_5\,
      I1 => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_15_n_5\,
      O => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_5_n_5\,
      S => trunc_ln63_reg_3176(3)
    );
\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_16_n_5\,
      I1 => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_17_n_5\,
      O => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_6_n_5\,
      S => trunc_ln63_reg_3176(3)
    );
\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_18_n_5\,
      I1 => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_19_n_5\,
      O => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_7_n_5\,
      S => trunc_ln63_reg_3176(3)
    );
\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_20_n_5\,
      I1 => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_21_n_5\,
      O => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_8_n_5\,
      S => trunc_ln63_reg_3176(3)
    );
\dout_tmp_inferred__0/a_reg_3186_reg[8]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_22_n_5\,
      I1 => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_23_n_5\,
      O => \dout_tmp_inferred__0/a_reg_3186_reg[8]_i_9_n_5\,
      S => trunc_ln63_reg_3176(3)
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_flow_control_loop_pipe_sequential_init_6
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => ap_loop_init,
      add_ln61_fu_1447_p2(13 downto 0) => add_ln61_fu_1447_p2(13 downto 0),
      \ap_CS_fsm_reg[9]\ => \ap_CS_fsm_reg[9]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => \indvar_flatten_fu_594[13]_i_3_n_5\,
      ap_loop_exit_ready_pp0_iter3_reg => ap_loop_exit_ready_pp0_iter3_reg,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_8,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_matmul_xnor_2_fu_5744_ap_ready => grp_matmul_xnor_2_fu_5744_ap_ready,
      grp_matmul_xnor_2_fu_5744_ap_start_reg => grp_matmul_xnor_2_fu_5744_ap_start_reg,
      indvar_flatten_fu_5940 => indvar_flatten_fu_5940,
      \indvar_flatten_fu_594_reg[0]\ => \indvar_flatten_fu_594_reg_n_5_[0]\,
      \indvar_flatten_fu_594_reg[12]\ => \indvar_flatten_fu_594_reg_n_5_[9]\,
      \indvar_flatten_fu_594_reg[12]_0\ => \indvar_flatten_fu_594_reg_n_5_[10]\,
      \indvar_flatten_fu_594_reg[12]_1\ => \indvar_flatten_fu_594_reg_n_5_[11]\,
      \indvar_flatten_fu_594_reg[12]_2\ => \indvar_flatten_fu_594_reg_n_5_[12]\,
      \indvar_flatten_fu_594_reg[13]\ => \indvar_flatten_fu_594_reg_n_5_[13]\,
      \indvar_flatten_fu_594_reg[4]\ => \indvar_flatten_fu_594_reg_n_5_[1]\,
      \indvar_flatten_fu_594_reg[4]_0\ => \indvar_flatten_fu_594_reg_n_5_[2]\,
      \indvar_flatten_fu_594_reg[4]_1\ => \indvar_flatten_fu_594_reg_n_5_[3]\,
      \indvar_flatten_fu_594_reg[4]_2\ => \indvar_flatten_fu_594_reg_n_5_[4]\,
      \indvar_flatten_fu_594_reg[8]\ => \indvar_flatten_fu_594_reg_n_5_[5]\,
      \indvar_flatten_fu_594_reg[8]_0\ => \indvar_flatten_fu_594_reg_n_5_[6]\,
      \indvar_flatten_fu_594_reg[8]_1\ => \indvar_flatten_fu_594_reg_n_5_[7]\,
      \indvar_flatten_fu_594_reg[8]_2\ => \indvar_flatten_fu_594_reg_n_5_[8]\
    );
\icmp_ln21_reg_3191[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB80047"
    )
        port map (
      I0 => \icmp_ln21_reg_3191[0]_i_2_n_5\,
      I1 => trunc_ln63_reg_3176_pp0_iter2_reg(0),
      I2 => \icmp_ln21_reg_3191[0]_i_3_n_5\,
      I3 => \icmp_ln21_reg_3191[0]_i_4_n_5\,
      I4 => a_reg_3186(8),
      O => \icmp_ln21_reg_3191[0]_i_1_n_5\
    );
\icmp_ln21_reg_3191[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004019893666D905"
    )
        port map (
      I0 => trunc_ln63_reg_3176_pp0_iter2_reg(3),
      I1 => trunc_ln63_reg_3176_pp0_iter2_reg(6),
      I2 => trunc_ln63_reg_3176_pp0_iter2_reg(2),
      I3 => trunc_ln63_reg_3176_pp0_iter2_reg(4),
      I4 => trunc_ln63_reg_3176_pp0_iter2_reg(5),
      I5 => trunc_ln63_reg_3176_pp0_iter2_reg(1),
      O => \icmp_ln21_reg_3191[0]_i_2_n_5\
    );
\icmp_ln21_reg_3191[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000144740C953AB0"
    )
        port map (
      I0 => trunc_ln63_reg_3176_pp0_iter2_reg(3),
      I1 => trunc_ln63_reg_3176_pp0_iter2_reg(5),
      I2 => trunc_ln63_reg_3176_pp0_iter2_reg(6),
      I3 => trunc_ln63_reg_3176_pp0_iter2_reg(4),
      I4 => trunc_ln63_reg_3176_pp0_iter2_reg(1),
      I5 => trunc_ln63_reg_3176_pp0_iter2_reg(2),
      O => \icmp_ln21_reg_3191[0]_i_3_n_5\
    );
\icmp_ln21_reg_3191[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8202A80A08800000"
    )
        port map (
      I0 => trunc_ln63_reg_3176_pp0_iter2_reg(3),
      I1 => trunc_ln63_reg_3176_pp0_iter2_reg(6),
      I2 => trunc_ln63_reg_3176_pp0_iter2_reg(5),
      I3 => trunc_ln63_reg_3176_pp0_iter2_reg(4),
      I4 => trunc_ln63_reg_3176_pp0_iter2_reg(1),
      I5 => trunc_ln63_reg_3176_pp0_iter2_reg(2),
      O => \icmp_ln21_reg_3191[0]_i_4_n_5\
    );
\icmp_ln21_reg_3191_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln21_reg_3191[0]_i_1_n_5\,
      Q => zext_ln64_fu_2452_p1(8),
      R => '0'
    );
\icmp_ln63_1_reg_3182_pp0_iter2_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => icmp_ln63_1_fu_1485_p2,
      Q => \icmp_ln63_1_reg_3182_pp0_iter2_reg_reg[0]_srl2_n_5\
    );
\icmp_ln63_1_reg_3182_pp0_iter2_reg_reg[0]_srl2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => select_ln61_fu_1467_p3(5),
      I1 => select_ln61_fu_1467_p3(3),
      I2 => \y_fu_586[7]_i_4_n_5\,
      I3 => select_ln61_fu_1467_p3(4),
      I4 => select_ln61_fu_1467_p3(6),
      I5 => \y_fu_586[7]_i_3_n_5\,
      O => icmp_ln63_1_fu_1485_p2
    );
\icmp_ln63_1_reg_3182_pp0_iter3_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln63_1_reg_3182_pp0_iter2_reg_reg[0]_srl2_n_5\,
      Q => icmp_ln63_1_reg_3182_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln63_reg_3170_pp0_iter2_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => icmp_ln63_fu_1461_p2,
      Q => \icmp_ln63_reg_3170_pp0_iter2_reg_reg[0]_srl2_n_5\
    );
\icmp_ln63_reg_3170_pp0_iter2_reg_reg[0]_srl2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => select_ln61_fu_1467_p3(6),
      I1 => select_ln61_fu_1467_p3(5),
      I2 => \y_fu_586_reg_n_5_[7]\,
      I3 => select_ln61_fu_1467_p3(3),
      I4 => \icmp_ln63_reg_3170_pp0_iter2_reg_reg[0]_srl2_i_2_n_5\,
      O => icmp_ln63_fu_1461_p2
    );
\icmp_ln63_reg_3170_pp0_iter2_reg_reg[0]_srl2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \y_fu_586_reg_n_5_[0]\,
      I1 => select_ln61_fu_1467_p3(1),
      I2 => select_ln61_fu_1467_p3(2),
      I3 => select_ln61_fu_1467_p3(4),
      O => \icmp_ln63_reg_3170_pp0_iter2_reg_reg[0]_srl2_i_2_n_5\
    );
\icmp_ln63_reg_3170_pp0_iter3_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln63_reg_3170_pp0_iter2_reg_reg[0]_srl2_n_5\,
      Q => icmp_ln63_reg_3170_pp0_iter3_reg,
      R => '0'
    );
\indvar_flatten_fu_594[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \indvar_flatten_fu_594[13]_i_5_n_5\,
      I1 => \indvar_flatten_fu_594_reg_n_5_[3]\,
      I2 => \indvar_flatten_fu_594_reg_n_5_[2]\,
      I3 => \indvar_flatten_fu_594_reg_n_5_[5]\,
      I4 => \indvar_flatten_fu_594_reg_n_5_[4]\,
      I5 => \indvar_flatten_fu_594[13]_i_6_n_5\,
      O => \indvar_flatten_fu_594[13]_i_3_n_5\
    );
\indvar_flatten_fu_594[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \indvar_flatten_fu_594_reg_n_5_[7]\,
      I1 => \indvar_flatten_fu_594_reg_n_5_[6]\,
      I2 => \indvar_flatten_fu_594_reg_n_5_[9]\,
      I3 => \indvar_flatten_fu_594_reg_n_5_[8]\,
      O => \indvar_flatten_fu_594[13]_i_5_n_5\
    );
\indvar_flatten_fu_594[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \indvar_flatten_fu_594_reg_n_5_[12]\,
      I1 => \indvar_flatten_fu_594_reg_n_5_[13]\,
      I2 => \indvar_flatten_fu_594_reg_n_5_[10]\,
      I3 => \indvar_flatten_fu_594_reg_n_5_[11]\,
      I4 => \indvar_flatten_fu_594_reg_n_5_[1]\,
      I5 => \indvar_flatten_fu_594_reg_n_5_[0]\,
      O => \indvar_flatten_fu_594[13]_i_6_n_5\
    );
\indvar_flatten_fu_594_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_5940,
      D => add_ln61_fu_1447_p2(0),
      Q => \indvar_flatten_fu_594_reg_n_5_[0]\,
      R => '0'
    );
\indvar_flatten_fu_594_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_5940,
      D => add_ln61_fu_1447_p2(10),
      Q => \indvar_flatten_fu_594_reg_n_5_[10]\,
      R => '0'
    );
\indvar_flatten_fu_594_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_5940,
      D => add_ln61_fu_1447_p2(11),
      Q => \indvar_flatten_fu_594_reg_n_5_[11]\,
      R => '0'
    );
\indvar_flatten_fu_594_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_5940,
      D => add_ln61_fu_1447_p2(12),
      Q => \indvar_flatten_fu_594_reg_n_5_[12]\,
      R => '0'
    );
\indvar_flatten_fu_594_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_5940,
      D => add_ln61_fu_1447_p2(13),
      Q => \indvar_flatten_fu_594_reg_n_5_[13]\,
      R => '0'
    );
\indvar_flatten_fu_594_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_5940,
      D => add_ln61_fu_1447_p2(1),
      Q => \indvar_flatten_fu_594_reg_n_5_[1]\,
      R => '0'
    );
\indvar_flatten_fu_594_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_5940,
      D => add_ln61_fu_1447_p2(2),
      Q => \indvar_flatten_fu_594_reg_n_5_[2]\,
      R => '0'
    );
\indvar_flatten_fu_594_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_5940,
      D => add_ln61_fu_1447_p2(3),
      Q => \indvar_flatten_fu_594_reg_n_5_[3]\,
      R => '0'
    );
\indvar_flatten_fu_594_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_5940,
      D => add_ln61_fu_1447_p2(4),
      Q => \indvar_flatten_fu_594_reg_n_5_[4]\,
      R => '0'
    );
\indvar_flatten_fu_594_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_5940,
      D => add_ln61_fu_1447_p2(5),
      Q => \indvar_flatten_fu_594_reg_n_5_[5]\,
      R => '0'
    );
\indvar_flatten_fu_594_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_5940,
      D => add_ln61_fu_1447_p2(6),
      Q => \indvar_flatten_fu_594_reg_n_5_[6]\,
      R => '0'
    );
\indvar_flatten_fu_594_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_5940,
      D => add_ln61_fu_1447_p2(7),
      Q => \indvar_flatten_fu_594_reg_n_5_[7]\,
      R => '0'
    );
\indvar_flatten_fu_594_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_5940,
      D => add_ln61_fu_1447_p2(8),
      Q => \indvar_flatten_fu_594_reg_n_5_[8]\,
      R => '0'
    );
\indvar_flatten_fu_594_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_5940,
      D => add_ln61_fu_1447_p2(9),
      Q => \indvar_flatten_fu_594_reg_n_5_[9]\,
      R => '0'
    );
ram_reg_0_15_11_11_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_15_8_8_i_7_n_5,
      CO(3) => ram_reg_0_15_11_11_i_2_n_5,
      CO(2) => ram_reg_0_15_11_11_i_2_n_6,
      CO(1) => ram_reg_0_15_11_11_i_2_n_7,
      CO(0) => ram_reg_0_15_11_11_i_2_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => res_3_d0(5 downto 2),
      S(3 downto 0) => select_ln61_1_fu_2421_p3(14 downto 11)
    );
ram_reg_0_15_11_11_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cnt_fu_582_reg(14),
      I1 => icmp_ln63_reg_3170_pp0_iter3_reg,
      O => select_ln61_1_fu_2421_p3(14)
    );
ram_reg_0_15_11_11_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cnt_fu_582_reg(13),
      I1 => icmp_ln63_reg_3170_pp0_iter3_reg,
      O => select_ln61_1_fu_2421_p3(13)
    );
ram_reg_0_15_11_11_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cnt_fu_582_reg(12),
      I1 => icmp_ln63_reg_3170_pp0_iter3_reg,
      O => select_ln61_1_fu_2421_p3(12)
    );
ram_reg_0_15_11_11_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cnt_fu_582_reg(11),
      I1 => icmp_ln63_reg_3170_pp0_iter3_reg,
      O => select_ln61_1_fu_2421_p3(11)
    );
ram_reg_0_15_15_15_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_15_11_11_i_2_n_5,
      CO(3 downto 0) => NLW_ram_reg_0_15_15_15_i_2_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_ram_reg_0_15_15_15_i_2_O_UNCONNECTED(3 downto 1),
      O(0) => res_3_d0(6),
      S(3 downto 1) => B"000",
      S(0) => select_ln61_1_fu_2421_p3(15)
    );
ram_reg_0_15_15_15_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cnt_fu_582_reg(15),
      I1 => icmp_ln63_reg_3170_pp0_iter3_reg,
      O => select_ln61_1_fu_2421_p3(15)
    );
ram_reg_0_15_8_8_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cnt_fu_582_reg(9),
      I1 => icmp_ln63_reg_3170_pp0_iter3_reg,
      O => select_ln61_1_fu_2421_p3(9)
    );
ram_reg_0_15_8_8_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => zext_ln64_fu_2452_p1(8),
      I1 => icmp_ln63_reg_3170_pp0_iter3_reg,
      I2 => cnt_fu_582_reg(8),
      O => ram_reg_0_15_8_8_i_11_n_5
    );
\ram_reg_0_15_8_8_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_matmul_xnor_2_fu_5744_res_3_d0(8),
      I1 => Q(2),
      O => d0(0)
    );
ram_reg_0_15_8_8_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2800000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => x_fu_590_reg(0),
      I2 => icmp_ln63_reg_3170_pp0_iter3_reg,
      I3 => \^res_3_ce0\,
      I4 => icmp_ln63_1_reg_3182_pp0_iter3_reg,
      I5 => x_fu_590_reg(1),
      O => \ap_CS_fsm_reg[10]\
    );
\ram_reg_0_15_8_8_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2008000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => x_fu_590_reg(1),
      I2 => x_fu_590_reg(0),
      I3 => icmp_ln63_reg_3170_pp0_iter3_reg,
      I4 => \^res_3_ce0\,
      I5 => icmp_ln63_1_reg_3182_pp0_iter3_reg,
      O => \ap_CS_fsm_reg[10]_0\
    );
\ram_reg_0_15_8_8_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000028000000"
    )
        port map (
      I0 => Q(1),
      I1 => x_fu_590_reg(0),
      I2 => icmp_ln63_reg_3170_pp0_iter3_reg,
      I3 => \^res_3_ce0\,
      I4 => icmp_ln63_1_reg_3182_pp0_iter3_reg,
      I5 => x_fu_590_reg(1),
      O => \ap_CS_fsm_reg[10]_1\
    );
ram_reg_0_15_8_8_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_15_8_8_i_7_n_5,
      CO(2) => ram_reg_0_15_8_8_i_7_n_6,
      CO(1) => ram_reg_0_15_8_8_i_7_n_7,
      CO(0) => ram_reg_0_15_8_8_i_7_n_8,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => zext_ln64_fu_2452_p1(8),
      DI(0) => '0',
      O(3 downto 2) => res_3_d0(1 downto 0),
      O(1) => grp_matmul_xnor_2_fu_5744_res_3_d0(8),
      O(0) => NLW_ram_reg_0_15_8_8_i_7_O_UNCONNECTED(0),
      S(3 downto 2) => select_ln61_1_fu_2421_p3(10 downto 9),
      S(1) => ram_reg_0_15_8_8_i_11_n_5,
      S(0) => '0'
    );
\ram_reg_0_15_8_8_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8002000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => x_fu_590_reg(0),
      I2 => x_fu_590_reg(1),
      I3 => icmp_ln63_reg_3170_pp0_iter3_reg,
      I4 => \^res_3_ce0\,
      I5 => icmp_ln63_1_reg_3182_pp0_iter3_reg,
      O => \ap_CS_fsm_reg[10]_2\
    );
ram_reg_0_15_8_8_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cnt_fu_582_reg(10),
      I1 => icmp_ln63_reg_3170_pp0_iter3_reg,
      O => select_ln61_1_fu_2421_p3(10)
    );
\trunc_ln63_reg_3176_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln63_reg_3176(0),
      Q => trunc_ln63_reg_3176_pp0_iter2_reg(0),
      R => '0'
    );
\trunc_ln63_reg_3176_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln63_reg_3176(1),
      Q => trunc_ln63_reg_3176_pp0_iter2_reg(1),
      R => '0'
    );
\trunc_ln63_reg_3176_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln63_reg_3176(2),
      Q => trunc_ln63_reg_3176_pp0_iter2_reg(2),
      R => '0'
    );
\trunc_ln63_reg_3176_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln63_reg_3176(3),
      Q => trunc_ln63_reg_3176_pp0_iter2_reg(3),
      R => '0'
    );
\trunc_ln63_reg_3176_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln63_reg_3176(4),
      Q => trunc_ln63_reg_3176_pp0_iter2_reg(4),
      R => '0'
    );
\trunc_ln63_reg_3176_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln63_reg_3176(5),
      Q => trunc_ln63_reg_3176_pp0_iter2_reg(5),
      R => '0'
    );
\trunc_ln63_reg_3176_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln63_reg_3176(6),
      Q => trunc_ln63_reg_3176_pp0_iter2_reg(6),
      R => '0'
    );
\trunc_ln63_reg_3176_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \y_fu_586_reg_n_5_[0]\,
      Q => trunc_ln63_reg_3176(0),
      R => '0'
    );
\trunc_ln63_reg_3176_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln61_fu_1467_p3(1),
      Q => trunc_ln63_reg_3176(1),
      R => '0'
    );
\trunc_ln63_reg_3176_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln61_fu_1467_p3(2),
      Q => trunc_ln63_reg_3176(2),
      R => '0'
    );
\trunc_ln63_reg_3176_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln61_fu_1467_p3(3),
      Q => trunc_ln63_reg_3176(3),
      R => '0'
    );
\trunc_ln63_reg_3176_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln61_fu_1467_p3(4),
      Q => trunc_ln63_reg_3176(4),
      R => '0'
    );
\trunc_ln63_reg_3176_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln61_fu_1467_p3(5),
      Q => trunc_ln63_reg_3176(5),
      R => '0'
    );
\trunc_ln63_reg_3176_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln61_fu_1467_p3(6),
      Q => trunc_ln63_reg_3176(6),
      R => '0'
    );
\x_fu_590[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_fu_590_reg(0),
      I1 => icmp_ln63_reg_3170_pp0_iter3_reg,
      O => select_ln61_2_fu_2434_p3(0)
    );
\x_fu_590[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => icmp_ln63_reg_3170_pp0_iter3_reg,
      I1 => x_fu_590_reg(0),
      I2 => x_fu_590_reg(1),
      O => select_ln61_2_fu_2434_p3(1)
    );
\x_fu_590[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => x_fu_590_reg(1),
      I1 => x_fu_590_reg(0),
      I2 => icmp_ln63_reg_3170_pp0_iter3_reg,
      I3 => x_fu_590_reg(2),
      O => \^x_fu_590_reg[4]_0\(0)
    );
\x_fu_590[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => x_fu_590_reg(2),
      I1 => icmp_ln63_reg_3170_pp0_iter3_reg,
      I2 => x_fu_590_reg(0),
      I3 => x_fu_590_reg(1),
      I4 => x_fu_590_reg(3),
      O => \^x_fu_590_reg[4]_0\(1)
    );
\x_fu_590[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => x_fu_590_reg(3),
      I1 => x_fu_590_reg(1),
      I2 => x_fu_590_reg(0),
      I3 => icmp_ln63_reg_3170_pp0_iter3_reg,
      I4 => x_fu_590_reg(2),
      I5 => x_fu_590_reg(4),
      O => \^x_fu_590_reg[4]_0\(2)
    );
\x_fu_590[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => x_fu_590_reg(4),
      I1 => x_fu_590_reg(2),
      I2 => \x_fu_590[5]_i_2_n_5\,
      I3 => x_fu_590_reg(3),
      I4 => x_fu_590_reg(5),
      O => \^x_fu_590_reg[4]_0\(3)
    );
\x_fu_590[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => icmp_ln63_reg_3170_pp0_iter3_reg,
      I1 => x_fu_590_reg(0),
      I2 => x_fu_590_reg(1),
      O => \x_fu_590[5]_i_2_n_5\
    );
\x_fu_590_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^res_3_ce0\,
      D => select_ln61_2_fu_2434_p3(0),
      Q => x_fu_590_reg(0),
      R => ap_loop_init
    );
\x_fu_590_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^res_3_ce0\,
      D => select_ln61_2_fu_2434_p3(1),
      Q => x_fu_590_reg(1),
      R => ap_loop_init
    );
\x_fu_590_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^res_3_ce0\,
      D => \^x_fu_590_reg[4]_0\(0),
      Q => x_fu_590_reg(2),
      R => ap_loop_init
    );
\x_fu_590_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^res_3_ce0\,
      D => \^x_fu_590_reg[4]_0\(1),
      Q => x_fu_590_reg(3),
      R => ap_loop_init
    );
\x_fu_590_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^res_3_ce0\,
      D => \^x_fu_590_reg[4]_0\(2),
      Q => x_fu_590_reg(4),
      R => ap_loop_init
    );
\x_fu_590_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^res_3_ce0\,
      D => \^x_fu_590_reg[4]_0\(3),
      Q => x_fu_590_reg(5),
      R => ap_loop_init
    );
\y_fu_586[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_fu_586_reg_n_5_[0]\,
      O => add_ln63_fu_1479_p2(0)
    );
\y_fu_586[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln61_fu_1467_p3(1),
      I1 => \y_fu_586_reg_n_5_[0]\,
      O => add_ln63_fu_1479_p2(1)
    );
\y_fu_586[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => select_ln61_fu_1467_p3(1),
      I1 => \y_fu_586_reg_n_5_[0]\,
      I2 => select_ln61_fu_1467_p3(2),
      O => add_ln63_fu_1479_p2(2)
    );
\y_fu_586[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => select_ln61_fu_1467_p3(3),
      I1 => select_ln61_fu_1467_p3(1),
      I2 => \y_fu_586_reg_n_5_[0]\,
      I3 => select_ln61_fu_1467_p3(2),
      O => add_ln63_fu_1479_p2(3)
    );
\y_fu_586[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => select_ln61_fu_1467_p3(4),
      I1 => select_ln61_fu_1467_p3(2),
      I2 => \y_fu_586_reg_n_5_[0]\,
      I3 => select_ln61_fu_1467_p3(1),
      I4 => select_ln61_fu_1467_p3(3),
      O => add_ln63_fu_1479_p2(4)
    );
\y_fu_586[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => select_ln61_fu_1467_p3(5),
      I1 => select_ln61_fu_1467_p3(3),
      I2 => select_ln61_fu_1467_p3(1),
      I3 => \y_fu_586_reg_n_5_[0]\,
      I4 => select_ln61_fu_1467_p3(2),
      I5 => select_ln61_fu_1467_p3(4),
      O => add_ln63_fu_1479_p2(5)
    );
\y_fu_586[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => select_ln61_fu_1467_p3(6),
      I1 => select_ln61_fu_1467_p3(4),
      I2 => \y_fu_586[7]_i_4_n_5\,
      I3 => select_ln61_fu_1467_p3(3),
      I4 => select_ln61_fu_1467_p3(5),
      O => add_ln63_fu_1479_p2(6)
    );
\y_fu_586[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \y_fu_586[7]_i_3_n_5\,
      I1 => select_ln61_fu_1467_p3(5),
      I2 => select_ln61_fu_1467_p3(3),
      I3 => \y_fu_586[7]_i_4_n_5\,
      I4 => select_ln61_fu_1467_p3(4),
      I5 => select_ln61_fu_1467_p3(6),
      O => add_ln63_fu_1479_p2(7)
    );
\y_fu_586[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0E0"
    )
        port map (
      I0 => \icmp_ln63_reg_3170_pp0_iter2_reg_reg[0]_srl2_i_2_n_5\,
      I1 => select_ln61_fu_1467_p3(3),
      I2 => \y_fu_586_reg_n_5_[7]\,
      I3 => select_ln61_fu_1467_p3(5),
      I4 => select_ln61_fu_1467_p3(6),
      O => \y_fu_586[7]_i_3_n_5\
    );
\y_fu_586[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => select_ln61_fu_1467_p3(2),
      I1 => \y_fu_586_reg_n_5_[0]\,
      I2 => select_ln61_fu_1467_p3(1),
      O => \y_fu_586[7]_i_4_n_5\
    );
\y_fu_586_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => add_ln63_fu_1479_p2(0),
      Q => \y_fu_586_reg_n_5_[0]\,
      R => ap_loop_init
    );
\y_fu_586_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => add_ln63_fu_1479_p2(1),
      Q => select_ln61_fu_1467_p3(1),
      R => ap_loop_init
    );
\y_fu_586_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => add_ln63_fu_1479_p2(2),
      Q => select_ln61_fu_1467_p3(2),
      R => ap_loop_init
    );
\y_fu_586_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => add_ln63_fu_1479_p2(3),
      Q => select_ln61_fu_1467_p3(3),
      R => ap_loop_init
    );
\y_fu_586_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => add_ln63_fu_1479_p2(4),
      Q => select_ln61_fu_1467_p3(4),
      R => ap_loop_init
    );
\y_fu_586_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => add_ln63_fu_1479_p2(5),
      Q => select_ln61_fu_1467_p3(5),
      R => ap_loop_init
    );
\y_fu_586_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => add_ln63_fu_1479_p2(6),
      Q => select_ln61_fu_1467_p3(6),
      R => ap_loop_init
    );
\y_fu_586_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => add_ln63_fu_1479_p2(7),
      Q => \y_fu_586_reg_n_5_[7]\,
      R => ap_loop_init
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    input_stream_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    input_stream_TVALID : in STD_LOGIC;
    input_stream_TREADY : out STD_LOGIC;
    input_stream_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    input_stream_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    input_stream_TUSER : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_stream_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_stream_TID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    input_stream_TDEST : in STD_LOGIC_VECTOR ( 7 downto 0 );
    output_stream_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    output_stream_TVALID : out STD_LOGIC;
    output_stream_TREADY : in STD_LOGIC;
    output_stream_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    output_stream_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    output_stream_TUSER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    output_stream_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_stream_TID : out STD_LOGIC_VECTOR ( 4 downto 0 );
    output_stream_TDEST : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is 4;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is 4;
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "22'b0000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "22'b0000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "22'b0000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "22'b0000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "22'b0000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "22'b0000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "22'b0000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "22'b0000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "22'b0000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "22'b0000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "22'b0001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "22'b0000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "22'b0010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "22'b0100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "22'b1000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "22'b0000000000000000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "22'b0000000000000000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "22'b0000000000000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "22'b0000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "22'b0000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "22'b0000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "22'b0000000000000100000000";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward is
  signal \<const0>\ : STD_LOGIC;
  signal add_ln64_35_fu_1453_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln64_38_fu_1479_p2 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal add_ln64_42_fu_1505_p2 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal add_ln64_45_fu_1531_p2 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal add_ln64_50_fu_1557_p2 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal add_ln64_53_fu_1583_p2 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal add_ln64_57_fu_1609_p2 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal add_ln64_60_fu_1635_p2 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \ap_CS_fsm_reg_n_5_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state15 : STD_LOGIC;
  signal ap_CS_fsm_state16 : STD_LOGIC;
  signal ap_CS_fsm_state17 : STD_LOGIC;
  signal ap_CS_fsm_state18 : STD_LOGIC;
  signal ap_CS_fsm_state19 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state20 : STD_LOGIC;
  signal ap_CS_fsm_state21 : STD_LOGIC;
  signal ap_CS_fsm_state22 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_done : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_4 : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal d0 : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal dout_tmp : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_n_9 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_ce0 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_10 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_11 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_12 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_13 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_14 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_15 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_16 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_17 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_18 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_19 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_20 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_21 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_22 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_30 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_31 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_32 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_33 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_34 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_35 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_36 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_37 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_38 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_39 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_40 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_41 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_42 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_43 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_51 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_9 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_n_142 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645129_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645131_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645133_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645135_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645137_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645139_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645141_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645143_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645145_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645147_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645149_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645151_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645153_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645155_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645157_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645159_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645161_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645163_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645165_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645167_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645169_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645171_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645173_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645175_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645177_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645179_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645181_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645183_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645185_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645187_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645189_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645191_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645193_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645195_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645197_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645199_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645201_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645203_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645205_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645207_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645209_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645211_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645213_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645215_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645217_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645219_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645221_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645223_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645225_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645227_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645229_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645231_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645233_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645235_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645237_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645239_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645241_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645243_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645245_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645247_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645249_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645251_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645253_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645255_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645257_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645259_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645261_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645263_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645265_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645267_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645269_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645271_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645273_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645275_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645277_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645279_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645281_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645283_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645285_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645287_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645289_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645291_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645293_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645295_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645297_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645299_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645301_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645303_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645305_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645307_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645309_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645311_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645313_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645315_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645317_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645319_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645321_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645323_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645325_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645327_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645329_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645331_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645333_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645335_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645337_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645339_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645341_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645343_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645345_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645347_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645349_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645351_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645353_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645355_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645357_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645359_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645361_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645363_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645365_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645367_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645369_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645371_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645373_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645375_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645377_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645379_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645381_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645383_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0 : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0 : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0 : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0 : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_12 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_13 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_14 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_15 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_16 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_17 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_18 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_19 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_20 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_21 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_22 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_23 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_24 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_25 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_26 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_27 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_30 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_31 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_32 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_33 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_34 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_35 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_36 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_37 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_38 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_39 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_40 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_41 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_42 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_43 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_48 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_49 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_50 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_51 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_52 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_53 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_54 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_55 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_56 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_57 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_58 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_59 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_60 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_61 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_62 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_63 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_66 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_67 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_68 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_69 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_70 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_71 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_72 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_73 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_74 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_75 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_76 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_77 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_78 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_79 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_80 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_81 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_84 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_11 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_12 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_13 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_14 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_15 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_16 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_17 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_18 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653105_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653107_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653117_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653121_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653123_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653125_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65315_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65319_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65321_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65323_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65325_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65327_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65329_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65333_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65337_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65339_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65341_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65343_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65345_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65351_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65359_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65361_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65371_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65375_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65377_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65379_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6537_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65383_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65389_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65391_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65393_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65397_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_ce0 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0 : STD_LOGIC_VECTOR ( 31 downto 29 );
  signal grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_10 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_11 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_12 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_13 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_14 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_15 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_16 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_17 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_18 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_19 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_20 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_21 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_22 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_26 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_7 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_8 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_9 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_n_26 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_n_27 : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TLAST : STD_LOGIC;
  signal grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID : STD_LOGIC;
  signal grp_matmul_xnor_1_fu_4814_ap_start_reg : STD_LOGIC;
  signal grp_matmul_xnor_1_fu_4814_n_10 : STD_LOGIC;
  signal grp_matmul_xnor_1_fu_4814_n_11 : STD_LOGIC;
  signal grp_matmul_xnor_1_fu_4814_n_12 : STD_LOGIC;
  signal grp_matmul_xnor_1_fu_4814_n_13 : STD_LOGIC;
  signal grp_matmul_xnor_1_fu_4814_n_14 : STD_LOGIC;
  signal grp_matmul_xnor_1_fu_4814_n_15 : STD_LOGIC;
  signal grp_matmul_xnor_1_fu_4814_n_30 : STD_LOGIC;
  signal grp_matmul_xnor_1_fu_4814_n_37 : STD_LOGIC;
  signal grp_matmul_xnor_1_fu_4814_n_38 : STD_LOGIC;
  signal grp_matmul_xnor_1_fu_4814_n_39 : STD_LOGIC;
  signal grp_matmul_xnor_1_fu_4814_n_40 : STD_LOGIC;
  signal grp_matmul_xnor_1_fu_4814_n_41 : STD_LOGIC;
  signal grp_matmul_xnor_1_fu_4814_n_42 : STD_LOGIC;
  signal grp_matmul_xnor_1_fu_4814_n_6 : STD_LOGIC;
  signal grp_matmul_xnor_1_fu_4814_n_7 : STD_LOGIC;
  signal grp_matmul_xnor_1_fu_4814_n_8 : STD_LOGIC;
  signal grp_matmul_xnor_1_fu_4814_n_9 : STD_LOGIC;
  signal grp_matmul_xnor_1_fu_4814_res_0_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal grp_matmul_xnor_1_fu_4814_res_0_ce0 : STD_LOGIC;
  signal grp_matmul_xnor_1_fu_4814_res_0_d0 : STD_LOGIC_VECTOR ( 17 downto 8 );
  signal grp_matmul_xnor_2_fu_5744_ap_start_reg : STD_LOGIC;
  signal grp_matmul_xnor_2_fu_5744_n_12 : STD_LOGIC;
  signal grp_matmul_xnor_2_fu_5744_n_13 : STD_LOGIC;
  signal grp_matmul_xnor_2_fu_5744_n_5 : STD_LOGIC;
  signal grp_matmul_xnor_2_fu_5744_n_7 : STD_LOGIC;
  signal grp_matmul_xnor_2_fu_5744_n_8 : STD_LOGIC;
  signal grp_matmul_xnor_2_fu_5744_n_9 : STD_LOGIC;
  signal grp_matmul_xnor_2_fu_5744_res_3_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_matmul_xnor_2_fu_5744_res_3_ce0 : STD_LOGIC;
  signal grp_matmul_xnor_2_fu_5744_res_3_d0 : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal grp_matmul_xnor_fu_5960_ap_start_reg : STD_LOGIC;
  signal grp_matmul_xnor_fu_5960_n_8 : STD_LOGIC;
  signal grp_matmul_xnor_fu_5960_n_9 : STD_LOGIC;
  signal grp_matmul_xnor_fu_5960_res_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_matmul_xnor_fu_5960_res_ce0 : STD_LOGIC;
  signal grp_matmul_xnor_fu_5960_res_d0 : STD_LOGIC_VECTOR ( 14 downto 9 );
  signal input_stream_TVALID_int_regslice : STD_LOGIC;
  signal layer1_activations_1_d0 : STD_LOGIC_VECTOR ( 17 downto 11 );
  signal layer1_activations_1_q0 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal layer1_activations_1_we0 : STD_LOGIC;
  signal layer1_activations_U_n_58 : STD_LOGIC;
  signal layer1_activations_U_n_59 : STD_LOGIC;
  signal layer1_activations_U_n_60 : STD_LOGIC;
  signal layer1_activations_U_n_61 : STD_LOGIC;
  signal layer1_activations_U_n_62 : STD_LOGIC;
  signal layer1_activations_U_n_63 : STD_LOGIC;
  signal layer1_activations_U_n_64 : STD_LOGIC;
  signal layer1_activations_U_n_65 : STD_LOGIC;
  signal layer1_activations_U_n_66 : STD_LOGIC;
  signal layer1_activations_U_n_67 : STD_LOGIC;
  signal layer1_activations_U_n_68 : STD_LOGIC;
  signal layer1_activations_U_n_69 : STD_LOGIC;
  signal layer1_activations_U_n_70 : STD_LOGIC;
  signal layer1_activations_U_n_71 : STD_LOGIC;
  signal layer1_activations_U_n_72 : STD_LOGIC;
  signal layer1_activations_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal layer1_activations_ce0 : STD_LOGIC;
  signal layer1_activations_ce1 : STD_LOGIC;
  signal layer1_activations_d0 : STD_LOGIC_VECTOR ( 17 downto 11 );
  signal layer1_activations_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal layer1_activations_we0 : STD_LOGIC;
  signal layer2_activations_1_q0 : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal layer2_activations_1_q1 : STD_LOGIC_VECTOR ( 30 downto 13 );
  signal layer2_activations_2_q0 : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal layer2_activations_2_q1 : STD_LOGIC_VECTOR ( 30 downto 13 );
  signal layer2_activations_3_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal layer2_activations_3_ce0 : STD_LOGIC;
  signal layer2_activations_3_ce1 : STD_LOGIC;
  signal layer2_activations_3_q0 : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal layer2_activations_3_q1 : STD_LOGIC_VECTOR ( 30 downto 13 );
  signal layer2_activations_q0 : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal layer2_activations_q1 : STD_LOGIC_VECTOR ( 30 downto 13 );
  signal layer3_activations_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal layer3_activations_ce0 : STD_LOGIC;
  signal layer3_activations_q0 : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal layer3_activations_q1 : STD_LOGIC_VECTOR ( 30 downto 12 );
  signal load_p2 : STD_LOGIC;
  signal load_p2_1 : STD_LOGIC;
  signal load_p2_2 : STD_LOGIC;
  signal load_p2_3 : STD_LOGIC;
  signal \^output_stream_tdata\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal output_stream_TDATA_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal output_stream_TDATA_reg1 : STD_LOGIC;
  signal output_stream_TDEST_int_regslice : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal output_stream_TDEST_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^output_stream_tkeep\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal output_stream_TLAST_reg : STD_LOGIC;
  signal output_stream_TREADY_int_regslice : STD_LOGIC;
  signal \^output_stream_tstrb\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal p_0_in : STD_LOGIC;
  signal p_0_in_5 : STD_LOGIC;
  signal p_0_in_6 : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC;
  signal regslice_both_output_stream_V_data_V_U_n_6 : STD_LOGIC;
  signal regslice_both_output_stream_V_dest_V_U_n_5 : STD_LOGIC;
  signal regslice_both_output_stream_V_keep_V_U_n_6 : STD_LOGIC;
  signal regslice_both_output_stream_V_strb_V_U_n_6 : STD_LOGIC;
  signal \^s_axi_control_rdata\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal shl_ln123_1_fu_131_p2 : STD_LOGIC_VECTOR ( 31 downto 11 );
  signal shl_ln123_fu_119_p2 : STD_LOGIC_VECTOR ( 31 downto 11 );
  signal trunc_ln127_1_reg_3991 : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
begin
  output_stream_TDATA(31) <= \^output_stream_tdata\(30);
  output_stream_TDATA(30) <= \^output_stream_tdata\(30);
  output_stream_TDATA(29) <= \^output_stream_tdata\(30);
  output_stream_TDATA(28) <= \^output_stream_tdata\(30);
  output_stream_TDATA(27) <= \^output_stream_tdata\(30);
  output_stream_TDATA(26) <= \^output_stream_tdata\(30);
  output_stream_TDATA(25) <= \^output_stream_tdata\(30);
  output_stream_TDATA(24) <= \^output_stream_tdata\(30);
  output_stream_TDATA(23) <= \^output_stream_tdata\(30);
  output_stream_TDATA(22 downto 0) <= \^output_stream_tdata\(22 downto 0);
  output_stream_TID(4) <= \<const0>\;
  output_stream_TID(3) <= \<const0>\;
  output_stream_TID(2) <= \<const0>\;
  output_stream_TID(1) <= \<const0>\;
  output_stream_TID(0) <= \<const0>\;
  output_stream_TKEEP(3) <= \^output_stream_tkeep\(2);
  output_stream_TKEEP(2) <= \^output_stream_tkeep\(2);
  output_stream_TKEEP(1) <= \^output_stream_tkeep\(2);
  output_stream_TKEEP(0) <= \^output_stream_tkeep\(2);
  output_stream_TSTRB(3) <= \^output_stream_tstrb\(2);
  output_stream_TSTRB(2) <= \^output_stream_tstrb\(2);
  output_stream_TSTRB(1) <= \^output_stream_tstrb\(2);
  output_stream_TSTRB(0) <= \^output_stream_tstrb\(2);
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RDATA(31) <= \<const0>\;
  s_axi_control_RDATA(30) <= \<const0>\;
  s_axi_control_RDATA(29) <= \<const0>\;
  s_axi_control_RDATA(28) <= \<const0>\;
  s_axi_control_RDATA(27) <= \<const0>\;
  s_axi_control_RDATA(26) <= \<const0>\;
  s_axi_control_RDATA(25) <= \<const0>\;
  s_axi_control_RDATA(24) <= \<const0>\;
  s_axi_control_RDATA(23) <= \<const0>\;
  s_axi_control_RDATA(22) <= \<const0>\;
  s_axi_control_RDATA(21) <= \<const0>\;
  s_axi_control_RDATA(20) <= \<const0>\;
  s_axi_control_RDATA(19) <= \<const0>\;
  s_axi_control_RDATA(18) <= \<const0>\;
  s_axi_control_RDATA(17) <= \<const0>\;
  s_axi_control_RDATA(16) <= \<const0>\;
  s_axi_control_RDATA(15) <= \<const0>\;
  s_axi_control_RDATA(14) <= \<const0>\;
  s_axi_control_RDATA(13) <= \<const0>\;
  s_axi_control_RDATA(12) <= \<const0>\;
  s_axi_control_RDATA(11) <= \<const0>\;
  s_axi_control_RDATA(10) <= \<const0>\;
  s_axi_control_RDATA(9) <= \^s_axi_control_rdata\(9);
  s_axi_control_RDATA(8) <= \<const0>\;
  s_axi_control_RDATA(7) <= \^s_axi_control_rdata\(7);
  s_axi_control_RDATA(6) <= \<const0>\;
  s_axi_control_RDATA(5) <= \<const0>\;
  s_axi_control_RDATA(4) <= \<const0>\;
  s_axi_control_RDATA(3 downto 0) <= \^s_axi_control_rdata\(3 downto 0);
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => ap_CS_fsm_state12,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(12),
      Q => ap_CS_fsm_state13,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(13),
      Q => ap_CS_fsm_state14,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(14),
      Q => ap_CS_fsm_state15,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(15),
      Q => ap_CS_fsm_state16,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(16),
      Q => ap_CS_fsm_state17,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(17),
      Q => ap_CS_fsm_state18,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(18),
      Q => ap_CS_fsm_state19,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(19),
      Q => ap_CS_fsm_state20,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(20),
      Q => ap_CS_fsm_state21,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(21),
      Q => ap_CS_fsm_state22,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
control_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_control_s_axi
     port map (
      D(0) => ap_NS_fsm(1),
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_control_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_control_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_control_WREADY,
      Q(0) => \ap_CS_fsm_reg_n_5_[0]\,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      interrupt => interrupt,
      s_axi_control_ARADDR(3 downto 0) => s_axi_control_ARADDR(3 downto 0),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(1 downto 0) => s_axi_control_AWADDR(3 downto 2),
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(5) => \^s_axi_control_rdata\(9),
      s_axi_control_RDATA(4) => \^s_axi_control_rdata\(7),
      s_axi_control_RDATA(3 downto 0) => \^s_axi_control_rdata\(3 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(2) => s_axi_control_WDATA(7),
      s_axi_control_WDATA(1 downto 0) => s_axi_control_WDATA(1 downto 0),
      s_axi_control_WSTRB(0) => s_axi_control_WSTRB(0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_101_1
     port map (
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      DI(1) => grp_matmul_xnor_1_fu_4814_n_14,
      DI(0) => grp_matmul_xnor_1_fu_4814_n_15,
      E(0) => ap_block_pp0_stage0_subdone,
      Q(0) => input_stream_TVALID_int_regslice,
      \a_reg_17616_reg[8]\ => grp_matmul_xnor_1_fu_4814_n_9,
      \a_reg_17616_reg[8]_0\ => grp_matmul_xnor_1_fu_4814_n_13,
      \a_reg_17616_reg[8]_i_103_0\ => grp_matmul_xnor_1_fu_4814_n_37,
      \a_reg_17616_reg[8]_i_103_1\ => grp_matmul_xnor_1_fu_4814_n_40,
      \a_reg_17616_reg[8]_i_135_0\ => grp_matmul_xnor_1_fu_4814_n_38,
      \a_reg_17616_reg[8]_i_135_1\ => grp_matmul_xnor_1_fu_4814_n_41,
      \a_reg_17616_reg[8]_i_167_0\ => grp_matmul_xnor_1_fu_4814_n_39,
      \a_reg_17616_reg[8]_i_167_1\ => grp_matmul_xnor_1_fu_4814_n_42,
      \a_reg_17616_reg[8]_i_2_0\ => grp_matmul_xnor_1_fu_4814_n_6,
      \a_reg_17616_reg[8]_i_3_0\ => grp_matmul_xnor_1_fu_4814_n_10,
      \a_reg_17616_reg[8]_i_7_0\ => grp_matmul_xnor_1_fu_4814_n_7,
      \a_reg_17616_reg[8]_i_7_1\ => grp_matmul_xnor_1_fu_4814_n_8,
      \a_reg_17616_reg[8]_i_9_0\ => grp_matmul_xnor_1_fu_4814_n_11,
      \a_reg_17616_reg[8]_i_9_1\ => grp_matmul_xnor_1_fu_4814_n_12,
      \ap_CS_fsm_reg[1]\ => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_n_9,
      \ap_CS_fsm_reg[3]\(1) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[3]\(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst_n => ap_rst_n,
      dout_tmp(0) => dout_tmp(8),
      grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg,
      select_ln105_fu_11881_p3(0) => p_0_in_6
    );
grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_n_9,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_120_2
     port map (
      ADDRBWRADDR(5 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address1(5 downto 0),
      D(1 downto 0) => ap_NS_fsm(7 downto 6),
      DIADI(20) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_9,
      DIADI(19) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_10,
      DIADI(18) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_11,
      DIADI(17) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_12,
      DIADI(16) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_13,
      DIADI(15) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_14,
      DIADI(14) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_15,
      DIADI(13) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_16,
      DIADI(12) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_17,
      DIADI(11) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_18,
      DIADI(10) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_19,
      DIADI(9) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_20,
      DIADI(8) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_21,
      DIADI(7) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_22,
      DIADI(6 downto 0) => layer1_activations_1_d0(17 downto 11),
      DOBDO(20 downto 0) => shl_ln123_1_fu_131_p2(31 downto 11),
      Q(3) => ap_CS_fsm_state9,
      Q(2) => ap_CS_fsm_state7,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state5,
      \ap_CS_fsm_reg[5]\ => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_51,
      \ap_CS_fsm_reg[6]\(20) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_30,
      \ap_CS_fsm_reg[6]\(19) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_31,
      \ap_CS_fsm_reg[6]\(18) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_32,
      \ap_CS_fsm_reg[6]\(17) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_33,
      \ap_CS_fsm_reg[6]\(16) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_34,
      \ap_CS_fsm_reg[6]\(15) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_35,
      \ap_CS_fsm_reg[6]\(14) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_36,
      \ap_CS_fsm_reg[6]\(13) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_37,
      \ap_CS_fsm_reg[6]\(12) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_38,
      \ap_CS_fsm_reg[6]\(11) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_39,
      \ap_CS_fsm_reg[6]\(10) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_40,
      \ap_CS_fsm_reg[6]\(9) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_41,
      \ap_CS_fsm_reg[6]\(8) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_42,
      \ap_CS_fsm_reg[6]\(7) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_43,
      \ap_CS_fsm_reg[6]\(6 downto 0) => layer1_activations_d0(17 downto 11),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_0,
      ap_enable_reg_pp0_iter2_reg_0 => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_ce0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0(5 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0(5 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg,
      grp_matmul_xnor_1_fu_4814_res_0_ce0 => grp_matmul_xnor_1_fu_4814_res_0_ce0,
      grp_matmul_xnor_1_fu_4814_res_0_d0(6 downto 0) => grp_matmul_xnor_1_fu_4814_res_0_d0(17 downto 11),
      layer1_activations_ce0 => layer1_activations_ce0,
      \ram_reg_i_48__0_0\(20 downto 0) => shl_ln123_fu_119_p2(31 downto 11)
    );
grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_51,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_127_3
     port map (
      ADDRARDADDR(5 downto 0) => layer1_activations_address0(5 downto 0),
      D(1 downto 0) => ap_NS_fsm(9 downto 8),
      O(0) => p_0_in_5,
      Q(2) => ap_CS_fsm_state9,
      Q(1) => ap_CS_fsm_state8,
      Q(0) => ap_CS_fsm_state7,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0(5 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address0(5 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg_reg => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_n_142,
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645129_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645129_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645131_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645131_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645133_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645133_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645135_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645135_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645137_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645137_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645139_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645139_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645141_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645141_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645143_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645143_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645145_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645145_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645147_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645147_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645149_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645149_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645151_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645151_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645153_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645153_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645155_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645155_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645157_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645157_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645159_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645159_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645161_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645161_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645163_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645163_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645165_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645165_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645167_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645167_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645169_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645169_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645171_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645171_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645173_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645173_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645175_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645175_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645177_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645177_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645179_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645179_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645181_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645181_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645183_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645183_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645185_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645185_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645187_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645187_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645189_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645189_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645191_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645191_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645193_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645193_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645195_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645195_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645197_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645197_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645199_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645199_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645201_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645201_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645203_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645203_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645205_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645205_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645207_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645207_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645209_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645209_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645211_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645211_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645213_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645213_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645215_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645215_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645217_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645217_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645219_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645219_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645221_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645221_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645223_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645223_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645225_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645225_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645227_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645227_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645229_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645229_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645231_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645231_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645233_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645233_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645235_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645235_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645237_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645237_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645239_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645239_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645241_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645241_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645243_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645243_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645245_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645245_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645247_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645247_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645249_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645249_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645251_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645251_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645253_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645253_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645255_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645255_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645257_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645257_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645259_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645259_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645261_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645261_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645263_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645263_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645265_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645265_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645267_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645267_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645269_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645269_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645271_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645271_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645273_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645273_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645275_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645275_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645277_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645277_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645279_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645279_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645281_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645281_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645283_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645283_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645285_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645285_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645287_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645287_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645289_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645289_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645291_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645291_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645293_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645293_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645295_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645295_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645297_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645297_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645299_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645299_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645301_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645301_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645303_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645303_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645305_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645305_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645307_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645307_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645309_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645309_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645311_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645311_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645313_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645313_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645315_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645315_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645317_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645317_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645319_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645319_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645321_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645321_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645323_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645323_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645325_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645325_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645327_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645327_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645329_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645329_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645331_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645331_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645333_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645333_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645335_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645335_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645337_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645337_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645339_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645339_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645341_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645341_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645343_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645343_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645345_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645345_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645347_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645347_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645349_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645349_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645351_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645351_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645353_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645353_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645355_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645355_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645357_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645357_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645359_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645359_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645361_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645361_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645363_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645363_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645365_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645365_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645367_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645367_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645369_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645369_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645371_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645371_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645373_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645373_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645375_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645375_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645377_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645377_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645379_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645379_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645381_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645381_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645383_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645383_out(8),
      ram_reg(5 downto 0) => grp_matmul_xnor_1_fu_4814_res_0_address0(5 downto 0),
      \trunc_ln127_1_reg_3991_reg[0]_0\(0) => trunc_ln127_1_reg_3991(0)
    );
grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_n_142,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_146_4
     port map (
      D(1 downto 0) => ap_NS_fsm(13 downto 12),
      Q(3) => ap_CS_fsm_state15,
      Q(2) => ap_CS_fsm_state13,
      Q(1) => ap_CS_fsm_state12,
      Q(0) => ap_CS_fsm_state11,
      add_ln149_1_fu_180_p2(1 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0(31 downto 30),
      add_ln149_2_fu_193_p2(1 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0(31 downto 30),
      add_ln149_3_fu_206_p2(1 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0(31 downto 30),
      add_ln149_fu_167_p2(1 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0(31 downto 30),
      \ap_CS_fsm_reg[11]\ => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_84,
      \ap_CS_fsm_reg[12]\(15) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_30,
      \ap_CS_fsm_reg[12]\(14) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_31,
      \ap_CS_fsm_reg[12]\(13) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_32,
      \ap_CS_fsm_reg[12]\(12) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_33,
      \ap_CS_fsm_reg[12]\(11) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_34,
      \ap_CS_fsm_reg[12]\(10) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_35,
      \ap_CS_fsm_reg[12]\(9) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_36,
      \ap_CS_fsm_reg[12]\(8) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_37,
      \ap_CS_fsm_reg[12]\(7) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_38,
      \ap_CS_fsm_reg[12]\(6) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_39,
      \ap_CS_fsm_reg[12]\(5) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_40,
      \ap_CS_fsm_reg[12]\(4) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_41,
      \ap_CS_fsm_reg[12]\(3) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_42,
      \ap_CS_fsm_reg[12]\(2) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_43,
      \ap_CS_fsm_reg[12]\(1 downto 0) => d0(15 downto 14),
      \ap_CS_fsm_reg[12]_0\(15) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_48,
      \ap_CS_fsm_reg[12]_0\(14) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_49,
      \ap_CS_fsm_reg[12]_0\(13) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_50,
      \ap_CS_fsm_reg[12]_0\(12) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_51,
      \ap_CS_fsm_reg[12]_0\(11) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_52,
      \ap_CS_fsm_reg[12]_0\(10) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_53,
      \ap_CS_fsm_reg[12]_0\(9) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_54,
      \ap_CS_fsm_reg[12]_0\(8) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_55,
      \ap_CS_fsm_reg[12]_0\(7) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_56,
      \ap_CS_fsm_reg[12]_0\(6) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_57,
      \ap_CS_fsm_reg[12]_0\(5) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_58,
      \ap_CS_fsm_reg[12]_0\(4) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_59,
      \ap_CS_fsm_reg[12]_0\(3) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_60,
      \ap_CS_fsm_reg[12]_0\(2) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_61,
      \ap_CS_fsm_reg[12]_0\(1) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_62,
      \ap_CS_fsm_reg[12]_0\(0) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_63,
      \ap_CS_fsm_reg[12]_1\(15) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_66,
      \ap_CS_fsm_reg[12]_1\(14) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_67,
      \ap_CS_fsm_reg[12]_1\(13) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_68,
      \ap_CS_fsm_reg[12]_1\(12) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_69,
      \ap_CS_fsm_reg[12]_1\(11) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_70,
      \ap_CS_fsm_reg[12]_1\(10) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_71,
      \ap_CS_fsm_reg[12]_1\(9) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_72,
      \ap_CS_fsm_reg[12]_1\(8) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_73,
      \ap_CS_fsm_reg[12]_1\(7) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_74,
      \ap_CS_fsm_reg[12]_1\(6) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_75,
      \ap_CS_fsm_reg[12]_1\(5) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_76,
      \ap_CS_fsm_reg[12]_1\(4) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_77,
      \ap_CS_fsm_reg[12]_1\(3) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_78,
      \ap_CS_fsm_reg[12]_1\(2) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_79,
      \ap_CS_fsm_reg[12]_1\(1) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_80,
      \ap_CS_fsm_reg[12]_1\(0) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_81,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      d0(15) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_12,
      d0(14) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_13,
      d0(13) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_14,
      d0(12) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_15,
      d0(11) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_16,
      d0(10) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_17,
      d0(9) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_18,
      d0(8) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_19,
      d0(7) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_20,
      d0(6) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_21,
      d0(5) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_22,
      d0(4) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_23,
      d0(3) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_24,
      d0(2) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_25,
      d0(1) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_26,
      d0(0) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_27,
      grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address0(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address0(3 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg,
      layer2_activations_3_ce0 => layer2_activations_3_ce0,
      p_0_in => p_0_in,
      \p_0_in__0\ => \p_0_in__0\,
      \p_0_in__1\ => \p_0_in__1\,
      \p_0_in__2\ => \p_0_in__2\,
      \q0_reg[31]\ => grp_matmul_xnor_2_fu_5744_n_5,
      \q0_reg[31]_0\ => grp_matmul_xnor_2_fu_5744_n_7,
      \q0_reg[31]_1\ => grp_matmul_xnor_2_fu_5744_n_8,
      \q0_reg[31]_2\ => grp_matmul_xnor_2_fu_5744_n_9,
      ram_reg_0_15_30_30_i_2_0(17 downto 0) => layer2_activations_3_q1(30 downto 13),
      \ram_reg_0_15_30_30_i_2__0_0\(17 downto 0) => layer2_activations_2_q1(30 downto 13),
      \ram_reg_0_15_30_30_i_2__1_0\(17 downto 0) => layer2_activations_1_q1(30 downto 13),
      \ram_reg_0_15_30_30_i_2__2_0\(17 downto 0) => layer2_activations_q1(30 downto 13),
      res_3_ce0 => grp_matmul_xnor_2_fu_5744_res_3_ce0,
      res_3_d0(1 downto 0) => grp_matmul_xnor_2_fu_5744_res_3_d0(15 downto 14)
    );
grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_84,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_153_5
     port map (
      D(3 downto 0) => grp_matmul_xnor_2_fu_5744_res_3_address0(3 downto 0),
      Q(2) => ap_CS_fsm_state15,
      Q(1) => ap_CS_fsm_state14,
      Q(0) => ap_CS_fsm_state13,
      add_ln64_35_fu_1453_p2(2 downto 0) => add_ln64_35_fu_1453_p2(2 downto 0),
      add_ln64_38_fu_1479_p2(1 downto 0) => add_ln64_38_fu_1479_p2(2 downto 1),
      add_ln64_42_fu_1505_p2(1 downto 0) => add_ln64_42_fu_1505_p2(2 downto 1),
      add_ln64_45_fu_1531_p2(1 downto 0) => add_ln64_45_fu_1531_p2(2 downto 1),
      add_ln64_50_fu_1557_p2(1 downto 0) => add_ln64_50_fu_1557_p2(2 downto 1),
      add_ln64_53_fu_1583_p2(1 downto 0) => add_ln64_53_fu_1583_p2(2 downto 1),
      add_ln64_57_fu_1609_p2(1 downto 0) => add_ln64_57_fu_1609_p2(2 downto 1),
      add_ln64_60_fu_1635_p2(1 downto 0) => add_ln64_60_fu_1635_p2(2 downto 1),
      \ap_CS_fsm_reg[13]\ => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_11,
      \ap_CS_fsm_reg[14]\(1 downto 0) => ap_NS_fsm(15 downto 14),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address0(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address0(3 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653105_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653105_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653107_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653107_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653117_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653117_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653121_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653121_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653123_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653123_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653125_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653125_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65315_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65315_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65319_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65319_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65321_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65321_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65323_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65323_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65325_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65325_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65327_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65327_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65329_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65329_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65333_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65333_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65337_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65337_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65339_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65339_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65341_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65341_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65343_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65343_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65345_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65345_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65351_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65351_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65359_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65359_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65361_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65361_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65371_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65371_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65375_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65375_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65377_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65377_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65379_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65379_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6537_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6537_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65383_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65383_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65389_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65389_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65391_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65391_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65393_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65393_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65397_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65397_out(8),
      \icmp_ln41_reg_2157[0]_i_7_0\(23 downto 0) => layer2_activations_1_q0(31 downto 8),
      \icmp_ln41_reg_2157[0]_i_7_1\(23 downto 0) => layer2_activations_q0(31 downto 8),
      \icmp_ln41_reg_2157[0]_i_7_2\(23 downto 0) => layer2_activations_3_q0(31 downto 8),
      \icmp_ln41_reg_2157[0]_i_7_3\(23 downto 0) => layer2_activations_2_q0(31 downto 8),
      layer2_activations_3_address0(3 downto 0) => layer2_activations_3_address0(3 downto 0),
      \shl_i_i_i_i653101_fu_514_reg[8]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_12,
      \shl_i_i_i_i653115_fu_542_reg[8]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_18,
      \shl_i_i_i_i653119_fu_550_reg[8]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_16,
      \shl_i_i_i_i65311_fu_334_reg[8]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_17,
      \shl_i_i_i_i65347_fu_406_reg[8]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_15,
      \shl_i_i_i_i65349_fu_410_reg[8]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_14,
      \shl_i_i_i_i65353_fu_418_reg[8]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_13
    );
grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_11,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_171_6
     port map (
      D(1 downto 0) => ap_NS_fsm(19 downto 18),
      Q(1) => ap_CS_fsm_state19,
      Q(0) => ap_CS_fsm_state18,
      add_ln174_fu_87_p2(2 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0(31 downto 29),
      \ap_CS_fsm_reg[17]\ => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_26,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      d0(15) => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_7,
      d0(14) => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_8,
      d0(13) => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_9,
      d0(12) => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_10,
      d0(11) => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_11,
      d0(10) => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_12,
      d0(9) => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_13,
      d0(8) => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_14,
      d0(7) => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_15,
      d0(6) => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_16,
      d0(5) => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_17,
      d0(4) => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_18,
      d0(3) => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_19,
      d0(2) => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_20,
      d0(1) => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_21,
      d0(0) => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_22,
      grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address0(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address0(3 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(3 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_ce0 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_ce0,
      grp_matmul_xnor_fu_5960_res_d0(1 downto 0) => grp_matmul_xnor_fu_5960_res_d0(14 downto 13),
      ram_reg_0_15_29_29_i_2_0(18 downto 0) => layer3_activations_q1(30 downto 12)
    );
grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_26,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_feedforward_Pipeline_VITIS_LOOP_180_7
     port map (
      D(1 downto 0) => ap_NS_fsm(21 downto 20),
      E(0) => load_p2_3,
      Q(3) => ap_CS_fsm_state22,
      Q(2) => ap_CS_fsm_state21,
      Q(1) => ap_CS_fsm_state20,
      Q(0) => ap_CS_fsm_state19,
      \ap_CS_fsm_reg[19]\ => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_n_26,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_4,
      ap_enable_reg_pp0_iter1_reg_0(0) => load_p2,
      ap_enable_reg_pp0_iter1_reg_1 => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_n_27,
      ap_loop_init_int_reg => regslice_both_output_stream_V_data_V_U_n_6,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \data_p2_reg[31]\(0) => layer3_activations_q0(31),
      \data_p2_reg[3]\ => regslice_both_output_stream_V_keep_V_U_n_6,
      \data_p2_reg[3]_0\ => regslice_both_output_stream_V_strb_V_U_n_6,
      \data_p2_reg[7]\ => regslice_both_output_stream_V_dest_V_U_n_5,
      \data_p2_reg[7]_0\(7 downto 0) => output_stream_TDEST_reg(7 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address0(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address0(3 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TLAST => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TLAST,
      grp_matmul_xnor_fu_5960_res_address0(3 downto 0) => grp_matmul_xnor_fu_5960_res_address0(3 downto 0),
      layer3_activations_address0(3 downto 0) => layer3_activations_address0(3 downto 0),
      load_p2 => load_p2_2,
      load_p2_0 => load_p2_1,
      output_stream_TDATA_reg1 => output_stream_TDATA_reg1,
      \output_stream_TDEST_reg_reg[7]\(7 downto 0) => output_stream_TDEST_int_regslice(7 downto 0),
      output_stream_TREADY_int_regslice => output_stream_TREADY_int_regslice
    );
grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_n_26,
      Q => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_matmul_xnor_1_fu_4814: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_matmul_xnor_1
     port map (
      ADDRARDADDR(2) => grp_matmul_xnor_1_fu_4814_n_6,
      ADDRARDADDR(1) => grp_matmul_xnor_1_fu_4814_n_7,
      ADDRARDADDR(0) => grp_matmul_xnor_1_fu_4814_n_8,
      D(1 downto 0) => ap_NS_fsm(5 downto 4),
      DI(2) => grp_matmul_xnor_1_fu_4814_n_10,
      DI(1) => grp_matmul_xnor_1_fu_4814_n_11,
      DI(0) => grp_matmul_xnor_1_fu_4814_n_12,
      Q(2) => ap_CS_fsm_state7,
      Q(1) => ap_CS_fsm_state5,
      Q(0) => ap_CS_fsm_state4,
      WEA(0) => layer1_activations_1_we0,
      \ap_CS_fsm_reg[3]\ => grp_matmul_xnor_1_fu_4814_n_30,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2_reg_0(0) => layer1_activations_we0,
      ap_rst_n_inv => ap_rst_n_inv,
      dout_tmp(0) => dout_tmp(8),
      grp_matmul_xnor_1_fu_4814_ap_start_reg => grp_matmul_xnor_1_fu_4814_ap_start_reg,
      grp_matmul_xnor_1_fu_4814_res_0_ce0 => grp_matmul_xnor_1_fu_4814_res_0_ce0,
      grp_matmul_xnor_1_fu_4814_res_0_d0(9 downto 0) => grp_matmul_xnor_1_fu_4814_res_0_d0(17 downto 8),
      \lshr_ln_reg_17626_pp0_iter3_reg_reg[5]_0\(5 downto 0) => grp_matmul_xnor_1_fu_4814_res_0_address0(5 downto 0),
      ram_reg => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_ce0,
      \select_ln61_reg_17602_reg[0]_rep_0\ => grp_matmul_xnor_1_fu_4814_n_40,
      \select_ln61_reg_17602_reg[0]_rep__0_0\ => grp_matmul_xnor_1_fu_4814_n_41,
      \select_ln61_reg_17602_reg[0]_rep__1_0\ => grp_matmul_xnor_1_fu_4814_n_42,
      \select_ln61_reg_17602_reg[1]_rep_0\ => grp_matmul_xnor_1_fu_4814_n_37,
      \select_ln61_reg_17602_reg[1]_rep__0_0\ => grp_matmul_xnor_1_fu_4814_n_38,
      \select_ln61_reg_17602_reg[1]_rep__1_0\ => grp_matmul_xnor_1_fu_4814_n_39,
      \select_ln61_reg_17602_reg[3]_0\ => grp_matmul_xnor_1_fu_4814_n_13,
      \select_ln61_reg_17602_reg[8]_0\(1) => grp_matmul_xnor_1_fu_4814_n_14,
      \select_ln61_reg_17602_reg[8]_0\(0) => grp_matmul_xnor_1_fu_4814_n_15,
      \select_ln61_reg_17602_reg[9]_0\ => grp_matmul_xnor_1_fu_4814_n_9
    );
grp_matmul_xnor_1_fu_4814_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_matmul_xnor_1_fu_4814_n_30,
      Q => grp_matmul_xnor_1_fu_4814_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_matmul_xnor_2_fu_5744: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_matmul_xnor_2
     port map (
      D(1 downto 0) => ap_NS_fsm(11 downto 10),
      Q(2) => ap_CS_fsm_state13,
      Q(1) => ap_CS_fsm_state11,
      Q(0) => ap_CS_fsm_state10,
      \ap_CS_fsm_reg[10]\ => grp_matmul_xnor_2_fu_5744_n_5,
      \ap_CS_fsm_reg[10]_0\ => grp_matmul_xnor_2_fu_5744_n_7,
      \ap_CS_fsm_reg[10]_1\ => grp_matmul_xnor_2_fu_5744_n_8,
      \ap_CS_fsm_reg[10]_2\ => grp_matmul_xnor_2_fu_5744_n_9,
      \ap_CS_fsm_reg[9]\ => grp_matmul_xnor_2_fu_5744_n_12,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      d0(0) => grp_matmul_xnor_2_fu_5744_n_13,
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645129_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645129_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645131_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645131_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645133_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645133_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645135_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645135_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645137_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645137_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645139_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645139_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645141_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645141_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645143_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645143_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645145_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645145_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645147_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645147_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645149_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645149_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645151_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645151_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645153_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645153_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645155_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645155_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645157_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645157_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645159_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645159_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645161_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645161_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645163_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645163_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645165_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645165_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645167_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645167_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645169_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645169_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645171_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645171_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645173_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645173_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645175_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645175_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645177_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645177_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645179_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645179_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645181_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645181_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645183_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645183_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645185_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645185_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645187_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645187_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645189_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645189_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645191_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645191_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645193_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645193_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645195_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645195_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645197_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645197_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645199_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645199_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645201_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645201_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645203_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645203_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645205_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645205_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645207_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645207_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645209_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645209_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645211_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645211_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645213_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645213_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645215_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645215_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645217_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645217_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645219_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645219_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645221_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645221_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645223_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645223_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645225_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645225_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645227_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645227_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645229_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645229_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645231_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645231_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645233_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645233_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645235_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645235_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645237_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645237_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645239_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645239_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645241_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645241_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645243_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645243_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645245_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645245_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645247_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645247_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645249_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645249_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645251_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645251_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645253_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645253_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645255_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645255_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645257_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645257_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645259_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645259_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645261_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645261_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645263_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645263_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645265_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645265_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645267_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645267_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645269_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645269_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645271_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645271_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645273_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645273_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645275_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645275_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645277_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645277_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645279_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645279_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645281_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645281_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645283_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645283_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645285_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645285_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645287_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645287_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645289_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645289_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645291_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645291_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645293_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645293_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645295_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645295_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645297_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645297_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645299_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645299_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645301_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645301_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645303_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645303_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645305_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645305_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645307_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645307_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645309_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645309_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645311_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645311_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645313_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645313_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645315_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645315_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645317_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645317_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645319_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645319_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645321_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645321_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645323_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645323_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645325_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645325_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645327_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645327_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645329_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645329_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645331_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645331_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645333_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645333_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645335_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645335_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645337_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645337_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645339_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645339_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645341_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645341_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645343_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645343_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645345_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645345_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645347_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645347_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645349_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645349_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645351_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645351_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645353_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645353_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645355_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645355_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645357_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645357_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645359_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645359_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645361_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645361_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645363_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645363_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645365_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645365_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645367_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645367_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645369_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645369_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645371_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645371_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645373_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645373_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645375_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645375_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645377_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645377_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645379_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645379_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645381_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645381_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645383_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610_shl_i_i_i_i645383_out(8),
      grp_matmul_xnor_2_fu_5744_ap_start_reg => grp_matmul_xnor_2_fu_5744_ap_start_reg,
      res_3_ce0 => grp_matmul_xnor_2_fu_5744_res_3_ce0,
      res_3_d0(6 downto 0) => grp_matmul_xnor_2_fu_5744_res_3_d0(15 downto 9),
      \x_fu_590_reg[4]_0\(3 downto 0) => grp_matmul_xnor_2_fu_5744_res_3_address0(3 downto 0)
    );
grp_matmul_xnor_2_fu_5744_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_matmul_xnor_2_fu_5744_n_12,
      Q => grp_matmul_xnor_2_fu_5744_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_matmul_xnor_fu_5960: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_matmul_xnor
     port map (
      D(1 downto 0) => ap_NS_fsm(17 downto 16),
      Q(2) => ap_CS_fsm_state19,
      Q(1) => ap_CS_fsm_state17,
      Q(0) => ap_CS_fsm_state16,
      add_ln64_35_fu_1453_p2(2 downto 0) => add_ln64_35_fu_1453_p2(2 downto 0),
      add_ln64_38_fu_1479_p2(1 downto 0) => add_ln64_38_fu_1479_p2(2 downto 1),
      \add_ln64_38_reg_1917_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_13,
      add_ln64_42_fu_1505_p2(1 downto 0) => add_ln64_42_fu_1505_p2(2 downto 1),
      \add_ln64_42_reg_1922_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_12,
      add_ln64_45_fu_1531_p2(1 downto 0) => add_ln64_45_fu_1531_p2(2 downto 1),
      \add_ln64_45_reg_1927_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_17,
      add_ln64_50_fu_1557_p2(1 downto 0) => add_ln64_50_fu_1557_p2(2 downto 1),
      \add_ln64_50_reg_1932_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_14,
      add_ln64_53_fu_1583_p2(1 downto 0) => add_ln64_53_fu_1583_p2(2 downto 1),
      \add_ln64_53_reg_1937_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_16,
      add_ln64_57_fu_1609_p2(1 downto 0) => add_ln64_57_fu_1609_p2(2 downto 1),
      \add_ln64_57_reg_1942_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_15,
      add_ln64_60_fu_1635_p2(1 downto 0) => add_ln64_60_fu_1635_p2(2 downto 1),
      \add_ln64_60_reg_1947_reg[0]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_n_18,
      \add_ln64_reg_1952_reg[6]_0\(5 downto 0) => grp_matmul_xnor_fu_5960_res_d0(14 downto 9),
      \ap_CS_fsm_reg[15]\ => grp_matmul_xnor_fu_5960_n_8,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      d0(0) => grp_matmul_xnor_fu_5960_n_9,
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653105_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653105_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653107_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653107_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653117_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653117_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653121_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653121_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653123_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653123_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653125_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i653125_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65315_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65315_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65319_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65319_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65321_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65321_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65323_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65323_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65325_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65325_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65327_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65327_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65329_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65329_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65333_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65333_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65337_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65337_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65339_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65339_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65341_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65341_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65343_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65343_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65345_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65345_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65351_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65351_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65359_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65359_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65361_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65361_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65371_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65371_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65375_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65375_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65377_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65377_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65379_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65379_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6537_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i6537_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65383_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65383_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65389_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65389_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65391_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65391_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65393_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65393_out(8),
      grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65397_out(0) => grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888_shl_i_i_i_i65397_out(8),
      grp_matmul_xnor_fu_5960_ap_start_reg => grp_matmul_xnor_fu_5960_ap_start_reg,
      grp_matmul_xnor_fu_5960_res_address0(3 downto 0) => grp_matmul_xnor_fu_5960_res_address0(3 downto 0),
      grp_matmul_xnor_fu_5960_res_ce0 => grp_matmul_xnor_fu_5960_res_ce0
    );
grp_matmul_xnor_fu_5960_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_matmul_xnor_fu_5960_n_8,
      Q => grp_matmul_xnor_fu_5960_ap_start_reg,
      R => ap_rst_n_inv
    );
layer1_activations_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer1_activations_RAM_AUTO_1R1W
     port map (
      ADDRARDADDR(5 downto 0) => layer1_activations_address0(5 downto 0),
      ADDRBWRADDR(5 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address1(5 downto 0),
      DIADI(20) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_9,
      DIADI(19) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_10,
      DIADI(18) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_11,
      DIADI(17) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_12,
      DIADI(16) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_13,
      DIADI(15) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_14,
      DIADI(14) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_15,
      DIADI(13) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_16,
      DIADI(12) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_17,
      DIADI(11) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_18,
      DIADI(10) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_19,
      DIADI(9) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_20,
      DIADI(8) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_21,
      DIADI(7) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_22,
      DIADI(6 downto 0) => layer1_activations_1_d0(17 downto 11),
      DOADO(29 downto 0) => layer1_activations_1_q0(29 downto 0),
      DOBDO(20 downto 0) => shl_ln123_1_fu_131_p2(31 downto 11),
      O(0) => p_0_in_5,
      Q(0) => ap_CS_fsm_state7,
      S(3) => layer1_activations_U_n_58,
      S(2) => layer1_activations_U_n_59,
      S(1) => layer1_activations_U_n_60,
      S(0) => layer1_activations_U_n_61,
      WEA(0) => layer1_activations_1_we0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_0,
      grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_ap_start_reg,
      grp_matmul_xnor_1_fu_4814_res_0_d0(2 downto 0) => grp_matmul_xnor_1_fu_4814_res_0_d0(10 downto 8),
      layer1_activations_ce0 => layer1_activations_ce0,
      layer1_activations_ce1 => layer1_activations_ce1,
      \shl_i_i_i_i645383_fu_1060_reg[8]_i_2_0\(2) => layer1_activations_U_n_70,
      \shl_i_i_i_i645383_fu_1060_reg[8]_i_2_0\(1) => layer1_activations_U_n_71,
      \shl_i_i_i_i645383_fu_1060_reg[8]_i_2_0\(0) => layer1_activations_U_n_72,
      \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_0\(3) => layer1_activations_U_n_66,
      \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_0\(2) => layer1_activations_U_n_67,
      \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_0\(1) => layer1_activations_U_n_68,
      \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_0\(0) => layer1_activations_U_n_69,
      \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_1\(0) => trunc_ln127_1_reg_3991(0),
      \shl_i_i_i_i645383_fu_1060_reg[8]_i_5_2\(31 downto 0) => layer1_activations_q0(31 downto 0),
      \shl_i_i_i_i645383_fu_1060_reg[8]_i_6_0\(3) => layer1_activations_U_n_62,
      \shl_i_i_i_i645383_fu_1060_reg[8]_i_6_0\(2) => layer1_activations_U_n_63,
      \shl_i_i_i_i645383_fu_1060_reg[8]_i_6_0\(1) => layer1_activations_U_n_64,
      \shl_i_i_i_i645383_fu_1060_reg[8]_i_6_0\(0) => layer1_activations_U_n_65
    );
layer1_activations_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer1_activations_RAM_AUTO_1R1W_0
     port map (
      ADDRARDADDR(5 downto 0) => layer1_activations_address0(5 downto 0),
      ADDRBWRADDR(5 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_layer1_activations_address1(5 downto 0),
      DOADO(29 downto 0) => layer1_activations_1_q0(29 downto 0),
      Q(0) => ap_CS_fsm_state7,
      S(3) => layer1_activations_U_n_58,
      S(2) => layer1_activations_U_n_59,
      S(1) => layer1_activations_U_n_60,
      S(0) => layer1_activations_U_n_61,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_0,
      grp_matmul_xnor_1_fu_4814_res_0_d0(2 downto 0) => grp_matmul_xnor_1_fu_4814_res_0_d0(10 downto 8),
      layer1_activations_ce0 => layer1_activations_ce0,
      layer1_activations_ce1 => layer1_activations_ce1,
      ram_reg_0(31 downto 0) => layer1_activations_q0(31 downto 0),
      ram_reg_1(20 downto 0) => shl_ln123_fu_119_p2(31 downto 11),
      ram_reg_2(3) => layer1_activations_U_n_62,
      ram_reg_2(2) => layer1_activations_U_n_63,
      ram_reg_2(1) => layer1_activations_U_n_64,
      ram_reg_2(0) => layer1_activations_U_n_65,
      ram_reg_3(3) => layer1_activations_U_n_66,
      ram_reg_3(2) => layer1_activations_U_n_67,
      ram_reg_3(1) => layer1_activations_U_n_68,
      ram_reg_3(0) => layer1_activations_U_n_69,
      ram_reg_4(2) => layer1_activations_U_n_70,
      ram_reg_4(1) => layer1_activations_U_n_71,
      ram_reg_4(0) => layer1_activations_U_n_72,
      ram_reg_5(20) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_30,
      ram_reg_5(19) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_31,
      ram_reg_5(18) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_32,
      ram_reg_5(17) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_33,
      ram_reg_5(16) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_34,
      ram_reg_5(15) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_35,
      ram_reg_5(14) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_36,
      ram_reg_5(13) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_37,
      ram_reg_5(12) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_38,
      ram_reg_5(11) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_39,
      ram_reg_5(10) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_40,
      ram_reg_5(9) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_41,
      ram_reg_5(8) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_42,
      ram_reg_5(7) => grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604_n_43,
      ram_reg_5(6 downto 0) => layer1_activations_d0(17 downto 11),
      ram_reg_6(0) => layer1_activations_we0,
      \shl_i_i_i_i645383_fu_1060_reg[8]_i_5\(0) => trunc_ln127_1_reg_3991(0)
    );
layer2_activations_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W
     port map (
      E(0) => layer2_activations_3_ce1,
      Q(0) => ap_CS_fsm_state13,
      add_ln149_1_fu_180_p2(1 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_1_d0(31 downto 30),
      ap_clk => ap_clk,
      d0(16) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_12,
      d0(15) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_13,
      d0(14) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_14,
      d0(13) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_15,
      d0(12) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_16,
      d0(11) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_17,
      d0(10) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_18,
      d0(9) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_19,
      d0(8) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_20,
      d0(7) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_21,
      d0(6) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_22,
      d0(5) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_23,
      d0(4) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_24,
      d0(3) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_25,
      d0(2) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_26,
      d0(1) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_27,
      d0(0) => grp_matmul_xnor_2_fu_5744_n_13,
      grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3 downto 0),
      layer2_activations_3_address0(3 downto 0) => layer2_activations_3_address0(3 downto 0),
      \p_0_in__0\ => \p_0_in__0\,
      q0(23 downto 0) => layer2_activations_1_q0(31 downto 8),
      \q0_reg[31]_0\(0) => layer2_activations_3_ce0,
      q1(17 downto 0) => layer2_activations_1_q1(30 downto 13),
      res_3_d0(4 downto 0) => grp_matmul_xnor_2_fu_5744_res_3_d0(13 downto 9)
    );
layer2_activations_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_1
     port map (
      E(0) => layer2_activations_3_ce1,
      Q(0) => ap_CS_fsm_state13,
      add_ln149_2_fu_193_p2(1 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_2_d0(31 downto 30),
      ap_clk => ap_clk,
      d0(16) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_48,
      d0(15) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_49,
      d0(14) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_50,
      d0(13) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_51,
      d0(12) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_52,
      d0(11) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_53,
      d0(10) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_54,
      d0(9) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_55,
      d0(8) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_56,
      d0(7) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_57,
      d0(6) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_58,
      d0(5) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_59,
      d0(4) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_60,
      d0(3) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_61,
      d0(2) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_62,
      d0(1) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_63,
      d0(0) => grp_matmul_xnor_2_fu_5744_n_13,
      grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3 downto 0),
      layer2_activations_3_address0(3 downto 0) => layer2_activations_3_address0(3 downto 0),
      \p_0_in__1\ => \p_0_in__1\,
      q0(23 downto 0) => layer2_activations_2_q0(31 downto 8),
      \q0_reg[31]_0\(0) => layer2_activations_3_ce0,
      q1(17 downto 0) => layer2_activations_2_q1(30 downto 13),
      res_3_d0(4 downto 0) => grp_matmul_xnor_2_fu_5744_res_3_d0(13 downto 9)
    );
layer2_activations_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_2
     port map (
      E(0) => layer2_activations_3_ce1,
      Q(0) => ap_CS_fsm_state13,
      add_ln149_3_fu_206_p2(1 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_d0(31 downto 30),
      ap_clk => ap_clk,
      d0(0) => grp_matmul_xnor_2_fu_5744_n_13,
      grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3 downto 0),
      layer2_activations_3_address0(3 downto 0) => layer2_activations_3_address0(3 downto 0),
      \p_0_in__2\ => \p_0_in__2\,
      q0(23 downto 0) => layer2_activations_3_q0(31 downto 8),
      \q0_reg[31]_0\(0) => layer2_activations_3_ce0,
      q1(17 downto 0) => layer2_activations_3_q1(30 downto 13),
      \q1_reg[29]_0\(15) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_66,
      \q1_reg[29]_0\(14) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_67,
      \q1_reg[29]_0\(13) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_68,
      \q1_reg[29]_0\(12) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_69,
      \q1_reg[29]_0\(11) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_70,
      \q1_reg[29]_0\(10) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_71,
      \q1_reg[29]_0\(9) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_72,
      \q1_reg[29]_0\(8) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_73,
      \q1_reg[29]_0\(7) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_74,
      \q1_reg[29]_0\(6) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_75,
      \q1_reg[29]_0\(5) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_76,
      \q1_reg[29]_0\(4) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_77,
      \q1_reg[29]_0\(3) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_78,
      \q1_reg[29]_0\(2) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_79,
      \q1_reg[29]_0\(1) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_80,
      \q1_reg[29]_0\(0) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_81,
      res_3_d0(4 downto 0) => grp_matmul_xnor_2_fu_5744_res_3_d0(13 downto 9)
    );
layer2_activations_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer2_activations_RAM_AUTO_1R1W_3
     port map (
      E(0) => layer2_activations_3_ce1,
      Q(0) => ap_CS_fsm_state13,
      add_ln149_fu_167_p2(1 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_d0(31 downto 30),
      ap_clk => ap_clk,
      grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_layer2_activations_3_address1(3 downto 0),
      layer2_activations_3_address0(3 downto 0) => layer2_activations_3_address0(3 downto 0),
      layer2_activations_3_ce0 => layer2_activations_3_ce0,
      p_0_in => p_0_in,
      q0(23 downto 0) => layer2_activations_q0(31 downto 8),
      q1(17 downto 0) => layer2_activations_q1(30 downto 13),
      \q1_reg[29]_0\(16) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_30,
      \q1_reg[29]_0\(15) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_31,
      \q1_reg[29]_0\(14) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_32,
      \q1_reg[29]_0\(13) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_33,
      \q1_reg[29]_0\(12) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_34,
      \q1_reg[29]_0\(11) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_35,
      \q1_reg[29]_0\(10) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_36,
      \q1_reg[29]_0\(9) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_37,
      \q1_reg[29]_0\(8) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_38,
      \q1_reg[29]_0\(7) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_39,
      \q1_reg[29]_0\(6) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_40,
      \q1_reg[29]_0\(5) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_41,
      \q1_reg[29]_0\(4) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_42,
      \q1_reg[29]_0\(3) => grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880_n_43,
      \q1_reg[29]_0\(2 downto 1) => d0(15 downto 14),
      \q1_reg[29]_0\(0) => grp_matmul_xnor_2_fu_5744_n_13,
      res_3_d0(4 downto 0) => grp_matmul_xnor_2_fu_5744_res_3_d0(13 downto 9)
    );
layer3_activations_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_layer3_activations_RAM_AUTO_1R1W
     port map (
      E(0) => layer3_activations_ce0,
      Q(0) => ap_CS_fsm_state19,
      add_ln174_fu_87_p2(2 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_d0(31 downto 29),
      ap_clk => ap_clk,
      d0(16) => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_7,
      d0(15) => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_8,
      d0(14) => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_9,
      d0(13) => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_10,
      d0(12) => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_11,
      d0(11) => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_12,
      d0(10) => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_13,
      d0(9) => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_14,
      d0(8) => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_15,
      d0(7) => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_16,
      d0(6) => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_17,
      d0(5) => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_18,
      d0(4) => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_19,
      d0(3) => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_20,
      d0(2) => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_21,
      d0(1) => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_n_22,
      d0(0) => grp_matmul_xnor_fu_5960_n_9,
      grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(3 downto 0) => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_address1(3 downto 0),
      layer3_activations_address0(3 downto 0) => layer3_activations_address0(3 downto 0),
      \p_0_in__3\ => \p_0_in__3\,
      q0(23 downto 0) => layer3_activations_q0(31 downto 8),
      q1(18 downto 0) => layer3_activations_q1(30 downto 12),
      \q1_reg[12]_0\(3 downto 0) => grp_matmul_xnor_fu_5960_res_d0(12 downto 9)
    );
\output_stream_TDATA_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(8),
      Q => output_stream_TDATA_reg(0),
      R => '0'
    );
\output_stream_TDATA_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(18),
      Q => output_stream_TDATA_reg(10),
      R => '0'
    );
\output_stream_TDATA_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(19),
      Q => output_stream_TDATA_reg(11),
      R => '0'
    );
\output_stream_TDATA_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(20),
      Q => output_stream_TDATA_reg(12),
      R => '0'
    );
\output_stream_TDATA_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(21),
      Q => output_stream_TDATA_reg(13),
      R => '0'
    );
\output_stream_TDATA_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(22),
      Q => output_stream_TDATA_reg(14),
      R => '0'
    );
\output_stream_TDATA_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(23),
      Q => output_stream_TDATA_reg(15),
      R => '0'
    );
\output_stream_TDATA_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(24),
      Q => output_stream_TDATA_reg(16),
      R => '0'
    );
\output_stream_TDATA_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(25),
      Q => output_stream_TDATA_reg(17),
      R => '0'
    );
\output_stream_TDATA_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(26),
      Q => output_stream_TDATA_reg(18),
      R => '0'
    );
\output_stream_TDATA_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(27),
      Q => output_stream_TDATA_reg(19),
      R => '0'
    );
\output_stream_TDATA_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(9),
      Q => output_stream_TDATA_reg(1),
      R => '0'
    );
\output_stream_TDATA_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(28),
      Q => output_stream_TDATA_reg(20),
      R => '0'
    );
\output_stream_TDATA_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(29),
      Q => output_stream_TDATA_reg(21),
      R => '0'
    );
\output_stream_TDATA_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(30),
      Q => output_stream_TDATA_reg(22),
      R => '0'
    );
\output_stream_TDATA_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(10),
      Q => output_stream_TDATA_reg(2),
      R => '0'
    );
\output_stream_TDATA_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(31),
      Q => output_stream_TDATA_reg(31),
      R => '0'
    );
\output_stream_TDATA_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(11),
      Q => output_stream_TDATA_reg(3),
      R => '0'
    );
\output_stream_TDATA_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(12),
      Q => output_stream_TDATA_reg(4),
      R => '0'
    );
\output_stream_TDATA_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(13),
      Q => output_stream_TDATA_reg(5),
      R => '0'
    );
\output_stream_TDATA_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(14),
      Q => output_stream_TDATA_reg(6),
      R => '0'
    );
\output_stream_TDATA_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(15),
      Q => output_stream_TDATA_reg(7),
      R => '0'
    );
\output_stream_TDATA_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(16),
      Q => output_stream_TDATA_reg(8),
      R => '0'
    );
\output_stream_TDATA_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => layer3_activations_q0(17),
      Q => output_stream_TDATA_reg(9),
      R => '0'
    );
\output_stream_TDEST_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => output_stream_TDEST_int_regslice(0),
      Q => output_stream_TDEST_reg(0),
      R => '0'
    );
\output_stream_TDEST_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => output_stream_TDEST_int_regslice(1),
      Q => output_stream_TDEST_reg(1),
      R => '0'
    );
\output_stream_TDEST_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => output_stream_TDEST_int_regslice(2),
      Q => output_stream_TDEST_reg(2),
      R => '0'
    );
\output_stream_TDEST_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => output_stream_TDEST_int_regslice(3),
      Q => output_stream_TDEST_reg(3),
      R => '0'
    );
\output_stream_TDEST_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => output_stream_TDEST_int_regslice(4),
      Q => output_stream_TDEST_reg(4),
      R => '0'
    );
\output_stream_TDEST_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => output_stream_TDEST_int_regslice(5),
      Q => output_stream_TDEST_reg(5),
      R => '0'
    );
\output_stream_TDEST_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => output_stream_TDEST_int_regslice(6),
      Q => output_stream_TDEST_reg(6),
      R => '0'
    );
\output_stream_TDEST_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => output_stream_TDEST_int_regslice(7),
      Q => output_stream_TDEST_reg(7),
      R => '0'
    );
\output_stream_TLAST_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => output_stream_TDATA_reg1,
      D => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TLAST,
      Q => output_stream_TLAST_reg,
      R => '0'
    );
regslice_both_input_stream_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both
     port map (
      E(0) => ap_block_pp0_stage0_subdone,
      Q(0) => ap_CS_fsm_state3,
      ack_in_t_reg_0 => input_stream_TREADY,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst_n_inv => ap_rst_n_inv,
      input_stream_TDATA(21 downto 0) => input_stream_TDATA(22 downto 1),
      input_stream_TVALID => input_stream_TVALID,
      select_ln105_fu_11881_p3(0) => p_0_in_6,
      vld_out => input_stream_TVALID_int_regslice
    );
regslice_both_output_stream_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both_4
     port map (
      D(0) => ap_NS_fsm(0),
      E(0) => layer3_activations_ce0,
      Q(4) => ap_CS_fsm_state22,
      Q(3) => ap_CS_fsm_state21,
      Q(2) => ap_CS_fsm_state19,
      Q(1) => ap_CS_fsm_state17,
      Q(0) => \ap_CS_fsm_reg_n_5_[0]\,
      ack_in_t_reg_0 => regslice_both_output_stream_V_data_V_U_n_6,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_4,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      \data_p2_reg[22]_0\(0) => load_p2_3,
      \data_p2_reg[31]_0\ => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_n_27,
      grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_ce0 => grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029_layer3_activations_ce0,
      grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_ap_start_reg,
      grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID,
      grp_matmul_xnor_fu_5960_res_ce0 => grp_matmul_xnor_fu_5960_res_ce0,
      output_stream_TDATA(23) => \^output_stream_tdata\(30),
      output_stream_TDATA(22 downto 0) => \^output_stream_tdata\(22 downto 0),
      output_stream_TDATA_reg(23) => output_stream_TDATA_reg(31),
      output_stream_TDATA_reg(22 downto 0) => output_stream_TDATA_reg(22 downto 0),
      output_stream_TDATA_reg1 => output_stream_TDATA_reg1,
      output_stream_TREADY => output_stream_TREADY,
      output_stream_TREADY_int_regslice => output_stream_TREADY_int_regslice,
      output_stream_TVALID => output_stream_TVALID,
      \p_0_in__3\ => \p_0_in__3\,
      q0(23 downto 0) => layer3_activations_q0(31 downto 8)
    );
regslice_both_output_stream_V_dest_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized4\
     port map (
      D(7 downto 0) => output_stream_TDEST_int_regslice(7 downto 0),
      E(0) => load_p2,
      Q(0) => ap_CS_fsm_state21,
      ack_in_t_reg_0 => regslice_both_output_stream_V_dest_V_U_n_5,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_4,
      ap_rst_n_inv => ap_rst_n_inv,
      \data_p1_reg[7]_0\(7 downto 0) => output_stream_TDEST_reg(7 downto 0),
      grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID,
      output_stream_TDATA_reg1 => output_stream_TDATA_reg1,
      output_stream_TDEST(7 downto 0) => output_stream_TDEST(7 downto 0),
      output_stream_TREADY => output_stream_TREADY,
      output_stream_TREADY_int_regslice => output_stream_TREADY_int_regslice
    );
regslice_both_output_stream_V_keep_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized0\
     port map (
      Q(0) => ap_CS_fsm_state21,
      ack_in_t_reg_0 => regslice_both_output_stream_V_keep_V_U_n_6,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_4,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID,
      load_p2 => load_p2_2,
      output_stream_TKEEP(0) => \^output_stream_tkeep\(2),
      output_stream_TREADY => output_stream_TREADY,
      output_stream_TREADY_int_regslice => output_stream_TREADY_int_regslice
    );
regslice_both_output_stream_V_last_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized2\
     port map (
      Q(0) => ap_CS_fsm_state21,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_4,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TLAST => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TLAST,
      grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID,
      output_stream_TDATA_reg1 => output_stream_TDATA_reg1,
      output_stream_TLAST(0) => output_stream_TLAST(0),
      output_stream_TLAST_reg => output_stream_TLAST_reg,
      output_stream_TREADY => output_stream_TREADY,
      output_stream_TREADY_int_regslice => output_stream_TREADY_int_regslice
    );
regslice_both_output_stream_V_strb_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized0_5\
     port map (
      Q(0) => ap_CS_fsm_state21,
      ack_in_t_reg_0 => regslice_both_output_stream_V_strb_V_U_n_6,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_4,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID,
      load_p2 => load_p2_1,
      output_stream_TREADY => output_stream_TREADY,
      output_stream_TREADY_int_regslice => output_stream_TREADY_int_regslice,
      output_stream_TSTRB(0) => \^output_stream_tstrb\(2)
    );
regslice_both_output_stream_V_user_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward_regslice_both__parameterized1\
     port map (
      Q(0) => ap_CS_fsm_state21,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_4,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID => grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034_output_stream_TVALID,
      output_stream_TREADY => output_stream_TREADY,
      output_stream_TREADY_int_regslice => output_stream_TREADY_int_regslice,
      output_stream_TUSER(1 downto 0) => output_stream_TUSER(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    input_stream_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    input_stream_TDEST : in STD_LOGIC_VECTOR ( 7 downto 0 );
    input_stream_TID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    input_stream_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    input_stream_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_stream_TREADY : out STD_LOGIC;
    input_stream_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    input_stream_TUSER : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_stream_TVALID : in STD_LOGIC;
    output_stream_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    output_stream_TDEST : out STD_LOGIC_VECTOR ( 7 downto 0 );
    output_stream_TID : out STD_LOGIC_VECTOR ( 4 downto 0 );
    output_stream_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    output_stream_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_stream_TREADY : in STD_LOGIC;
    output_stream_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    output_stream_TUSER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    output_stream_TVALID : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "bd_0_hls_inst_0,feedforward,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "feedforward,Vivado 2024.2";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \^s_axi_control_rdata\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_inst_output_stream_TID_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_s_axi_control_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_control_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_inst_s_axi_control_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of inst : label is 4;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "22'b0000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of inst : label is "22'b0000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of inst : label is "22'b0000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of inst : label is "22'b0000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of inst : label is "22'b0000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of inst : label is "22'b0000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of inst : label is "22'b0000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of inst : label is "22'b0000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of inst : label is "22'b0000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of inst : label is "22'b0000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of inst : label is "22'b0001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "22'b0000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of inst : label is "22'b0010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of inst : label is "22'b0100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of inst : label is "22'b1000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "22'b0000000000000000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "22'b0000000000000000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "22'b0000000000000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "22'b0000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "22'b0000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "22'b0000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of inst : label is "22'b0000000000000100000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of ap_clk : signal is "slave";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:input_stream:output_stream, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.0, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_MODE of ap_rst_n : signal is "slave";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of input_stream_TREADY : signal is "xilinx.com:interface:axis:1.0 input_stream TREADY";
  attribute X_INTERFACE_INFO of input_stream_TVALID : signal is "xilinx.com:interface:axis:1.0 input_stream TVALID";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_MODE of interrupt : signal is "master";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of output_stream_TREADY : signal is "xilinx.com:interface:axis:1.0 output_stream TREADY";
  attribute X_INTERFACE_INFO of output_stream_TVALID : signal is "xilinx.com:interface:axis:1.0 output_stream TVALID";
  attribute X_INTERFACE_INFO of s_axi_control_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY";
  attribute X_INTERFACE_INFO of s_axi_control_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID";
  attribute X_INTERFACE_INFO of s_axi_control_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY";
  attribute X_INTERFACE_INFO of s_axi_control_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID";
  attribute X_INTERFACE_INFO of s_axi_control_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BREADY";
  attribute X_INTERFACE_INFO of s_axi_control_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BVALID";
  attribute X_INTERFACE_INFO of s_axi_control_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RREADY";
  attribute X_INTERFACE_INFO of s_axi_control_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RVALID";
  attribute X_INTERFACE_INFO of s_axi_control_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WREADY";
  attribute X_INTERFACE_INFO of s_axi_control_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WVALID";
  attribute X_INTERFACE_INFO of input_stream_TDATA : signal is "xilinx.com:interface:axis:1.0 input_stream TDATA";
  attribute X_INTERFACE_MODE of input_stream_TDATA : signal is "slave";
  attribute X_INTERFACE_PARAMETER of input_stream_TDATA : signal is "XIL_INTERFACENAME input_stream, TUSER_WIDTH 2, TDATA_NUM_BYTES 4, TDEST_WIDTH 8, TID_WIDTH 5, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000.0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of input_stream_TDEST : signal is "xilinx.com:interface:axis:1.0 input_stream TDEST";
  attribute X_INTERFACE_INFO of input_stream_TID : signal is "xilinx.com:interface:axis:1.0 input_stream TID";
  attribute X_INTERFACE_INFO of input_stream_TKEEP : signal is "xilinx.com:interface:axis:1.0 input_stream TKEEP";
  attribute X_INTERFACE_INFO of input_stream_TLAST : signal is "xilinx.com:interface:axis:1.0 input_stream TLAST";
  attribute X_INTERFACE_INFO of input_stream_TSTRB : signal is "xilinx.com:interface:axis:1.0 input_stream TSTRB";
  attribute X_INTERFACE_INFO of input_stream_TUSER : signal is "xilinx.com:interface:axis:1.0 input_stream TUSER";
  attribute X_INTERFACE_INFO of output_stream_TDATA : signal is "xilinx.com:interface:axis:1.0 output_stream TDATA";
  attribute X_INTERFACE_MODE of output_stream_TDATA : signal is "master";
  attribute X_INTERFACE_PARAMETER of output_stream_TDATA : signal is "XIL_INTERFACENAME output_stream, TUSER_WIDTH 2, TDATA_NUM_BYTES 4, TDEST_WIDTH 8, TID_WIDTH 5, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000.0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of output_stream_TDEST : signal is "xilinx.com:interface:axis:1.0 output_stream TDEST";
  attribute X_INTERFACE_INFO of output_stream_TID : signal is "xilinx.com:interface:axis:1.0 output_stream TID";
  attribute X_INTERFACE_INFO of output_stream_TKEEP : signal is "xilinx.com:interface:axis:1.0 output_stream TKEEP";
  attribute X_INTERFACE_INFO of output_stream_TLAST : signal is "xilinx.com:interface:axis:1.0 output_stream TLAST";
  attribute X_INTERFACE_INFO of output_stream_TSTRB : signal is "xilinx.com:interface:axis:1.0 output_stream TSTRB";
  attribute X_INTERFACE_INFO of output_stream_TUSER : signal is "xilinx.com:interface:axis:1.0 output_stream TUSER";
  attribute X_INTERFACE_INFO of s_axi_control_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR";
  attribute X_INTERFACE_MODE of s_axi_control_ARADDR : signal is "slave";
  attribute X_INTERFACE_PARAMETER of s_axi_control_ARADDR : signal is "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 4, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000.0, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR";
  attribute X_INTERFACE_INFO of s_axi_control_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BRESP";
  attribute X_INTERFACE_INFO of s_axi_control_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RDATA";
  attribute X_INTERFACE_INFO of s_axi_control_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RRESP";
  attribute X_INTERFACE_INFO of s_axi_control_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WDATA";
  attribute X_INTERFACE_INFO of s_axi_control_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB";
begin
  output_stream_TID(4) <= \<const0>\;
  output_stream_TID(3) <= \<const0>\;
  output_stream_TID(2) <= \<const0>\;
  output_stream_TID(1) <= \<const0>\;
  output_stream_TID(0) <= \<const0>\;
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RDATA(31) <= \<const0>\;
  s_axi_control_RDATA(30) <= \<const0>\;
  s_axi_control_RDATA(29) <= \<const0>\;
  s_axi_control_RDATA(28) <= \<const0>\;
  s_axi_control_RDATA(27) <= \<const0>\;
  s_axi_control_RDATA(26) <= \<const0>\;
  s_axi_control_RDATA(25) <= \<const0>\;
  s_axi_control_RDATA(24) <= \<const0>\;
  s_axi_control_RDATA(23) <= \<const0>\;
  s_axi_control_RDATA(22) <= \<const0>\;
  s_axi_control_RDATA(21) <= \<const0>\;
  s_axi_control_RDATA(20) <= \<const0>\;
  s_axi_control_RDATA(19) <= \<const0>\;
  s_axi_control_RDATA(18) <= \<const0>\;
  s_axi_control_RDATA(17) <= \<const0>\;
  s_axi_control_RDATA(16) <= \<const0>\;
  s_axi_control_RDATA(15) <= \<const0>\;
  s_axi_control_RDATA(14) <= \<const0>\;
  s_axi_control_RDATA(13) <= \<const0>\;
  s_axi_control_RDATA(12) <= \<const0>\;
  s_axi_control_RDATA(11) <= \<const0>\;
  s_axi_control_RDATA(10) <= \<const0>\;
  s_axi_control_RDATA(9) <= \^s_axi_control_rdata\(9);
  s_axi_control_RDATA(8) <= \<const0>\;
  s_axi_control_RDATA(7) <= \^s_axi_control_rdata\(7);
  s_axi_control_RDATA(6) <= \<const0>\;
  s_axi_control_RDATA(5) <= \<const0>\;
  s_axi_control_RDATA(4) <= \<const0>\;
  s_axi_control_RDATA(3 downto 0) <= \^s_axi_control_rdata\(3 downto 0);
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_feedforward
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      input_stream_TDATA(31 downto 23) => B"000000000",
      input_stream_TDATA(22 downto 1) => input_stream_TDATA(22 downto 1),
      input_stream_TDATA(0) => '0',
      input_stream_TDEST(7 downto 0) => B"00000000",
      input_stream_TID(4 downto 0) => B"00000",
      input_stream_TKEEP(3 downto 0) => B"0000",
      input_stream_TLAST(0) => '0',
      input_stream_TREADY => input_stream_TREADY,
      input_stream_TSTRB(3 downto 0) => B"0000",
      input_stream_TUSER(1 downto 0) => B"00",
      input_stream_TVALID => input_stream_TVALID,
      interrupt => interrupt,
      output_stream_TDATA(31 downto 0) => output_stream_TDATA(31 downto 0),
      output_stream_TDEST(7 downto 0) => output_stream_TDEST(7 downto 0),
      output_stream_TID(4 downto 0) => NLW_inst_output_stream_TID_UNCONNECTED(4 downto 0),
      output_stream_TKEEP(3 downto 0) => output_stream_TKEEP(3 downto 0),
      output_stream_TLAST(0) => output_stream_TLAST(0),
      output_stream_TREADY => output_stream_TREADY,
      output_stream_TSTRB(3 downto 0) => output_stream_TSTRB(3 downto 0),
      output_stream_TUSER(1 downto 0) => output_stream_TUSER(1 downto 0),
      output_stream_TVALID => output_stream_TVALID,
      s_axi_control_ARADDR(3 downto 0) => s_axi_control_ARADDR(3 downto 0),
      s_axi_control_ARREADY => s_axi_control_ARREADY,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(3 downto 2) => s_axi_control_AWADDR(3 downto 2),
      s_axi_control_AWADDR(1 downto 0) => B"00",
      s_axi_control_AWREADY => s_axi_control_AWREADY,
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BRESP(1 downto 0) => NLW_inst_s_axi_control_BRESP_UNCONNECTED(1 downto 0),
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 10) => NLW_inst_s_axi_control_RDATA_UNCONNECTED(31 downto 10),
      s_axi_control_RDATA(9) => \^s_axi_control_rdata\(9),
      s_axi_control_RDATA(8) => NLW_inst_s_axi_control_RDATA_UNCONNECTED(8),
      s_axi_control_RDATA(7) => \^s_axi_control_rdata\(7),
      s_axi_control_RDATA(6 downto 4) => NLW_inst_s_axi_control_RDATA_UNCONNECTED(6 downto 4),
      s_axi_control_RDATA(3 downto 0) => \^s_axi_control_rdata\(3 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RRESP(1 downto 0) => NLW_inst_s_axi_control_RRESP_UNCONNECTED(1 downto 0),
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 8) => B"000000000000000000000000",
      s_axi_control_WDATA(7) => s_axi_control_WDATA(7),
      s_axi_control_WDATA(6 downto 2) => B"00000",
      s_axi_control_WDATA(1 downto 0) => s_axi_control_WDATA(1 downto 0),
      s_axi_control_WREADY => s_axi_control_WREADY,
      s_axi_control_WSTRB(3 downto 1) => B"000",
      s_axi_control_WSTRB(0) => s_axi_control_WSTRB(0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
end STRUCTURE;
