{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 26 10:43:29 2009 " "Info: Processing started: Sun Jul 26 10:43:29 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Mirror -c Mirror --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Mirror -c Mirror --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_100 " "Info: Assuming node \"Clk_100\" is an undefined clock" {  } { { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_100" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clk_100 register register lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_reg_bit\[0\] lpm_counter11:inst7\|lpm_counter:lpm_counter_component\|cntr_22k:auto_generated\|counter_reg_bit\[2\] 250.0 MHz Internal " "Info: Clock \"Clk_100\" Internal fmax is restricted to 250.0 MHz between source register \"lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_reg_bit\[0\]\" and destination register \"lpm_counter11:inst7\|lpm_counter:lpm_counter_component\|cntr_22k:auto_generated\|counter_reg_bit\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 4.0 ns " "Info: fmax restricted to clock pin edge rate 4.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.083 ns + Longest register register " "Info: + Longest register to register delay is 3.083 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_reg_bit\[0\] 1 REG FF_X25_Y2_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X25_Y2_N3; Fanout = 4; REG Node = 'lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_04_Base/db/cntr_0fm.tdf" 45 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.446 ns) 0.789 ns lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X25_Y2_N2 2 " "Info: 2: + IC(0.343 ns) + CELL(0.446 ns) = 0.789 ns; Loc. = LCCOMB_X25_Y2_N2; Fanout = 2; COMB Node = 'lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.789 ns" { lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_04_Base/db/cntr_0fm.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.847 ns lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X25_Y2_N4 1 " "Info: 3: + IC(0.000 ns) + CELL(0.058 ns) = 0.847 ns; Loc. = LCCOMB_X25_Y2_N4; Fanout = 1; COMB Node = 'lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita0~COUT lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_04_Base/db/cntr_0fm.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.455 ns) 1.302 ns lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita1~0 4 COMB LCCOMB_X25_Y2_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.455 ns) = 1.302 ns; Loc. = LCCOMB_X25_Y2_N6; Fanout = 2; COMB Node = 'lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~COUT lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~0 } "NODE_NAME" } } { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_04_Base/db/cntr_0fm.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.533 ns) + CELL(0.130 ns) 1.965 ns lpm_counter11:inst7\|lpm_counter:lpm_counter_component\|cntr_22k:auto_generated\|_~13 5 COMB LCCOMB_X23_Y2_N26 3 " "Info: 5: + IC(0.533 ns) + CELL(0.130 ns) = 1.965 ns; Loc. = LCCOMB_X23_Y2_N26; Fanout = 3; COMB Node = 'lpm_counter11:inst7\|lpm_counter:lpm_counter_component\|cntr_22k:auto_generated\|_~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.663 ns" { lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~0 lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|_~13 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.508 ns) + CELL(0.610 ns) 3.083 ns lpm_counter11:inst7\|lpm_counter:lpm_counter_component\|cntr_22k:auto_generated\|counter_reg_bit\[2\] 6 REG FF_X26_Y2_N21 2 " "Info: 6: + IC(0.508 ns) + CELL(0.610 ns) = 3.083 ns; Loc. = FF_X26_Y2_N21; Fanout = 2; REG Node = 'lpm_counter11:inst7\|lpm_counter:lpm_counter_component\|cntr_22k:auto_generated\|counter_reg_bit\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|_~13 lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "db/cntr_22k.tdf" "" { Text "C:/altera/90/qdesigns/Main_04_Base/db/cntr_22k.tdf" 48 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.699 ns ( 55.11 % ) " "Info: Total cell delay = 1.699 ns ( 55.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.384 ns ( 44.89 % ) " "Info: Total interconnect delay = 1.384 ns ( 44.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.083 ns" { lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita0~COUT lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~COUT lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~0 lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|_~13 lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.083 ns" { lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] {} lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita0~COUT {} lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~COUT {} lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~0 {} lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|_~13 {} lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2] {} } { 0.000ns 0.343ns 0.000ns 0.000ns 0.533ns 0.508ns } { 0.000ns 0.446ns 0.058ns 0.455ns 0.130ns 0.610ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 destination 2.346 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk_100\" to destination register is 2.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Clk_100~input 2 COMB IOIBUF_X0_Y11_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.180 ns) + CELL(0.000 ns) 1.032 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G4 46 " "Info: 3: + IC(0.180 ns) + CELL(0.000 ns) = 1.032 ns; Loc. = CLKCTRL_G4; Fanout = 46; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.180 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.534 ns) 2.346 ns lpm_counter11:inst7\|lpm_counter:lpm_counter_component\|cntr_22k:auto_generated\|counter_reg_bit\[2\] 4 REG FF_X26_Y2_N21 2 " "Info: 4: + IC(0.780 ns) + CELL(0.534 ns) = 2.346 ns; Loc. = FF_X26_Y2_N21; Fanout = 2; REG Node = 'lpm_counter11:inst7\|lpm_counter:lpm_counter_component\|cntr_22k:auto_generated\|counter_reg_bit\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { Clk_100~inputclkctrl lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "db/cntr_22k.tdf" "" { Text "C:/altera/90/qdesigns/Main_04_Base/db/cntr_22k.tdf" 48 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.386 ns ( 59.08 % ) " "Info: Total cell delay = 1.386 ns ( 59.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.960 ns ( 40.92 % ) " "Info: Total interconnect delay = 0.960 ns ( 40.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.346 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.346 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2] {} } { 0.000ns 0.000ns 0.180ns 0.780ns } { 0.000ns 0.852ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 source 2.346 ns - Longest register " "Info: - Longest clock path from clock \"Clk_100\" to source register is 2.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Clk_100~input 2 COMB IOIBUF_X0_Y11_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.180 ns) + CELL(0.000 ns) 1.032 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G4 46 " "Info: 3: + IC(0.180 ns) + CELL(0.000 ns) = 1.032 ns; Loc. = CLKCTRL_G4; Fanout = 46; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.180 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.534 ns) 2.346 ns lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_reg_bit\[0\] 4 REG FF_X25_Y2_N3 4 " "Info: 4: + IC(0.780 ns) + CELL(0.534 ns) = 2.346 ns; Loc. = FF_X25_Y2_N3; Fanout = 4; REG Node = 'lpm_counter10:inst5\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { Clk_100~inputclkctrl lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_04_Base/db/cntr_0fm.tdf" 45 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.386 ns ( 59.08 % ) " "Info: Total cell delay = 1.386 ns ( 59.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.960 ns ( 40.92 % ) " "Info: Total interconnect delay = 0.960 ns ( 40.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.346 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.346 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.180ns 0.780ns } { 0.000ns 0.852ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.346 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.346 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2] {} } { 0.000ns 0.000ns 0.180ns 0.780ns } { 0.000ns 0.852ns 0.000ns 0.534ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.346 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.346 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.180ns 0.780ns } { 0.000ns 0.852ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_04_Base/db/cntr_0fm.tdf" 45 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns + " "Info: + Micro setup delay of destination is -0.015 ns" {  } { { "db/cntr_22k.tdf" "" { Text "C:/altera/90/qdesigns/Main_04_Base/db/cntr_22k.tdf" 48 17 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.083 ns" { lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita0~COUT lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~COUT lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~0 lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|_~13 lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.083 ns" { lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] {} lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita0~COUT {} lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~COUT {} lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~0 {} lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|_~13 {} lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2] {} } { 0.000ns 0.343ns 0.000ns 0.000ns 0.533ns 0.508ns } { 0.000ns 0.446ns 0.058ns 0.455ns 0.130ns 0.610ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.346 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.346 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2] {} } { 0.000ns 0.000ns 0.180ns 0.780ns } { 0.000ns 0.852ns 0.000ns 0.534ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.346 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.346 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter10:inst5|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.180ns 0.780ns } { 0.000ns 0.852ns 0.000ns 0.534ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter11:inst7|lpm_counter:lpm_counter_component|cntr_22k:auto_generated|counter_reg_bit[2] {} } {  } {  } "" } } { "db/cntr_22k.tdf" "" { Text "C:/altera/90/qdesigns/Main_04_Base/db/cntr_22k.tdf" 48 17 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff10:inst4\|lpm_ff:lpm_ff_component\|dffs\[4\] ADC_Dat\[4\] Clk_100 2.367 ns register " "Info: tsu for register \"lpm_dff10:inst4\|lpm_ff:lpm_ff_component\|dffs\[4\]\" (data pin = \"ADC_Dat\[4\]\", clock pin = \"Clk_100\") is 2.367 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.725 ns + Longest pin register " "Info: + Longest pin to register delay is 4.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ADC_Dat\[4\] 1 PIN PIN_D12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_D12; Fanout = 1; PIN Node = 'ADC_Dat\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_Dat[4] } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 632 24 192 648 "ADC_Dat\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns ADC_Dat\[4\]~input 2 COMB IOIBUF_X30_Y24_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = IOIBUF_X30_Y24_N1; Fanout = 2; COMB Node = 'ADC_Dat\[4\]~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.840 ns" { ADC_Dat[4] ADC_Dat[4]~input } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 632 24 192 648 "ADC_Dat\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.543 ns) + CELL(0.342 ns) 4.725 ns lpm_dff10:inst4\|lpm_ff:lpm_ff_component\|dffs\[4\] 3 REG FF_X30_Y6_N23 1 " "Info: 3: + IC(3.543 ns) + CELL(0.342 ns) = 4.725 ns; Loc. = FF_X30_Y6_N23; Fanout = 1; REG Node = 'lpm_dff10:inst4\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.885 ns" { ADC_Dat[4]~input lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.182 ns ( 25.02 % ) " "Info: Total cell delay = 1.182 ns ( 25.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.543 ns ( 74.98 % ) " "Info: Total interconnect delay = 3.543 ns ( 74.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.725 ns" { ADC_Dat[4] ADC_Dat[4]~input lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.725 ns" { ADC_Dat[4] {} ADC_Dat[4]~input {} lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 3.543ns } { 0.000ns 0.840ns 0.342ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns + " "Info: + Micro setup delay of destination is -0.015 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 destination 2.343 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk_100\" to destination register is 2.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Clk_100~input 2 COMB IOIBUF_X0_Y11_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.180 ns) + CELL(0.000 ns) 1.032 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G4 46 " "Info: 3: + IC(0.180 ns) + CELL(0.000 ns) = 1.032 ns; Loc. = CLKCTRL_G4; Fanout = 46; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.180 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.534 ns) 2.343 ns lpm_dff10:inst4\|lpm_ff:lpm_ff_component\|dffs\[4\] 4 REG FF_X30_Y6_N23 1 " "Info: 4: + IC(0.777 ns) + CELL(0.534 ns) = 2.343 ns; Loc. = FF_X30_Y6_N23; Fanout = 1; REG Node = 'lpm_dff10:inst4\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.311 ns" { Clk_100~inputclkctrl lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.386 ns ( 59.15 % ) " "Info: Total cell delay = 1.386 ns ( 59.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.957 ns ( 40.85 % ) " "Info: Total interconnect delay = 0.957 ns ( 40.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.180ns 0.777ns } { 0.000ns 0.852ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.725 ns" { ADC_Dat[4] ADC_Dat[4]~input lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.725 ns" { ADC_Dat[4] {} ADC_Dat[4]~input {} lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 3.543ns } { 0.000ns 0.840ns 0.342ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.180ns 0.777ns } { 0.000ns 0.852ns 0.000ns 0.534ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk_100 ADC_Data\[10\] lpm_dff10:inst4\|lpm_ff:lpm_ff_component\|dffs\[2\] 7.005 ns register " "Info: tco from clock \"Clk_100\" to destination pin \"ADC_Data\[10\]\" through register \"lpm_dff10:inst4\|lpm_ff:lpm_ff_component\|dffs\[2\]\" is 7.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 source 2.343 ns + Longest register " "Info: + Longest clock path from clock \"Clk_100\" to source register is 2.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Clk_100~input 2 COMB IOIBUF_X0_Y11_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.180 ns) + CELL(0.000 ns) 1.032 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G4 46 " "Info: 3: + IC(0.180 ns) + CELL(0.000 ns) = 1.032 ns; Loc. = CLKCTRL_G4; Fanout = 46; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.180 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.534 ns) 2.343 ns lpm_dff10:inst4\|lpm_ff:lpm_ff_component\|dffs\[2\] 4 REG FF_X30_Y6_N3 1 " "Info: 4: + IC(0.777 ns) + CELL(0.534 ns) = 2.343 ns; Loc. = FF_X30_Y6_N3; Fanout = 1; REG Node = 'lpm_dff10:inst4\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.311 ns" { Clk_100~inputclkctrl lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.386 ns ( 59.15 % ) " "Info: Total cell delay = 1.386 ns ( 59.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.957 ns ( 40.85 % ) " "Info: Total interconnect delay = 0.957 ns ( 40.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.180ns 0.777ns } { 0.000ns 0.852ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.463 ns + Longest register pin " "Info: + Longest register to pin delay is 4.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff10:inst4\|lpm_ff:lpm_ff_component\|dffs\[2\] 1 REG FF_X30_Y6_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X30_Y6_N3; Fanout = 1; REG Node = 'lpm_dff10:inst4\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.484 ns) + CELL(1.979 ns) 4.463 ns ADC_Data\[10\]~output 2 COMB IOOBUF_X13_Y24_N23 1 " "Info: 2: + IC(2.484 ns) + CELL(1.979 ns) = 4.463 ns; Loc. = IOOBUF_X13_Y24_N23; Fanout = 1; COMB Node = 'ADC_Data\[10\]~output'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.463 ns" { lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[2] ADC_Data[10]~output } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 536 1064 1243 552 "ADC_Data\[15..0\]" "" } { 768 624 724 784 "ADC_Data\[15..8\]" "" } { 640 624 720 656 "ADC_Data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 4.463 ns ADC_Data\[10\] 3 PIN PIN_F8 0 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 4.463 ns; Loc. = PIN_F8; Fanout = 0; PIN Node = 'ADC_Data\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { ADC_Data[10]~output ADC_Data[10] } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 536 1064 1243 552 "ADC_Data\[15..0\]" "" } { 768 624 724 784 "ADC_Data\[15..8\]" "" } { 640 624 720 656 "ADC_Data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.979 ns ( 44.34 % ) " "Info: Total cell delay = 1.979 ns ( 44.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.484 ns ( 55.66 % ) " "Info: Total interconnect delay = 2.484 ns ( 55.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.463 ns" { lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[2] ADC_Data[10]~output ADC_Data[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.463 ns" { lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[2] {} ADC_Data[10]~output {} ADC_Data[10] {} } { 0.000ns 2.484ns 0.000ns } { 0.000ns 1.979ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.180ns 0.777ns } { 0.000ns 0.852ns 0.000ns 0.534ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.463 ns" { lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[2] ADC_Data[10]~output ADC_Data[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.463 ns" { lpm_dff10:inst4|lpm_ff:lpm_ff_component|dffs[2] {} ADC_Data[10]~output {} ADC_Data[10] {} } { 0.000ns 2.484ns 0.000ns } { 0.000ns 1.979ns 0.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_dff10:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\] ADC_Dat\[3\] Clk_100 -1.554 ns register " "Info: th for register \"lpm_dff10:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]\" (data pin = \"ADC_Dat\[3\]\", clock pin = \"Clk_100\") is -1.554 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 destination 2.349 ns + Longest register " "Info: + Longest clock path from clock \"Clk_100\" to destination register is 2.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Clk_100~input 2 COMB IOIBUF_X0_Y11_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.180 ns) + CELL(0.000 ns) 1.032 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G4 46 " "Info: 3: + IC(0.180 ns) + CELL(0.000 ns) = 1.032 ns; Loc. = CLKCTRL_G4; Fanout = 46; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.180 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { -8 16 184 8 "Clk_100" "" } { 472 905 946 488 "Clk_100" "" } { 600 912 961 616 "Clk_100" "" } { 712 816 865 728 "Clk_100" "" } { 360 864 913 376 "Clk_100" "" } { -48 320 376 -32 "Clk_100" "" } { -64 696 752 -48 "Clk_100" "" } { -16 184 240 0 "Clk_100" "" } { 40 944 993 56 "Clk_100" "" } { 40 1064 1113 56 "Clk_100" "" } { 40 1184 1233 56 "Clk_100" "" } { 640 200 280 656 "Clk_100" "" } { 776 392 464 792 "Clk_100" "" } { 184 473 513 200 "Clk_100" "" } { 184 265 305 200 "Clk_100" "" } { 496 48 104 512 "Clk_100" "" } { 376 152 201 392 "Clk_100" "" } { 144 728 776 160 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.534 ns) 2.349 ns lpm_dff10:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\] 4 REG FF_X28_Y1_N27 1 " "Info: 4: + IC(0.783 ns) + CELL(0.534 ns) = 2.349 ns; Loc. = FF_X28_Y1_N27; Fanout = 1; REG Node = 'lpm_dff10:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { Clk_100~inputclkctrl lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.386 ns ( 59.00 % ) " "Info: Total cell delay = 1.386 ns ( 59.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.963 ns ( 41.00 % ) " "Info: Total interconnect delay = 0.963 ns ( 41.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.349 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.349 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.180ns 0.783ns } { 0.000ns 0.852ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.060 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ADC_Dat\[3\] 1 PIN PIN_M10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_M10; Fanout = 1; PIN Node = 'ADC_Dat\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_Dat[3] } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 632 24 192 648 "ADC_Dat\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns ADC_Dat\[3\]~input 2 COMB IOIBUF_X28_Y0_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = IOIBUF_X28_Y0_N1; Fanout = 2; COMB Node = 'ADC_Dat\[3\]~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { ADC_Dat[3] ADC_Dat[3]~input } "NODE_NAME" } } { "Mirror.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_04_Base/Mirror.bdf" { { 632 24 192 648 "ADC_Dat\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.009 ns) + CELL(0.130 ns) 3.969 ns lpm_dff10:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]~feeder 3 COMB LCCOMB_X28_Y1_N26 1 " "Info: 3: + IC(3.009 ns) + CELL(0.130 ns) = 3.969 ns; Loc. = LCCOMB_X28_Y1_N26; Fanout = 1; COMB Node = 'lpm_dff10:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.139 ns" { ADC_Dat[3]~input lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[3]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 4.060 ns lpm_dff10:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\] 4 REG FF_X28_Y1_N27 1 " "Info: 4: + IC(0.000 ns) + CELL(0.091 ns) = 4.060 ns; Loc. = FF_X28_Y1_N27; Fanout = 1; REG Node = 'lpm_dff10:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[3]~feeder lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.051 ns ( 25.89 % ) " "Info: Total cell delay = 1.051 ns ( 25.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.009 ns ( 74.11 % ) " "Info: Total interconnect delay = 3.009 ns ( 74.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.060 ns" { ADC_Dat[3] ADC_Dat[3]~input lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[3]~feeder lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.060 ns" { ADC_Dat[3] {} ADC_Dat[3]~input {} lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[3]~feeder {} lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 3.009ns 0.000ns } { 0.000ns 0.830ns 0.130ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.349 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.349 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.180ns 0.783ns } { 0.000ns 0.852ns 0.000ns 0.534ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.060 ns" { ADC_Dat[3] ADC_Dat[3]~input lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[3]~feeder lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.060 ns" { ADC_Dat[3] {} ADC_Dat[3]~input {} lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[3]~feeder {} lpm_dff10:inst2|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 3.009ns 0.000ns } { 0.000ns 0.830ns 0.130ns 0.091ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 26 10:43:29 2009 " "Info: Processing ended: Sun Jul 26 10:43:29 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
