
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.101530                       # Number of seconds simulated
sim_ticks                                101529775977                       # Number of ticks simulated
final_tick                               628523673255                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 114792                       # Simulator instruction rate (inst/s)
host_op_rate                                   144831                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5311303                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889300                       # Number of bytes of host memory used
host_seconds                                 19115.79                       # Real time elapsed on the host
sim_insts                                  2194333736                       # Number of instructions simulated
sim_ops                                    2768560374                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3282176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1583488                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4868992                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1573888                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1573888                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        25642                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12371                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 38039                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12296                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12296                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16389                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     32327226                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16389                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15596292                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                47956296                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16389                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16389                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              32779                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          15501738                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               15501738                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          15501738                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16389                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     32327226                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16389                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15596292                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               63458034                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               243476682                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21935874                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17770207                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2011171                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8991544                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8282937                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2464266                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91431                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185541180                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121899766                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21935874                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10747203                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26704268                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6154034                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4619755                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11611119                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2010561                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    220963171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.677822                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.049631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       194258903     87.91%     87.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2486094      1.13%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1959141      0.89%     89.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4590651      2.08%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          993461      0.45%     92.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1552816      0.70%     93.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1187533      0.54%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          742308      0.34%     94.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13192264      5.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    220963171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090094                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.500663                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183463722                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6757704                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26597783                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        87836                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4056120                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3782367                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42418                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149478095                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        77532                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4056120                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       183969769                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1745295                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3576949                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26149078                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1465954                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149340925                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        30985                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        276786                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       540050                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       208410                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210101724                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    696839273                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    696839273                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39406206                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37131                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20587                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4741853                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14507415                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7214384                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       133845                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1602259                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148273013                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37113                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139335788                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       143973                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24643298                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51220066                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4045                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    220963171                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.630584                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.301824                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    160889486     72.81%     72.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25749663     11.65%     84.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12490377      5.65%     90.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8333353      3.77%     93.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7721396      3.49%     97.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2591825      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2678446      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       379073      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129552      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    220963171                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         400580     59.32%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        136424     20.20%     79.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       138271     20.48%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117027115     83.99%     83.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2112585      1.52%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13022680      9.35%     94.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7156874      5.14%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139335788                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.572276                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             675275                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004846                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500453993                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    172953901                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135766088                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140011063                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       350860                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3273478                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1015                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          477                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       188658                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4056120                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1082456                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        97042                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148310126                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        10059                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14507415                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7214384                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20579                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         82196                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          477                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1096924                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1135883                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2232807                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136798842                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12573818                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2536944                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19729437                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19399266                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7155619                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.561856                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135766627                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135766088                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80400642                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221882456                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.557614                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362357                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25502393                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2013894                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    216907051                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.566184                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.370734                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    165331737     76.22%     76.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24274122     11.19%     87.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10601660      4.89%     92.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6018716      2.77%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4358303      2.01%     97.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1712963      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1322130      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954374      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2333046      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    216907051                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2333046                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           362885781                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300679772                       # The number of ROB writes
system.switch_cpus0.timesIdled                3007675                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               22513511                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.434767                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.434767                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.410717                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.410717                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616195001                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189086518                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138072011                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               243476682                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19874306                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16246366                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1936075                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8149624                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7800035                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2037688                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87928                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    191399823                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             111666492                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19874306                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9837723                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23263231                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5371787                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5094324                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11725659                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1937765                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    223160561                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.613570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.957033                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       199897330     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1118485      0.50%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1703760      0.76%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2328620      1.04%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2388278      1.07%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1999946      0.90%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1132166      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1668910      0.75%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10923066      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    223160561                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081627                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.458633                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       189210671                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7301561                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23201542                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        43841                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3402944                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3282230                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          240                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     136811965                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1317                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3402944                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       189745127                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1288864                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4664592                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22720058                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1338974                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     136725576                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1299                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        302552                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       535097                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1037                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    190000468                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    636334253                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    636334253                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    164239656                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25760812                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37821                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21788                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3894409                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12980510                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7122212                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       126064                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1545203                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         136538713                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37808                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        129514308                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25943                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15520486                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36854128                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5740                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    223160561                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.580364                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.269725                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    168394462     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22327182     10.00%     85.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11548702      5.18%     90.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8702305      3.90%     94.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6760429      3.03%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2717248      1.22%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1727304      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       872405      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       110524      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    223160561                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          23182     10.12%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         84123     36.73%     46.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       121722     53.15%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    108503788     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2008771      1.55%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16033      0.01%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11917954      9.20%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7067762      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     129514308                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.531937                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             229027                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001768                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    482444147                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    152097339                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    127568859                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     129743335                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       303089                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2142240                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          332                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       175229                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          108                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3402944                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1017591                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       122473                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    136576521                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        62678                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12980510                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7122212                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21774                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         90333                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          332                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1127726                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1101076                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2228802                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    127753669                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11238327                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1760639                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18304271                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18059021                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7065944                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.524706                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             127569005                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            127568859                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         73433732                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        196689166                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.523947                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373349                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     96187618                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    118218523                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18365298                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1967974                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    219757617                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.537950                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.387635                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    171426797     78.01%     78.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23829219     10.84%     88.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9056379      4.12%     92.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4373233      1.99%     94.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3614316      1.64%     96.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2162708      0.98%     97.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1831296      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       811085      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2652584      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    219757617                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     96187618                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     118218523                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17785253                       # Number of memory references committed
system.switch_cpus1.commit.loads             10838270                       # Number of loads committed
system.switch_cpus1.commit.membars              16034                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16955177                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106558079                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2412142                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2652584                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           353688854                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          276570819                       # The number of ROB writes
system.switch_cpus1.timesIdled                2980283                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               20316121                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           96187618                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            118218523                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     96187618                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.531268                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.531268                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.395059                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.395059                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       575792343                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      177004734                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      127337137                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32068                       # number of misc regfile writes
system.l20.replacements                         25659                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          372334                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29755                       # Sample count of references to valid blocks.
system.l20.avg_refs                         12.513325                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           32.614229                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     2.511186                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2653.865125                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1407.009459                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.007962                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000613                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.647916                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.343508                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        47587                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  47587                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           14148                       # number of Writeback hits
system.l20.Writeback_hits::total                14148                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        47587                       # number of demand (read+write) hits
system.l20.demand_hits::total                   47587                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        47587                       # number of overall hits
system.l20.overall_hits::total                  47587                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        25642                       # number of ReadReq misses
system.l20.ReadReq_misses::total                25655                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        25642                       # number of demand (read+write) misses
system.l20.demand_misses::total                 25655                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        25642                       # number of overall misses
system.l20.overall_misses::total                25655                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2570837                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5285551121                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5288121958                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2570837                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5285551121                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5288121958                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2570837                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5285551121                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5288121958                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73229                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73242                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        14148                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            14148                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73229                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73242                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73229                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73242                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.350162                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.350277                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.350162                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.350277                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.350162                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.350277                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 197756.692308                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 206128.660830                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 206124.418554                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 197756.692308                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 206128.660830                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 206124.418554                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 197756.692308                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 206128.660830                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 206124.418554                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4392                       # number of writebacks
system.l20.writebacks::total                     4392                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        25642                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           25655                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        25642                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            25655                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        25642                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           25655                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1790435                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3748001109                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3749791544                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1790435                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3748001109                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3749791544                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1790435                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3748001109                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3749791544                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.350162                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.350277                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.350162                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.350277                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.350162                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.350277                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 137725.769231                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146166.488924                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 146162.211811                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 137725.769231                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 146166.488924                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 146162.211811                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 137725.769231                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 146166.488924                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 146162.211811                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         12388                       # number of replacements
system.l21.tagsinuse                      4095.974094                       # Cycle average of tags in use
system.l21.total_refs                          386683                       # Total number of references to valid blocks.
system.l21.sampled_refs                         16484                       # Sample count of references to valid blocks.
system.l21.avg_refs                         23.458081                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           79.227769                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     2.827276                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2725.026788                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1288.892262                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.019343                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000690                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.665290                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.314671                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999994                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        38179                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  38179                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           22434                       # number of Writeback hits
system.l21.Writeback_hits::total                22434                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        38179                       # number of demand (read+write) hits
system.l21.demand_hits::total                   38179                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        38179                       # number of overall hits
system.l21.overall_hits::total                  38179                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        12364                       # number of ReadReq misses
system.l21.ReadReq_misses::total                12377                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            7                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  7                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        12371                       # number of demand (read+write) misses
system.l21.demand_misses::total                 12384                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        12371                       # number of overall misses
system.l21.overall_misses::total                12384                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2400946                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2521627980                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2524028926                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      1296202                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      1296202                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2400946                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2522924182                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2525325128                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2400946                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2522924182                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2525325128                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        50543                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              50556                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        22434                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            22434                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            7                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                7                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        50550                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               50563                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        50550                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              50563                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.244623                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.244818                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.244728                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.244922                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.244728                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.244922                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 184688.153846                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 203949.205759                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 203928.975196                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 185171.714286                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 185171.714286                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 184688.153846                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 203938.580713                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 203918.372739                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 184688.153846                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 203938.580713                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 203918.372739                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                7904                       # number of writebacks
system.l21.writebacks::total                     7904                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        12364                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           12377                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            7                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             7                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        12371                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            12384                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        12371                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           12384                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1617448                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1777328787                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1778946235                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       874231                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       874231                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1617448                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1778203018                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1779820466                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1617448                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1778203018                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1779820466                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.244623                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.244818                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.244728                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.244922                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.244728                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.244922                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 124419.076923                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143750.306292                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 143730.002020                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 124890.142857                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 124890.142857                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 124419.076923                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 143739.634468                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 143719.352875                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 124419.076923                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 143739.634468                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 143719.352875                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996651                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011618727                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060323.272912                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996651                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11611103                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11611103                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11611103                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11611103                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11611103                       # number of overall hits
system.cpu0.icache.overall_hits::total       11611103                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3181367                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3181367                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3181367                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3181367                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3181367                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3181367                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11611119                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11611119                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11611119                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11611119                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11611119                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11611119                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 198835.437500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 198835.437500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 198835.437500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 198835.437500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 198835.437500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 198835.437500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2678737                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2678737                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2678737                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2678737                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2678737                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2678737                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 206056.692308                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 206056.692308                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 206056.692308                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 206056.692308                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 206056.692308                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 206056.692308                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73229                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179480401                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73485                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2442.408668                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.036651                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.963349                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902487                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097513                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9415526                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9415526                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20282                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20282                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16408184                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16408184                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16408184                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16408184                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       181181                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       181181                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       181181                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        181181                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       181181                       # number of overall misses
system.cpu0.dcache.overall_misses::total       181181                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  23177966260                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23177966260                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  23177966260                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23177966260                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  23177966260                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23177966260                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9596707                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9596707                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16589365                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16589365                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16589365                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16589365                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018879                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018879                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010922                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010922                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010922                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010922                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 127927.135075                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 127927.135075                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 127927.135075                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 127927.135075                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 127927.135075                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 127927.135075                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14148                       # number of writebacks
system.cpu0.dcache.writebacks::total            14148                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       107952                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       107952                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       107952                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       107952                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       107952                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       107952                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73229                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73229                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73229                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73229                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73229                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73229                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8617943498                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8617943498                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8617943498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8617943498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8617943498                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8617943498                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007631                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007631                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004414                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004414                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004414                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004414                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 117684.844775                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 117684.844775                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 117684.844775                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 117684.844775                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 117684.844775                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 117684.844775                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.996618                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009879374                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2048436.864097                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996618                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790059                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11725640                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11725640                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11725640                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11725640                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11725640                       # number of overall hits
system.cpu1.icache.overall_hits::total       11725640                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3458388                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3458388                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3458388                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3458388                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3458388                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3458388                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11725659                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11725659                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11725659                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11725659                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11725659                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11725659                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 182020.421053                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 182020.421053                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 182020.421053                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 182020.421053                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 182020.421053                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 182020.421053                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2509306                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2509306                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2509306                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2509306                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2509306                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2509306                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 193023.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 193023.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 193023.538462                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 193023.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 193023.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 193023.538462                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 50550                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170953565                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 50806                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3364.830237                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.205522                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.794478                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910959                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089041                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8246895                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8246895                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6911037                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6911037                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16894                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16894                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16034                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16034                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15157932                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15157932                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15157932                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15157932                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       143812                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       143812                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2903                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2903                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       146715                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        146715                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       146715                       # number of overall misses
system.cpu1.dcache.overall_misses::total       146715                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  17606535626                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  17606535626                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    518841005                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    518841005                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  18125376631                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18125376631                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  18125376631                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18125376631                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8390707                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8390707                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6913940                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6913940                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16894                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16894                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16034                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16034                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15304647                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15304647                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15304647                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15304647                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017139                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017139                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000420                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000420                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009586                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009586                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009586                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009586                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 122427.444344                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 122427.444344                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 178725.802618                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 178725.802618                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 123541.400886                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 123541.400886                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 123541.400886                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 123541.400886                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1154123                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 115412.300000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22434                       # number of writebacks
system.cpu1.dcache.writebacks::total            22434                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        93269                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        93269                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2896                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2896                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        96165                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        96165                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        96165                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        96165                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        50543                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        50543                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            7                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        50550                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        50550                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        50550                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        50550                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5132826754                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5132826754                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1354302                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1354302                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5134181056                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5134181056                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5134181056                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5134181056                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006024                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003303                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003303                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003303                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003303                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 101553.662307                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 101553.662307                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 193471.714286                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 193471.714286                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 101566.390821                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 101566.390821                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 101566.390821                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 101566.390821                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
