// Seed: 1044363022
module module_0;
  assign module_2.type_23 = 0;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    input uwire id_0,
    input tri   id_1
);
  uwire id_3;
  always disable id_4;
  assign id_3 = id_0;
  wire id_5;
  module_0 modCall_1 ();
endmodule
macromodule module_2 (
    input wand id_0,
    input wand id_1,
    input tri id_2,
    input tri0 id_3,
    input wire id_4,
    output wor id_5,
    input wor id_6,
    input tri1 id_7,
    input uwire id_8,
    input tri0 id_9,
    output supply1 id_10,
    input wand id_11,
    input wand id_12
    , id_20,
    input supply0 id_13,
    output tri1 id_14,
    input wire id_15,
    input wor id_16,
    output tri0 id_17,
    input supply1 id_18
);
  wand id_21 = 1;
  assign id_20 = id_13;
  assign id_20 = id_13;
  module_0 modCall_1 ();
endmodule
