

================================================================
== Vitis HLS Report for 'udpTxEngine'
================================================================
* Date:           Fri Sep  8 14:09:05 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        UDP_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.50 ns|  1.881 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      104|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      194|    -|
|Register             |        -|     -|     1857|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1857|      298|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln310_fu_774_p2               |         +|   0|  0|  23|          16|           5|
    |add_ln311_fu_785_p2               |         +|   0|  0|  23|          16|           4|
    |ap_condition_234                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_290                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_294                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_303                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_306                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_309                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_319                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_383                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_698                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_85                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op103_write_state2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op129_write_state2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op137_write_state3   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op139_write_state3   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op28_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op50_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op72_read_state1     |       and|   0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_172_p3           |       and|   0|  0|   2|           1|           0|
    |tmp_6_i_nbreadreq_fu_194_p3       |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_186_p3         |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |select_ln312_fu_536_p3            |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 104|          60|          35|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |agmdDataOut_blk_n                             |   9|          2|    1|          2|
    |agmdpayloadLenOut_blk_n                       |   9|          2|    1|          2|
    |ap_done                                       |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_sendWord_last_1_reg_232  |  14|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_sendWord_last_reg_251    |  14|          3|    1|          3|
    |prevWord_data                                 |   9|          2|  512|       1024|
    |prevWord_keep                                 |   9|          2|   64|        128|
    |txUdpDataOut_TDATA_blk_n                      |   9|          2|    1|          2|
    |txUdpDataOut_TDATA_int_regslice               |  20|          4|  512|       2048|
    |txUdpDataOut_TKEEP_int_regslice               |  20|          4|   64|        256|
    |txUdpDataOut_TLAST_int_regslice               |  20|          4|    1|          4|
    |txthMetaData_blk_n                            |   9|          2|    1|          2|
    |ute_state                                     |  43|          8|    3|         24|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 194|         40| 1163|       3500|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+-----+----+-----+-----------+
    |                     Name                     |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                     |    1|   0|    1|          0|
    |ap_done_reg                                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_sendWord_last_1_reg_232  |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_sendWord_last_reg_251    |    1|   0|    1|          0|
    |currLen_reg_864                               |   16|   0|   16|          0|
    |currMetaData_myIP                             |   32|   0|   32|          0|
    |currMetaData_myPort                           |   16|   0|   16|          0|
    |currMetaData_theirIP                          |   32|   0|   32|          0|
    |currMetaData_theirPort                        |   16|   0|   16|          0|
    |ip_len                                        |   16|   0|   16|          0|
    |prevWord_data                                 |  512|   0|  512|          0|
    |prevWord_keep                                 |   64|   0|   64|          0|
    |reg_316                                       |   36|   0|   36|          0|
    |sendWord_data_reg_800                         |  224|   0|  224|          0|
    |sendWord_keep_reg_805                         |   28|   0|   28|          0|
    |tmp_1_i_reg_835                               |    1|   0|    1|          0|
    |tmp_1_i_reg_835_pp0_iter1_reg                 |    1|   0|    1|          0|
    |tmp_2_i_reg_810                               |    1|   0|    1|          0|
    |tmp_2_i_reg_810_pp0_iter1_reg                 |    1|   0|    1|          0|
    |tmp_6_i_reg_860                               |    1|   0|    1|          0|
    |tmp_i_reg_856                                 |    1|   0|    1|          0|
    |trunc_ln338_reg_842                           |  288|   0|  288|          0|
    |trunc_ln366_reg_817                           |  224|   0|  224|          0|
    |trunc_ln367_reg_822                           |   28|   0|   28|          0|
    |trunc_ln368_reg_827                           |  288|   0|  288|          0|
    |udp_len                                       |   16|   0|   16|          0|
    |ute_state                                     |    3|   0|    3|          0|
    |ute_state_load_reg_796                        |    3|   0|    3|          0|
    |ute_state_load_reg_796_pp0_iter1_reg          |    3|   0|    3|          0|
    +----------------------------------------------+-----+----+-----+-----------+
    |Total                                         | 1857|   0| 1857|          0|
    +----------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+------+------------+-----------------------+--------------+
|             RTL Ports            | Dir | Bits |  Protocol  |     Source Object     |    C Type    |
+----------------------------------+-----+------+------------+-----------------------+--------------+
|ap_clk                            |   in|     1|  ap_ctrl_hs|            udpTxEngine|  return value|
|ap_rst                            |   in|     1|  ap_ctrl_hs|            udpTxEngine|  return value|
|ap_start                          |   in|     1|  ap_ctrl_hs|            udpTxEngine|  return value|
|ap_done                           |  out|     1|  ap_ctrl_hs|            udpTxEngine|  return value|
|ap_continue                       |   in|     1|  ap_ctrl_hs|            udpTxEngine|  return value|
|ap_idle                           |  out|     1|  ap_ctrl_hs|            udpTxEngine|  return value|
|ap_ready                          |  out|     1|  ap_ctrl_hs|            udpTxEngine|  return value|
|agmdDataOut_dout                  |   in|  1024|     ap_fifo|            agmdDataOut|       pointer|
|agmdDataOut_num_data_valid        |   in|     9|     ap_fifo|            agmdDataOut|       pointer|
|agmdDataOut_fifo_cap              |   in|     9|     ap_fifo|            agmdDataOut|       pointer|
|agmdDataOut_empty_n               |   in|     1|     ap_fifo|            agmdDataOut|       pointer|
|agmdDataOut_read                  |  out|     1|     ap_fifo|            agmdDataOut|       pointer|
|txthMetaData_dout                 |   in|   128|     ap_fifo|           txthMetaData|       pointer|
|txthMetaData_num_data_valid       |   in|     6|     ap_fifo|           txthMetaData|       pointer|
|txthMetaData_fifo_cap             |   in|     6|     ap_fifo|           txthMetaData|       pointer|
|txthMetaData_empty_n              |   in|     1|     ap_fifo|           txthMetaData|       pointer|
|txthMetaData_read                 |  out|     1|     ap_fifo|           txthMetaData|       pointer|
|agmdpayloadLenOut_dout            |   in|    16|     ap_fifo|      agmdpayloadLenOut|       pointer|
|agmdpayloadLenOut_num_data_valid  |   in|     9|     ap_fifo|      agmdpayloadLenOut|       pointer|
|agmdpayloadLenOut_fifo_cap        |   in|     9|     ap_fifo|      agmdpayloadLenOut|       pointer|
|agmdpayloadLenOut_empty_n         |   in|     1|     ap_fifo|      agmdpayloadLenOut|       pointer|
|agmdpayloadLenOut_read            |  out|     1|     ap_fifo|      agmdpayloadLenOut|       pointer|
|txUdpDataOut_TREADY               |   in|     1|        axis|  txUdpDataOut_V_last_V|       pointer|
|txUdpDataOut_TVALID               |  out|     1|        axis|  txUdpDataOut_V_last_V|       pointer|
|txUdpDataOut_TLAST                |  out|     1|        axis|  txUdpDataOut_V_last_V|       pointer|
|txUdpDataOut_TDATA                |  out|   512|        axis|  txUdpDataOut_V_data_V|       pointer|
|txUdpDataOut_TKEEP                |  out|    64|        axis|  txUdpDataOut_V_keep_V|       pointer|
|txUdpDataOut_TSTRB                |  out|    64|        axis|  txUdpDataOut_V_strb_V|       pointer|
+----------------------------------+-----+------+------------+-----------------------+--------------+

