<!-- PROJECT SHIELDS -->
[![Contributors][contributors-shield]]()
[![MIT License][license-shield]][license-url]
[![LinkedIn][linkedin-shield]][linkedin-url]

<!-- PROJECT LOGO -->
<br />
<p align="center">
  <a href="https://github.com/trista-csee/FPGA_AlteraCycloneV">
    <img src="./images/DE1-SoC_top45_01.jpg" alt="Logo">
  </a>

  <h3 align="center">FPGA_Altera CycloneV</h3>

  <p align="center">
    Advanced Programmable Logic System Design and Application Labs using DE1-SoC Board + QuartusII 13.1 EDA tool
    <br />
    <a href="https://github.com/trista-csee/FPGA_AlteraCycloneV/tree/main/LabsDemo">View Labs Demo</a>
  </p>
</p>


<!-- TABLE OF CONTENTS -->
<a name="TABLE OF CONTENTS"></a>
## Table of Contents

* [Lab1](#lab1)
* [Lab2](#lab2)
* [Lab3](#lab3)
* [Lab4](#lab4)
* [Lab5](#lab5)
* [Lab6](#lab6)
* [Lab7](#lab7)
* [Lab8](#lab8)
* [Lab9](#lab9)
* [Lab10](#lab10)
  * [Part3](#part3)
  * [Part4](#part4)
* [License](#license)
* [Let's Get Social](#lets-get-social)
* [Contact](#contact)


<!-- Lab1 -->
## Lab1

[Add two 1-digit BCD numbers](https://github.com/trista-csee/FPGA_AlteraCycloneV/tree/main/Lab1)

<p align="right">(<a href="#TABLE OF CONTENTS">back to TABLE OF CONTENTS</a>)</p>


<!-- Lab2 -->
## Lab2

[Time-of-day clock](https://github.com/trista-csee/FPGA_AlteraCycloneV/tree/main/Lab2)

<p align="right">(<a href="#TABLE OF CONTENTS">back to TABLE OF CONTENTS</a>)</p>


<!-- Lab3 -->
## Lab3

[Multiplexer (8-bit input & 16-bit output)](https://github.com/trista-csee/FPGA_AlteraCycloneV/tree/main/Lab3)

<p align="right">(<a href="#TABLE OF CONTENTS">back to TABLE OF CONTENTS</a>)</p>


<!-- Lab4 -->
## Lab4

[Counter-like circuit (10-module)](https://github.com/trista-csee/FPGA_AlteraCycloneV/tree/main/Lab4)

<p align="right">(<a href="#TABLE OF CONTENTS">back to TABLE OF CONTENTS</a>)</p>


<!-- Lab5 -->
## Lab5

[Substitute dual-port memory by single-port memory](https://github.com/trista-csee/FPGA_AlteraCycloneV/tree/main/Lab5)

<p align="right">(<a href="#TABLE OF CONTENTS">back to TABLE OF CONTENTS</a>)</p>


<!-- Lab6 -->
## Lab6

[Four instructions (mv /mvi /add /sub) processor including memory](https://github.com/trista-csee/FPGA_AlteraCycloneV/tree/main/Lab6)

<p align="right">(<a href="#TABLE OF CONTENTS">back to TABLE OF CONTENTS</a>)</p>


<!-- Lab7 -->
## Lab7

[My first HPS](https://github.com/trista-csee/FPGA_AlteraCycloneV/tree/main/Lab7)

<p align="right">(<a href="#TABLE OF CONTENTS">back to TABLE OF CONTENTS</a>)</p>


<!-- Lab8 -->
## Lab8

[Signal connection in Qsys and compile in Linux](https://github.com/trista-csee/FPGA_AlteraCycloneV/tree/main/Lab8)

<p align="right">(<a href="#TABLE OF CONTENTS">back to TABLE OF CONTENTS</a>)</p>


<!-- Lab9 -->
## Lab9

[Reading and Writing control of ARM DDR3](https://github.com/trista-csee/FPGA_AlteraCycloneV/tree/main/Lab9)

<p align="right">(<a href="#TABLE OF CONTENTS">back to TABLE OF CONTENTS</a>)</p>


<!-- Lab10 -->
## Lab10

[VGA output through DDR3 SDRAM frame buffer](https://github.com/trista-csee/FPGA_AlteraCycloneV/tree/main/Lab10)

### Part3

[Adding adjustment on the pixels during the flow of the pixels](https://github.com/trista-csee/FPGA_AlteraCycloneV/tree/main/Lab10/Part3)

### Part4

[Adding adjustment on the pixels during the flow of the pixels](https://github.com/trista-csee/FPGA_AlteraCycloneV/tree/main/Lab10/Part4)

<p align="right">(<a href="#TABLE OF CONTENTS">back to TABLE OF CONTENTS</a>)</p>


<!-- LICENSE -->
## License

Distributed under the MIT License. See `LICENSE` for more information.


<!-- LET'S GET SOCIAL -->
## Let's Get Social

* [LinkedIn](https://www.linkedin.com/in/%E8%8F%AF%E6%A5%A8-%E5%90%B3-363252241/)
* [Github](https://github.com/trista-csee)


<!-- CONTACT -->
## Contact

吳華楨 Trista Wu - trista.cs11@nycu.edu.tw

Project Link: [https://github.com/trista-csee/FPGA_AlteraCycloneV](https://github.com/trista-csee/FPGA_AlteraCycloneV)


<!-- MARKDOWN LINKS & IMAGES -->
[contributors-shield]: https://img.shields.io/badge/contributors-1-orange.svg?style=flat-square
[license-shield]: https://img.shields.io/badge/license-MIT-blue.svg?style=flat-square
[license-url]: https://choosealicense.com/licenses/mit
[linkedin-shield]: https://img.shields.io/badge/-LinkedIn-black.svg?style=flat-square&logo=linkedin&colorB=555
[linkedin-url]: https://www.linkedin.com/in/%E8%8F%AF%E6%A5%A8-%E5%90%B3-363252241/
[product-screenshot]: ./images/projects/portfolio.jpg
