Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto cd5d9054257d485f9fdb935d52b04435 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_ch2_basicLogic_behav xil_defaultlib.tb_top_ch2_basicLogic -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.threeIn [threein_default]
Compiling architecture behavioral of entity xil_defaultlib.fourIn [fourin_default]
Compiling architecture behavioral of entity xil_defaultlib.top_ch2_basicLogic [top_ch2_basiclogic_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_ch2_basiclogic
Built simulation snapshot tb_top_ch2_basicLogic_behav
