--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml micro.twx micro.ncd -o micro.twr micro.pcf -ucf micro.ucf

Design file:              micro.ncd
Physical constraint file: micro.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
Input_pins<0>|    5.543(R)|    0.088(R)|Clk_BUFGP         |   0.000|
Input_pins<1>|    6.178(R)|    0.031(R)|Clk_BUFGP         |   0.000|
Input_pins<2>|    6.183(R)|   -0.131(R)|Clk_BUFGP         |   0.000|
Input_pins<3>|    6.599(R)|    0.058(R)|Clk_BUFGP         |   0.000|
Input_pins<4>|    6.684(R)|    0.320(R)|Clk_BUFGP         |   0.000|
Input_pins<5>|    7.705(R)|   -0.237(R)|Clk_BUFGP         |   0.000|
Input_pins<6>|    6.719(R)|   -0.144(R)|Clk_BUFGP         |   0.000|
Input_pins<7>|    7.902(R)|   -0.208(R)|Clk_BUFGP         |   0.000|
Rst          |    8.519(R)|    0.086(R)|Clk_BUFGP         |   0.000|
-------------+------------+------------+------------------+--------+

Clock Clk to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
Output_pins<0>|    6.857(R)|Clk_BUFGP         |   0.000|
Output_pins<1>|    7.386(R)|Clk_BUFGP         |   0.000|
Output_pins<2>|    7.521(R)|Clk_BUFGP         |   0.000|
Output_pins<3>|    7.541(R)|Clk_BUFGP         |   0.000|
Output_pins<4>|    7.371(R)|Clk_BUFGP         |   0.000|
Output_pins<5>|    7.315(R)|Clk_BUFGP         |   0.000|
Output_pins<6>|    7.193(R)|Clk_BUFGP         |   0.000|
Output_pins<7>|    6.861(R)|Clk_BUFGP         |   0.000|
--------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   11.721|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Apr 22 10:30:29 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 155 MB



