$date
	Wed Nov 17 21:25:58 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module SimonControlTest $end
$var wire 1 ! srld $end
$var wire 1 " scld $end
$var wire 1 # rcld $end
$var wire 1 $ rcclr $end
$var wire 3 % mode_leds [2:0] $end
$var wire 1 & led_sel $end
$var reg 1 ' clk $end
$var reg 1 ( correct_pattern $end
$var reg 8 ) errors [7:0] $end
$var reg 1 * is_last_element $end
$var reg 1 + is_legal $end
$var reg 1 , rst $end
$scope module ctrl $end
$var wire 1 ' clk $end
$var wire 1 ( correct_pattern $end
$var wire 1 * is_last_element $end
$var wire 1 + is_legal $end
$var wire 1 , rst $end
$var reg 1 & led_sel $end
$var reg 3 - mode_leds [2:0] $end
$var reg 2 . next_state [1:0] $end
$var reg 1 $ rcclr $end
$var reg 1 # rcld $end
$var reg 1 " scld $end
$var reg 1 ! srld $end
$var reg 2 / state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx /
bx .
bx -
0,
x+
x*
b0 )
x(
0'
x&
bx %
x$
x#
x"
x!
$end
#10
1,
#30
b0 .
0&
0!
0$
0#
0"
1+
#50
b1 %
b1 -
1&
1"
1$
1!
b1 .
b0 /
1'
#60
0'
#80
0,
#120
b1 .
1&
1!
1$
1"
0(
#140
1&
1!
1$
1"
b1 .
0*
#160
b1 .
b10 %
b10 -
1#
0&
0!
0$
0"
b1 /
1'
#170
0'
#210
1#
b1 .
1(
#230
b10 .
1$
0#
1*
#250
b100 %
b100 -
1#
1&
0$
b0 .
b10 /
1'
#260
0'
#300
b11 .
1$
1&
0#
0(
#320
1&
1$
b11 .
0*
#340
b11 .
b111 %
b111 -
1#
0&
0$
b11 /
1'
#350
0'
#410
1$
0#
b11 .
1*
#430
1'
#440
0'
#460
1,
#480
b11 .
1$
0+
#490
