INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/Vivado/Lab7/Lab7.srcs/sim_1/new/AU_7_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AU_7_sim
