# database generated on 2025-01-23 02:54 GMT
!!omap
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amoadd.w-01.S:
    commit_id: '-'
    isa:
    - RV32IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - amoadd.w
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amoand.w-01.S:
    commit_id: '-'
    isa:
    - RV32IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - amoand.w
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amomax.w-01.S:
    commit_id: '-'
    isa:
    - RV32IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - amomax.w
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amomaxu.w-01.S:
    commit_id: '-'
    isa:
    - RV32IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - amomaxu.w
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amomin.w-01.S:
    commit_id: '-'
    isa:
    - RV32IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - amomin.w
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amominu.w-01.S:
    commit_id: '-'
    isa:
    - RV32IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - amominu.w
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amoor.w-01.S:
    commit_id: '-'
    isa:
    - RV32IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - amoor.w
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amoswap.w-01.S:
    commit_id: '-'
    isa:
    - RV32IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - amoswap.w
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amoxor.w-01.S:
    commit_id: '-'
    isa:
    - RV32IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - amoxor.w
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/andn-01.S:
    commit_id: '-'
    isa:
    - RV32IZbb
    - RV32IZbkb
    - RV32IZk
    - RV32IZkn
    - RV32IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - andn
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - andn
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - andn
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - andn
    - '4':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - andn
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/bclr-01.S:
    commit_id: '-'
    isa:
    - RV32IZbs
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - bclr
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/bclri-01.S:
    commit_id: '-'
    isa:
    - RV32IZbs
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - bclri
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/bext-01.S:
    commit_id: '-'
    isa:
    - RV32IZbs
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - bext
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/bexti-01.S:
    commit_id: '-'
    isa:
    - RV32IZbs
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - bexti
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/binv-01.S:
    commit_id: '-'
    isa:
    - RV32IZbs
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - binv
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/binvi-01.S:
    commit_id: '-'
    isa:
    - RV32IZbs
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - binvi
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/bset-01.S:
    commit_id: '-'
    isa:
    - RV32IZbs
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - bset
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/bseti-01.S:
    commit_id: '-'
    isa:
    - RV32IZbs
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - bseti
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/clmul-01.S:
    commit_id: '-'
    isa:
    - RV32IZbc
    - RV32IZbkc
    - RV32IZk
    - RV32IZkn
    - RV32IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbc.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmul
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkc.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmul
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmul
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmul
    - '4':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmul
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/clmulh-01.S:
    commit_id: '-'
    isa:
    - RV32IZbc
    - RV32IZbkc
    - RV32IZk
    - RV32IZkn
    - RV32IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbc.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmulh
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkc.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmulh
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmulh
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmulh
    - '4':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmulh
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/clmulr-01.S:
    commit_id: '-'
    isa:
    - RV32IZbc
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbc.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clmulr
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/clz-01.S:
    commit_id: '-'
    isa:
    - RV32IZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clz
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/cpop-01.S:
    commit_id: '-'
    isa:
    - RV32IZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cpop
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/ctz-01.S:
    commit_id: '-'
    isa:
    - RV32IZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ctz
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/max-01.S:
    commit_id: '-'
    isa:
    - RV32IZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - max
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/maxu-01.S:
    commit_id: '-'
    isa:
    - RV32IZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - maxu
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/min-01.S:
    commit_id: '-'
    isa:
    - RV32IZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - min
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/minu-01.S:
    commit_id: '-'
    isa:
    - RV32IZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - minu
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/orcb_32-01.S:
    commit_id: '-'
    isa:
    - RV32IZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - orcb_32
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/orn-01.S:
    commit_id: '-'
    isa:
    - RV32IZbb
    - RV32IZbkb
    - RV32IZk
    - RV32IZkn
    - RV32IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - orn
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - orn
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - orn
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - orn
    - '4':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - orn
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/rev8_32-01.S:
    commit_id: '-'
    isa:
    - RV32IZbb
    - RV32IZbkb
    - RV32IZk
    - RV32IZkn
    - RV32IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rev8_32
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rev8_32
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rev8_32
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rev8_32
    - '4':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rev8_32
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/rol-01.S:
    commit_id: '-'
    isa:
    - RV32IZbb
    - RV32IZbkb
    - RV32IZk
    - RV32IZkn
    - RV32IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rol
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rol
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rol
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rol
    - '4':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rol
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/ror-01.S:
    commit_id: '-'
    isa:
    - RV32IZbb
    - RV32IZbkb
    - RV32IZk
    - RV32IZkn
    - RV32IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ror
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ror
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ror
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ror
    - '4':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ror
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/rori-01.S:
    commit_id: '-'
    isa:
    - RV32IZbb
    - RV32IZbkb
    - RV32IZk
    - RV32IZkn
    - RV32IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rori
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rori
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rori
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rori
    - '4':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rori
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/sext.b-01.S:
    commit_id: '-'
    isa:
    - RV32IZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sext.b
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/sext.h-01.S:
    commit_id: '-'
    isa:
    - RV32IZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sext.h
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/sh1add-01.S:
    commit_id: '-'
    isa:
    - RV32IZba
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zba.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sh1add
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/sh2add-01.S:
    commit_id: '-'
    isa:
    - RV32IZba
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zba.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sh2add
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/sh3add-01.S:
    commit_id: '-'
    isa:
    - RV32IZba
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zba.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sh3add
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/xnor-01.S:
    commit_id: '-'
    isa:
    - RV32IZbb
    - RV32IZbkb
    - RV32IZk
    - RV32IZkn
    - RV32IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xnor
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xnor
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xnor
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xnor
    - '4':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xnor
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/zext.h_32-01.S:
    commit_id: '-'
    isa:
    - RV32IZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - zext.h_32
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cadd-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cadd
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/caddi-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - caddi
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/caddi16sp-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - caddi16sp
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/caddi4spn-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - caddi4spn
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cand-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cand
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/candi-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - candi
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cbeqz-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cbeqz
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cbnez-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cbnez
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cebreak-01.S:
    commit_id: '-'
    isa:
    - RV32IC_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*Zicsr)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - cebreak
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cj-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cj
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cjal-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cjal
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cjalr-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cjalr
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cjr-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cjr
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/clbu-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zca_Zcb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*I.*Zca.*Zcb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clbu
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/clh-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zca_Zcb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*I.*Zca.*Zcb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clh
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/clhu-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zca_Zcb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*I.*Zca.*Zcb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clhu
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cli-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cli
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/clui-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clui
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/clw-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clw
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/clwsp-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clwsp
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cmul-01.S:
    commit_id: '-'
    isa:
    - RV32IM_Zca_Zcb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*I.*M.*Zca.*Zcb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cmul
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cmv-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cmv
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cnop-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cnop
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cnot-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zca_Zcb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*I.*Zca.*Zcb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cnot
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cor-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cor
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csb-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zca_Zcb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*I.*Zca.*Zcb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - csb
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csext.b-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zca_Zcb_Zbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*I.*Zca.*Zcb.*.Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - csext.b
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csext.h-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zca_Zcb_Zbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*I.*Zca.*Zcb.*.Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - csext.h
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csh-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zca_Zcb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*I.*Zca.*Zcb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - csh
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cslli-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cslli
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csrai-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - csrai
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csrli-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - csrli
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csub-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - csub
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csw-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - csw
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cswsp-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cswsp
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cxor-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cxor
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/czext.b-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zca_Zcb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*I.*Zca.*Zcb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - czext.b
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/czext.h-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zca_Zcb_Zbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*I.*Zca.*Zcb.*.Zbb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - czext.h
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/misalign1-cjalr-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign1-cjalr
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/misalign1-cjr-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign1-cjr
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/CMO/src/cbo.zero-01.S:
    commit_id: '-'
    isa:
    - RV32IZicboz_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*I.*Zicboz.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cbozero
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fadd.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd.d_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fadd.d_b10-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd.d_b10
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fadd.d_b11-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd.d_b11
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fadd.d_b12-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd.d_b12
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fadd.d_b13-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd.d_b13
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fadd.d_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd.d_b2
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fadd.d_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd.d_b3
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fadd.d_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd.d_b4
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fadd.d_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd.d_b5
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fadd.d_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd.d_b7
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fadd.d_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd.d_b8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fclass.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fclass.d_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.d.s_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.s_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.d.s_b22-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.s_b22
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.d.s_b23-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.s_b23
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.d.s_b24-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.s_b24
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.d.s_b27-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.s_b27
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.d.s_b28-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.s_b28
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.d.s_b29-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.s_b29
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.d.w_b25-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.w_b25
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.d.w_b26-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.w_b26
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.d.wu_b25-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.wu_b25
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.d.wu_b26-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.wu_b26
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.s.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.d_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.s.d_b22-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.d_b22
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.s.d_b23-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.d_b23
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.s.d_b24-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.d_b24
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.s.d_b27-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.d_b27
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.s.d_b28-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.d_b28
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.s.d_b29-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.d_b29
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.w.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.d_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.w.d_b22-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.d_b22
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.w.d_b23-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.d_b23
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.w.d_b24-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.d_b24
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.w.d_b27-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.d_b27
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.w.d_b28-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.d_b28
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.w.d_b29-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.d_b29
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.wu.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.d_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.wu.d_b22-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.d_b22
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.wu.d_b23-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.d_b23
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.wu.d_b24-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.d_b24
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.wu.d_b27-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.d_b27
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.wu.d_b28-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.d_b28
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.wu.d_b29-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.d_b29
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fdiv.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv.d_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fdiv.d_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv.d_b2
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fdiv.d_b20-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv.d_b20
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fdiv.d_b21-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv.d_b21
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fdiv.d_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv.d_b3
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fdiv.d_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv.d_b4
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fdiv.d_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv.d_b5
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fdiv.d_b6-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv.d_b6
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fdiv.d_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv.d_b7
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fdiv.d_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv.d_b8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fdiv.d_b9-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv.d_b9
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/feq.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - feq.d_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/feq.d_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - feq.d_b19
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fld-align-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fld-align
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fle.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fle.d_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fle.d_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fle.d_b19
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/flt.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - flt.d_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/flt.d_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - flt.d_b19
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b14-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b14
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-001.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-002.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-003.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-004.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-005.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-006.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-007.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-008.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-009.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-010.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-011.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-012.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-013.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-014.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-015.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-016.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-017.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-018.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-019.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-020.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-021.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-022.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-023.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-024.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-025.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-026.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-027.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-028.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-029.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-030.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-031.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-032.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-033.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-034.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-035.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-036.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-037.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-038.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-039.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-040.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-041.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-042.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-043.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-044.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-045.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-046.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-047.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-048.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-049.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-050.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-051.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-052.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-053.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-054.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-055.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-056.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-057.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-058.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-059.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-060.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-061.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-062.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-063.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-064.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-065.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-066.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-067.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-068.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-069.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-070.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-071.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-072.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-073.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-074.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-075.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-076.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-077.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-078.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-079.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-080.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-081.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-082.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-083.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-084.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-085.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-086.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-087.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-088.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-089.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-090.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-091.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-092.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-093.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-094.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-095.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-096.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-097.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-098.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-099.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-100.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-101.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-102.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-103.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-104.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-105.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-106.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-107.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-108.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-109.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-110.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-111.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-112.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-113.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-114.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-115.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-116.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-117.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-118.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-119.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-120.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-121.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-122.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-123.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-124.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-125.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-126.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-127.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-128.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-129.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-130.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-131.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-132.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-133.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b15
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b16-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b16
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b17-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b17
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b18-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b18
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b2
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b3
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b4
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b5
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b6-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b6
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b7
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd.d_b8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmax.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmax.d_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmax.d_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmax.d_b19
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmin.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmin.d_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmin.d_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmin.d_b19
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b14-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b14
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-001.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-002.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-003.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-004.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-005.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-006.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-007.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-008.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-009.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-010.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-011.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-012.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-013.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-014.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-015.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-016.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-017.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-018.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-019.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-020.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-021.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-022.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-023.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-024.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-025.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-026.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-027.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-028.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-029.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-030.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-031.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-032.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-033.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-034.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-035.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-036.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-037.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-038.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-039.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-040.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-041.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-042.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-043.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-044.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-045.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-046.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-047.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-048.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-049.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-050.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-051.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-052.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-053.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-054.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-055.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-056.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-057.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-058.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-059.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-060.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-061.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-062.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-063.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-064.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-065.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-066.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-067.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-068.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-069.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-070.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-071.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-072.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-073.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-074.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-075.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-076.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-077.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-078.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-079.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-080.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-081.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-082.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-083.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-084.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-085.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-086.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-087.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-088.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-089.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-090.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-091.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-092.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-093.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-094.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-095.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-096.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-097.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-098.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-099.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-100.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-101.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-102.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-103.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-104.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-105.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-106.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-107.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-108.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-109.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-110.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-111.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-112.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-113.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-114.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-115.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-116.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-117.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-118.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-119.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-120.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-121.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-122.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-123.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-124.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-125.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-126.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-127.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-128.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-129.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-130.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-131.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-132.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-133.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b15
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b16-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b16
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b17-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b17
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b18-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b18
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b2
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b3
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b4
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b5
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b6-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b6
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b7
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub.d_b8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmul.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul.d_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmul.d_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul.d_b2
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmul.d_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul.d_b3
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmul.d_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul.d_b4
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmul.d_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul.d_b5
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmul.d_b6-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul.d_b6
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmul.d_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul.d_b7
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmul.d_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul.d_b8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmul.d_b9-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul.d_b9
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b14-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b14
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-001.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-002.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-003.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-004.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-005.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-006.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-007.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-008.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-009.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-010.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-011.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-012.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-013.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-014.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-015.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-016.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-017.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-018.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-019.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-020.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-021.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-022.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-023.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-024.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-025.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-026.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-027.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-028.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-029.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-030.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-031.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-032.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-033.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-034.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-035.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-036.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-037.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-038.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-039.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-040.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-041.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-042.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-043.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-044.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-045.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-046.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-047.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-048.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-049.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-050.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-051.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-052.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-053.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-054.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-055.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-056.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-057.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-058.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-059.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-060.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-061.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-062.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-063.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-064.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-065.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-066.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-067.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-068.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-069.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-070.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-071.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-072.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-073.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-074.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-075.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-076.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-077.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-078.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-079.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-080.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-081.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-082.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-083.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-084.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-085.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-086.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-087.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-088.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-089.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-090.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-091.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-092.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-093.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-094.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-095.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-096.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-097.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-098.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-099.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-100.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-101.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-102.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-103.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-104.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-105.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-106.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-107.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-108.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-109.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-110.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-111.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-112.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-113.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-114.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-115.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-116.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-117.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-118.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-119.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-120.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-121.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-122.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-123.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-124.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-125.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-126.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-127.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-128.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-129.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-130.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-131.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-132.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-133.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b15
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b16-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b16
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b17-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b17
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b18-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b18
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b2
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b3
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b4
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b5
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b6-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b6
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b7
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd.d_b8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b14-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b14
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-001.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-002.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-003.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-004.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-005.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-006.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-007.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-008.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-009.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-010.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-011.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-012.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-013.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-014.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-015.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-016.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-017.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-018.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-019.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-020.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-021.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-022.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-023.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-024.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-025.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-026.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-027.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-028.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-029.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-030.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-031.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-032.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-033.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-034.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-035.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-036.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-037.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-038.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-039.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-040.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-041.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-042.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-043.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-044.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-045.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-046.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-047.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-048.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-049.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-050.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-051.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-052.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-053.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-054.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-055.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-056.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-057.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-058.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-059.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-060.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-061.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-062.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-063.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-064.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-065.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-066.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-067.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-068.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-069.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-070.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-071.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-072.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-073.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-074.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-075.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-076.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-077.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-078.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-079.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-080.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-081.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-082.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-083.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-084.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-085.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-086.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-087.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-088.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-089.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-090.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-091.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-092.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-093.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-094.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-095.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-096.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-097.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-098.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-099.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-100.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-101.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-102.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-103.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-104.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-105.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-106.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-107.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-108.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-109.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-110.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-111.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-112.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-113.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-114.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-115.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-116.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-117.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-118.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-119.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-120.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-121.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-122.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-123.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-124.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-125.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-126.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-127.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-128.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-129.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-130.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-131.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-132.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-133.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b15
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b16-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b16
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b17-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b17
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b18-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b18
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b2
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b3
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b4
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b5
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b6-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b6
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b7
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub.d_b8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsd-align-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsd-align
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsgnj.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsgnj.d_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsgnjn.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsgnjn.d_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsgnjx.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsgnjx.d_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt.d_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt.d_b2
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b20-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt.d_b20
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt.d_b3
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt.d_b4
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt.d_b5
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt.d_b7
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt.d_b8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b9-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt.d_b9
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fssub.d_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b10-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fssub.d_b10
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b11-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fssub.d_b11
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b12-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fssub.d_b12
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b13-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fssub.d_b13
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fssub.d_b2
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fssub.d_b3
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fssub.d_b4
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fssub.d_b5
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fssub.d_b7
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fssub.d_b8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zcd/src/c.fld-01.S:
    commit_id: '-'
    isa:
    - RV32IFDC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*D.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - c.fld
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zcd/src/c.fldsp-01.S:
    commit_id: '-'
    isa:
    - RV64IFDC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*D.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - c.fldsp
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zcd/src/c.fsd-01.S:
    commit_id: '-'
    isa:
    - RV32IFDC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*D.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - c.fsd
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zcd/src/c.fsdsp-01.S:
    commit_id: '-'
    isa:
    - RV32IFDC
    - RV64IFDC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - c.fsdsp
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fcvtmod.w.d_b1-01.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvtmod.w.d_b1
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fcvtmod.w.d_b22-01.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvtmod.w.d_b22
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fcvtmod.w.d_b23-01.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvtmod.w.d_b23
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fcvtmod.w.d_b24-01.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvtmod.w.d_b24
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fcvtmod.w.d_b27-01.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvtmod.w.d_b27
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fcvtmod.w.d_b28-01.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvtmod.w.d_b28
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fcvtmod.w.d_b29-01.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvtmod.w.d_b29
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fleq.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fleq.d_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fleq.d_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fleq.d_b19
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fleq_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfa
    - RV32IFD_Zicsr_Zfa
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fleq_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fleq_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfa
    - RV32IFD_Zicsr_Zfa
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fleq_b19
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fli.d-01.S:
    commit_id: '-'
    isa:
    - RV32ID_Zfa
    - RV64ID_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*.Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fli.d
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fltq.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fltq.d_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fltq.d_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fltq.d_b19
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fltq_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfa
    - RV32IFD_Zicsr_Zfa
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fltq_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fltq_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfa
    - RV32IFD_Zicsr_Zfa
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fltq_b19
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fmaxm.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmaxm.d_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fmaxm.d_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmaxm.d_b19
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fmaxm_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfa
    - RV32IFD_Zicsr_Zfa
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmaxm_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fmaxm_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfa
    - RV32IFD_Zicsr_Zfa
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmaxm_b19
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fminm.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fminm.d_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fminm.d_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fminm.d_b19
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fminm_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfa
    - RV32IFD_Zicsr_Zfa
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fminm_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fminm_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfa
    - RV32IFD_Zicsr_Zfa
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fminm_b19
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fmvh.x.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV32.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmvh.x.d_b1
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fmvh.x.d_b22-01.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV32.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmvh.x.d_b22
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fmvh.x.d_b23-01.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV32.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmvh.x.d_b23
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fmvh.x.d_b24-01.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV32.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmvh.x.d_b24
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fmvh.x.d_b27-01.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV32.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmvh.x.d_b27
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fmvh.x.d_b28-01.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV32.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmvh.x.d_b28
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fmvh.x.d_b29-01.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV32.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmvh.x.d_b29
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fround.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fround.d_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fround_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfa
    - RV32IFD_Zicsr_Zfa
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fround_b1
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/froundnx.d_b1-01.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - froundnx.d_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/froundnx_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfa
    - RV32IFD_Zicsr_Zfa
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - froundnx_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fadd_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fadd_b10-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b10
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fadd_b11-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b11
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fadd_b12-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b12
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fadd_b13-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b13
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fadd_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b2
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fadd_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b3
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fadd_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b4
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fadd_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b5
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fadd_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b7
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fadd_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fclass_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fclass_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.s.w_b25-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.w_b25
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.s.w_b26-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.w_b26
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.s.wu_b25-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.wu_b25
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.s.wu_b26-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.wu_b26
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.w.s_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.s_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.w.s_b22-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.s_b22
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.w.s_b23-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.s_b23
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.w.s_b24-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.s_b24
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.w.s_b27-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.s_b27
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.w.s_b28-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.s_b28
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.w.s_b29-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.s_b29
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.wu.s_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.s_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.wu.s_b22-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.s_b22
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.wu.s_b23-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.s_b23
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.wu.s_b24-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.s_b24
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.wu.s_b27-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.s_b27
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.wu.s_b28-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.s_b28
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.wu.s_b29-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.s_b29
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b2
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b20-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b20
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b21-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b21
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b3
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b4
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b5
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b6-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b6
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b7
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b9-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b9
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/feq_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - feq_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/feq_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - feq_b19
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fle_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fle_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fle_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fle_b19
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/flt_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - flt_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/flt_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - flt_b19
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/flw-align-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - flw-align
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b14-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b14
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-001.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-002.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-003.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-004.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-005.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-006.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-007.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-008.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-009.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-010.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-011.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-012.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-013.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-014.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-015.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-016.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-017.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-018.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-019.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-020.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-021.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-022.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-023.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-024.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-025.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-026.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-027.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-028.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-029.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-030.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-031.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-032.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-033.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-034.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-035.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-036.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-037.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-038.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-039.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-040.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-041.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-042.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-043.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-044.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-045.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-046.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-047.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-048.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-049.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-050.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b16-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b16
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b17-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b17
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b18-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b18
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b2
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b3
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b4
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b5
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b6-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b6
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b7
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmax_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmax_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmax_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmax_b19
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmin_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmin_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmin_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmin_b19
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b14-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b14
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-001.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-002.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-003.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-004.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-005.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-006.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-007.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-008.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-009.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-010.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-011.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-012.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-013.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-014.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-015.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-016.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-017.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-018.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-019.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-020.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-021.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-022.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-023.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-024.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-025.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-026.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-027.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-028.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-029.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-030.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-031.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-032.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-033.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-034.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-035.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-036.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-037.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-038.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-039.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-040.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-041.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-042.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-043.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-044.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-045.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-046.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-047.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-048.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-049.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-050.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b16-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b16
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b17-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b17
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b18-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b18
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b2
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b3
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b4
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b5
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b6-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b6
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b7
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmul_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmul_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b2
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmul_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b3
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmul_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b4
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmul_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b5
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmul_b6-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b6
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmul_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b7
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmul_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmul_b9-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b9
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b9
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmv.w.x_b25-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.w.x_b25
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmv.w.x_b26-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.w.x_b26
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmv.x.w_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.x.w_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmv.x.w_b22-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.x.w_b22
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmv.x.w_b23-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.x.w_b23
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmv.x.w_b24-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.x.w_b24
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmv.x.w_b27-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.x.w_b27
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmv.x.w_b28-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.x.w_b28
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmv.x.w_b29-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.x.w_b29
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b14-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b14
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-001.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-002.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-003.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-004.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-005.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-006.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-007.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-008.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-009.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-010.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-011.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-012.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-013.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-014.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-015.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-016.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-017.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-018.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-019.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-020.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-021.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-022.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-023.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-024.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-025.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-026.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-027.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-028.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-029.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-030.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-031.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-032.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-033.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-034.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-035.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-036.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-037.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-038.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-039.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-040.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-041.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-042.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-043.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-044.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-045.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-046.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-047.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-048.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-049.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-050.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b16-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b16
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b17-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b17
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b18-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b18
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b2
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b3
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b4
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b5
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b6-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b6
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b7
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b14-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b14
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-001.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-002.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-003.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-004.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-005.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-006.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-007.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-008.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-009.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-010.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-011.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-012.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-013.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-014.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-015.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-016.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-017.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-018.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-019.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-020.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-021.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-022.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-023.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-024.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-025.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-026.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-027.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-028.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-029.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-030.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-031.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-032.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-033.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-034.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-035.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-036.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-037.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-038.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-039.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-040.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-041.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-042.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-043.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-044.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-045.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-046.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-047.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-048.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-049.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-050.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b16-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b16
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b17-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b17
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b18-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b18
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b2
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b3
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b4
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b5
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b6-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b6
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b7
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsgnj_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsgnj_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsgnjn_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsgnjn_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsgnjx_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsgnjx_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsqrt_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsqrt_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b2
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsqrt_b20-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b20
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsqrt_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b3
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsqrt_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b4
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsqrt_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b5
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsqrt_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b7
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsqrt_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsqrt_b9-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b9
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsub_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsub_b10-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b10
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsub_b11-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b11
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsub_b12-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b12
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsub_b13-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b13
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsub_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b2
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsub_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b3
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsub_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b4
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsub_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b5
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsub_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b7
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsub_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsw-align-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*F.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsw-align
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F_Zcf/src/c.flw-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zcf
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zcf.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - c.flw
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F_Zcf/src/c.flwsp-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zcf
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zcf.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - c.flwsp
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F_Zcf/src/c.fsw-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zcf
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zcf.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - c.fsw
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F_Zcf/src/c.fswsp-01.S:
    commit_id: '-'
    isa:
    - RV32IFC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*C.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - c.fswsp
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F_Zfa/src/fleq_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfa
    - RV32IFD_Zicsr_Zfa
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fleq_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F_Zfa/src/fleq_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfa
    - RV32IFD_Zicsr_Zfa
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fleq_b19
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F_Zfa/src/fli.s-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zfa
    - RV64IF_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fli.s
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F_Zfa/src/fltq_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfa
    - RV32IFD_Zicsr_Zfa
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fltq_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F_Zfa/src/fltq_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfa
    - RV32IFD_Zicsr_Zfa
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fltq_b19
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F_Zfa/src/fmaxm_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfa
    - RV32IFD_Zicsr_Zfa
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmaxm_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F_Zfa/src/fmaxm_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfa
    - RV32IFD_Zicsr_Zfa
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmaxm_b19
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F_Zfa/src/fminm_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfa
    - RV32IFD_Zicsr_Zfa
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fminm_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F_Zfa/src/fminm_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfa
    - RV32IFD_Zicsr_Zfa
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fminm_b19
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F_Zfa/src/fround_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfa
    - RV32IFD_Zicsr_Zfa
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fround_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/F_Zfa/src/froundnx_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfa
    - RV32IFD_Zicsr_Zfa
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - froundnx_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/add-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - add
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/addi-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - addi
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/and-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - and
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/andi-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - andi
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/auipc-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - auipc
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/beq-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - beq
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bge-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - bge
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bgeu-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - bgeu
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/blt-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - blt
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bltu-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - bltu
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bne-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - bne
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/fence-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fence
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jal-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - jal
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jalr-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - jalr
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lb-align-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - lb-align
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lbu-align-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - lbu-align
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lh-align-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - lh-align
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lhu-align-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - lhu-align
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lui-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - lui
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lw-align-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - lw-align
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/misalign1-jalr-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign1-jalr
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/or-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - or
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/ori-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ori
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sb-align-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sb-align
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sh-align-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sh-align
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sll-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sll
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slli-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - slli
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slt-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - slt
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slti-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - slti
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltiu-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sltiu
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltu-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sltu
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sra-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sra
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srai-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srai
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srl-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srl
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srli-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srli
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sub-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sub
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sw-align-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sw-align
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xor-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xor
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xori-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xori
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/aes32dsi-01.S:
    commit_id: '-'
    isa:
    - RV32IZk
    - RV32IZkn
    - RV32IZknd
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32dsi
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32dsi
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zknd.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32dsi
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/aes32dsi-rwp1.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32dsi
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32dsi
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/aes32dsmi-01.S:
    commit_id: '-'
    isa:
    - RV32IZk
    - RV32IZkn
    - RV32IZknd
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32dsmi
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32dsmi
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zknd.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32dsmi
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/aes32dsmi-rwp1.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32dsmi
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32dsmi
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/aes32esi-01.S:
    commit_id: '-'
    isa:
    - RV32IZk
    - RV32IZkn
    - RV32IZkne
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32esi
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32esi
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zkne.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32esi
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/aes32esi-rwp1.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32esi
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32esi
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/aes32esmi-01.S:
    commit_id: '-'
    isa:
    - RV32IZk
    - RV32IZkn
    - RV32IZkne
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32esmi
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32esmi
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zkne.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32esmi
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/aes32esmi-rwp1.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32esmi
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - aes32esmi
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/brev8_32-01.S:
    commit_id: '-'
    isa:
    - RV32IZbkb
    - RV32IZk
    - RV32IZkn
    - RV32IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - brev8_32
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - brev8_32
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - brev8_32
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - brev8_32
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/pack-01.S:
    commit_id: '-'
    isa:
    - RV32IZk
    - RV32IZbkb
    - RV32IZkn
    - RV32IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - pack
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - pack
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - pack
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - pack
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/packh-01.S:
    commit_id: '-'
    isa:
    - RV32IZk
    - RV32IZbkb
    - RV32IZkn
    - RV32IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - packh
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - packh
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - packh
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - packh
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sig0-01.S:
    commit_id: '-'
    isa:
    - RV32IZk
    - RV32IZkn
    - RV32IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig0
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig0
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig0
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sig0-rwp1.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig0
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig0
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sig0-rwp2.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig0
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig0
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sig1-01.S:
    commit_id: '-'
    isa:
    - RV32IZk
    - RV32IZkn
    - RV32IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig1
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig1
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sig1-rwp1.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig1
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sig1-rwp2.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig1
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sig1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sum0-01.S:
    commit_id: '-'
    isa:
    - RV32IZk
    - RV32IZkn
    - RV32IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum0
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum0
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum0
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sum0-rwp1.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum0
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum0
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sum0-rwp2.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum0
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum0
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sum1-01.S:
    commit_id: '-'
    isa:
    - RV32IZk
    - RV32IZkn
    - RV32IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum1
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum1
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sum1-rwp1.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum1
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sum1-rwp2.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum1
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha256sum1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig0h-01.S:
    commit_id: '-'
    isa:
    - RV32IZk
    - RV32IZkn
    - RV32IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0h
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0h
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0h
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig0h-rwp1.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0h
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0h
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig0h-rwp2.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0h
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0h
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig0l-01.S:
    commit_id: '-'
    isa:
    - RV32IZk
    - RV32IZkn
    - RV32IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0l
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0l
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0l
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig0l-rwp1.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0l
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0l
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig0l-rwp2.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0l
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig0l
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig1h-01.S:
    commit_id: '-'
    isa:
    - RV32IZk
    - RV32IZkn
    - RV32IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1h
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1h
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1h
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig1h-rwp1.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1h
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1h
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig1h-rwp2.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1h
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1h
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig1l-01.S:
    commit_id: '-'
    isa:
    - RV32IZk
    - RV32IZkn
    - RV32IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1l
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1l
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1l
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig1l-rwp1.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1l
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1l
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig1l-rwp2.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1l
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sig1l
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sum0r-01.S:
    commit_id: '-'
    isa:
    - RV32IZk
    - RV32IZkn
    - RV32IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum0r
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum0r
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum0r
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sum0r-rwp1.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum0r
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum0r
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sum0r-rwp2.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum0r
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum0r
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sum1r-01.S:
    commit_id: '-'
    isa:
    - RV32IZk
    - RV32IZkn
    - RV32IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum1r
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum1r
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum1r
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sum1r-rwp1.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum1r
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum1r
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sum1r-rwp2.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum1r
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sha512sum1r
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sm3p0-01.S:
    commit_id: '-'
    isa:
    - RV32IZks
    - RV32IZksh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p0
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zksh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p0
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sm3p0-rwp1.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p0
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p0
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sm3p0-rwp2.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p0
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p0
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sm3p1-01.S:
    commit_id: '-'
    isa:
    - RV32IZks
    - RV32IZksh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p1
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zksh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sm3p1-rwp1.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p1
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sm3p1-rwp2.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p1
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm3p1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sm4ed-01.S:
    commit_id: '-'
    isa:
    - RV32IZks
    - RV32IZksed
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm4ed
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zksed.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm4ed
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sm4ed-rwp1.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm4ed
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm4ed
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sm4ks-01.S:
    commit_id: '-'
    isa:
    - RV32IZks
    - RV32IZksed
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm4ks
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zksed.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm4ks
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sm4ks-rwp1.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm4ks
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sm4ks
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/unzip-01.S:
    commit_id: '-'
    isa:
    - RV32IZk
    - RV32IZbkb
    - RV32IZkn
    - RV32IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - unzip
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - unzip
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - unzip
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - unzip
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/xperm4-01.S:
    commit_id: '-'
    isa:
    - RV32IZk
    - RV32IZbkx
    - RV32IZkn
    - RV32IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xperm4
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xperm4
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xperm4
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xperm4
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/xperm8-01.S:
    commit_id: '-'
    isa:
    - RV32IZk
    - RV32IZbkx
    - RV32IZkn
    - RV32IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xperm8
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xperm8
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xperm8
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - xperm8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/zip-01.S:
    commit_id: '-'
    isa:
    - RV32IZk
    - RV32IZbkb
    - RV32IZkn
    - RV32IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - zip
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - zip
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - zip
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - zip
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/div-01.S:
    commit_id: '-'
    isa:
    - RV32IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - div
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/divu-01.S:
    commit_id: '-'
    isa:
    - RV32IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - divu
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mul-01.S:
    commit_id: '-'
    isa:
    - RV32IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mul
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulh-01.S:
    commit_id: '-'
    isa:
    - RV32IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mulh
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulhsu-01.S:
    commit_id: '-'
    isa:
    - RV32IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mulhsu
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulhu-01.S:
    commit_id: '-'
    isa:
    - RV32IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mulhu
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/rem-01.S:
    commit_id: '-'
    isa:
    - RV32IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rem
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/remu-01.S:
    commit_id: '-'
    isa:
    - RV32IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - remu
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/add16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - add16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/add64-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*32.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - add64
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/add8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - add8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ave-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ave
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/clrs16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clrs16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/clrs32-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clrs32
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/clrs8-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clrs8
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/clz16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clz16
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/clz8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - clz8
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/cmpeq16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cmpeq16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/cmpeq8-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cmpeq8
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/cras16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - cras16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/crsa16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - crsa16
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/insb-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - insb
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kabs16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kabs16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kabs8-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kabs8
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kabsw-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kabsw
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kadd16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kadd16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kadd64-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kadd64
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kadd8-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kadd8
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kaddh-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kaddh
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kaddw-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kaddw
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kcras16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kcras16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kcrsa16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kcrsa16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kdmabb-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kdmabb
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kdmabt-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kdmabt
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kdmatt-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kdmatt
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kdmbb-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kdmbb
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kdmbt-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kdmbt
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kdmtt-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kdmtt
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/khm16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - khm16
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/khm8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - khm8
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/khmbb-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - khmbb
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/khmbt-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - khmbt
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/khmtt-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - khmtt
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/khmx16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - khmx16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/khmx8-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - khmx8
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmabb-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmabb
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmabt-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmabt
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmada-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmada
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmadrs-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmadrs
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmads-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmads
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmar64-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmar64
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmatt-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmatt
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmaxda-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmaxda
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmaxds-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmaxds
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmda-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmda
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmac-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmac
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmac.u-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmac.u
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmawb-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmawb
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmawb.u-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmawb.u
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmawb2-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmawb2
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmawb2.u-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmawb2.u
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmawt-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmawt
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmawt.u-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmawt.u
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmawt2-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmawt2
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmawt2.u-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmawt2.u
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmsb-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmsb
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmsb.u-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmsb.u
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmwb2-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmwb2
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmwb2.u-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmwb2.u
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmwt2-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmwt2
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmwt2.u-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmmwt2.u
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmsda-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmsda
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmsr64-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmsr64
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmsxda-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmsxda
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmxda-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kmxda
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ksll16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ksll16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ksll8-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ksll8
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kslli16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kslli16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kslli8-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kslli8
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kslliw-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kslliw
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ksllw-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ksllw
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kslra16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kslra16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kslra16.u-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kslra16.u
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kslra8-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kslra8
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kslra8.u-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kslra8.u
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kslraw-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kslraw
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kslraw.u-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kslraw.u
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kstas16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kstas16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kstsa16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kstsa16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ksub16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ksub16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ksub64-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ksub64
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ksub8-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ksub8
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ksubh-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ksubh
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ksubw-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ksubw
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kwmmul-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kwmmul
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kwmmul.u-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - kwmmul.u
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/maddr32-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - maddr32
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/msubr32-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - msubr32
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/mulr64-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mulr64
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/mulsr64-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mulsr64
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/pbsad-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - pbsad
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/pbsada-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - pbsada
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/pkbt16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - pkbt16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/pktb16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - pktb16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/radd16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - radd16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/radd64-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - radd64
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/radd8-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - radd8
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/raddw-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - raddw
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/rcras16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rcras16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/rcrsa16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rcrsa16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/rstas16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rstas16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/rstsa16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rstsa16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/rsub16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rsub16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/rsub64-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rsub64
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/rsub8-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rsub8
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/rsubw-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - rsubw
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sclip16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sclip16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sclip32-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sclip32
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sclip8-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sclip8
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/scmple16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - scmple16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/scmple8-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - scmple8
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/scmplt16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - scmplt16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/scmplt8-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - scmplt8
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sll16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sll16
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sll8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sll8
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/slli16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - slli16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/slli8-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - slli8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smal-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smal
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smalbb-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smalbb
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smalbt-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smalbt
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smalda-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smalda
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smaldrs-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smaldrs
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smalds-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smalds
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smaltt-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smaltt
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smalxda-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smalxda
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smalxds-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smalxds
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smaqa-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smaqa
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smaqa.su-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smaqa.su
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smar64-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smar64
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smax16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smax16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smax8-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smax8
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smbb16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smbb16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smbt16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smbt16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smdrs-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smdrs
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smds-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smds
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smin16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smin16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smin8-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smin8
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smmul-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smmul
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smmul.u-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smmul.u
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smmwb-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smmwb
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smmwb.u-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smmwb.u
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smmwt-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smmwt
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smmwt.u-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smmwt.u
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smslda-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smslda
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smslxda-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smslxda
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smsr64-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smsr64
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smtt16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smtt16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smul16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smul16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smul8-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smul8
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smulx16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smulx16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smulx8-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smulx8
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smxds-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - smxds
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sra.u-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sra.u
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sra16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sra16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sra16.u-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sra16.u
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sra8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sra8
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sra8.u-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sra8.u
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srai.u-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srai.u
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srai16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srai16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srai16.u-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srai16.u
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srai8-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srai8
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srai8.u-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srai8.u
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srl16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srl16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srl16.u-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srl16.u
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srl8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srl8
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srl8.u-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srl8.u
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srli16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srli16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srli16.u-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srli16.u
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srli8-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srli8
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srli8.u-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - srli8.u
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/stas16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - stas16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/stsa16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - stsa16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sub16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sub16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sub64-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*32.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sub64
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sub8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sub8
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sunpkd810-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sunpkd810
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sunpkd820-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sunpkd820
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sunpkd830-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sunpkd830
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sunpkd831-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sunpkd831
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sunpkd832-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - sunpkd832
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uclip16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - uclip16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uclip32-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - uclip32
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uclip8-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - uclip8
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ucmple16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ucmple16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ucmple8-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ucmple8
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ucmplt16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ucmplt16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ucmplt8-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ucmplt8
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ukadd16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ukadd16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ukadd64-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ukadd64
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ukadd8-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ukadd8
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ukaddh-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ukaddh
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ukaddw-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ukaddw
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ukcras16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ukcras16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ukcrsa16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ukcrsa16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ukmar64-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ukmar64
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ukmsr64-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ukmsr64
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ukstas16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ukstas16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ukstsa16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ukstsa16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uksub16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - uksub16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uksub64-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - uksub64
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uksub8-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - uksub8
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uksubh-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - uksubh
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uksubw-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - uksubw
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umaqa-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - umaqa
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umar64-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - umar64
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umax16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - umax16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umax8-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - umax8
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umin16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - umin16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umin8-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - umin8
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umsr64-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - umsr64
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umul16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - umul16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umul8-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - umul8
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umulx16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - umulx16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umulx8-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - umulx8
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uradd16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - uradd16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uradd64-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - uradd64
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uradd8-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - uradd8
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uraddw-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - uraddw
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/urcras16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - urcras16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/urcrsa16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - urcrsa16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/urstas16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - urstas16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/urstsa16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - urstsa16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ursub16-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ursub16
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ursub64-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ursub64
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ursub8-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ursub8
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ursubw-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - ursubw
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/zunpkd810-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - zunpkd810
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/zunpkd820-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - zunpkd820
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/zunpkd830-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - zunpkd830
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/zunpkd831-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - zunpkd831
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/zunpkd832-01.S
  : commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - zunpkd832
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Svadu/src/svadu_sv32.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        - check ISA:=regex(.*Svadu.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - svadu_sv32
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zacas/src/amocas.d_32-01.S:
    commit_id: '-'
    isa:
    - RV32IZacas
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zacas.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - amocas.d_32
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zacas/src/amocas.w-01.S:
    commit_id: '-'
    isa:
    - RV32IZacas
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zacas.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - amocas.w
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zcmop/src/c.mop.1-01.S:
    commit_id: '-'
    isa:
    - RV32ICZcmop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*C.*Zcmop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - c.mop.1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zcmop/src/c.mop.11-01.S:
    commit_id: '-'
    isa:
    - RV32ICZcmop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*C.*Zcmop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - c.mop.11
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zcmop/src/c.mop.13-01.S:
    commit_id: '-'
    isa:
    - RV32ICZcmop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*C.*Zcmop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - c.mop.13
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zcmop/src/c.mop.15-01.S:
    commit_id: '-'
    isa:
    - RV32ICZcmop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*C.*Zcmop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - c.mop.15
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zcmop/src/c.mop.3-01.S:
    commit_id: '-'
    isa:
    - RV32ICZcmop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*C.*Zcmop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - c.mop.3
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zcmop/src/c.mop.5-01.S:
    commit_id: '-'
    isa:
    - RV32ICZcmop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*C.*Zcmop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - c.mop.5
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zcmop/src/c.mop.7-01.S:
    commit_id: '-'
    isa:
    - RV32ICZcmop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*C.*Zcmop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - c.mop.7
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zcmop/src/c.mop.9-01.S:
    commit_id: '-'
    isa:
    - RV32ICZcmop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*C.*Zcmop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - c.mop.9
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fadd.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd.d_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fadd.d_b10-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd.d_b10
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fadd.d_b11-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd.d_b11
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fadd.d_b12-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd.d_b12
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fadd.d_b13-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd.d_b13
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fadd.d_b2-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd.d_b2
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fadd.d_b3-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd.d_b3
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fadd.d_b4-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd.d_b4
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fadd.d_b5-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd.d_b5
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fadd.d_b7-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd.d_b7
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fadd.d_b8-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd.d_b8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fclass.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    - RV64I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fclass.d_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fcvt.s.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.d_b1
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fcvt.s.d_b22-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.d_b22
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fcvt.s.d_b23-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.d_b23
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fcvt.s.d_b24-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.d_b24
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fcvt.s.d_b27-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.d_b27
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fcvt.s.d_b28-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.d_b28
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fcvt.s.d_b29-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.d_b29
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fcvt.w.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    - RV64I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.d_b1
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fcvt.w.d_b22-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    - RV64I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.d_b22
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fcvt.w.d_b23-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    - RV64I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.d_b23
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fcvt.w.d_b24-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    - RV64I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.d_b24
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fcvt.w.d_b27-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    - RV64I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.d_b27
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fcvt.w.d_b28-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    - RV64I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.d_b28
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fcvt.w.d_b29-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    - RV64I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.d_b29
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fcvt.wu.d_b1-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.d_b1
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fcvt.wu.d_b22-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.d_b22
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fcvt.wu.d_b23-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.d_b23
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fcvt.wu.d_b24-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.d_b24
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fcvt.wu.d_b27-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.d_b27
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fcvt.wu.d_b28-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.d_b28
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fcvt.wu.d_b29-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.d_b29
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fdiv.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv.d_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fdiv.d_b2-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv.d_b2
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fdiv.d_b20-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv.d_b20
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fdiv.d_b21-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv.d_b21
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fdiv.d_b3-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv.d_b3
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fdiv.d_b4-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv.d_b4
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fdiv.d_b5-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv.d_b5
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fdiv.d_b6-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv.d_b6
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fdiv.d_b7-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv.d_b7
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fdiv.d_b8-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv.d_b8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fdiv.d_b9-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv.d_b9
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/feq.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - feq.d_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/feq.d_b19-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - feq.d_b19
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fle.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fle.d_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fle.d_b19-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fle.d_b19
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/flt.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - flt.d_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/flt.d_b19-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - flt.d_b19
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmax.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmax.d_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmax.d_b19-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmax.d_b19
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmin.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmin.d_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmin.d_b19-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmin.d_b19
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmul.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul.d_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmul.d_b2-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul.d_b2
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmul.d_b3-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul.d_b3
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmul.d_b4-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul.d_b4
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmul.d_b5-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul.d_b5
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmul.d_b6-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul.d_b6
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmul.d_b7-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul.d_b7
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmul.d_b8-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul.d_b8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmul.d_b9-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul.d_b9
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsgnj.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsgnj.d_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsgnjn.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsgnjn.d_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsgnjx.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsgnjx.d_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsqrt.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    - RV64I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt.d_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsqrt.d_b2-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    - RV64I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt.d_b2
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsqrt.d_b20-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    - RV64I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt.d_b20
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsqrt.d_b3-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    - RV64I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt.d_b3
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsqrt.d_b4-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    - RV64I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt.d_b4
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsqrt.d_b5-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    - RV64I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt.d_b5
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsqrt.d_b7-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    - RV64I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt.d_b7
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsqrt.d_b8-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    - RV64I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt.d_b8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsqrt.d_b9-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    - RV64I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt.d_b9
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsub.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub.d_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsub.d_b10-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub.d_b10
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsub.d_b11-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub.d_b11
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsub.d_b12-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub.d_b12
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsub.d_b13-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub.d_b13
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsub.d_b2-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub.d_b2
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsub.d_b3-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub.d_b3
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsub.d_b4-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub.d_b4
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsub.d_b5-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub.d_b5
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsub.d_b7-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub.d_b7
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsub.d_b8-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub.d_b8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fadd_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fadd_b10-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b10
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fadd_b11-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b11
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fadd_b12-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b12
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fadd_b13-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b13
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fadd_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b2
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fadd_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b3
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fadd_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b4
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fadd_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b5
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fadd_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b7
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fadd_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fclass_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fclass_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.d.h_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfh
    - RV64IFD_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*D.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.h_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.d.h_b22-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfh
    - RV64IFD_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*D.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.h_b22
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.d.h_b23-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfh
    - RV64IFD_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*D.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.h_b23
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.d.h_b24-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfh
    - RV64IFD_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*D.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.h_b24
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.d.h_b27-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfh
    - RV64IFD_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*D.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.h_b27
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.d.h_b28-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfh
    - RV64IFD_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*D.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.h_b28
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.d.h_b29-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfh
    - RV64IFD_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*D.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.d.h_b29
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.h.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfh
    - RV64IFD_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*D.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.h.d_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.h.d_b22-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfh
    - RV64IFD_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*D.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.h.d_b22
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.h.d_b23-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfh
    - RV64IFD_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*D.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.h.d_b23
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.h.d_b24-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfh
    - RV64IFD_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*D.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.h.d_b24
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.h.d_b27-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfh
    - RV64IFD_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*D.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.h.d_b27
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.h.d_b28-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfh
    - RV64IFD_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*D.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.h.d_b28
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.h.d_b29-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfh
    - RV64IFD_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*D.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.h.d_b29
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.h.s_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.h.s_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.h.s_b22-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.h.s_b22
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.h.s_b23-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.h.s_b23
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.h.s_b24-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.h.s_b24
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.h.s_b27-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.h.s_b27
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.h.s_b28-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.h.s_b28
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.h.s_b29-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.h.s_b29
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.h.w_b25-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.h.w_b25
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.h.w_b26-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.h.w_b26
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.h.wu_b25-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.h.wu_b25
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.h.wu_b26-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.h.wu_b26
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.s.h_b22-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.h_b22
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.s.h_b23-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.h_b23
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.s.h_b24-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.h_b24
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.s.h_b27-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.h_b27
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.s.h_b28-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.h_b28
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.s.h_b29-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.s.h_b29
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.w.h_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.h_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.w.h_b22-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.h_b22
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.w.h_b23-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.h_b23
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.w.h_b24-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.h_b24
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.w.h_b27-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.h_b27
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.w.h_b28-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.h_b28
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.w.h_b29-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.h_b29
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.wu.h_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.h_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.wu.h_b22-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.h_b22
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.wu.h_b23-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.h_b23
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.wu.h_b24-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.h_b24
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.wu.h_b27-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.h_b27
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.wu.h_b28-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.h_b28
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.wu.h_b29-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.h_b29
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fdiv_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fdiv_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b2
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fdiv_b20-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b20
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fdiv_b21-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b21
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fdiv_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b3
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fdiv_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b4
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fdiv_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b5
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fdiv_b6-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b6
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fdiv_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b7
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fdiv_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fdiv_b9-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b9
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/feq_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - feq_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/feq_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - feq_b19
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fle_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fle_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fle_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fle_b19
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/flh-align-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - flh-align
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/flt_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - flt_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/flt_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - flt_b19
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b14-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b14
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b15-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b15
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b16-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b16
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b17-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b17
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b18-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b18
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b2
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b3
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b4
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b5
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b6-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b6
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b7
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmax_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmax_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmax_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmax_b19
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmin_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmin_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmin_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmin_b19
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b14-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b14
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b15-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b15
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b16-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b16
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b17-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b17
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b18-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b18
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b2
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b3
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b4
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b5
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b6-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b6
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b7
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmul_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmul_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b2
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmul_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b3
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmul_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b4
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmul_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b5
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmul_b6-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b6
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmul_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b7
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmul_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmul_b9-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b9
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmv.h.x_b25-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.h.x_b25
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmv.h.x_b26-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.h.x_b26
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmv.x.h_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.x.h_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmv.x.h_b22-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.x.h_b22
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmv.x.h_b23-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.x.h_b23
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmv.x.h_b24-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.x.h_b24
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmv.x.h_b27-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.x.h_b27
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmv.x.h_b28-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.x.h_b28
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmv.x.h_b29-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmv.x.h_b29
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b14-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b14
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b15-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b15
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b16-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b16
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b17-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b17
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b18-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b18
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b2
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b3
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b4
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b5
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b6-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b6
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b7
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b14-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b14
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b15-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b15
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b16-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b16
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b17-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b17
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b18-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b18
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b2
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b3
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b4
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b5
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b6-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b6
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b7
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsgnj_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsgnj_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsgnjn_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsgnjn_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsgnjx_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsgnjx_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsh-align-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsh-align
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsqrt_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsqrt_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b2
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsqrt_b20-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b20
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsqrt_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b3
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsqrt_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b4
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsqrt_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b5
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsqrt_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b7
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsqrt_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsqrt_b9-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b9
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsub_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsub_b10-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b10
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsub_b11-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b11
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsub_b12-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b12
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsub_b13-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b13
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsub_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b2
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsub_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b3
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsub_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b4
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsub_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b5
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsub_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b7
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsub_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fadd_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fadd_b10-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b10
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fadd_b11-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b11
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fadd_b12-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b12
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fadd_b13-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b13
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fadd_b2-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b2
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fadd_b3-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b3
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fadd_b4-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b4
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fadd_b5-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b5
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fadd_b7-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b7
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fadd_b8-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fadd_b8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fclass_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fclass_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fcvt.w.h_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.h_b1
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fcvt.w.h_b22-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.h_b22
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fcvt.w.h_b23-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.h_b23
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fcvt.w.h_b24-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.h_b24
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fcvt.w.h_b27-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.h_b27
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fcvt.w.h_b28-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.h_b28
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fcvt.w.h_b29-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.w.h_b29
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fcvt.wu.h_b1-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.h_b1
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fcvt.wu.h_b22-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.h_b22
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fcvt.wu.h_b23-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.h_b23
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fcvt.wu.h_b24-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.h_b24
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fcvt.wu.h_b27-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.h_b27
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fcvt.wu.h_b28-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.h_b28
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fcvt.wu.h_b29-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fcvt.wu.h_b29
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fdiv_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fdiv_b2-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b2
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fdiv_b20-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b20
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fdiv_b21-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b21
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fdiv_b3-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b3
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fdiv_b4-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b4
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fdiv_b5-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b5
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fdiv_b6-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b6
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fdiv_b7-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b7
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fdiv_b8-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fdiv_b9-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fdiv_b9
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/feq_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - feq_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/feq_b19-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - feq_b19
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fle_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fle_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fle_b19-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fle_b19
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/flt_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - flt_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/flt_b19-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - flt_b19
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmadd_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmadd_b14-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b14
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmadd_b16-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b16
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmadd_b17-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b17
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmadd_b18-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b18
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmadd_b2-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b2
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmadd_b3-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b3
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmadd_b4-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b4
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmadd_b5-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b5
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmadd_b6-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b6
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmadd_b7-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b7
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmadd_b8-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmadd_b8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmax_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmax_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmax_b19-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmax_b19
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmin_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmin_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmin_b19-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmin_b19
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmsub_b14-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b14
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmsub_b16-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b16
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmsub_b17-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b17
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmsub_b18-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b18
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmsub_b2-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b2
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmsub_b3-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b3
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmsub_b4-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b4
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmsub_b5-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b5
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmsub_b6-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b6
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmsub_b7-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b7
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmsub_b8-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmsub_b8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmul_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmul_b2-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b2
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmul_b3-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b3
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmul_b4-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b4
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmul_b5-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b5
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmul_b6-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b6
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmul_b7-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b7
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmul_b8-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmul_b9-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fmul_b9
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fnmadd_b14-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b14
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fnmadd_b16-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b16
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fnmadd_b17-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b17
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fnmadd_b18-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b18
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fnmadd_b2-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b2
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fnmadd_b3-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b3
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fnmadd_b4-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b4
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fnmadd_b5-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b5
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fnmadd_b6-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b6
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fnmadd_b7-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b7
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fnmadd_b8-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmadd_b8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fnmsub_b14-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b14
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fnmsub_b16-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b16
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fnmsub_b17-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b17
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fnmsub_b18-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b18
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fnmsub_b2-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b2
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fnmsub_b3-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b3
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fnmsub_b4-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b4
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fnmsub_b5-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b5
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fnmsub_b6-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b6
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fnmsub_b7-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b7
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fnmsub_b8-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fnmsub_b8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsgnj_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsgnj_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsgnjn_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsgnjn_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsgnjx_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsgnjx_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsqrt_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsqrt_b2-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b2
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsqrt_b20-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b20
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsqrt_b3-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b3
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsqrt_b4-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b4
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsqrt_b5-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b5
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsqrt_b7-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b7
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsqrt_b8-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsqrt_b9-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsqrt_b9
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsub_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsub_b10-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b10
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsub_b11-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b11
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsub_b12-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b12
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsub_b13-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b13
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsub_b2-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b2
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsub_b3-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b3
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsub_b4-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b4
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsub_b5-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b5
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsub_b7-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b7
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsub_b8-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fsub_b8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zicond/src/czero.eqz-01.S:
    commit_id: '-'
    isa:
    - RV32IZicond
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*Zicond.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - czero.eqz
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zicond/src/czero.nez-01.S:
    commit_id: '-'
    isa:
    - RV32IZicond
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*Zicond.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - czero.nez
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zifencei/src/Fencei.S:
    commit_id: '-'
    isa:
    - RV32I_Zifencei
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        - check ISA:=regex(.*Zifencei.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - fencei
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.0-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mop.r.0
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.1-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mop.r.1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.10-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mop.r.10
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.11-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mop.r.11
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.12-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mop.r.12
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.13-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mop.r.13
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.14-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mop.r.14
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.15-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mop.r.15
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.16-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mop.r.16
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.17-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mop.r.17
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.18-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mop.r.18
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.19-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mop.r.19
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.2-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mop.r.2
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.20-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mop.r.20
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.21-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mop.r.21
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.22-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mop.r.22
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.23-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mop.r.23
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.24-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mop.r.24
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.25-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mop.r.25
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.26-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mop.r.26
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.27-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mop.r.27
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.28-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mop.r.28
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.29-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mop.r.29
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.3-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mop.r.3
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.30-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mop.r.30
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.31-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mop.r.31
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.4-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mop.r.4
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.5-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mop.r.5
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.6-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mop.r.6
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.7-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mop.r.7
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.8-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mop.r.8
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.9-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mop.r.9
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.rr.0-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mop.rr.0
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.rr.1-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mop.rr.1
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.rr.2-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mop.rr.2
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.rr.3-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mop.rr.3
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.rr.4-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mop.rr.4
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.rr.5-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mop.rr.5
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.rr.6-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mop.rr.6
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.rr.7-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - mop.rr.7
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vaesdf.vs-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkned
    - RV64IV_Zicsr_Zvkned
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkned)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - vaesdf.vs
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vaesdf.vv-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkned
    - RV64IV_Zicsr_Zvkned
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkned)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - vaesdf.vv
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vaesdm.vs-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkned
    - RV64IV_Zicsr_Zvkned
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkned)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - vaesdm.vs
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vaesdm.vv-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkned
    - RV64IV_Zicsr_Zvkned
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkned)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - vaesdm.vv
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vaesef.vs-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkned
    - RV64IV_Zicsr_Zvkned
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkned)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - vaesef.vs
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vaesef.vv-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkned
    - RV64IV_Zicsr_Zvkned
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkned)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - vaesef.vv
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vaesem.vs-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkned
    - RV64IV_Zicsr_Zvkned
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkned)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - vaesem.vs
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vaesem.vv-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkned
    - RV64IV_Zicsr_Zvkned
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkned)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - vaesem.vv
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vaeskf1.vi-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkned
    - RV64IV_Zicsr_Zvkned
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkned)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - vaeskf1.vi
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vaeskf2.vi-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkned
    - RV64IV_Zicsr_Zvkned
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkned)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - vaeskf2.vi
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vaesz.vs-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkned
    - RV64IV_Zicsr_Zvkned
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkned)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - vaesz.vs
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vandn.vv-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkb
    - RV64IV_Zicsr_Zvkb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkb)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - vandn.vv
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vandn.vx-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkb
    - RV64IV_Zicsr_Zvkb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkb)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - vandn.vx
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vbrev8.v-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkb
    - RV64IV_Zicsr_Zvkb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkb)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - vbrev8.v
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vclmul.vv-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkb
    - RV64IV_Zicsr_Zvkb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkb)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - vclmul.vv
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vclmul.vx-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkb
    - RV64IV_Zicsr_Zvkb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkb)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - vclmul.vx
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vclmulh.vv-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkb
    - RV64IV_Zicsr_Zvkb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkb)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - vclmulh.vv
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vclmulh.vx-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkb
    - RV64IV_Zicsr_Zvkb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkb)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - vclmulh.vx
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vghsh.vv-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkg
    - RV64IV_Zicsr_Zvkg
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkg)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - vghsh.vv
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vgmul.vv-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkg
    - RV64IV_Zicsr_Zvkg
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkg)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - vgmul.vv
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vrev8.v-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkb
    - RV64IV_Zicsr_Zvkb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkb)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - vrev8.v
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vrol.vv-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkb
    - RV64IV_Zicsr_Zvkb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkb)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - vrol.vv
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vrol.vx-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkb
    - RV64IV_Zicsr_Zvkb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkb)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - vrol.vx
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vror.vi-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkb
    - RV64IV_Zicsr_Zvkb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkb)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - vror.vi
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vror.vv-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkb
    - RV64IV_Zicsr_Zvkb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkb)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - vror.vv
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vror.vx-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkb
    - RV64IV_Zicsr_Zvkb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkb)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - vror.vx
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vsha2ch-e32.vv-01.S
  : commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvknha
    - RV64IV_Zicsr_Zvknha
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvknha)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - vsha2ch.vv
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vsha2ch-e64.vv-01.S
  : commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvknhb
    - RV64IV_Zicsr_Zvknhb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvknhb)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - vsha2ch.vv
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vsha2cl-e32.vv-01.S
  : commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvknha
    - RV64IV_Zicsr_Zvknha
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvknha)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - vsha2cl.vv
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vsha2cl-e64.vv-01.S
  : commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvknhb
    - RV64IV_Zicsr_Zvknhb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvknhb)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - vsha2cl.vv
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vsha2ms-e32.vv-01.S
  : commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvknha
    - RV64IV_Zicsr_Zvknha
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvknha)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - vsha2ms.vv
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vsha2ms-e64.vv-01.S
  : commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvknhb
    - RV64IV_Zicsr_Zvknhb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvknhb)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - vsha2ms.vv
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vsm3c.vi-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvksh
    - RV64IV_Zicsr_Zvksh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvksh)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - vsm3c.vi
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vsm3me.vv-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvksh
    - RV64IV_Zicsr_Zvksh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvksh)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - vsm3me.vv
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vsm4k.vi-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvksed
    - RV64IV_Zicsr_Zvksed
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvksed)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - vsm4k.vi
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vsm4r.vs-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvksed
    - RV64IV_Zicsr_Zvksed
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvksed)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - vsm4r.vs
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vsm4r.vv-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvksed
    - RV64IV_Zicsr_Zvksed
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvksed)
        define:
        - def TEST_CASE_1=True
        coverage_labels:
        - vsm4r.vv
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/pmp32/src/pmp-CFG-reg.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - pmp_cfg_locked_write_unrelated
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/pmp32/src/pmp-CSR-access.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - PMP_access_permission
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/pmp32/src/pmp-NA4-R-priority-level-2.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - PMP_NA4_priority_r_level_2
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/pmp32/src/pmp-NA4-R-priority.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - PMP_NA4_priority_r
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/pmp32/src/pmp-NA4-R.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - PMP_NA4_r
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/pmp32/src/pmp-NA4-RW-priority-level-2.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - PMP_NA4_priority_rw_level_2
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/pmp32/src/pmp-NA4-RW-priority.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - PMP_NA4_priority_rw
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/pmp32/src/pmp-NA4-RW.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - PMP_NA4_rw
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/pmp32/src/pmp-NA4-RWX.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - PMP_NA4_rwx
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/pmp32/src/pmp-NA4-RX-priority-level-2.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - PMP_NA4_priority_rx_level_2
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/pmp32/src/pmp-NA4-RX-priority.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - PMP_NA4_priority_rx
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/pmp32/src/pmp-NA4-RX.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - PMP_NA4_rx
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/pmp32/src/pmp-NA4-X-priority-level-2.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - PMP_NA4_priority_x_level_2
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/pmp32/src/pmp-NA4-X-priority.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - PMP_NA4_priority_x
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/pmp32/src/pmp-NA4-X.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - PMP_NA4_x
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/pmp32/src/pmp-NAPOT-R-priority-level-2.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - PMP_NAPOT_priority_r_level_2
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/pmp32/src/pmp-NAPOT-R-priority.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - PMP_NAPOT_priority_r
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/pmp32/src/pmp-NAPOT-R.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - PMP_NAPOT_r
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/pmp32/src/pmp-NAPOT-RW-priority-level-2.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - PMP_NAPOT_priority_rw_level_2
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/pmp32/src/pmp-NAPOT-RW-priority.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - PMP_NAPOT_priority_rw
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/pmp32/src/pmp-NAPOT-RW.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - PMP_NAPOT_rw
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/pmp32/src/pmp-NAPOT-RWX.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - PMP_NAPOT_rwx
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/pmp32/src/pmp-NAPOT-RX-priority-level-2.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - PMP_NAPOT_priority_rx_level_2
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/pmp32/src/pmp-NAPOT-RX-priority.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - PMP_NAPOT_priority_rx
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/pmp32/src/pmp-NAPOT-RX.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - PMP_NAPOT_rx
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/pmp32/src/pmp-NAPOT-X-priority-level-2.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - PMP_NAPOT_priority_x_level_2
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/pmp32/src/pmp-NAPOT-X-priority.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - PMP_NAPOT_priority_x
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/pmp32/src/pmp-NAPOT-X.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - PMP_NAPOT_x
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/pmp32/src/pmp-TOR-R-priority-level-2.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - PMP_TOR_priority_r_level_2
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/pmp32/src/pmp-TOR-R-priority.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - PMP_TOR_priority_r
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/pmp32/src/pmp-TOR-R.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - PMP_TOR_r
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/pmp32/src/pmp-TOR-RW-priority-level-2..S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - PMP_TOR_priority_rw_level_2
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/pmp32/src/pmp-TOR-RW-priority.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - PMP_TOR_priority_rw
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/pmp32/src/pmp-TOR-RW.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - PMP_TOR_rw
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/pmp32/src/pmp-TOR-RWX.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - PMP_TOR_rwx
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/pmp32/src/pmp-TOR-RX-priority-level-2.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - PMP_TOR_priority_rx_level_2
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/pmp32/src/pmp-TOR-RX-priority.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - PMP_TOR_priority_rx
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/pmp32/src/pmp-TOR-RX.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - PMP_TOR_rx
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/pmp32/src/pmp-TOR-X-priority-level-2.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - PMP_TOR_priority_x_level_2
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/pmp32/src/pmp-TOR-X-priority.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - PMP_TOR_priority_x
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/pmp32/src/pmp-TOR-X.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - PMP_TOR_x
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/ebreak.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - ebreak
- /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/ecall.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - ecall
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-beq-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-beq
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-beq
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bge-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bge
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bge
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bgeu-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bgeu
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bgeu
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-blt-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-blt
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-blt
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bltu-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bltu
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bltu
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bne-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bne
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-bne
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-jal-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-jal
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-jal
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-lh-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-lh
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-lh
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-lhu-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-lhu
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-lhu
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-lw-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-lw
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-lw
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-sh-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-sh
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-sh
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-sw-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-sw
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign-sw
- ? /home/eason/Desktop/ComputerArchitecture/Final_Project/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign2-jalr-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign2-jalr
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        coverage_labels:
        - misalign2-jalr
