// Seed: 3647290944
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  inout wire id_22;
  inout wire id_21;
  inout wire id_20;
  input wire id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_23, id_24;
endmodule
module module_1 (
    input wand id_0,
    inout tri0 id_1,
    input uwire id_2,
    input uwire id_3,
    input supply0 id_4,
    output uwire id_5,
    output tri0 id_6,
    id_29,
    output tri1 id_7,
    output wire id_8,
    output wor id_9,
    output supply1 id_10,
    output tri1 id_11,
    input wand id_12,
    output wor id_13,
    input supply0 id_14,
    id_30,
    input tri0 id_15,
    input tri1 id_16,
    id_31,
    input logic id_17,
    input tri1 id_18,
    input wor id_19,
    input supply0 id_20,
    output tri id_21,
    output uwire id_22,
    input tri1 id_23,
    input uwire id_24,
    input wand id_25,
    output tri1 id_26,
    input wand id_27
);
  bit id_32;
  module_0 modCall_1 (
      id_30,
      id_31,
      id_29,
      id_29,
      id_30,
      id_30,
      id_31,
      id_30,
      id_31,
      id_30,
      id_31,
      id_30,
      id_30,
      id_30,
      id_31,
      id_30,
      id_30,
      id_30,
      id_29,
      id_29,
      id_31,
      id_30
  );
  id_33 :
  assert property (@(-1) 1 * (id_24)) id_32 <= id_17;
endmodule
