
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003589                       # Number of seconds simulated
sim_ticks                                  3588875472                       # Number of ticks simulated
final_tick                               533153255409                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 329923                       # Simulator instruction rate (inst/s)
host_op_rate                                   426908                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 298712                       # Simulator tick rate (ticks/s)
host_mem_usage                               16919408                       # Number of bytes of host memory used
host_seconds                                 12014.51                       # Real time elapsed on the host
sim_insts                                  3963859671                       # Number of instructions simulated
sim_ops                                    5129085471                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       352000                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       280192                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       395392                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       141184                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1175680                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       240000                       # Number of bytes written to this memory
system.physmem.bytes_written::total            240000                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2750                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2189                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3089                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1103                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  9185                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1875                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1875                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       392323                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     98080862                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       499321                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     78072366                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       463655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data    110171557                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       570652                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     39339342                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               327590079                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       392323                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       499321                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       463655                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       570652                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1925951                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          66873315                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               66873315                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          66873315                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       392323                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     98080862                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       499321                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     78072366                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       463655                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data    110171557                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       570652                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     39339342                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              394463394                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8606417                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3104940                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2547060                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       203279                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1306401                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1203366                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314963                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8900                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3210485                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17085382                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3104940                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1518329                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3664927                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1089162                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        696127                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1568861                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        79672                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8454139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.482999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.335007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4789212     56.65%     56.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          365736      4.33%     60.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318405      3.77%     64.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          343938      4.07%     68.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          298059      3.53%     72.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          156679      1.85%     74.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          102223      1.21%     75.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          270810      3.20%     78.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1809077     21.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8454139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.360770                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.985191                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3377204                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       654799                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3485895                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        54474                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        881758                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507894                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          993                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20251452                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6305                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        881758                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3546462                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         301239                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        82574                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3367693                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       274405                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19560489                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1783                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        167950                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        78038                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           88                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27164640                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91211418                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91211418                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10357658                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3349                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1752                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           740522                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1937963                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1010215                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26170                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       316250                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18434567                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3346                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14801729                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29063                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6135440                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18750940                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          150                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8454139                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.750826                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.908640                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3024889     35.78%     35.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1786348     21.13%     56.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1199955     14.19%     71.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       765269      9.05%     80.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       755190      8.93%     89.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       442055      5.23%     94.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       339848      4.02%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        75139      0.89%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65446      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8454139                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         107929     69.29%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             6      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20805     13.36%     82.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        27025     17.35%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12160453     82.16%     82.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       201663      1.36%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1587364     10.72%     94.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       850652      5.75%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14801729                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.719848                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             155765                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010523                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38242423                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24573472                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14384270                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14957494                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26745                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       708760                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           73                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          123                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       230315                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           66                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        881758                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         217337                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16837                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18437913                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        31905                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1937963                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1010215                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1748                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         12158                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          901                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          123                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       123424                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114383                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237807                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14542107                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1491966                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       259620                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2318060                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2059659                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            826094                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.689682                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14399103                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14384270                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9378227                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26155114                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.671342                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358562                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6198905                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205638                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7572381                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.616312                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.170233                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3046001     40.23%     40.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2042445     26.97%     67.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       836359     11.04%     78.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       428190      5.65%     83.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       367507      4.85%     88.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       181215      2.39%     91.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       200266      2.64%     93.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       101289      1.34%     95.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       369109      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7572381                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       369109                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25641504                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37759151                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4690                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 152278                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.860642                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.860642                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.161924                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.161924                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65685591                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19719232                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19016443                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8606417                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3133388                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2735374                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       200390                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1541741                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1492252                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          227331                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6438                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3669828                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17405423                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3133388                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1719583                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3587440                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         985522                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        439237                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1809367                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        80659                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8480510                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.368181                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.175882                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4893070     57.70%     57.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          178968      2.11%     59.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          326630      3.85%     63.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          307569      3.63%     67.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          495702      5.85%     73.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          513200      6.05%     79.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          124380      1.47%     80.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           94566      1.12%     81.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1546425     18.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8480510                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364076                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.022377                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3789177                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       424550                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3469498                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        14058                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        783226                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       345334                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          775                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19505565                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1317                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        783226                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3953296                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         151047                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        47836                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3318142                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       226962                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18975591                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         76760                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        93172                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25248867                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86409569                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86409569                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16340478                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8908389                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2249                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1104                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           606700                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2888776                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       639451                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10803                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       262959                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17951307                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2206                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15105497                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20628                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5437547                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     14988465                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8480510                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.781201                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.838020                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2948583     34.77%     34.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1568910     18.50%     53.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1400398     16.51%     69.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       842358      9.93%     79.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       871126     10.27%     89.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       515672      6.08%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       230189      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        61473      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        41801      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8480510                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          59986     66.16%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19748     21.78%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10936     12.06%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11873091     78.60%     78.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       120596      0.80%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1104      0.01%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2569757     17.01%     96.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       540949      3.58%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15105497                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.755144                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              90670                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.006002                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38802802                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23391110                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14617151                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15196167                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        37571                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       838324                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           82                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       156935                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        783226                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          82815                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         6784                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17953515                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        22594                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2888776                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       639451                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1104                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3331                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           27                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       106171                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119621                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       225792                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14825613                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2469970                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       279884                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2998065                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2238981                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            528095                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.722623                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14633402                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14617151                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8986463                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         22034544                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.698401                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.407835                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10934117                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12447472                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5506142                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2204                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200735                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7697284                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.617125                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.311683                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3542729     46.03%     46.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1638171     21.28%     67.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       905858     11.77%     79.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       310400      4.03%     83.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       300033      3.90%     87.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       126566      1.64%     88.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       329372      4.28%     92.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        96049      1.25%     94.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       448106      5.82%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7697284                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10934117                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12447472                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2532968                       # Number of memory references committed
system.switch_cpus1.commit.loads              2050452                       # Number of loads committed
system.switch_cpus1.commit.membars               1102                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1945610                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10874127                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       170310                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       448106                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25202792                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36691134                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3744                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 125907                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10934117                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12447472                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10934117                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.787116                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.787116                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.270461                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.270461                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68519005                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19197239                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       20039700                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2204                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8606417                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3087358                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2509308                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       212577                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1309602                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1200326                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          324549                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9070                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3096427                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17112426                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3087358                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1524875                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3760738                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1136489                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        652681                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1515700                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        90619                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8429170                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.508345                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.305366                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4668432     55.38%     55.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          329677      3.91%     59.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          266568      3.16%     62.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          646927      7.67%     70.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          176125      2.09%     72.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          226350      2.69%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          162849      1.93%     76.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           91604      1.09%     77.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1860638     22.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8429170                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.358727                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.988333                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3240583                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       634031                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3615054                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        24814                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        914679                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       527083                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4689                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20449246                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        11162                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        914679                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3478590                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         150891                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       133709                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3395982                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       355311                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19722140                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         3531                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        146576                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       110576                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          542                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     27605678                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     92064641                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     92064641                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16867242                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10738436                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4020                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2268                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           973540                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1842273                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       936211                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        14841                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       297662                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18638617                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3884                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14783035                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29778                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6474453                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19784650                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          616                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8429170                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.753795                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.886021                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2950278     35.00%     35.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1810752     21.48%     56.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1177266     13.97%     70.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       876540     10.40%     80.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       755481      8.96%     89.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       391345      4.64%     94.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       333916      3.96%     98.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        62750      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        70842      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8429170                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          86438     71.01%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             1      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         17687     14.53%     85.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17608     14.46%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12316018     83.31%     83.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       209798      1.42%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1634      0.01%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1469484      9.94%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       786101      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14783035                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.717676                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             121734                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008235                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38146752                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25117028                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14401454                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14904769                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        55152                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       732213                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          254                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           74                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       241934                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        914679                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          67132                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8518                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18642503                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        41061                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1842273                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       936211                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2250                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7539                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           74                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       125906                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       120082                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       245988                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14544138                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1377150                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       238897                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2142197                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2051320                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            765047                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.689918                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14411310                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14401454                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9378756                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26488281                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.673339                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354072                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9881174                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12135146                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6507482                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3268                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       212519                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7514491                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.614899                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.136620                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2945109     39.19%     39.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2072522     27.58%     66.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       842527     11.21%     77.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       473623      6.30%     84.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       387367      5.15%     89.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       157204      2.09%     91.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       187081      2.49%     94.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        93737      1.25%     95.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       355321      4.73%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7514491                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9881174                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12135146                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1804337                       # Number of memory references committed
system.switch_cpus2.commit.loads              1110060                       # Number of loads committed
system.switch_cpus2.commit.membars               1634                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1743489                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10934327                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       247070                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       355321                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25801798                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38200536                       # The number of ROB writes
system.switch_cpus2.timesIdled                   4863                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 177247                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9881174                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12135146                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9881174                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.870991                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.870991                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.148117                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.148117                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        65426533                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19906844                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18872347                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3268                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8606417                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3224983                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2632393                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       216585                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1366967                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1267887                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          333235                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9610                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3342638                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17524825                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3224983                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1601122                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3798053                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1127993                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        515096                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1627716                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        84224                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8565428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.530777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.337412                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4767375     55.66%     55.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          312261      3.65%     59.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          463774      5.41%     64.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          323171      3.77%     68.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          225903      2.64%     71.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          220682      2.58%     73.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          135591      1.58%     75.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          286069      3.34%     78.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1830602     21.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8565428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.374718                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.036251                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3436974                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       539670                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3626441                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        52876                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        909461                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       541981                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          203                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20993092                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1012                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        909461                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3631228                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          52689                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       209201                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3481121                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       281723                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20361702                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents        116766                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        96175                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28564149                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     94789670                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     94789670                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17533331                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        11030797                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3636                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1747                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           841364                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1868842                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       953640                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        11312                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       294029                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18966110                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3489                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15134496                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30324                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6350889                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19443868                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8565428                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.766928                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.915854                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3085372     36.02%     36.02% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1702220     19.87%     55.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1239921     14.48%     70.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       819711      9.57%     79.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       823359      9.61%     89.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       396015      4.62%     94.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       352573      4.12%     98.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        65704      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        80553      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8565428                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          82424     71.18%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         16306     14.08%     85.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17064     14.74%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12658373     83.64%     83.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       190667      1.26%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1742      0.01%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1489576      9.84%     94.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       794138      5.25%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15134496                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.758513                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             115794                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007651                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38980533                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25320532                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14711876                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15250290                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        46997                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       729386                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          639                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       229039                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        909461                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          28461                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         5081                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18969601                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        65951                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1868842                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       953640                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1747                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4174                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       131611                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       117718                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       249329                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14853442                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1390456                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       281049                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2165075                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2109483                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            774619                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.725857                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14718324                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14711876                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9530556                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         27084936                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.709408                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351877                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10194449                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12566361                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6403260                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3484                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       218160                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7655967                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.641381                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.172226                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2951781     38.56%     38.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2181987     28.50%     67.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       825141     10.78%     77.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       460608      6.02%     83.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       391308      5.11%     88.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       175116      2.29%     91.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       167067      2.18%     93.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       114618      1.50%     94.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       388341      5.07%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7655967                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10194449                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12566361                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1864054                       # Number of memory references committed
system.switch_cpus3.commit.loads              1139453                       # Number of loads committed
system.switch_cpus3.commit.membars               1742                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1823290                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11312956                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       259924                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       388341                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26237247                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38849285                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1964                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  40989                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10194449                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12566361                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10194449                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.844226                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.844226                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.184517                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.184517                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66711074                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20467570                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19287854                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3484                       # number of misc regfile writes
system.l2.replacements                           9188                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           339988                       # Total number of references to valid blocks.
system.l2.sampled_refs                          17380                       # Sample count of references to valid blocks.
system.l2.avg_refs                          19.562025                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            39.948854                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      7.093249                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1186.641754                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.863961                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    995.975433                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.248019                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1200.201149                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     10.705034                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    470.057058                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1375.486755                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1024.912633                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1160.840220                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            702.025879                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.004877                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000866                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.144854                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001082                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.121579                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.001129                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.146509                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001307                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.057380                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.167906                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.125111                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.141704                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.085697                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         7075                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3188                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         4208                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2306                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   16777                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3564                       # number of Writeback hits
system.l2.Writeback_hits::total                  3564                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         7075                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3188                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         4208                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2306                       # number of demand (read+write) hits
system.l2.demand_hits::total                    16777                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         7075                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3188                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         4208                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2306                       # number of overall hits
system.l2.overall_hits::total                   16777                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2750                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2189                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         3089                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1103                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  9185                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2750                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2189                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         3089                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1103                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9185                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2750                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2189                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         3089                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1103                       # number of overall misses
system.l2.overall_misses::total                  9185                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       398501                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    131650806                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       763480                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    100423749                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       641277                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    138716387                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       762411                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     50263397                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       423620008                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       398501                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    131650806                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       763480                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    100423749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       641277                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    138716387                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       762411                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     50263397                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        423620008                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       398501                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    131650806                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       763480                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    100423749                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       641277                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    138716387                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       762411                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     50263397                       # number of overall miss cycles
system.l2.overall_miss_latency::total       423620008                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9825                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5377                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         7297                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3409                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               25962                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3564                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3564                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9825                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5377                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         7297                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         3409                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25962                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9825                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5377                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         7297                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         3409                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25962                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.279898                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.407104                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.423325                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.323555                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.353786                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.279898                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.407104                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.423325                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.323555                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.353786                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.279898                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.407104                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.423325                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.323555                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.353786                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 36227.363636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 47873.020364                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 54534.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45876.541343                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst        49329                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 44906.567498                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 47650.687500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 45569.716228                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46120.850082                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 36227.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 47873.020364                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 54534.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45876.541343                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst        49329                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 44906.567498                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 47650.687500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 45569.716228                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46120.850082                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 36227.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 47873.020364                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 54534.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45876.541343                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst        49329                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 44906.567498                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 47650.687500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 45569.716228                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46120.850082                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1875                       # number of writebacks
system.l2.writebacks::total                      1875                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2750                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2189                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         3089                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1103                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             9185                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2750                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2189                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         3089                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9185                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2750                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2189                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         3089                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9185                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       334767                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    115889957                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       683126                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     87764071                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       567611                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    120937911                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       671272                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     43883691                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    370732406                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       334767                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    115889957                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       683126                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     87764071                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       567611                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    120937911                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       671272                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     43883691                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    370732406                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       334767                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    115889957                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       683126                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     87764071                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       567611                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    120937911                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       671272                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     43883691                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    370732406                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.279898                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.407104                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.423325                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.323555                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.353786                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.279898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.407104                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.423325                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.323555                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.353786                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.279898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.407104                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.423325                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.323555                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.353786                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 30433.363636                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42141.802545                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 48794.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40093.225674                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 43662.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39151.152800                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 41954.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39785.757933                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40362.809581                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 30433.363636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42141.802545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 48794.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40093.225674                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 43662.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 39151.152800                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 41954.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39785.757933                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40362.809581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 30433.363636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42141.802545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 48794.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40093.225674                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 43662.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 39151.152800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 41954.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39785.757933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40362.809581                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.964567                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001576510                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817743.212341                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.964567                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017571                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882956                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1568849                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1568849                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1568849                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1568849                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1568849                       # number of overall hits
system.cpu0.icache.overall_hits::total        1568849                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       488153                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       488153                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       488153                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       488153                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       488153                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       488153                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1568861                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1568861                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1568861                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1568861                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1568861                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1568861                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 40679.416667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 40679.416667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 40679.416667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 40679.416667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 40679.416667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 40679.416667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       410171                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       410171                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       410171                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       410171                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       410171                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       410171                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 37288.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 37288.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 37288.272727                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 37288.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 37288.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 37288.272727                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9825                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174475526                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10081                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17307.362960                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.119267                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.880733                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898903                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101097                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1173737                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1173737                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776687                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776687                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1682                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1682                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1950424                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1950424                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1950424                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1950424                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37792                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37792                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data            5                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37797                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37797                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37797                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37797                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1175905183                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1175905183                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       142206                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       142206                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1176047389                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1176047389                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1176047389                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1176047389                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1211529                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1211529                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1682                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1682                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1988221                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1988221                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1988221                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1988221                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031194                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031194                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019010                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019010                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019010                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019010                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31115.187950                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31115.187950                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 28441.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28441.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31114.834220                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31114.834220                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31114.834220                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31114.834220                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1138                       # number of writebacks
system.cpu0.dcache.writebacks::total             1138                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        27967                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        27967                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27972                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27972                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27972                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27972                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9825                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9825                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9825                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9825                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9825                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9825                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    194876769                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    194876769                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    194876769                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    194876769                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    194876769                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    194876769                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008110                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008110                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004942                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004942                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004942                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004942                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 19834.785649                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19834.785649                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19834.785649                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19834.785649                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19834.785649                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19834.785649                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.950934                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913275342                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1688124.476895                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.950934                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022357                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866909                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1809352                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1809352                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1809352                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1809352                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1809352                       # number of overall hits
system.cpu1.icache.overall_hits::total        1809352                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       889601                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       889601                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       889601                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       889601                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       889601                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       889601                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1809367                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1809367                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1809367                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1809367                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1809367                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1809367                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000008                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000008                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 59306.733333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59306.733333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 59306.733333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59306.733333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 59306.733333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59306.733333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       783382                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       783382                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       783382                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       783382                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       783382                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       783382                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 55955.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 55955.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 55955.857143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 55955.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 55955.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 55955.857143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5377                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               207687464                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5633                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36869.778803                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   199.240821                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    56.759179                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.778284                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.221716                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2235744                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2235744                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       480310                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        480310                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1104                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1104                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1102                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1102                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2716054                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2716054                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2716054                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2716054                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        18450                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18450                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18450                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18450                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18450                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18450                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    756337526                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    756337526                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    756337526                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    756337526                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    756337526                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    756337526                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2254194                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2254194                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       480310                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       480310                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1104                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1104                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1102                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1102                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2734504                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2734504                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2734504                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2734504                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008185                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008185                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006747                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006747                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006747                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006747                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 40993.903848                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 40993.903848                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 40993.903848                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 40993.903848                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 40993.903848                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 40993.903848                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          744                       # number of writebacks
system.cpu1.dcache.writebacks::total              744                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        13073                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        13073                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        13073                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        13073                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        13073                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        13073                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5377                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5377                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5377                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5377                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5377                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5377                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    131623394                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    131623394                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    131623394                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    131623394                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    131623394                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    131623394                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002385                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002385                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001966                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001966                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001966                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001966                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 24478.964850                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24478.964850                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 24478.964850                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24478.964850                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 24478.964850                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24478.964850                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.967488                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006596438                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2029428.302419                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.967488                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020781                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794820                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1515683                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1515683                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1515683                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1515683                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1515683                       # number of overall hits
system.cpu2.icache.overall_hits::total        1515683                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       872225                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       872225                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       872225                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       872225                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       872225                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       872225                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1515700                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1515700                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1515700                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1515700                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1515700                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1515700                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 51307.352941                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 51307.352941                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 51307.352941                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 51307.352941                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 51307.352941                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 51307.352941                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       675814                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       675814                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       675814                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       675814                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       675814                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       675814                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 51985.692308                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 51985.692308                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 51985.692308                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 51985.692308                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 51985.692308                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 51985.692308                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7297                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165474477                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7553                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              21908.443930                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   224.986464                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    31.013536                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.878853                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.121147                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1046132                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1046132                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       691009                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        691009                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2142                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2142                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1634                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1634                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1737141                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1737141                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1737141                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1737141                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        16138                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        16138                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        16138                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         16138                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        16138                       # number of overall misses
system.cpu2.dcache.overall_misses::total        16138                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    587944154                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    587944154                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    587944154                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    587944154                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    587944154                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    587944154                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1062270                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1062270                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       691009                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       691009                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1634                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1634                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1753279                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1753279                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1753279                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1753279                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015192                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015192                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009204                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009204                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009204                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009204                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 36432.281200                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 36432.281200                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 36432.281200                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 36432.281200                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 36432.281200                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 36432.281200                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          914                       # number of writebacks
system.cpu2.dcache.writebacks::total              914                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8841                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8841                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8841                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8841                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8841                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8841                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7297                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7297                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7297                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7297                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7297                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7297                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    180724198                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    180724198                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    180724198                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    180724198                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    180724198                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    180724198                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006869                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006869                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004162                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004162                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004162                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004162                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 24766.917637                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 24766.917637                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 24766.917637                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 24766.917637                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 24766.917637                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 24766.917637                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.962863                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1007978263                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2181771.132035                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.962863                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025582                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740325                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1627698                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1627698                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1627698                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1627698                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1627698                       # number of overall hits
system.cpu3.icache.overall_hits::total        1627698                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           18                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           18                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           18                       # number of overall misses
system.cpu3.icache.overall_misses::total           18                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       935575                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       935575                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       935575                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       935575                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       935575                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       935575                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1627716                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1627716                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1627716                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1627716                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1627716                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1627716                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 51976.388889                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 51976.388889                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 51976.388889                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 51976.388889                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 51976.388889                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 51976.388889                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       813752                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       813752                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       813752                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       813752                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       813752                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       813752                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 50859.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 50859.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 50859.500000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 50859.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 50859.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 50859.500000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3409                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148924241                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  3665                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              40634.172169                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   214.548922                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    41.451078                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.838082                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.161918                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1058936                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1058936                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       721117                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        721117                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1744                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1744                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1742                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1742                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1780053                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1780053                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1780053                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1780053                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         7129                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         7129                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         7129                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          7129                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         7129                       # number of overall misses
system.cpu3.dcache.overall_misses::total         7129                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    227050348                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    227050348                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    227050348                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    227050348                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    227050348                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    227050348                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1066065                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1066065                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       721117                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       721117                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1744                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1744                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1742                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1742                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1787182                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1787182                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1787182                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1787182                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006687                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006687                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003989                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003989                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003989                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003989                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 31848.835461                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 31848.835461                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 31848.835461                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 31848.835461                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 31848.835461                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 31848.835461                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          768                       # number of writebacks
system.cpu3.dcache.writebacks::total              768                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3720                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3720                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         3720                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         3720                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         3720                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         3720                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3409                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3409                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3409                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3409                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3409                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3409                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     73098179                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     73098179                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     73098179                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     73098179                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     73098179                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     73098179                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003198                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003198                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001907                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001907                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001907                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001907                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 21442.704312                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 21442.704312                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 21442.704312                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 21442.704312                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 21442.704312                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 21442.704312                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
