 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: Second_Code                         Date:  6-16-2017, 10:31PM
Device Used: XC95288XL-6-TQ144
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
88 /288 ( 31%) 759 /1440 ( 53%) 517/864 ( 60%)   32 /288 ( 11%) 50 /117 ( 43%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           5/18       54/54*      86/90       4/ 8
FB2           2/18        7/54        9/90       4/10
FB3           1/18        4/54        4/90       2/ 5
FB4           4/18       47/54       82/90       1/ 6
FB5           4/18       46/54       82/90       1/ 8
FB6          18/18*      42/54       50/90       7/ 8
FB7           1/18       53/54       20/90       0/ 4
FB8           1/18        2/54        2/90       5/ 5*
FB9           2/18        4/54        4/90       2/ 9
FB10         13/18       26/54       26/90      10/10*
FB11          5/18       52/54       82/90       1/ 7
FB12          8/18       44/54       84/90       4/ 6
FB13          2/18       12/54       15/90       2/ 6
FB14          5/18       50/54       83/90       2/ 8
FB15         12/18       25/54       47/90       4/ 9
FB16          5/18       49/54       83/90       1/ 8
             -----       -----       -----      -----    
             88/288     517/864     759/1440    50/117

* - Resource is exhausted

** Global Control Resources **

Signal 'Clk' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Signal 'Reset' mapped onto global set/reset net GSR.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   16          16    |  I/O              :    48     109
Output        :   32          32    |  GCK/IO           :     1       3
Bidirectional :    0           0    |  GTS/IO           :     0       4
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total     50          50

** Power Data **

There are 88 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'Second_Code.ise'.
*************************  Summary of Mapped Logic  ************************

** 32 Outputs **

Signal                                                                 Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                                                                   Pts   Inps          No.  Type    Use     Mode Rate State
Out<21>                                                                21    51    FB1_6   21   I/O     O       STD  FAST 
Out<22>                                                                21    52    FB1_8   22   I/O     O       STD  FAST 
Out<23>                                                                21    53    FB1_12  24   I/O     O       STD  FAST 
Out<24>                                                                21    54    FB1_17  27   I/O     O       STD  FAST 
Out<14>                                                                7     5     FB2_3   10   I/O     O       STD  FAST 
Out<10>                                                                2     2     FB2_10  14   I/O     O       STD  FAST 
Out<1>                                                                 4     4     FB3_2   28   I/O     O       STD  FAST 
Out<17>                                                                21    47    FB4_6   4    I/O     O       STD  FAST 
Out<16>                                                                21    46    FB5_5   35   I/O     O       STD  FAST 
Out<25>                                                                2     11    FB6_2   135  I/O     O       STD  FAST 
Out<26>                                                                2     12    FB6_5   137  I/O     O       STD  FAST 
Out<27>                                                                2     13    FB6_10  140  I/O     O       STD  FAST 
Out<13>                                                                2     2     FB8_2   130  I/O     O       STD  FAST 
Out<0>                                                                 2     2     FB9_2   50   I/O     O       STD  FAST 
Out<4>                                                                 2     2     FB9_11  56   I/O     O       STD  FAST 
Out<12>                                                                2     2     FB10_2  117  I/O     O       STD  FAST 
Out<15>                                                                2     2     FB10_5  119  I/O     O       STD  FAST 
Out<5>                                                                 2     2     FB10_8  121  I/O     O       STD  FAST 
Out<7>                                                                 2     2     FB10_11 125  I/O     O       STD  FAST 
Out<8>                                                                 2     2     FB10_14 128  I/O     O       STD  FAST 
Out<9>                                                                 2     2     FB10_17 129  I/O     O       STD  FAST 
Out<20>                                                                21    50    FB11_5  61   I/O     O       STD  FAST 
Out<28>                                                                2     14    FB12_2  110  I/O     O       STD  FAST 
Out<31>                                                                2     17    FB12_8  113  I/O     O       STD  FAST 
Out<3>                                                                 8     7     FB13_8  74   I/O     O       STD  FAST 
Out<6>                                                                 7     5     FB13_14 76   I/O     O       STD  FAST 
Out<19>                                                                21    49    FB14_5  101  I/O     O       STD  FAST 
Out<2>                                                                 16    6     FB15_3  80   I/O     O       STD  FAST 
Out<11>                                                                2     2     FB15_8  81   I/O     O       STD  FAST 
Out<29>                                                                2     15    FB15_11 83   I/O     O       STD  FAST 
Out<30>                                                                2     16    FB15_14 86   I/O     O       STD  FAST 
Out<18>                                                                21    48    FB16_5  93   I/O     O       STD  FAST 

** 56 Buried Nodes **

Signal                                                                 Total Total Loc     Pwr  Reg Init
Name                                                                   Pts   Inps          Mode State
Madd_Out_Mxor_Result<10>__xor0000/Madd_Out_Mxor_Result<10>__xor0000_D  2     2     FB1_16  STD  
Madd_Out__or0013/Madd_Out__or0013_D2                                   19    42    FB4_1   STD  
Madd_Out__or0005/Madd_Out__or0005_D2                                   18    17    FB4_10  STD  
Madd_Out__or0011/Madd_Out__or0011_D2                                   24    35    FB4_15  STD  
Madd_Out__or0010/Madd_Out__or0010_D2                                   23    32    FB5_1   STD  
Madd_Out__or0009/Madd_Out__or0009_D2                                   22    29    FB5_11  STD  
Madd_Out__or0003/Madd_Out__or0003_D2                                   16    11    FB5_13  STD  
R<9>                                                                   2     2     FB6_1   STD  RESET
R<8>                                                                   2     2     FB6_3   STD  RESET
R<7>                                                                   2     2     FB6_4   STD  RESET
R<5>                                                                   2     2     FB6_6   STD  RESET
R<15>                                                                  2     2     FB6_7   STD  RESET
R<13>                                                                  2     2     FB6_8   STD  RESET
R<12>                                                                  2     2     FB6_9   STD  RESET
Madd_Out_Mxor_Result<6>__xor0000/Madd_Out_Mxor_Result<6>__xor0000_D    2     2     FB6_11  STD  
Madd_Out_Mxor_Result<5>__xor0000/Madd_Out_Mxor_Result<5>__xor0000_D    2     2     FB6_12  STD  
Madd_Out_Mxor_Result<14>__xor0000/Madd_Out_Mxor_Result<14>__xor0000_D  2     2     FB6_13  STD  
Madd_Out_Mxor_Result<13>__xor0000/Madd_Out_Mxor_Result<13>__xor0000_D  2     2     FB6_14  STD  
Madd_Out_Mxor_Result<11>__xor0000/Madd_Out_Mxor_Result<11>__xor0000_D  2     2     FB6_15  STD  
R<6>                                                                   6     4     FB6_16  STD  RESET
R<14>                                                                  6     4     FB6_17  STD  RESET
R<2>                                                                   8     5     FB6_18  STD  RESET
R<24>                                                                  20    53    FB7_17  STD  RESET
Madd_Out_Mxor_Result<9>__xor0000/Madd_Out_Mxor_Result<9>__xor0000_D    2     2     FB10_9  STD  
Madd_Out_Mxor_Result<8>__xor0000/Madd_Out_Mxor_Result<8>__xor0000_D    2     2     FB10_10 STD  
Madd_Out_Mxor_Result<7>__xor0000/Madd_Out_Mxor_Result<7>__xor0000_D    2     2     FB10_12 STD  
Madd_Out_Mxor_Result<4>__xor0000/Madd_Out_Mxor_Result<4>__xor0000_D    2     2     FB10_13 STD  
Madd_Out_Mxor_Result<3>__xor0000/Madd_Out_Mxor_Result<3>__xor0000_D    2     2     FB10_15 STD  
Madd_Out_Mxor_Result<15>__xor0000/Madd_Out_Mxor_Result<15>__xor0000_D  2     2     FB10_16 STD  
Madd_Out_Mxor_Result<12>__xor0000/Madd_Out_Mxor_Result<12>__xor0000_D  2     2     FB10_18 STD  
R<0>                                                                   1     1     FB11_7  STD  RESET
R<23>                                                                  20    52    FB11_10 STD  RESET
R<21>                                                                  20    50    FB11_14 STD  RESET
R<22>                                                                  20    51    FB11_18 STD  RESET
R<1>                                                                   3     3     FB12_3  STD  RESET
Madd_Out__or0002/Madd_Out__or0002_D2                                   15    8     FB12_5  STD  
Madd_Out__or0006/Madd_Out__or0006_D2                                   19    20    FB12_10 STD  
Madd_Out__or0007/Madd_Out__or0007_D2                                   20    23    FB12_14 STD  
R<4>                                                                   2     2     FB12_16 STD  RESET
Madd_Out__or0008/Madd_Out__or0008_D2                                   21    26    FB12_18 STD  

Signal                                                                 Total Total Loc     Pwr  Reg Init
Name                                                                   Pts   Inps          Mode State
R<10>                                                                  2     2     FB14_7  STD  RESET
R<20>                                                                  20    49    FB14_10 STD  RESET
R<18>                                                                  20    47    FB14_14 STD  RESET
R<19>                                                                  20    48    FB14_18 STD  RESET
R<25>                                                                  1     10    FB15_2  STD  RESET
R<26>                                                                  1     11    FB15_5  STD  RESET
R<27>                                                                  1     12    FB15_6  STD  RESET
R<28>                                                                  1     13    FB15_7  STD  RESET
R<29>                                                                  1     14    FB15_9  STD  RESET
R<30>                                                                  1     15    FB15_10 STD  RESET
R<31>                                                                  1     16    FB15_12 STD  RESET
R<3>                                                                   18    7     FB15_18 STD  RESET
R<11>                                                                  2     2     FB16_7  STD  RESET
R<17>                                                                  20    46    FB16_10 STD  RESET
Madd_Out__or0014/Madd_Out__or0014_D2                                   20    45    FB16_14 STD  
R<16>                                                                  20    45    FB16_18 STD  RESET

** 18 Inputs **

Signal                                                                 Loc     Pin  Pin     Pin     
Name                                                                           No.  Type    Use     
IN<8>                                                                  FB2_5   11   I/O     I
IN<9>                                                                  FB2_14  16   I/O     I
Clk                                                                    FB3_10  30~  GCK/I/O GCK
IN<2>                                                                  FB6_3   136  I/O     I
IN<3>                                                                  FB6_6   138  I/O     I
IN<6>                                                                  FB6_14  142  I/O     I
Reset                                                                  FB6_15  143~ GSR/I/O GSR
IN<0>                                                                  FB8_3   131  I/O     I
IN<10>                                                                 FB8_5   132  I/O     I
IN<12>                                                                 FB8_8   133  I/O     I
IN<14>                                                                 FB8_10  134  I/O     I
IN<1>                                                                  FB10_3  118  I/O     I
IN<15>                                                                 FB10_6  120  I/O     I
IN<13>                                                                 FB10_10 124  I/O     I
IN<11>                                                                 FB10_12 126  I/O     I
IN<5>                                                                  FB12_10 115  I/O     I
IN<4>                                                                  FB12_12 116  I/O     I
IN<7>                                                                  FB14_10 104  I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               54/0
Number of signals used by logic mapping into function block:  54
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\5   0     FB1_1         (b)     (b)
(unused)              0       0   /\5   0     FB1_2         (b)     (b)
(unused)              0       0   /\1   4     FB1_3         (b)     (b)
(unused)              0       0   \/5   0     FB1_4         (b)     (b)
(unused)              0       0   \/5   0     FB1_5   20    I/O     (b)
Out<21>              21      16<-   0   0     FB1_6   21    I/O     O
(unused)              0       0   /\5   0     FB1_7         (b)     (b)
Out<22>              21      17<- /\1   0     FB1_8   22    I/O     O
(unused)              0       0   /\5   0     FB1_9         (b)     (b)
(unused)              0       0   /\5   0     FB1_10  23    I/O     (b)
(unused)              0       0   /\5   0     FB1_11        (b)     (b)
Out<23>              21      18<- /\2   0     FB1_12  24    I/O     O
(unused)              0       0   /\5   0     FB1_13        (b)     (b)
(unused)              0       0   /\5   0     FB1_14  25    I/O     (b)
(unused)              0       0   /\5   0     FB1_15  26    I/O     (b)
Madd_Out_Mxor_Result<10>__xor0000/Madd_Out_Mxor_Result<10>__xor0000_D
                      2       0   /\3   0     FB1_16        (b)     (b)
Out<24>              21      16<-   0   0     FB1_17  27    I/O     O
(unused)              0       0   /\5   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: IN<0>                                                                  19: Madd_Out_Mxor_Result<12>__xor0000/Madd_Out_Mxor_Result<12>__xor0000_D  37: R<16> 
  2: IN<10>                                                                 20: Madd_Out_Mxor_Result<13>__xor0000/Madd_Out_Mxor_Result<13>__xor0000_D  38: R<17> 
  3: IN<11>                                                                 21: Madd_Out_Mxor_Result<14>__xor0000/Madd_Out_Mxor_Result<14>__xor0000_D  39: R<18> 
  4: IN<12>                                                                 22: Madd_Out_Mxor_Result<15>__xor0000/Madd_Out_Mxor_Result<15>__xor0000_D  40: R<19> 
  5: IN<13>                                                                 23: Madd_Out_Mxor_Result<3>__xor0000/Madd_Out_Mxor_Result<3>__xor0000_D    41: R<1> 
  6: IN<14>                                                                 24: Madd_Out_Mxor_Result<4>__xor0000/Madd_Out_Mxor_Result<4>__xor0000_D    42: R<20> 
  7: IN<15>                                                                 25: Madd_Out_Mxor_Result<5>__xor0000/Madd_Out_Mxor_Result<5>__xor0000_D    43: R<21> 
  8: IN<1>                                                                  26: Madd_Out_Mxor_Result<6>__xor0000/Madd_Out_Mxor_Result<6>__xor0000_D    44: R<22> 
  9: IN<2>                                                                  27: Madd_Out_Mxor_Result<7>__xor0000/Madd_Out_Mxor_Result<7>__xor0000_D    45: R<23> 
 10: IN<3>                                                                  28: Madd_Out_Mxor_Result<8>__xor0000/Madd_Out_Mxor_Result<8>__xor0000_D    46: R<24> 
 11: IN<4>                                                                  29: Madd_Out_Mxor_Result<9>__xor0000/Madd_Out_Mxor_Result<9>__xor0000_D    47: R<2> 
 12: IN<5>                                                                  30: R<0>                                                                   48: R<3> 
 13: IN<6>                                                                  31: R<10>                                                                  49: R<4> 
 14: IN<7>                                                                  32: R<11>                                                                  50: R<5> 
 15: IN<8>                                                                  33: R<12>                                                                  51: R<6> 
 16: IN<9>                                                                  34: R<13>                                                                  52: R<7> 
 17: Madd_Out_Mxor_Result<10>__xor0000/Madd_Out_Mxor_Result<10>__xor0000_D  35: R<14>                                                                  53: R<8> 
 18: Madd_Out_Mxor_Result<11>__xor0000/Madd_Out_Mxor_Result<11>__xor0000_D  36: R<15>                                                                  54: R<9> 

Signal                        1         2         3         4         5         6 FB
Name                0----+----0----+----0----+----0----+----0----+----0----+----0 Inputs
Out<21>              XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX...XXXXXXXX...... 51
Out<22>              XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX..XXXXXXXX...... 52
Out<23>              XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX.XXXXXXXX...... 53
Madd_Out_Mxor_Result<10>__xor0000/Madd_Out_Mxor_Result<10>__xor0000_D 
                     .X............................X............................. 2
Out<24>              XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX...... 54
                    0----+----1----+----2----+----3----+----4----+----5----+----6
                              0         0         0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               7/47
Number of signals used by logic mapping into function block:  7
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
(unused)              0       0   \/1   4     FB2_2   9     I/O     (b)
Out<14>               7       2<-   0   0     FB2_3   10    I/O     O
(unused)              0       0   /\1   4     FB2_4         (b)     (b)
(unused)              0       0     0   5     FB2_5   11    I/O     I
(unused)              0       0     0   5     FB2_6   12    I/O     
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   13    I/O     
(unused)              0       0     0   5     FB2_9         (b)     
Out<10>               2       0     0   3     FB2_10  14    I/O     O
(unused)              0       0     0   5     FB2_11        (b)     
(unused)              0       0     0   5     FB2_12  15    I/O     
(unused)              0       0     0   5     FB2_13        (b)     
(unused)              0       0     0   5     FB2_14  16    I/O     I
(unused)              0       0     0   5     FB2_15  17    I/O     
(unused)              0       0     0   5     FB2_16        (b)     
(unused)              0       0     0   5     FB2_17  19    I/O     
(unused)              0       0     0   5     FB2_18        (b)     

Signals Used by Logic in Function Block
  1: IN<13>                                                                  4: Madd_Out__or0008/Madd_Out__or0008_D2   6: R<13> 
  2: IN<14>                                                                  5: Madd_Out__or0011/Madd_Out__or0011_D2   7: R<14> 
  3: Madd_Out_Mxor_Result<10>__xor0000/Madd_Out_Mxor_Result<10>__xor0000_D 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
Out<14>              XX..XXX................................. 5
Out<10>              ..XX.................................... 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               4/50
Number of signals used by logic mapping into function block:  4
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
Out<1>                4       0     0   1     FB3_2   28    I/O     O
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
(unused)              0       0     0   5     FB3_5         (b)     
(unused)              0       0     0   5     FB3_6         (b)     
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0     0   5     FB3_8         (b)     
(unused)              0       0     0   5     FB3_9         (b)     
(unused)              0       0     0   5     FB3_10  30    GCK/I/O GCK
(unused)              0       0     0   5     FB3_11        (b)     
(unused)              0       0     0   5     FB3_12  31    I/O     
(unused)              0       0     0   5     FB3_13        (b)     
(unused)              0       0     0   5     FB3_14  32    GCK/I/O 
(unused)              0       0     0   5     FB3_15  33    I/O     
(unused)              0       0     0   5     FB3_16        (b)     
(unused)              0       0     0   5     FB3_17        (b)     
(unused)              0       0     0   5     FB3_18        (b)     

Signals Used by Logic in Function Block
  1: IN<0>              3: R<0>               4: R<1> 
  2: IN<1>            

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
Out<1>               XXXX.................................... 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               47/7
Number of signals used by logic mapping into function block:  47
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
Madd_Out__or0013/Madd_Out__or0013_D2
                     19      14<-   0   0     FB4_1         (b)     (b)
(unused)              0       0   /\5   0     FB4_2   2     GTS/I/O (b)
(unused)              0       0   /\4   1     FB4_3         (b)     (b)
(unused)              0       0   \/5   0     FB4_4         (b)     (b)
(unused)              0       0   \/5   0     FB4_5   3     GTS/I/O (b)
Out<17>              21      16<-   0   0     FB4_6   4     I/O     O
(unused)              0       0   /\5   0     FB4_7         (b)     (b)
(unused)              0       0   /\1   4     FB4_8   5     GTS/I/O (b)
(unused)              0       0   \/5   0     FB4_9         (b)     (b)
Madd_Out__or0005/Madd_Out__or0005_D2
                     18      13<-   0   0     FB4_10        (b)     (b)
(unused)              0       0   /\5   0     FB4_11        (b)     (b)
(unused)              0       0   /\3   2     FB4_12  6     GTS/I/O (b)
(unused)              0       0   \/5   0     FB4_13        (b)     (b)
(unused)              0       0   \/5   0     FB4_14  7     I/O     (b)
Madd_Out__or0011/Madd_Out__or0011_D2
                     24      19<-   0   0     FB4_15        (b)     (b)
(unused)              0       0   /\5   0     FB4_16        (b)     (b)
(unused)              0       0   /\4   1     FB4_17        (b)     (b)
(unused)              0       0   \/5   0     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: IN<0>             17: Madd_Out_Mxor_Result<10>__xor0000/Madd_Out_Mxor_Result<10>__xor0000_D  33: R<12> 
  2: IN<10>            18: Madd_Out_Mxor_Result<11>__xor0000/Madd_Out_Mxor_Result<11>__xor0000_D  34: R<13> 
  3: IN<11>            19: Madd_Out_Mxor_Result<12>__xor0000/Madd_Out_Mxor_Result<12>__xor0000_D  35: R<14> 
  4: IN<12>            20: Madd_Out_Mxor_Result<13>__xor0000/Madd_Out_Mxor_Result<13>__xor0000_D  36: R<15> 
  5: IN<13>            21: Madd_Out_Mxor_Result<14>__xor0000/Madd_Out_Mxor_Result<14>__xor0000_D  37: R<16> 
  6: IN<14>            22: Madd_Out_Mxor_Result<15>__xor0000/Madd_Out_Mxor_Result<15>__xor0000_D  38: R<17> 
  7: IN<15>            23: Madd_Out_Mxor_Result<3>__xor0000/Madd_Out_Mxor_Result<3>__xor0000_D    39: R<1> 
  8: IN<1>             24: Madd_Out_Mxor_Result<4>__xor0000/Madd_Out_Mxor_Result<4>__xor0000_D    40: R<2> 
  9: IN<2>             25: Madd_Out_Mxor_Result<5>__xor0000/Madd_Out_Mxor_Result<5>__xor0000_D    41: R<3> 
 10: IN<3>             26: Madd_Out_Mxor_Result<6>__xor0000/Madd_Out_Mxor_Result<6>__xor0000_D    42: R<4> 
 11: IN<4>             27: Madd_Out_Mxor_Result<7>__xor0000/Madd_Out_Mxor_Result<7>__xor0000_D    43: R<5> 
 12: IN<5>             28: Madd_Out_Mxor_Result<8>__xor0000/Madd_Out_Mxor_Result<8>__xor0000_D    44: R<6> 
 13: IN<6>             29: Madd_Out_Mxor_Result<9>__xor0000/Madd_Out_Mxor_Result<9>__xor0000_D    45: R<7> 
 14: IN<7>             30: R<0>                                                                   46: R<8> 
 15: IN<8>             31: R<10>                                                                  47: R<9> 
 16: IN<9>             32: R<11>                                                                 

Signal                        1         2         3         4         5 FB
Name                0----+----0----+----0----+----0----+----0----+----0 Inputs
Madd_Out__or0013/Madd_Out__or0013_D2 
                     XXXXXX.XXXXXXXXXXXXXX.XXXXXXXXXXXXX...XXXXXXXXX... 42
Out<17>              XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX... 47
Madd_Out__or0005/Madd_Out__or0005_D2 
                     X......XXXXXX..........XXX...X........XXXXXX...... 17
Madd_Out__or0011/Madd_Out__or0011_D2 
                     XXXX...XXXXXXXXXXXX....XXXXXXXXXX.....XXXXXXXXX... 35
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*********************************** FB5  ***********************************
Number of function block inputs used/remaining:               46/8
Number of signals used by logic mapping into function block:  46
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
Madd_Out__or0010/Madd_Out__or0010_D2
                     23      18<-   0   0     FB5_1         (b)     (b)
(unused)              0       0   /\5   0     FB5_2   34    I/O     (b)
(unused)              0       0   /\5   0     FB5_3         (b)     (b)
(unused)              0       0   \/5   0     FB5_4         (b)     (b)
Out<16>              21      16<-   0   0     FB5_5   35    I/O     O
(unused)              0       0   /\5   0     FB5_6         (b)     (b)
(unused)              0       0   /\5   0     FB5_7         (b)     (b)
(unused)              0       0   /\1   4     FB5_8   38    GCK/I/O (b)
(unused)              0       0   \/5   0     FB5_9         (b)     (b)
(unused)              0       0   \/5   0     FB5_10  39    I/O     (b)
Madd_Out__or0009/Madd_Out__or0009_D2
                     22      17<-   0   0     FB5_11        (b)     (b)
(unused)              0       0   /\5   0     FB5_12  40    I/O     (b)
Madd_Out__or0003/Madd_Out__or0003_D2
                     16      13<- /\2   0     FB5_13        (b)     (b)
(unused)              0       0   /\5   0     FB5_14  41    I/O     (b)
(unused)              0       0   /\5   0     FB5_15  43    I/O     (b)
(unused)              0       0   /\3   2     FB5_16        (b)     (b)
(unused)              0       0   \/3   2     FB5_17  44    I/O     (b)
(unused)              0       0   \/5   0     FB5_18        (b)     (b)

Signals Used by Logic in Function Block
  1: IN<0>             17: Madd_Out_Mxor_Result<10>__xor0000/Madd_Out_Mxor_Result<10>__xor0000_D  32: R<11> 
  2: IN<10>            18: Madd_Out_Mxor_Result<11>__xor0000/Madd_Out_Mxor_Result<11>__xor0000_D  33: R<12> 
  3: IN<11>            19: Madd_Out_Mxor_Result<12>__xor0000/Madd_Out_Mxor_Result<12>__xor0000_D  34: R<13> 
  4: IN<12>            20: Madd_Out_Mxor_Result<13>__xor0000/Madd_Out_Mxor_Result<13>__xor0000_D  35: R<14> 
  5: IN<13>            21: Madd_Out_Mxor_Result<14>__xor0000/Madd_Out_Mxor_Result<14>__xor0000_D  36: R<15> 
  6: IN<14>            22: Madd_Out_Mxor_Result<15>__xor0000/Madd_Out_Mxor_Result<15>__xor0000_D  37: R<16> 
  7: IN<15>            23: Madd_Out_Mxor_Result<3>__xor0000/Madd_Out_Mxor_Result<3>__xor0000_D    38: R<1> 
  8: IN<1>             24: Madd_Out_Mxor_Result<4>__xor0000/Madd_Out_Mxor_Result<4>__xor0000_D    39: R<2> 
  9: IN<2>             25: Madd_Out_Mxor_Result<5>__xor0000/Madd_Out_Mxor_Result<5>__xor0000_D    40: R<3> 
 10: IN<3>             26: Madd_Out_Mxor_Result<6>__xor0000/Madd_Out_Mxor_Result<6>__xor0000_D    41: R<4> 
 11: IN<4>             27: Madd_Out_Mxor_Result<7>__xor0000/Madd_Out_Mxor_Result<7>__xor0000_D    42: R<5> 
 12: IN<5>             28: Madd_Out_Mxor_Result<8>__xor0000/Madd_Out_Mxor_Result<8>__xor0000_D    43: R<6> 
 13: IN<6>             29: Madd_Out_Mxor_Result<9>__xor0000/Madd_Out_Mxor_Result<9>__xor0000_D    44: R<7> 
 14: IN<7>             30: R<0>                                                                   45: R<8> 
 15: IN<8>             31: R<10>                                                                  46: R<9> 
 16: IN<9>            

Signal                        1         2         3         4         5 FB
Name                0----+----0----+----0----+----0----+----0----+----0 Inputs
Madd_Out__or0010/Madd_Out__or0010_D2 
                     XXX....XXXXXXXXXXX.....XXXXXXXXX.....XXXXXXXXX.... 32
Out<16>              XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX.... 46
Madd_Out__or0009/Madd_Out__or0009_D2 
                     XX.....XXXXXXXXXX......XXXXXXXX......XXXXXXXXX.... 29
Madd_Out__or0003/Madd_Out__or0003_D2 
                     X......XXXX............X.....X.......XXXX......... 11
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*********************************** FB6  ***********************************
Number of function block inputs used/remaining:               42/12
Number of signals used by logic mapping into function block:  42
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
R<9>                  2       0   /\3   0     FB6_1         (b)     (b)
Out<25>               2       0     0   3     FB6_2   135   I/O     O
R<8>                  2       0     0   3     FB6_3   136   I/O     I
R<7>                  2       0     0   3     FB6_4         (b)     (b)
Out<26>               2       0     0   3     FB6_5   137   I/O     O
R<5>                  2       0     0   3     FB6_6   138   I/O     I
R<15>                 2       0     0   3     FB6_7         (b)     (b)
R<13>                 2       0     0   3     FB6_8   139   I/O     (b)
R<12>                 2       0     0   3     FB6_9         (b)     (b)
Out<27>               2       0     0   3     FB6_10  140   I/O     O
Madd_Out_Mxor_Result<6>__xor0000/Madd_Out_Mxor_Result<6>__xor0000_D
                      2       0     0   3     FB6_11        (b)     (b)
Madd_Out_Mxor_Result<5>__xor0000/Madd_Out_Mxor_Result<5>__xor0000_D
                      2       0     0   3     FB6_12        (b)     (b)
Madd_Out_Mxor_Result<14>__xor0000/Madd_Out_Mxor_Result<14>__xor0000_D
                      2       0     0   3     FB6_13        (b)     (b)
Madd_Out_Mxor_Result<13>__xor0000/Madd_Out_Mxor_Result<13>__xor0000_D
                      2       0     0   3     FB6_14  142   I/O     I
Madd_Out_Mxor_Result<11>__xor0000/Madd_Out_Mxor_Result<11>__xor0000_D
                      2       0   \/2   1     FB6_15  143   GSR/I/O GSR
R<6>                  6       2<- \/1   0     FB6_16        (b)     (b)
R<14>                 6       1<-   0   0     FB6_17        (b)     (b)
R<2>                  8       3<-   0   0     FB6_18        (b)     (b)

Signals Used by Logic in Function Block
  1: IN<0>                                                                  15: Madd_Out_Mxor_Result<9>__xor0000/Madd_Out_Mxor_Result<9>__xor0000_D  29: R<17> 
  2: IN<11>                                                                 16: Madd_Out__or0003/Madd_Out__or0003_D2                                 30: R<18> 
  3: IN<13>                                                                 17: Madd_Out__or0005/Madd_Out__or0005_D2                                 31: R<19> 
  4: IN<14>                                                                 18: Madd_Out__or0006/Madd_Out__or0006_D2                                 32: R<1> 
  5: IN<1>                                                                  19: Madd_Out__or0007/Madd_Out__or0007_D2                                 33: R<20> 
  6: IN<2>                                                                  20: Madd_Out__or0010/Madd_Out__or0010_D2                                 34: R<21> 
  7: IN<5>                                                                  21: Madd_Out__or0011/Madd_Out__or0011_D2                                 35: R<22> 
  8: IN<6>                                                                  22: Madd_Out__or0013/Madd_Out__or0013_D2                                 36: R<23> 
  9: Madd_Out_Mxor_Result<12>__xor0000/Madd_Out_Mxor_Result<12>__xor0000_D  23: Madd_Out__or0014/Madd_Out__or0014_D2                                 37: R<24> 
 10: Madd_Out_Mxor_Result<13>__xor0000/Madd_Out_Mxor_Result<13>__xor0000_D  24: R<0>                                                                 38: R<25> 
 11: Madd_Out_Mxor_Result<15>__xor0000/Madd_Out_Mxor_Result<15>__xor0000_D  25: R<11>                                                                39: R<26> 
 12: Madd_Out_Mxor_Result<5>__xor0000/Madd_Out_Mxor_Result<5>__xor0000_D    26: R<13>                                                                40: R<27> 
 13: Madd_Out_Mxor_Result<7>__xor0000/Madd_Out_Mxor_Result<7>__xor0000_D    27: R<14>                                                                41: R<5> 
 14: Madd_Out_Mxor_Result<8>__xor0000/Madd_Out_Mxor_Result<8>__xor0000_D    28: R<16>                                                                42: R<6> 

Signal                        1         2         3         4         5 FB
Name                0----+----0----+----0----+----0----+----0----+----0 Inputs
R<9>                 ..............X...X............................... 2
Out<25>              ......................X....XXXX.XXXXXX............ 11
R<8>                 .............X...X................................ 2
R<7>                 ............X...X................................. 2
Out<26>              ......................X....XXXX.XXXXXXX........... 12
R<5>                 ...........X...X.................................. 2
R<15>                ..........X..........X............................ 2
R<13>                .........X..........X............................. 2
R<12>                ........X..........X.............................. 2
Out<27>              ......................X....XXXX.XXXXXXXX.......... 13
Madd_Out_Mxor_Result<6>__xor0000/Madd_Out_Mxor_Result<6>__xor0000_D 
                     .......X.................................X........ 2
Madd_Out_Mxor_Result<5>__xor0000/Madd_Out_Mxor_Result<5>__xor0000_D 
                     ......X.................................X......... 2
Madd_Out_Mxor_Result<14>__xor0000/Madd_Out_Mxor_Result<14>__xor0000_D 
                     ...X......................X....................... 2
Madd_Out_Mxor_Result<13>__xor0000/Madd_Out_Mxor_Result<13>__xor0000_D 
                     ..X......................X........................ 2
Madd_Out_Mxor_Result<11>__xor0000/Madd_Out_Mxor_Result<11>__xor0000_D 
                     .X......................X......................... 2
R<6>                 ......XX.......X........................X......... 4
R<14>                ..XX................X....X........................ 4
R<2>                 X...XX.................X.......X.................. 5
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*********************************** FB7  ***********************************
Number of function block inputs used/remaining:               53/1
Number of signals used by logic mapping into function block:  53
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB7_1         (b)     
(unused)              0       0     0   5     FB7_2         (b)     
(unused)              0       0     0   5     FB7_3   45    I/O     
(unused)              0       0     0   5     FB7_4         (b)     
(unused)              0       0     0   5     FB7_5   46    I/O     
(unused)              0       0     0   5     FB7_6         (b)     
(unused)              0       0     0   5     FB7_7         (b)     
(unused)              0       0     0   5     FB7_8         (b)     
(unused)              0       0     0   5     FB7_9         (b)     
(unused)              0       0     0   5     FB7_10        (b)     
(unused)              0       0     0   5     FB7_11        (b)     
(unused)              0       0     0   5     FB7_12  48    I/O     
(unused)              0       0     0   5     FB7_13        (b)     
(unused)              0       0     0   5     FB7_14        (b)     
(unused)              0       0   \/5   0     FB7_15  49    I/O     (b)
(unused)              0       0   \/5   0     FB7_16        (b)     (b)
R<24>                20      15<-   0   0     FB7_17        (b)     (b)
(unused)              0       0   /\5   0     FB7_18        (b)     (b)

Signals Used by Logic in Function Block
  1: IN<0>                                                                  19: Madd_Out_Mxor_Result<12>__xor0000/Madd_Out_Mxor_Result<12>__xor0000_D  37: R<16> 
  2: IN<10>                                                                 20: Madd_Out_Mxor_Result<13>__xor0000/Madd_Out_Mxor_Result<13>__xor0000_D  38: R<17> 
  3: IN<11>                                                                 21: Madd_Out_Mxor_Result<14>__xor0000/Madd_Out_Mxor_Result<14>__xor0000_D  39: R<18> 
  4: IN<12>                                                                 22: Madd_Out_Mxor_Result<15>__xor0000/Madd_Out_Mxor_Result<15>__xor0000_D  40: R<19> 
  5: IN<13>                                                                 23: Madd_Out_Mxor_Result<3>__xor0000/Madd_Out_Mxor_Result<3>__xor0000_D    41: R<1> 
  6: IN<14>                                                                 24: Madd_Out_Mxor_Result<4>__xor0000/Madd_Out_Mxor_Result<4>__xor0000_D    42: R<20> 
  7: IN<15>                                                                 25: Madd_Out_Mxor_Result<5>__xor0000/Madd_Out_Mxor_Result<5>__xor0000_D    43: R<21> 
  8: IN<1>                                                                  26: Madd_Out_Mxor_Result<6>__xor0000/Madd_Out_Mxor_Result<6>__xor0000_D    44: R<22> 
  9: IN<2>                                                                  27: Madd_Out_Mxor_Result<7>__xor0000/Madd_Out_Mxor_Result<7>__xor0000_D    45: R<23> 
 10: IN<3>                                                                  28: Madd_Out_Mxor_Result<8>__xor0000/Madd_Out_Mxor_Result<8>__xor0000_D    46: R<2> 
 11: IN<4>                                                                  29: Madd_Out_Mxor_Result<9>__xor0000/Madd_Out_Mxor_Result<9>__xor0000_D    47: R<3> 
 12: IN<5>                                                                  30: R<0>                                                                   48: R<4> 
 13: IN<6>                                                                  31: R<10>                                                                  49: R<5> 
 14: IN<7>                                                                  32: R<11>                                                                  50: R<6> 
 15: IN<8>                                                                  33: R<12>                                                                  51: R<7> 
 16: IN<9>                                                                  34: R<13>                                                                  52: R<8> 
 17: Madd_Out_Mxor_Result<10>__xor0000/Madd_Out_Mxor_Result<10>__xor0000_D  35: R<14>                                                                  53: R<9> 
 18: Madd_Out_Mxor_Result<11>__xor0000/Madd_Out_Mxor_Result<11>__xor0000_D  36: R<15>                                                                 

Signal                        1         2         3         4         5         6 FB
Name                0----+----0----+----0----+----0----+----0----+----0----+----0 Inputs
R<24>                XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX....... 53
                    0----+----1----+----2----+----3----+----4----+----5----+----6
                              0         0         0         0         0         0
*********************************** FB8  ***********************************
Number of function block inputs used/remaining:               2/52
Number of signals used by logic mapping into function block:  2
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB8_1         (b)     
Out<13>               2       0     0   3     FB8_2   130   I/O     O
(unused)              0       0     0   5     FB8_3   131   I/O     I
(unused)              0       0     0   5     FB8_4         (b)     
(unused)              0       0     0   5     FB8_5   132   I/O     I
(unused)              0       0     0   5     FB8_6         (b)     
(unused)              0       0     0   5     FB8_7         (b)     
(unused)              0       0     0   5     FB8_8   133   I/O     I
(unused)              0       0     0   5     FB8_9         (b)     
(unused)              0       0     0   5     FB8_10  134   I/O     I
(unused)              0       0     0   5     FB8_11        (b)     
(unused)              0       0     0   5     FB8_12        (b)     
(unused)              0       0     0   5     FB8_13        (b)     
(unused)              0       0     0   5     FB8_14        (b)     
(unused)              0       0     0   5     FB8_15        (b)     
(unused)              0       0     0   5     FB8_16        (b)     
(unused)              0       0     0   5     FB8_17        (b)     
(unused)              0       0     0   5     FB8_18        (b)     

Signals Used by Logic in Function Block
  1: Madd_Out_Mxor_Result<13>__xor0000/Madd_Out_Mxor_Result<13>__xor0000_D   2: Madd_Out__or0011/Madd_Out__or0011_D2 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
Out<13>              XX...................................... 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB9  ***********************************
Number of function block inputs used/remaining:               4/50
Number of signals used by logic mapping into function block:  4
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB9_1         (b)     
Out<0>                2       0     0   3     FB9_2   50    I/O     O
(unused)              0       0     0   5     FB9_3   51    I/O     
(unused)              0       0     0   5     FB9_4         (b)     
(unused)              0       0     0   5     FB9_5   52    I/O     
(unused)              0       0     0   5     FB9_6   53    I/O     
(unused)              0       0     0   5     FB9_7         (b)     
(unused)              0       0     0   5     FB9_8   54    I/O     
(unused)              0       0     0   5     FB9_9         (b)     
(unused)              0       0     0   5     FB9_10        (b)     
Out<4>                2       0     0   3     FB9_11  56    I/O     O
(unused)              0       0     0   5     FB9_12  57    I/O     
(unused)              0       0     0   5     FB9_13        (b)     
(unused)              0       0     0   5     FB9_14  58    I/O     
(unused)              0       0     0   5     FB9_15        (b)     
(unused)              0       0     0   5     FB9_16        (b)     
(unused)              0       0     0   5     FB9_17  59    I/O     
(unused)              0       0     0   5     FB9_18        (b)     

Signals Used by Logic in Function Block
  1: IN<0>                                                                 3: Madd_Out__or0002/Madd_Out__or0002_D2   4: R<0> 
  2: Madd_Out_Mxor_Result<4>__xor0000/Madd_Out_Mxor_Result<4>__xor0000_D 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
Out<0>               X..X.................................... 2
Out<4>               .XX..................................... 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB10 ***********************************
Number of function block inputs used/remaining:               26/28
Number of signals used by logic mapping into function block:  26
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB10_1        (b)     
Out<12>               2       0     0   3     FB10_2  117   I/O     O
(unused)              0       0     0   5     FB10_3  118   I/O     I
(unused)              0       0     0   5     FB10_4        (b)     
Out<15>               2       0     0   3     FB10_5  119   I/O     O
(unused)              0       0     0   5     FB10_6  120   I/O     I
(unused)              0       0     0   5     FB10_7        (b)     
Out<5>                2       0     0   3     FB10_8  121   I/O     O
Madd_Out_Mxor_Result<9>__xor0000/Madd_Out_Mxor_Result<9>__xor0000_D
                      2       0     0   3     FB10_9        (b)     (b)
Madd_Out_Mxor_Result<8>__xor0000/Madd_Out_Mxor_Result<8>__xor0000_D
                      2       0     0   3     FB10_10 124   I/O     I
Out<7>                2       0     0   3     FB10_11 125   I/O     O
Madd_Out_Mxor_Result<7>__xor0000/Madd_Out_Mxor_Result<7>__xor0000_D
                      2       0     0   3     FB10_12 126   I/O     I
Madd_Out_Mxor_Result<4>__xor0000/Madd_Out_Mxor_Result<4>__xor0000_D
                      2       0     0   3     FB10_13       (b)     (b)
Out<8>                2       0     0   3     FB10_14 128   I/O     O
Madd_Out_Mxor_Result<3>__xor0000/Madd_Out_Mxor_Result<3>__xor0000_D
                      2       0     0   3     FB10_15       (b)     (b)
Madd_Out_Mxor_Result<15>__xor0000/Madd_Out_Mxor_Result<15>__xor0000_D
                      2       0     0   3     FB10_16       (b)     (b)
Out<9>                2       0     0   3     FB10_17 129   I/O     O
Madd_Out_Mxor_Result<12>__xor0000/Madd_Out_Mxor_Result<12>__xor0000_D
                      2       0     0   3     FB10_18       (b)     (b)

Signals Used by Logic in Function Block
  1: IN<12>                                                                 10: Madd_Out_Mxor_Result<5>__xor0000/Madd_Out_Mxor_Result<5>__xor0000_D  19: Madd_Out__or0013/Madd_Out__or0013_D2 
  2: IN<15>                                                                 11: Madd_Out_Mxor_Result<7>__xor0000/Madd_Out_Mxor_Result<7>__xor0000_D  20: R<12> 
  3: IN<3>                                                                  12: Madd_Out_Mxor_Result<8>__xor0000/Madd_Out_Mxor_Result<8>__xor0000_D  21: R<15> 
  4: IN<4>                                                                  13: Madd_Out_Mxor_Result<9>__xor0000/Madd_Out_Mxor_Result<9>__xor0000_D  22: R<3> 
  5: IN<7>                                                                  14: Madd_Out__or0003/Madd_Out__or0003_D2                                 23: R<4> 
  6: IN<8>                                                                  15: Madd_Out__or0005/Madd_Out__or0005_D2                                 24: R<7> 
  7: IN<9>                                                                  16: Madd_Out__or0006/Madd_Out__or0006_D2                                 25: R<8> 
  8: Madd_Out_Mxor_Result<12>__xor0000/Madd_Out_Mxor_Result<12>__xor0000_D  17: Madd_Out__or0007/Madd_Out__or0007_D2                                 26: R<9> 
  9: Madd_Out_Mxor_Result<15>__xor0000/Madd_Out_Mxor_Result<15>__xor0000_D  18: Madd_Out__or0010/Madd_Out__or0010_D2                                

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
Out<12>              .......X.........X...................... 2
Out<15>              ........X.........X..................... 2
Out<5>               .........X...X.......................... 2
Madd_Out_Mxor_Result<9>__xor0000/Madd_Out_Mxor_Result<9>__xor0000_D 
                     ......X..................X.............. 2
Madd_Out_Mxor_Result<8>__xor0000/Madd_Out_Mxor_Result<8>__xor0000_D 
                     .....X..................X............... 2
Out<7>               ..........X...X......................... 2
Madd_Out_Mxor_Result<7>__xor0000/Madd_Out_Mxor_Result<7>__xor0000_D 
                     ....X..................X................ 2
Madd_Out_Mxor_Result<4>__xor0000/Madd_Out_Mxor_Result<4>__xor0000_D 
                     ...X..................X................. 2
Out<8>               ...........X...X........................ 2
Madd_Out_Mxor_Result<3>__xor0000/Madd_Out_Mxor_Result<3>__xor0000_D 
                     ..X..................X.................. 2
Madd_Out_Mxor_Result<15>__xor0000/Madd_Out_Mxor_Result<15>__xor0000_D 
                     .X..................X................... 2
Out<9>               ............X...X....................... 2
Madd_Out_Mxor_Result<12>__xor0000/Madd_Out_Mxor_Result<12>__xor0000_D 
                     X..................X.................... 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB11 ***********************************
Number of function block inputs used/remaining:               52/2
Number of signals used by logic mapping into function block:  52
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\5   0     FB11_1        (b)     (b)
(unused)              0       0     0   5     FB11_2        (b)     
(unused)              0       0   \/2   3     FB11_3  60    I/O     (b)
(unused)              0       0   \/5   0     FB11_4        (b)     (b)
Out<20>              21      16<-   0   0     FB11_5  61    I/O     O
(unused)              0       0   /\5   0     FB11_6        (b)     (b)
R<0>                  1       0   /\4   0     FB11_7        (b)     (b)
(unused)              0       0   \/5   0     FB11_8        (b)     (b)
(unused)              0       0   \/5   0     FB11_9        (b)     (b)
R<23>                20      15<-   0   0     FB11_10 64    I/O     (b)
(unused)              0       0   /\5   0     FB11_11 66    I/O     (b)
(unused)              0       0   \/5   0     FB11_12 68    I/O     (b)
(unused)              0       0   \/5   0     FB11_13       (b)     (b)
R<21>                20      15<-   0   0     FB11_14 69    I/O     (b)
(unused)              0       0   /\5   0     FB11_15       (b)     (b)
(unused)              0       0   \/5   0     FB11_16       (b)     (b)
(unused)              0       0   \/5   0     FB11_17 70    I/O     (b)
R<22>                20      15<-   0   0     FB11_18       (b)     (b)

Signals Used by Logic in Function Block
  1: IN<0>                                                                  19: Madd_Out_Mxor_Result<12>__xor0000/Madd_Out_Mxor_Result<12>__xor0000_D  36: R<15> 
  2: IN<10>                                                                 20: Madd_Out_Mxor_Result<13>__xor0000/Madd_Out_Mxor_Result<13>__xor0000_D  37: R<16> 
  3: IN<11>                                                                 21: Madd_Out_Mxor_Result<14>__xor0000/Madd_Out_Mxor_Result<14>__xor0000_D  38: R<17> 
  4: IN<12>                                                                 22: Madd_Out_Mxor_Result<15>__xor0000/Madd_Out_Mxor_Result<15>__xor0000_D  39: R<18> 
  5: IN<13>                                                                 23: Madd_Out_Mxor_Result<3>__xor0000/Madd_Out_Mxor_Result<3>__xor0000_D    40: R<19> 
  6: IN<14>                                                                 24: Madd_Out_Mxor_Result<4>__xor0000/Madd_Out_Mxor_Result<4>__xor0000_D    41: R<1> 
  7: IN<15>                                                                 25: Madd_Out_Mxor_Result<5>__xor0000/Madd_Out_Mxor_Result<5>__xor0000_D    42: R<20> 
  8: IN<1>                                                                  26: Madd_Out_Mxor_Result<6>__xor0000/Madd_Out_Mxor_Result<6>__xor0000_D    43: R<21> 
  9: IN<2>                                                                  27: Madd_Out_Mxor_Result<7>__xor0000/Madd_Out_Mxor_Result<7>__xor0000_D    44: R<22> 
 10: IN<3>                                                                  28: Madd_Out_Mxor_Result<8>__xor0000/Madd_Out_Mxor_Result<8>__xor0000_D    45: R<2> 
 11: IN<4>                                                                  29: Madd_Out_Mxor_Result<9>__xor0000/Madd_Out_Mxor_Result<9>__xor0000_D    46: R<3> 
 12: IN<5>                                                                  30: R<0>                                                                   47: R<4> 
 13: IN<6>                                                                  31: R<10>                                                                  48: R<5> 
 14: IN<7>                                                                  32: R<11>                                                                  49: R<6> 
 15: IN<8>                                                                  33: R<12>                                                                  50: R<7> 
 16: IN<9>                                                                  34: R<13>                                                                  51: R<8> 
 17: Madd_Out_Mxor_Result<10>__xor0000/Madd_Out_Mxor_Result<10>__xor0000_D  35: R<14>                                                                  52: R<9> 
 18: Madd_Out_Mxor_Result<11>__xor0000/Madd_Out_Mxor_Result<11>__xor0000_D 

Signal                        1         2         3         4         5         6 FB
Name                0----+----0----+----0----+----0----+----0----+----0----+----0 Inputs
Out<20>              XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX..XXXXXXXX........ 50
R<0>                 X........................................................... 1
R<23>                XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX........ 52
R<21>                XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX..XXXXXXXX........ 50
R<22>                XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX.XXXXXXXX........ 51
                    0----+----1----+----2----+----3----+----4----+----5----+----6
                              0         0         0         0         0         0
*********************************** FB12 ***********************************
Number of function block inputs used/remaining:               44/10
Number of signals used by logic mapping into function block:  44
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\5   0     FB12_1        (b)     (b)
Out<28>               2       0   /\3   0     FB12_2  110   I/O     O
R<1>                  3       0     0   2     FB12_3  111   I/O     (b)
(unused)              0       0   \/5   0     FB12_4        (b)     (b)
Madd_Out__or0002/Madd_Out__or0002_D2
                     15      10<-   0   0     FB12_5  112   I/O     (b)
(unused)              0       0   /\5   0     FB12_6        (b)     (b)
(unused)              0       0   \/1   4     FB12_7        (b)     (b)
Out<31>               2       1<- \/4   0     FB12_8  113   I/O     O
(unused)              0       0   \/5   0     FB12_9        (b)     (b)
Madd_Out__or0006/Madd_Out__or0006_D2
                     19      14<-   0   0     FB12_10 115   I/O     I
(unused)              0       0   /\5   0     FB12_11       (b)     (b)
(unused)              0       0   \/5   0     FB12_12 116   I/O     I
(unused)              0       0   \/5   0     FB12_13       (b)     (b)
Madd_Out__or0007/Madd_Out__or0007_D2
                     20      15<-   0   0     FB12_14       (b)     (b)
(unused)              0       0   /\5   0     FB12_15       (b)     (b)
R<4>                  2       0   \/3   0     FB12_16       (b)     (b)
(unused)              0       0   \/5   0     FB12_17       (b)     (b)
Madd_Out__or0008/Madd_Out__or0008_D2
                     21      16<-   0   0     FB12_18       (b)     (b)

Signals Used by Logic in Function Block
  1: IN<0>                                                                16: Madd_Out_Mxor_Result<9>__xor0000/Madd_Out_Mxor_Result<9>__xor0000_D  31: R<26> 
  2: IN<1>                                                                17: Madd_Out__or0002/Madd_Out__or0002_D2                                 32: R<27> 
  3: IN<2>                                                                18: Madd_Out__or0014/Madd_Out__or0014_D2                                 33: R<28> 
  4: IN<3>                                                                19: R<0>                                                                 34: R<29> 
  5: IN<4>                                                                20: R<16>                                                                35: R<2> 
  6: IN<5>                                                                21: R<17>                                                                36: R<30> 
  7: IN<6>                                                                22: R<18>                                                                37: R<31> 
  8: IN<7>                                                                23: R<19>                                                                38: R<3> 
  9: IN<8>                                                                24: R<1>                                                                 39: R<4> 
 10: IN<9>                                                                25: R<20>                                                                40: R<5> 
 11: Madd_Out_Mxor_Result<4>__xor0000/Madd_Out_Mxor_Result<4>__xor0000_D  26: R<21>                                                                41: R<6> 
 12: Madd_Out_Mxor_Result<5>__xor0000/Madd_Out_Mxor_Result<5>__xor0000_D  27: R<22>                                                                42: R<7> 
 13: Madd_Out_Mxor_Result<6>__xor0000/Madd_Out_Mxor_Result<6>__xor0000_D  28: R<23>                                                                43: R<8> 
 14: Madd_Out_Mxor_Result<7>__xor0000/Madd_Out_Mxor_Result<7>__xor0000_D  29: R<24>                                                                44: R<9> 
 15: Madd_Out_Mxor_Result<8>__xor0000/Madd_Out_Mxor_Result<8>__xor0000_D  30: R<25>                                                               

Signal                        1         2         3         4         5 FB
Name                0----+----0----+----0----+----0----+----0----+----0 Inputs
Out<28>              .................X.XXXX.XXXXXXXXX................. 14
R<1>                 XX................X............................... 3
Madd_Out__or0002/Madd_Out__or0002_D2 
                     XXXX..............X....X..........X..X............ 8
Out<31>              .................X.XXXX.XXXXXXXXXX.XX............. 17
Madd_Out__or0006/Madd_Out__or0006_D2 
                     XXXXXXXX..XXXX....X....X..........X..XXXXX........ 20
Madd_Out__or0007/Madd_Out__or0007_D2 
                     XXXXXXXXX.XXXXX...X....X..........X..XXXXXX....... 23
R<4>                 ..........X.....X................................. 2
Madd_Out__or0008/Madd_Out__or0008_D2 
                     XXXXXXXXXXXXXXXX..X....X..........X..XXXXXXX...... 26
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*********************************** FB13 ***********************************
Number of function block inputs used/remaining:               12/42
Number of signals used by logic mapping into function block:  12
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB13_1        (b)     
(unused)              0       0     0   5     FB13_2  71    I/O     
(unused)              0       0     0   5     FB13_3        (b)     
(unused)              0       0     0   5     FB13_4        (b)     
(unused)              0       0     0   5     FB13_5        (b)     
(unused)              0       0     0   5     FB13_6        (b)     
(unused)              0       0   \/2   3     FB13_7        (b)     (b)
Out<3>                8       3<-   0   0     FB13_8  74    I/O     O
(unused)              0       0   /\1   4     FB13_9        (b)     (b)
(unused)              0       0     0   5     FB13_10       (b)     
(unused)              0       0     0   5     FB13_11 75    I/O     
(unused)              0       0     0   5     FB13_12       (b)     
(unused)              0       0   \/1   4     FB13_13       (b)     (b)
Out<6>                7       2<-   0   0     FB13_14 76    I/O     O
(unused)              0       0   /\1   4     FB13_15 77    I/O     (b)
(unused)              0       0     0   5     FB13_16       (b)     
(unused)              0       0     0   5     FB13_17 78    I/O     
(unused)              0       0     0   5     FB13_18       (b)     

Signals Used by Logic in Function Block
  1: IN<0>              5: IN<6>                                                                 9: R<1> 
  2: IN<1>              6: Madd_Out_Mxor_Result<3>__xor0000/Madd_Out_Mxor_Result<3>__xor0000_D  10: R<2> 
  3: IN<2>              7: Madd_Out__or0003/Madd_Out__or0003_D2                                 11: R<5> 
  4: IN<5>              8: R<0>                                                                 12: R<6> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
Out<3>               XXX..X.XXX.............................. 7
Out<6>               ...XX.X...XX............................ 5
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB14 ***********************************
Number of function block inputs used/remaining:               50/4
Number of signals used by logic mapping into function block:  50
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\5   0     FB14_1        (b)     (b)
(unused)              0       0     0   5     FB14_2        (b)     
(unused)              0       0   \/3   2     FB14_3  100   I/O     (b)
(unused)              0       0   \/5   0     FB14_4        (b)     (b)
Out<19>              21      16<-   0   0     FB14_5  101   I/O     O
(unused)              0       0   /\5   0     FB14_6  102   I/O     (b)
R<10>                 2       0   /\3   0     FB14_7        (b)     (b)
(unused)              0       0   \/5   0     FB14_8  103   I/O     (b)
(unused)              0       0   \/5   0     FB14_9        (b)     (b)
R<20>                20      15<-   0   0     FB14_10 104   I/O     I
(unused)              0       0   /\5   0     FB14_11 105   I/O     (b)
(unused)              0       0   \/5   0     FB14_12       (b)     (b)
(unused)              0       0   \/5   0     FB14_13       (b)     (b)
R<18>                20      15<-   0   0     FB14_14 106   I/O     (b)
(unused)              0       0   /\5   0     FB14_15 107   I/O     (b)
(unused)              0       0   \/5   0     FB14_16       (b)     (b)
(unused)              0       0   \/5   0     FB14_17       (b)     (b)
R<19>                20      15<-   0   0     FB14_18       (b)     (b)

Signals Used by Logic in Function Block
  1: IN<0>                                                                  18: Madd_Out_Mxor_Result<11>__xor0000/Madd_Out_Mxor_Result<11>__xor0000_D  35: R<13> 
  2: IN<10>                                                                 19: Madd_Out_Mxor_Result<12>__xor0000/Madd_Out_Mxor_Result<12>__xor0000_D  36: R<14> 
  3: IN<11>                                                                 20: Madd_Out_Mxor_Result<13>__xor0000/Madd_Out_Mxor_Result<13>__xor0000_D  37: R<15> 
  4: IN<12>                                                                 21: Madd_Out_Mxor_Result<14>__xor0000/Madd_Out_Mxor_Result<14>__xor0000_D  38: R<16> 
  5: IN<13>                                                                 22: Madd_Out_Mxor_Result<15>__xor0000/Madd_Out_Mxor_Result<15>__xor0000_D  39: R<17> 
  6: IN<14>                                                                 23: Madd_Out_Mxor_Result<3>__xor0000/Madd_Out_Mxor_Result<3>__xor0000_D    40: R<18> 
  7: IN<15>                                                                 24: Madd_Out_Mxor_Result<4>__xor0000/Madd_Out_Mxor_Result<4>__xor0000_D    41: R<19> 
  8: IN<1>                                                                  25: Madd_Out_Mxor_Result<5>__xor0000/Madd_Out_Mxor_Result<5>__xor0000_D    42: R<1> 
  9: IN<2>                                                                  26: Madd_Out_Mxor_Result<6>__xor0000/Madd_Out_Mxor_Result<6>__xor0000_D    43: R<2> 
 10: IN<3>                                                                  27: Madd_Out_Mxor_Result<7>__xor0000/Madd_Out_Mxor_Result<7>__xor0000_D    44: R<3> 
 11: IN<4>                                                                  28: Madd_Out_Mxor_Result<8>__xor0000/Madd_Out_Mxor_Result<8>__xor0000_D    45: R<4> 
 12: IN<5>                                                                  29: Madd_Out_Mxor_Result<9>__xor0000/Madd_Out_Mxor_Result<9>__xor0000_D    46: R<5> 
 13: IN<6>                                                                  30: Madd_Out__or0008/Madd_Out__or0008_D2                                   47: R<6> 
 14: IN<7>                                                                  31: R<0>                                                                   48: R<7> 
 15: IN<8>                                                                  32: R<10>                                                                  49: R<8> 
 16: IN<9>                                                                  33: R<11>                                                                  50: R<9> 
 17: Madd_Out_Mxor_Result<10>__xor0000/Madd_Out_Mxor_Result<10>__xor0000_D  34: R<12>                                                                 

Signal                        1         2         3         4         5         6 FB
Name                0----+----0----+----0----+----0----+----0----+----0----+----0 Inputs
Out<19>              XXXXXXXXXXXXXXXXXXXXXXXXXXXXX.XXXXXXXXXXXXXXXXXXXX.......... 49
R<10>                ................X............X.............................. 2
R<20>                XXXXXXXXXXXXXXXXXXXXXXXXXXXXX.XXXXXXXXXXXXXXXXXXXX.......... 49
R<18>                XXXXXXXXXXXXXXXXXXXXXXXXXXXXX.XXXXXXXXX..XXXXXXXXX.......... 47
R<19>                XXXXXXXXXXXXXXXXXXXXXXXXXXXXX.XXXXXXXXXX.XXXXXXXXX.......... 48
                    0----+----1----+----2----+----3----+----4----+----5----+----6
                              0         0         0         0         0         0
*********************************** FB15 ***********************************
Number of function block inputs used/remaining:               25/29
Number of signals used by logic mapping into function block:  25
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\5   0     FB15_1        (b)     (b)
R<25>                 1       0   \/4   0     FB15_2  79    I/O     (b)
Out<2>               16      11<-   0   0     FB15_3  80    I/O     O
(unused)              0       0   /\5   0     FB15_4        (b)     (b)
R<26>                 1       0   /\2   2     FB15_5        (b)     (b)
R<27>                 1       0     0   4     FB15_6        (b)     (b)
R<28>                 1       0     0   4     FB15_7        (b)     (b)
Out<11>               2       0     0   3     FB15_8  81    I/O     O
R<29>                 1       0     0   4     FB15_9        (b)     (b)
R<30>                 1       0     0   4     FB15_10 82    I/O     (b)
Out<29>               2       0     0   3     FB15_11 83    I/O     O
R<31>                 1       0     0   4     FB15_12 85    I/O     (b)
(unused)              0       0     0   5     FB15_13       (b)     
Out<30>               2       0     0   3     FB15_14 86    I/O     O
(unused)              0       0     0   5     FB15_15 87    I/O     
(unused)              0       0   \/3   2     FB15_16       (b)     (b)
(unused)              0       0   \/5   0     FB15_17 88    I/O     (b)
R<3>                 18      13<-   0   0     FB15_18       (b)     (b)

Signals Used by Logic in Function Block
  1: IN<0>                                                                  10: R<17>             18: R<24> 
  2: IN<1>                                                                  11: R<18>             19: R<25> 
  3: IN<2>                                                                  12: R<19>             20: R<26> 
  4: IN<3>                                                                  13: R<1>              21: R<27> 
  5: Madd_Out_Mxor_Result<11>__xor0000/Madd_Out_Mxor_Result<11>__xor0000_D  14: R<20>             22: R<28> 
  6: Madd_Out__or0009/Madd_Out__or0009_D2                                   15: R<21>             23: R<29> 
  7: Madd_Out__or0014/Madd_Out__or0014_D2                                   16: R<22>             24: R<2> 
  8: R<0>                                                                   17: R<23>             25: R<30> 
  9: R<16>                                                                 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
R<25>                ......X.XXXX.XXXXX...................... 10
Out<2>               XXX....X....X..........X................ 6
R<26>                ......X.XXXX.XXXXXX..................... 11
R<27>                ......X.XXXX.XXXXXXX.................... 12
R<28>                ......X.XXXX.XXXXXXXX................... 13
Out<11>              ....XX.................................. 2
R<29>                ......X.XXXX.XXXXXXXXX.................. 14
R<30>                ......X.XXXX.XXXXXXXXXX................. 15
Out<29>              ......X.XXXX.XXXXXXXXXX................. 15
R<31>                ......X.XXXX.XXXXXXXXXX.X............... 16
Out<30>              ......X.XXXX.XXXXXXXXXX.X............... 16
R<3>                 XXXX...X....X..........X................ 7
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB16 ***********************************
Number of function block inputs used/remaining:               49/5
Number of signals used by logic mapping into function block:  49
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\5   0     FB16_1        (b)     (b)
(unused)              0       0     0   5     FB16_2  91    I/O     
(unused)              0       0   \/3   2     FB16_3  92    I/O     (b)
(unused)              0       0   \/5   0     FB16_4        (b)     (b)
Out<18>              21      16<-   0   0     FB16_5  93    I/O     O
(unused)              0       0   /\5   0     FB16_6  94    I/O     (b)
R<11>                 2       0   /\3   0     FB16_7        (b)     (b)
(unused)              0       0   \/5   0     FB16_8  95    I/O     (b)
(unused)              0       0   \/5   0     FB16_9        (b)     (b)
R<17>                20      15<-   0   0     FB16_10 96    I/O     (b)
(unused)              0       0   /\5   0     FB16_11 97    I/O     (b)
(unused)              0       0   \/5   0     FB16_12 98    I/O     (b)
(unused)              0       0   \/5   0     FB16_13       (b)     (b)
Madd_Out__or0014/Madd_Out__or0014_D2
                     20      15<-   0   0     FB16_14       (b)     (b)
(unused)              0       0   /\5   0     FB16_15       (b)     (b)
(unused)              0       0   \/5   0     FB16_16       (b)     (b)
(unused)              0       0   \/5   0     FB16_17       (b)     (b)
R<16>                20      15<-   0   0     FB16_18       (b)     (b)

Signals Used by Logic in Function Block
  1: IN<0>                                                                  18: Madd_Out_Mxor_Result<11>__xor0000/Madd_Out_Mxor_Result<11>__xor0000_D  34: R<12> 
  2: IN<10>                                                                 19: Madd_Out_Mxor_Result<12>__xor0000/Madd_Out_Mxor_Result<12>__xor0000_D  35: R<13> 
  3: IN<11>                                                                 20: Madd_Out_Mxor_Result<13>__xor0000/Madd_Out_Mxor_Result<13>__xor0000_D  36: R<14> 
  4: IN<12>                                                                 21: Madd_Out_Mxor_Result<14>__xor0000/Madd_Out_Mxor_Result<14>__xor0000_D  37: R<15> 
  5: IN<13>                                                                 22: Madd_Out_Mxor_Result<15>__xor0000/Madd_Out_Mxor_Result<15>__xor0000_D  38: R<16> 
  6: IN<14>                                                                 23: Madd_Out_Mxor_Result<3>__xor0000/Madd_Out_Mxor_Result<3>__xor0000_D    39: R<17> 
  7: IN<15>                                                                 24: Madd_Out_Mxor_Result<4>__xor0000/Madd_Out_Mxor_Result<4>__xor0000_D    40: R<18> 
  8: IN<1>                                                                  25: Madd_Out_Mxor_Result<5>__xor0000/Madd_Out_Mxor_Result<5>__xor0000_D    41: R<1> 
  9: IN<2>                                                                  26: Madd_Out_Mxor_Result<6>__xor0000/Madd_Out_Mxor_Result<6>__xor0000_D    42: R<2> 
 10: IN<3>                                                                  27: Madd_Out_Mxor_Result<7>__xor0000/Madd_Out_Mxor_Result<7>__xor0000_D    43: R<3> 
 11: IN<4>                                                                  28: Madd_Out_Mxor_Result<8>__xor0000/Madd_Out_Mxor_Result<8>__xor0000_D    44: R<4> 
 12: IN<5>                                                                  29: Madd_Out_Mxor_Result<9>__xor0000/Madd_Out_Mxor_Result<9>__xor0000_D    45: R<5> 
 13: IN<6>                                                                  30: Madd_Out__or0009/Madd_Out__or0009_D2                                   46: R<6> 
 14: IN<7>                                                                  31: R<0>                                                                   47: R<7> 
 15: IN<8>                                                                  32: R<10>                                                                  48: R<8> 
 16: IN<9>                                                                  33: R<11>                                                                  49: R<9> 
 17: Madd_Out_Mxor_Result<10>__xor0000/Madd_Out_Mxor_Result<10>__xor0000_D 

Signal                        1         2         3         4         5 FB
Name                0----+----0----+----0----+----0----+----0----+----0 Inputs
Out<18>              XXXXXXXXXXXXXXXXXXXXXXXXXXXXX.XXXXXXXXXXXXXXXXXXX. 48
R<11>                .................X...........X.................... 2
R<17>                XXXXXXXXXXXXXXXXXXXXXXXXXXXXX.XXXXXXXX..XXXXXXXXX. 46
Madd_Out__or0014/Madd_Out__or0014_D2 
                     XXXXXXXXXXXXXXXXXXXXXXXXXXXXX.XXXXXXX...XXXXXXXXX. 45
R<16>                XXXXXXXXXXXXXXXXXXXXXXXXXXXXX.XXXXXXX...XXXXXXXXX. 45
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********










































































































































































































Madd_Out_Mxor_Result(3)__xor0000/Madd_Out_Mxor_Result(3)__xor0000_D <= R(3)
	 XOR 
Madd_Out_Mxor_Result(3)__xor0000/Madd_Out_Mxor_Result(3)__xor0000_D <= IN(3);


Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D <= R(4)
	 XOR 
Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D <= IN(4);


Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D <= R(5)
	 XOR 
Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D <= IN(5);


Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D <= R(6)
	 XOR 
Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D <= IN(6);


Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D <= R(7)
	 XOR 
Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D <= IN(7);


Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D <= R(8)
	 XOR 
Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D <= IN(8);


Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D <= R(9)
	 XOR 
Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D <= IN(9);


Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D <= R(10)
	 XOR 
Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D <= IN(10);


Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D <= R(11)
	 XOR 
Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D <= IN(11);


Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D <= R(12)
	 XOR 
Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D <= IN(12);


Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D <= R(13)
	 XOR 
Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D <= IN(13);


Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D <= R(14)
	 XOR 
Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D <= IN(14);


Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D <= R(15)
	 XOR 
Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D <= IN(15);


Madd_Out__or0002/Madd_Out__or0002_D2 <= ((R(2) AND R(3) AND IN(2))
	OR (R(1) AND R(2) AND R(3) AND IN(1))
	OR (R(1) AND R(3) AND IN(1) AND IN(2))
	OR (R(1) AND R(2) AND IN(0) AND R(0) AND IN(3))
	OR (R(2) AND IN(0) AND R(0) AND IN(1) AND IN(3))
	OR (R(3) AND IN(3))
	OR (R(1) AND R(2) AND R(3) AND IN(0) AND R(0))
	OR (R(1) AND R(3) AND IN(0) AND R(0) AND IN(2))
	OR (R(2) AND R(3) AND IN(0) AND R(0) AND IN(1))
	OR (R(3) AND IN(0) AND R(0) AND IN(1) AND IN(2))
	OR (R(2) AND IN(2) AND IN(3))
	OR (R(1) AND R(2) AND IN(1) AND IN(3))
	OR (R(1) AND IN(1) AND IN(2) AND IN(3))
	OR (R(1) AND IN(0) AND R(0) AND IN(2) AND IN(3))
	OR (IN(0) AND R(0) AND IN(1) AND IN(2) AND IN(3)));


Madd_Out__or0003/Madd_Out__or0003_D2 <= ((EXP57_.EXP)
	OR (R(1) AND R(2) AND R(3) AND IN(0) AND R(0) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D)
	OR (R(1) AND R(2) AND IN(0) AND R(0) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D)
	OR (R(1) AND IN(0) AND R(0) AND IN(2) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D)
	OR (R(2) AND IN(0) AND R(0) AND IN(1) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D)
	OR (IN(0) AND R(0) AND IN(1) AND IN(2) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D)
	OR (R(1) AND R(3) AND IN(0) AND R(0) AND IN(2) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D)
	OR (R(2) AND R(3) AND IN(0) AND R(0) AND IN(1) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D)
	OR (R(3) AND IN(0) AND R(0) AND IN(1) AND IN(2) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D));


Madd_Out__or0005/Madd_Out__or0005_D2 <= ((R(2) AND IN(2) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D)
	OR (R(1) AND R(2) AND R(3) AND IN(1) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D)
	OR (R(1) AND R(2) AND IN(1) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D)
	OR (R(1) AND R(3) AND IN(1) AND IN(2) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D)
	OR (R(1) AND IN(1) AND IN(2) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D)
	OR (EXP41_.EXP)
	OR (R(1) AND R(2) AND R(3) AND IN(0) AND R(0) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D)
	OR (R(1) AND R(3) AND IN(0) AND R(0) AND IN(2) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D)
	OR (R(2) AND R(3) AND IN(0) AND R(0) AND IN(1) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D)
	OR (R(3) AND IN(0) AND R(0) AND IN(1) AND IN(2) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D)
	OR (IN(0) AND R(0) AND IN(1) AND IN(2) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D)
	OR (R(6) AND IN(6))
	OR (R(5) AND IN(5) AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D)
	OR (R(4) AND IN(4) AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D)
	OR (R(3) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D)
	OR (R(2) AND R(3) AND IN(2) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D));


Madd_Out__or0006/Madd_Out__or0006_D2 <= ((Out_31_OBUF.EXP)
	OR (R(2) AND R(3) AND IN(2) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D)
	OR (R(2) AND IN(2) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D)
	OR (R(1) AND R(2) AND R(3) AND IN(1) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D)
	OR (R(1) AND R(3) AND IN(1) AND IN(2) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D)
	OR (R(1) AND IN(1) AND IN(2) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D)
	OR (R(1) AND R(2) AND IN(1) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D)
	OR (R(1) AND R(2) AND R(3) AND IN(0) AND R(0) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D)
	OR (R(1) AND R(3) AND IN(0) AND R(0) AND IN(2) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D)
	OR (R(2) AND R(3) AND IN(0) AND R(0) AND IN(1) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D)
	OR (R(3) AND IN(0) AND R(0) AND IN(1) AND IN(2) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D)
	OR (R(7) AND IN(7))
	OR (R(6) AND IN(6) AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D)
	OR (R(5) AND IN(5) AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D)
	OR (R(4) AND IN(4) AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D)
	OR (R(3) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D));


Madd_Out__or0007/Madd_Out__or0007_D2 <= ((EXP82_.EXP)
	OR (R(1) AND R(3) AND IN(1) AND IN(2) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D)
	OR (R(1) AND IN(1) AND IN(2) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D)
	OR (R(1) AND R(2) AND R(3) AND IN(0) AND R(0) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D)
	OR (R(1) AND R(2) AND IN(0) AND R(0) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D)
	OR (R(1) AND IN(0) AND R(0) AND IN(2) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D)
	OR (R(8) AND IN(8))
	OR (R(2) AND R(3) AND IN(2) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D)
	OR (R(2) AND IN(2) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D)
	OR (R(1) AND R(2) AND R(3) AND IN(1) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D)
	OR (R(1) AND R(2) AND IN(1) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D)
	OR (R(1) AND R(3) AND IN(0) AND R(0) AND IN(2) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D)
	OR (R(2) AND R(3) AND IN(0) AND R(0) AND IN(1) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D)
	OR (R(2) AND IN(0) AND R(0) AND IN(1) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D)
	OR (R(3) AND IN(0) AND R(0) AND IN(1) AND IN(2) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D)
	OR (IN(0) AND R(0) AND IN(1) AND IN(2) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D));


Madd_Out__or0008/Madd_Out__or0008_D2 <= ((Out_28_OBUF.EXP)
	OR (R(9) AND IN(9))
	OR (R(2) AND R(3) AND IN(2) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D)
	OR (R(2) AND IN(2) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D)
	OR (R(1) AND R(2) AND R(3) AND IN(1) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D)
	OR (R(1) AND R(2) AND IN(1) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D)
	OR (R(4).EXP)
	OR (R(1) AND R(3) AND IN(1) AND IN(2) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D)
	OR (R(1) AND IN(1) AND IN(2) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D)
	OR (R(1) AND R(2) AND R(3) AND IN(0) AND R(0) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D)
	OR (R(1) AND R(2) AND IN(0) AND R(0) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D)
	OR (R(1) AND IN(0) AND R(0) AND IN(2) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D)
	OR (R(1) AND R(3) AND IN(0) AND R(0) AND IN(2) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D)
	OR (R(2) AND R(3) AND IN(0) AND R(0) AND IN(1) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D)
	OR (R(2) AND IN(0) AND R(0) AND IN(1) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D)
	OR (R(3) AND IN(0) AND R(0) AND IN(1) AND IN(2) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D)
	OR (IN(0) AND R(0) AND IN(1) AND IN(2) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D));


Madd_Out__or0009/Madd_Out__or0009_D2 <= ((EXP53_.EXP)
	OR (R(1) AND R(3) AND IN(1) AND IN(2) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D)
	OR (R(1) AND IN(1) AND IN(2) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D)
	OR (R(1) AND R(2) AND R(3) AND IN(0) AND R(0) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D)
	OR (R(1) AND R(2) AND IN(0) AND R(0) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D)
	OR (R(1) AND IN(0) AND R(0) AND IN(2) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D)
	OR (Madd_Out__or0003/Madd_Out__or0003_D2.EXP)
	OR (R(10) AND IN(10))
	OR (R(2) AND R(3) AND IN(2) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D)
	OR (R(2) AND IN(2) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D)
	OR (R(1) AND R(2) AND R(3) AND IN(1) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D)
	OR (R(1) AND R(2) AND IN(1) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D)
	OR (R(1) AND R(3) AND IN(0) AND R(0) AND IN(2) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D)
	OR (R(2) AND R(3) AND IN(0) AND R(0) AND IN(1) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D)
	OR (R(2) AND IN(0) AND R(0) AND IN(1) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D)
	OR (R(3) AND IN(0) AND R(0) AND IN(1) AND IN(2) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D)
	OR (IN(0) AND R(0) AND IN(1) AND IN(2) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D));


Madd_Out__or0010/Madd_Out__or0010_D2 <= ((EXP48_.EXP)
	OR (R(11) AND IN(11))
	OR (R(2) AND R(3) AND IN(2) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D)
	OR (R(2) AND IN(2) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D)
	OR (R(1) AND R(2) AND R(3) AND IN(1) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D)
	OR (R(1) AND R(2) AND IN(1) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D)
	OR (EXP59_.EXP)
	OR (R(1) AND R(3) AND IN(1) AND IN(2) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D)
	OR (R(1) AND IN(1) AND IN(2) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D)
	OR (R(1) AND R(2) AND R(3) AND IN(0) AND R(0) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D)
	OR (R(1) AND R(2) AND IN(0) AND R(0) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D)
	OR (R(1) AND IN(0) AND R(0) AND IN(2) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D)
	OR (R(1) AND R(3) AND IN(0) AND R(0) AND IN(2) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D)
	OR (R(2) AND R(3) AND IN(0) AND R(0) AND IN(1) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D)
	OR (R(2) AND IN(0) AND R(0) AND IN(1) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D)
	OR (R(3) AND IN(0) AND R(0) AND IN(1) AND IN(2) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D)
	OR (IN(0) AND R(0) AND IN(1) AND IN(2) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D));


Madd_Out__or0011/Madd_Out__or0011_D2 <= ((EXP42_.EXP)
	OR (R(1) AND R(3) AND IN(1) AND IN(2) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D)
	OR (R(1) AND IN(1) AND IN(2) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D)
	OR (R(1) AND R(2) AND R(3) AND IN(0) AND R(0) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D)
	OR (R(1) AND R(2) AND IN(0) AND R(0) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D)
	OR (R(1) AND IN(0) AND R(0) AND IN(2) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D)
	OR (EXP45_.EXP)
	OR (R(12) AND IN(12))
	OR (R(2) AND R(3) AND IN(2) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D)
	OR (R(2) AND IN(2) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D)
	OR (R(1) AND R(2) AND R(3) AND IN(1) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D)
	OR (R(1) AND R(2) AND IN(1) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D)
	OR (R(1) AND R(3) AND IN(0) AND R(0) AND IN(2) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D)
	OR (R(2) AND R(3) AND IN(0) AND R(0) AND IN(1) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D)
	OR (R(2) AND IN(0) AND R(0) AND IN(1) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D)
	OR (R(3) AND IN(0) AND R(0) AND IN(1) AND IN(2) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D)
	OR (IN(0) AND R(0) AND IN(1) AND IN(2) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D));


Madd_Out__or0013/Madd_Out__or0013_D2 <= ((EXP34_.EXP)
	OR (R(4) AND IN(4) AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D)
	OR (R(3) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D)
	OR (R(2) AND IN(2) AND 
	Madd_Out_Mxor_Result(3)__xor0000/Madd_Out_Mxor_Result(3)__xor0000_D AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D)
	OR (R(1) AND R(2) AND IN(1) AND 
	Madd_Out_Mxor_Result(3)__xor0000/Madd_Out_Mxor_Result(3)__xor0000_D AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D)
	OR (R(1) AND IN(1) AND IN(2) AND 
	Madd_Out_Mxor_Result(3)__xor0000/Madd_Out_Mxor_Result(3)__xor0000_D AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D)
	OR (R(9) AND IN(9) AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D)
	OR (R(8) AND IN(8) AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D)
	OR (R(7) AND IN(7) AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D)
	OR (R(6) AND IN(6) AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D)
	OR (R(5) AND IN(5) AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D)
	OR (R(14) AND IN(14))
	OR (R(13) AND IN(13) AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D)
	OR (R(12) AND IN(12) AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D)
	OR (R(11) AND IN(11) AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D)
	OR (R(10) AND IN(10) AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D));


Madd_Out__or0014/Madd_Out__or0014_D2 <= ((EXP113_.EXP)
	OR (R(10) AND IN(10) AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(9) AND IN(9) AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(8) AND IN(8) AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(7) AND IN(7) AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(6) AND IN(6) AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(5) AND IN(5) AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(4) AND IN(4) AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(3) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(2) AND IN(2) AND 
	Madd_Out_Mxor_Result(3)__xor0000/Madd_Out_Mxor_Result(3)__xor0000_D AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(1) AND IN(1) AND IN(2) AND 
	Madd_Out_Mxor_Result(3)__xor0000/Madd_Out_Mxor_Result(3)__xor0000_D AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(15) AND IN(15))
	OR (R(14) AND IN(14) AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(13) AND IN(13) AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(12) AND IN(12) AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(11) AND IN(11) AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D));


Out(0) <= IN(0)
	 XOR 
Out(0) <= R(0);


Out(1) <= NOT (R(1)
	 XOR 
Out(1) <= NOT (((NOT IN(0) AND NOT IN(1))
	OR (NOT R(0) AND NOT IN(1))
	OR (IN(0) AND R(0) AND IN(1))));


Out(2) <= ((NOT R(1) AND R(2) AND NOT IN(0) AND NOT IN(2))
	OR (NOT R(1) AND R(2) AND NOT R(0) AND NOT IN(2))
	OR (NOT R(1) AND NOT R(2) AND NOT IN(1) AND IN(2))
	OR (R(2) AND NOT R(0) AND NOT IN(1) AND NOT IN(2))
	OR (R(26).EXP)
	OR (R(1) AND NOT R(2) AND IN(1) AND NOT IN(2))
	OR (NOT R(1) AND R(2) AND NOT IN(1) AND NOT IN(2))
	OR (R(2) AND NOT IN(0) AND NOT IN(1) AND NOT IN(2))
	OR (R(1) AND R(2) AND IN(0) AND R(0) AND IN(2))
	OR (R(2) AND IN(0) AND R(0) AND IN(1) AND IN(2))
	OR (R(1) AND R(2) AND IN(1) AND IN(2))
	OR (NOT R(1) AND NOT R(2) AND NOT IN(0) AND IN(2))
	OR (NOT R(1) AND NOT R(2) AND NOT R(0) AND IN(2))
	OR (NOT R(2) AND NOT IN(0) AND NOT IN(1) AND IN(2))
	OR (NOT R(2) AND NOT R(0) AND NOT IN(1) AND IN(2)));


Out(3) <= Madd_Out_Mxor_Result(3)__xor0000/Madd_Out_Mxor_Result(3)__xor0000_D
	 XOR 
Out(3) <= ((R(1) AND IN(0) AND R(0) AND IN(2))
	OR (R(2) AND IN(0) AND R(0) AND IN(1))
	OR (R(1) AND R(2) AND IN(0) AND R(0))
	OR (R(2) AND IN(2))
	OR (R(1) AND R(2) AND IN(1))
	OR (R(1) AND IN(1) AND IN(2))
	OR (IN(0) AND R(0) AND IN(1) AND IN(2)));


Out(4) <= Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D
	 XOR 
Out(4) <= Madd_Out__or0002/Madd_Out__or0002_D2;


Out(5) <= Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D
	 XOR 
Out(5) <= Madd_Out__or0003/Madd_Out__or0003_D2;


Out(6) <= NOT (R(6)
	 XOR 
Out(6) <= NOT (((IN(5) AND IN(6) AND 
	Madd_Out__or0003/Madd_Out__or0003_D2)
	OR (NOT IN(5) AND NOT IN(6) AND 
	NOT Madd_Out__or0003/Madd_Out__or0003_D2)
	OR (R(5) AND IN(5) AND IN(6))
	OR (R(5) AND IN(6) AND 
	Madd_Out__or0003/Madd_Out__or0003_D2)
	OR (NOT R(5) AND NOT IN(5) AND NOT IN(6))
	OR (NOT R(5) AND NOT IN(6) AND 
	NOT Madd_Out__or0003/Madd_Out__or0003_D2)));


Out(7) <= Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D
	 XOR 
Out(7) <= Madd_Out__or0005/Madd_Out__or0005_D2;


Out(8) <= Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D
	 XOR 
Out(8) <= Madd_Out__or0006/Madd_Out__or0006_D2;


Out(9) <= Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D
	 XOR 
Out(9) <= Madd_Out__or0007/Madd_Out__or0007_D2;


Out(10) <= Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D
	 XOR 
Out(10) <= Madd_Out__or0008/Madd_Out__or0008_D2;


Out(11) <= Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D
	 XOR 
Out(11) <= Madd_Out__or0009/Madd_Out__or0009_D2;


Out(12) <= Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D
	 XOR 
Out(12) <= Madd_Out__or0010/Madd_Out__or0010_D2;


Out(13) <= Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D
	 XOR 
Out(13) <= Madd_Out__or0011/Madd_Out__or0011_D2;


Out(14) <= NOT (R(14)
	 XOR 
Out(14) <= NOT (((IN(13) AND IN(14) AND 
	Madd_Out__or0011/Madd_Out__or0011_D2)
	OR (NOT IN(13) AND NOT IN(14) AND 
	NOT Madd_Out__or0011/Madd_Out__or0011_D2)
	OR (R(13) AND IN(13) AND IN(14))
	OR (R(13) AND IN(14) AND 
	Madd_Out__or0011/Madd_Out__or0011_D2)
	OR (NOT R(13) AND NOT IN(13) AND NOT IN(14))
	OR (NOT R(13) AND NOT IN(14) AND 
	NOT Madd_Out__or0011/Madd_Out__or0011_D2)));


Out(15) <= Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D
	 XOR 
Out(15) <= Madd_Out__or0013/Madd_Out__or0013_D2;


Out(16) <= R(16)
	 XOR 
Out(16) <= ((R(11) AND IN(11) AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(10) AND IN(10) AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(9) AND IN(9) AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(8) AND IN(8) AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(7) AND IN(7) AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (EXP51_.EXP)
	OR (R(6) AND IN(6) AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(5) AND IN(5) AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(4) AND IN(4) AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(3) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(2) AND IN(2) AND 
	Madd_Out_Mxor_Result(3)__xor0000/Madd_Out_Mxor_Result(3)__xor0000_D AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(15) AND IN(15))
	OR (R(14) AND IN(14) AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(13) AND IN(13) AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(12) AND IN(12) AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D));


Out(17) <= R(17)
	 XOR 
Out(17) <= ((EXP35_.EXP)
	OR (R(16) AND R(11) AND IN(11) AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(10) AND IN(10) AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(9) AND IN(9) AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(8) AND IN(8) AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(7) AND IN(7) AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (EXP38_.EXP)
	OR (R(16) AND R(6) AND IN(6) AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(5) AND IN(5) AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(4) AND IN(4) AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(3) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(2) AND IN(2) AND 
	Madd_Out_Mxor_Result(3)__xor0000/Madd_Out_Mxor_Result(3)__xor0000_D AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(15) AND IN(15))
	OR (R(16) AND R(14) AND IN(14) AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(13) AND IN(13) AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(12) AND IN(12) AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D));


Out(18) <= R(18)
	 XOR 
Out(18) <= ((EXP107_.EXP)
	OR (R(16) AND R(17) AND R(11) AND IN(11) AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(10) AND IN(10) AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(9) AND IN(9) AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(8) AND IN(8) AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(7) AND IN(7) AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(11).EXP)
	OR (R(16) AND R(17) AND R(6) AND IN(6) AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(5) AND IN(5) AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(4) AND IN(4) AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(3) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(2) AND IN(2) AND 
	Madd_Out_Mxor_Result(3)__xor0000/Madd_Out_Mxor_Result(3)__xor0000_D AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(15) AND IN(15))
	OR (R(16) AND R(17) AND R(14) AND IN(14) AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(13) AND IN(13) AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(12) AND IN(12) AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D));


Out(19) <= R(19)
	 XOR 
Out(19) <= ((EXP91_.EXP)
	OR (R(16) AND R(17) AND R(18) AND R(11) AND IN(11) AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(10) AND IN(10) AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(9) AND IN(9) AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(8) AND IN(8) AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(7) AND IN(7) AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(10).EXP)
	OR (R(16) AND R(17) AND R(18) AND R(6) AND IN(6) AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(5) AND IN(5) AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(4) AND IN(4) AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(3) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(2) AND IN(2) AND 
	Madd_Out_Mxor_Result(3)__xor0000/Madd_Out_Mxor_Result(3)__xor0000_D AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(15) AND IN(15))
	OR (R(16) AND R(17) AND R(18) AND R(14) AND IN(14) AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(13) AND IN(13) AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(12) AND IN(12) AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D));


Out(20) <= R(20)
	 XOR 
Out(20) <= ((EXP65_.EXP)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(11) AND 
	IN(11) AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(10) AND 
	IN(10) AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(9) AND IN(9) AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(8) AND IN(8) AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(7) AND IN(7) AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(0).EXP)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(6) AND IN(6) AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(5) AND IN(5) AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(4) AND IN(4) AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(3) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(2) AND IN(2) AND 
	Madd_Out_Mxor_Result(3)__xor0000/Madd_Out_Mxor_Result(3)__xor0000_D AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(15) AND 
	IN(15))
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(14) AND 
	IN(14) AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(13) AND 
	IN(13) AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(12) AND 
	IN(12) AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D));


Out(21) <= R(21)
	 XOR 
Out(21) <= ((EXP21_.EXP)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(11) AND 
	IN(11) AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(10) AND 
	IN(10) AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(9) AND 
	IN(9) AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(8) AND 
	IN(8) AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(7) AND 
	IN(7) AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (Out_22_OBUF.EXP)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(6) AND 
	IN(6) AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(5) AND 
	IN(5) AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(4) AND 
	IN(4) AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(3) AND 
	IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(2) AND 
	IN(2) AND 
	Madd_Out_Mxor_Result(3)__xor0000/Madd_Out_Mxor_Result(3)__xor0000_D AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(15) AND 
	IN(15))
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(14) AND 
	IN(14) AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(13) AND 
	IN(13) AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(12) AND 
	IN(12) AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D));


Out(22) <= R(22)
	 XOR 
Out(22) <= ((EXP25_.EXP)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(12) AND IN(12) AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(11) AND IN(11) AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(10) AND IN(10) AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(9) AND IN(9) AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(8) AND IN(8) AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(15) AND IN(15))
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(14) AND IN(14) AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(13) AND IN(13) AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D));


Out(23) <= R(23)
	 XOR 
Out(23) <= ((EXP28_.EXP)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(13) AND IN(13) AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(12) AND IN(12) AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(11) AND IN(11) AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(10) AND IN(10) AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(9) AND IN(9) AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(15) AND IN(15))
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(14) AND IN(14) AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D));


Out(24) <= R(24)
	 XOR 
Out(24) <= ((EXP18_.EXP)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(23) AND R(11) AND IN(11) AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(23) AND R(10) AND IN(10) AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(23) AND R(9) AND IN(9) AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(23) AND R(8) AND IN(8) AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(23) AND R(7) AND IN(7) AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(23) AND R(15) AND IN(15))
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(23) AND R(14) AND IN(14) AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(23) AND R(13) AND IN(13) AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(23) AND R(12) AND IN(12) AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D));


Out(25) <= R(25)
	 XOR 
Out(25) <= (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(23) AND R(24) AND 
	Madd_Out__or0014/Madd_Out__or0014_D2);


Out(26) <= R(26)
	 XOR 
Out(26) <= (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(23) AND R(24) AND R(25) AND 
	Madd_Out__or0014/Madd_Out__or0014_D2);


Out(27) <= R(27)
	 XOR 
Out(27) <= (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(23) AND R(24) AND R(25) AND R(26) AND 
	Madd_Out__or0014/Madd_Out__or0014_D2);


Out(28) <= R(28)
	 XOR 
Out(28) <= (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(23) AND R(24) AND R(25) AND R(26) AND R(27) AND 
	Madd_Out__or0014/Madd_Out__or0014_D2);


Out(29) <= R(29)
	 XOR 
Out(29) <= (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(23) AND R(24) AND R(25) AND R(26) AND R(27) AND R(28) AND 
	Madd_Out__or0014/Madd_Out__or0014_D2);


Out(30) <= R(30)
	 XOR 
Out(30) <= (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(23) AND R(24) AND R(25) AND R(26) AND R(27) AND R(28) AND 
	R(29) AND Madd_Out__or0014/Madd_Out__or0014_D2);


Out(31) <= R(31)
	 XOR 
Out(31) <= (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(23) AND R(24) AND R(25) AND R(26) AND R(27) AND R(28) AND 
	R(29) AND R(30) AND Madd_Out__or0014/Madd_Out__or0014_D2);

FTCPE_R0: FTCPE port map (R(0),IN(0),Clk,NOT Reset,'0');

FTCPE_R1: FTCPE port map (R(1),R_T(1),Clk,NOT Reset,'0');
R_T(1) <= ((NOT IN(0) AND NOT IN(1))
	OR (NOT R(0) AND NOT IN(1))
	OR (IN(0) AND R(0) AND IN(1)));

FTCPE_R2: FTCPE port map (R(2),R_T(2),Clk,NOT Reset,'0');
R_T(2) <= ((R(1) AND IN(1) AND NOT IN(2))
	OR (NOT R(1) AND NOT IN(0) AND IN(2))
	OR (NOT R(1) AND NOT IN(1) AND IN(2))
	OR (NOT R(1) AND NOT R(0) AND IN(2))
	OR (NOT IN(0) AND NOT IN(1) AND IN(2))
	OR (NOT R(0) AND NOT IN(1) AND IN(2))
	OR (R(1) AND IN(0) AND R(0) AND NOT IN(2))
	OR (IN(0) AND R(0) AND IN(1) AND NOT IN(2)));

FTCPE_R3: FTCPE port map (R(3),R_T(3),Clk,NOT Reset,'0');
R_T(3) <= ((R(1) AND R(2) AND IN(1) AND NOT IN(3))
	OR (R(1) AND IN(1) AND IN(2) AND NOT IN(3))
	OR (NOT R(1) AND NOT R(2) AND NOT IN(0) AND IN(3))
	OR (NOT R(1) AND NOT IN(1) AND NOT IN(2) AND IN(3))
	OR (NOT R(2) AND NOT IN(0) AND NOT IN(1) AND IN(3))
	OR (EXP104_.EXP)
	OR (NOT R(1) AND NOT R(2) AND NOT R(0) AND IN(3))
	OR (NOT R(1) AND NOT IN(0) AND NOT IN(2) AND IN(3))
	OR (NOT R(1) AND NOT R(0) AND NOT IN(2) AND IN(3))
	OR (NOT R(2) AND NOT R(0) AND NOT IN(1) AND IN(3))
	OR (NOT IN(0) AND NOT IN(1) AND NOT IN(2) AND IN(3))
	OR (NOT R(0) AND NOT IN(1) AND NOT IN(2) AND IN(3))
	OR (R(1) AND R(2) AND IN(0) AND R(0) AND NOT IN(3))
	OR (R(1) AND IN(0) AND R(0) AND IN(2) AND NOT IN(3))
	OR (R(2) AND IN(0) AND R(0) AND IN(1) AND NOT IN(3))
	OR (IN(0) AND R(0) AND IN(1) AND IN(2) AND NOT IN(3)));

FDCPE_R4: FDCPE port map (R(4),R_D(4),Clk,NOT Reset,'0');
R_D(4) <= Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D
	 XOR 
R_D(4) <= Madd_Out__or0002/Madd_Out__or0002_D2;

FDCPE_R5: FDCPE port map (R(5),R_D(5),Clk,NOT Reset,'0');
R_D(5) <= Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D
	 XOR 
R_D(5) <= Madd_Out__or0003/Madd_Out__or0003_D2;

FTCPE_R6: FTCPE port map (R(6),R_T(6),Clk,NOT Reset,'0');
R_T(6) <= ((NOT R(5) AND NOT IN(5) AND IN(6))
	OR (NOT IN(5) AND IN(6) AND 
	NOT Madd_Out__or0003/Madd_Out__or0003_D2)
	OR (R(5) AND IN(5) AND NOT IN(6))
	OR (R(5) AND NOT IN(6) AND 
	Madd_Out__or0003/Madd_Out__or0003_D2)
	OR (NOT R(5) AND IN(6) AND 
	NOT Madd_Out__or0003/Madd_Out__or0003_D2)
	OR (IN(5) AND NOT IN(6) AND 
	Madd_Out__or0003/Madd_Out__or0003_D2));

FDCPE_R7: FDCPE port map (R(7),R_D(7),Clk,NOT Reset,'0');
R_D(7) <= Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D
	 XOR 
R_D(7) <= Madd_Out__or0005/Madd_Out__or0005_D2;

FDCPE_R8: FDCPE port map (R(8),R_D(8),Clk,NOT Reset,'0');
R_D(8) <= Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D
	 XOR 
R_D(8) <= Madd_Out__or0006/Madd_Out__or0006_D2;

FDCPE_R9: FDCPE port map (R(9),R_D(9),Clk,NOT Reset,'0');
R_D(9) <= Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D
	 XOR 
R_D(9) <= Madd_Out__or0007/Madd_Out__or0007_D2;

FDCPE_R10: FDCPE port map (R(10),R_D(10),Clk,NOT Reset,'0');
R_D(10) <= Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D
	 XOR 
R_D(10) <= Madd_Out__or0008/Madd_Out__or0008_D2;

FDCPE_R11: FDCPE port map (R(11),R_D(11),Clk,NOT Reset,'0');
R_D(11) <= Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D
	 XOR 
R_D(11) <= Madd_Out__or0009/Madd_Out__or0009_D2;

FDCPE_R12: FDCPE port map (R(12),R_D(12),Clk,NOT Reset,'0');
R_D(12) <= Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D
	 XOR 
R_D(12) <= Madd_Out__or0010/Madd_Out__or0010_D2;

FDCPE_R13: FDCPE port map (R(13),R_D(13),Clk,NOT Reset,'0');
R_D(13) <= Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D
	 XOR 
R_D(13) <= Madd_Out__or0011/Madd_Out__or0011_D2;

FTCPE_R14: FTCPE port map (R(14),R_T(14),Clk,NOT Reset,'0');
R_T(14) <= ((NOT R(13) AND NOT IN(13) AND IN(14))
	OR (R(13) AND IN(13) AND NOT IN(14))
	OR (R(13) AND NOT IN(14) AND 
	Madd_Out__or0011/Madd_Out__or0011_D2)
	OR (NOT R(13) AND IN(14) AND 
	NOT Madd_Out__or0011/Madd_Out__or0011_D2)
	OR (IN(13) AND NOT IN(14) AND 
	Madd_Out__or0011/Madd_Out__or0011_D2)
	OR (NOT IN(13) AND IN(14) AND 
	NOT Madd_Out__or0011/Madd_Out__or0011_D2));

FDCPE_R15: FDCPE port map (R(15),R_D(15),Clk,NOT Reset,'0');
R_D(15) <= Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D
	 XOR 
R_D(15) <= Madd_Out__or0013/Madd_Out__or0013_D2;

FTCPE_R16: FTCPE port map (R(16),R_T(16),Clk,NOT Reset,'0');
R_T(16) <= ((R(5) AND IN(5) AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(4) AND IN(4) AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(3) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(2) AND IN(2) AND 
	Madd_Out_Mxor_Result(3)__xor0000/Madd_Out_Mxor_Result(3)__xor0000_D AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(1) AND IN(1) AND IN(2) AND 
	Madd_Out_Mxor_Result(3)__xor0000/Madd_Out_Mxor_Result(3)__xor0000_D AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (EXP116_.EXP)
	OR (R(10) AND IN(10) AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(9) AND IN(9) AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(8) AND IN(8) AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(7) AND IN(7) AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(6) AND IN(6) AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(15) AND IN(15))
	OR (R(14) AND IN(14) AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(13) AND IN(13) AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(12) AND IN(12) AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(11) AND IN(11) AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D));

FTCPE_R17: FTCPE port map (R(17),R_T(17),Clk,NOT Reset,'0');
R_T(17) <= ((EXP110_.EXP)
	OR (R(16) AND R(10) AND IN(10) AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(9) AND IN(9) AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(8) AND IN(8) AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(7) AND IN(7) AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(6) AND IN(6) AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(5) AND IN(5) AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(4) AND IN(4) AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(3) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(2) AND IN(2) AND 
	Madd_Out_Mxor_Result(3)__xor0000/Madd_Out_Mxor_Result(3)__xor0000_D AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(1) AND IN(1) AND IN(2) AND 
	Madd_Out_Mxor_Result(3)__xor0000/Madd_Out_Mxor_Result(3)__xor0000_D AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(15) AND IN(15))
	OR (R(16) AND R(14) AND IN(14) AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(13) AND IN(13) AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(12) AND IN(12) AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(11) AND IN(11) AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D));

FTCPE_R18: FTCPE port map (R(18),R_T(18),Clk,NOT Reset,'0');
R_T(18) <= ((EXP97_.EXP)
	OR (R(16) AND R(17) AND R(10) AND IN(10) AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(9) AND IN(9) AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(8) AND IN(8) AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(7) AND IN(7) AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(6) AND IN(6) AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(5) AND IN(5) AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(4) AND IN(4) AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(3) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(2) AND IN(2) AND 
	Madd_Out_Mxor_Result(3)__xor0000/Madd_Out_Mxor_Result(3)__xor0000_D AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(1) AND IN(1) AND IN(2) AND 
	Madd_Out_Mxor_Result(3)__xor0000/Madd_Out_Mxor_Result(3)__xor0000_D AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(15) AND IN(15))
	OR (R(16) AND R(17) AND R(14) AND IN(14) AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(13) AND IN(13) AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(12) AND IN(12) AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(11) AND IN(11) AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D));

FTCPE_R19: FTCPE port map (R(19),R_T(19),Clk,NOT Reset,'0');
R_T(19) <= ((R(16) AND R(17) AND R(18) AND R(5) AND IN(5) AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(4) AND IN(4) AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(3) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(2) AND IN(2) AND 
	Madd_Out_Mxor_Result(3)__xor0000/Madd_Out_Mxor_Result(3)__xor0000_D AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(1) AND IN(1) AND IN(2) AND 
	Madd_Out_Mxor_Result(3)__xor0000/Madd_Out_Mxor_Result(3)__xor0000_D AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (EXP100_.EXP)
	OR (R(16) AND R(17) AND R(18) AND R(10) AND IN(10) AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(9) AND IN(9) AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(8) AND IN(8) AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(7) AND IN(7) AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(6) AND IN(6) AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(15) AND IN(15))
	OR (R(16) AND R(17) AND R(18) AND R(14) AND IN(14) AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(13) AND IN(13) AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(12) AND IN(12) AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(11) AND IN(11) AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D));

FTCPE_R20: FTCPE port map (R(20),R_T(20),Clk,NOT Reset,'0');
R_T(20) <= ((EXP94_.EXP)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(10) AND 
	IN(10) AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(9) AND IN(9) AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(8) AND IN(8) AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(7) AND IN(7) AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(6) AND IN(6) AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(5) AND IN(5) AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(4) AND IN(4) AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(3) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(2) AND IN(2) AND 
	Madd_Out_Mxor_Result(3)__xor0000/Madd_Out_Mxor_Result(3)__xor0000_D AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(1) AND IN(1) AND 
	IN(2) AND 
	Madd_Out_Mxor_Result(3)__xor0000/Madd_Out_Mxor_Result(3)__xor0000_D AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(15) AND 
	IN(15))
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(14) AND 
	IN(14) AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(13) AND 
	IN(13) AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(12) AND 
	IN(12) AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(11) AND 
	IN(11) AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D));

FTCPE_R21: FTCPE port map (R(21),R_T(21),Clk,NOT Reset,'0');
R_T(21) <= ((EXP71_.EXP)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(10) AND 
	IN(10) AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(9) AND 
	IN(9) AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(8) AND 
	IN(8) AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(7) AND 
	IN(7) AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(6) AND 
	IN(6) AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(5) AND 
	IN(5) AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(4) AND 
	IN(4) AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(3) AND 
	IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(2) AND 
	IN(2) AND 
	Madd_Out_Mxor_Result(3)__xor0000/Madd_Out_Mxor_Result(3)__xor0000_D AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(1) AND 
	IN(1) AND IN(2) AND 
	Madd_Out_Mxor_Result(3)__xor0000/Madd_Out_Mxor_Result(3)__xor0000_D AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(15) AND 
	IN(15))
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(14) AND 
	IN(14) AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(13) AND 
	IN(13) AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(12) AND 
	IN(12) AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(11) AND 
	IN(11) AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D));

FTCPE_R22: FTCPE port map (R(22),R_T(22),Clk,NOT Reset,'0');
R_T(22) <= ((R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(5) AND IN(5) AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(4) AND IN(4) AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(3) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(2) AND IN(2) AND 
	Madd_Out_Mxor_Result(3)__xor0000/Madd_Out_Mxor_Result(3)__xor0000_D AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(1) AND IN(1) AND IN(2) AND 
	Madd_Out_Mxor_Result(3)__xor0000/Madd_Out_Mxor_Result(3)__xor0000_D AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (EXP74_.EXP)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(10) AND IN(10) AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(9) AND IN(9) AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(8) AND IN(8) AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(7) AND IN(7) AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(6) AND IN(6) AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(15) AND IN(15))
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(14) AND IN(14) AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(13) AND IN(13) AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(12) AND IN(12) AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(11) AND IN(11) AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D));

FTCPE_R23: FTCPE port map (R(23),R_T(23),Clk,NOT Reset,'0');
R_T(23) <= ((EXP68_.EXP)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(10) AND IN(10) AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(9) AND IN(9) AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(8) AND IN(8) AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(7) AND IN(7) AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(6) AND IN(6) AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(5) AND IN(5) AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(4) AND IN(4) AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(3) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(2) AND IN(2) AND 
	Madd_Out_Mxor_Result(3)__xor0000/Madd_Out_Mxor_Result(3)__xor0000_D AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(1) AND IN(1) AND IN(2) AND 
	Madd_Out_Mxor_Result(3)__xor0000/Madd_Out_Mxor_Result(3)__xor0000_D AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(15) AND IN(15))
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(14) AND IN(14) AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(13) AND IN(13) AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(12) AND IN(12) AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(11) AND IN(11) AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D));

FTCPE_R24: FTCPE port map (R(24),R_T(24),Clk,NOT Reset,'0');
R_T(24) <= ((EXP61_.EXP)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(23) AND R(10) AND IN(10) AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(23) AND R(9) AND IN(9) AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(23) AND R(8) AND IN(8) AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(23) AND R(7) AND IN(7) AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(23) AND R(6) AND IN(6) AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(23) AND R(5) AND IN(5) AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(23) AND R(4) AND IN(4) AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(23) AND R(3) AND IN(3) AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(23) AND R(2) AND IN(2) AND 
	Madd_Out_Mxor_Result(3)__xor0000/Madd_Out_Mxor_Result(3)__xor0000_D AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(23) AND R(1) AND IN(1) AND IN(2) AND 
	Madd_Out_Mxor_Result(3)__xor0000/Madd_Out_Mxor_Result(3)__xor0000_D AND 
	Madd_Out_Mxor_Result(4)__xor0000/Madd_Out_Mxor_Result(4)__xor0000_D AND 
	Madd_Out_Mxor_Result(5)__xor0000/Madd_Out_Mxor_Result(5)__xor0000_D AND 
	Madd_Out_Mxor_Result(6)__xor0000/Madd_Out_Mxor_Result(6)__xor0000_D AND 
	Madd_Out_Mxor_Result(7)__xor0000/Madd_Out_Mxor_Result(7)__xor0000_D AND 
	Madd_Out_Mxor_Result(8)__xor0000/Madd_Out_Mxor_Result(8)__xor0000_D AND 
	Madd_Out_Mxor_Result(9)__xor0000/Madd_Out_Mxor_Result(9)__xor0000_D AND 
	Madd_Out_Mxor_Result(10)__xor0000/Madd_Out_Mxor_Result(10)__xor0000_D AND 
	Madd_Out_Mxor_Result(11)__xor0000/Madd_Out_Mxor_Result(11)__xor0000_D AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(23) AND R(15) AND IN(15))
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(23) AND R(14) AND IN(14) AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(23) AND R(13) AND IN(13) AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(23) AND R(12) AND IN(12) AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D)
	OR (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(23) AND R(11) AND IN(11) AND 
	Madd_Out_Mxor_Result(12)__xor0000/Madd_Out_Mxor_Result(12)__xor0000_D AND 
	Madd_Out_Mxor_Result(13)__xor0000/Madd_Out_Mxor_Result(13)__xor0000_D AND 
	Madd_Out_Mxor_Result(14)__xor0000/Madd_Out_Mxor_Result(14)__xor0000_D AND 
	Madd_Out_Mxor_Result(15)__xor0000/Madd_Out_Mxor_Result(15)__xor0000_D));

FTCPE_R25: FTCPE port map (R(25),R_T(25),Clk,NOT Reset,'0');
R_T(25) <= (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(23) AND R(24) AND 
	Madd_Out__or0014/Madd_Out__or0014_D2);

FTCPE_R26: FTCPE port map (R(26),R_T(26),Clk,NOT Reset,'0');
R_T(26) <= (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(23) AND R(24) AND R(25) AND 
	Madd_Out__or0014/Madd_Out__or0014_D2);

FTCPE_R27: FTCPE port map (R(27),R_T(27),Clk,NOT Reset,'0');
R_T(27) <= (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(23) AND R(24) AND R(25) AND R(26) AND 
	Madd_Out__or0014/Madd_Out__or0014_D2);

FTCPE_R28: FTCPE port map (R(28),R_T(28),Clk,NOT Reset,'0');
R_T(28) <= (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(23) AND R(24) AND R(25) AND R(26) AND R(27) AND 
	Madd_Out__or0014/Madd_Out__or0014_D2);

FTCPE_R29: FTCPE port map (R(29),R_T(29),Clk,NOT Reset,'0');
R_T(29) <= (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(23) AND R(24) AND R(25) AND R(26) AND R(27) AND R(28) AND 
	Madd_Out__or0014/Madd_Out__or0014_D2);

FTCPE_R30: FTCPE port map (R(30),R_T(30),Clk,NOT Reset,'0');
R_T(30) <= (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(23) AND R(24) AND R(25) AND R(26) AND R(27) AND R(28) AND 
	R(29) AND Madd_Out__or0014/Madd_Out__or0014_D2);

FTCPE_R31: FTCPE port map (R(31),R_T(31),Clk,NOT Reset,'0');
R_T(31) <= (R(16) AND R(17) AND R(18) AND R(19) AND R(20) AND R(21) AND 
	R(22) AND R(23) AND R(24) AND R(25) AND R(26) AND R(27) AND R(28) AND 
	R(29) AND R(30) AND Madd_Out__or0014/Madd_Out__or0014_D2);

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC95288XL-6-TQ144


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 VCC                              73 VCC                           
  2 KPR                              74 Out<3>                        
  3 KPR                              75 KPR                           
  4 Out<17>                          76 Out<6>                        
  5 KPR                              77 KPR                           
  6 KPR                              78 KPR                           
  7 KPR                              79 KPR                           
  8 VCC                              80 Out<2>                        
  9 KPR                              81 Out<11>                       
 10 Out<14>                          82 KPR                           
 11 IN<8>                            83 Out<29>                       
 12 KPR                              84 VCC                           
 13 KPR                              85 KPR                           
 14 Out<10>                          86 Out<30>                       
 15 KPR                              87 KPR                           
 16 IN<9>                            88 KPR                           
 17 KPR                              89 GND                           
 18 GND                              90 GND                           
 19 KPR                              91 KPR                           
 20 KPR                              92 KPR                           
 21 Out<21>                          93 Out<18>                       
 22 Out<22>                          94 KPR                           
 23 KPR                              95 KPR                           
 24 Out<23>                          96 KPR                           
 25 KPR                              97 KPR                           
 26 KPR                              98 KPR                           
 27 Out<24>                          99 GND                           
 28 Out<1>                          100 KPR                           
 29 GND                             101 Out<19>                       
 30 Clk                             102 KPR                           
 31 KPR                             103 KPR                           
 32 KPR                             104 IN<7>                         
 33 KPR                             105 KPR                           
 34 KPR                             106 KPR                           
 35 Out<16>                         107 KPR                           
 36 GND                             108 GND                           
 37 VCC                             109 VCC                           
 38 KPR                             110 Out<28>                       
 39 KPR                             111 KPR                           
 40 KPR                             112 KPR                           
 41 KPR                             113 Out<31>                       
 42 VCC                             114 GND                           
 43 KPR                             115 IN<5>                         
 44 KPR                             116 IN<4>                         
 45 KPR                             117 Out<12>                       
 46 KPR                             118 IN<1>                         
 47 GND                             119 Out<15>                       
 48 KPR                             120 IN<15>                        
 49 KPR                             121 Out<5>                        
 50 Out<0>                          122 TDO                           
 51 KPR                             123 GND                           
 52 KPR                             124 IN<13>                        
 53 KPR                             125 Out<7>                        
 54 KPR                             126 IN<11>                        
 55 VCC                             127 VCC                           
 56 Out<4>                          128 Out<8>                        
 57 KPR                             129 Out<9>                        
 58 KPR                             130 Out<13>                       
 59 KPR                             131 IN<0>                         
 60 KPR                             132 IN<10>                        
 61 Out<20>                         133 IN<12>                        
 62 GND                             134 IN<14>                        
 63 TDI                             135 Out<25>                       
 64 KPR                             136 IN<2>                         
 65 TMS                             137 Out<26>                       
 66 KPR                             138 IN<3>                         
 67 TCK                             139 KPR                           
 68 KPR                             140 Out<27>                       
 69 KPR                             141 VCC                           
 70 KPR                             142 IN<6>                         
 71 KPR                             143 Reset                         
 72 GND                             144 GND                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc95288xl-6-TQ144
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
