{
    "EF_PSRAM_CTRL": {
        "description": "A Controller for Quad I/O SPI PSRAM",
        "repo": "github.com/efabless/EF_IPs",
        "author": "Mohamed Shalan",
        "email": "mshalan@efabless.com",
        "owner": "Efabless Corp.",
        "category": "digital",
        "technology": "n/a",
        "license": "Apache 2.0",
        "tags": [
            "memory",
            "psram"
        ],
        "release": {
            "v1.0.0": {
                "date": "4-01-2023",
                "status": "verified",
                "bus": [
                    "AHBL",
                    "WB"
                ],
                "type": "soft",
                "width": "0",
                "height": "0",
                "cell_count": "530",
                "clock_freq_mhz": "40",
                "supply_voltage": [
                    "n/a"
                ]
            }
        }
    },
    "EF_PSRAM_CTRL_V2": {
        "description": "A Controller for Quad I/O SPI PSRAM",
        "repo": "github.com/efabless/EF_IPs",
        "author": "Mohamed Shalan",
        "email": "mshalan@efabless.com",
        "owner": "Efabless Corp.",
        "category": "digital",
        "technology": "n/a",
        "license": "Apache 2.0",
        "tags": [
            "memory",
            "psram"
        ],
        "release": {
            "v1.0.0": {
                "date": "4-01-2023",
                "status": "verified",
                "bus": [
                    "AHBL",
                    "WB"
                ],
                "type": "soft",
                "width": "0",
                "height": "0",
                "cell_count": "530",
                "clock_freq_mhz": "40",
                "supply_voltage": [
                    "n/a"
                ]
            },
            "v1.0.1": {
                "date": "4-01-2023",
                "status": "verified",
                "bus": [
                    "AHBL",
                    "WB"
                ],
                "type": "soft",
                "width": "0",
                "height": "0",
                "cell_count": "530",
                "clock_freq_mhz": "40",
                "supply_voltage": [
                    "n/a"
                ]
            },
            "v1.0.2": {
                "date": "4-01-2023",
                "status": "verified",
                "bus": [
                    "AHBL",
                    "WB"
                ],
                "type": "soft",
                "width": "0",
                "height": "0",
                "cell_count": "530",
                "clock_freq_mhz": "40",
                "supply_voltage": [
                    "n/a"
                ]
            },
            "v1.0.3": {
                "date": "4-01-2023",
                "status": "verified",
                "bus": [
                    "AHBL",
                    "WB"
                ],
                "type": "soft",
                "width": "0",
                "height": "0",
                "cell_count": "530",
                "clock_freq_mhz": "40",
                "supply_voltage": [
                    "n/a"
                ]
            }
        }
    },
    "EF_UART": {
        "description": "UART with a programmable baud rate generator and RX/TX FIFOs",
        "repo": "github.com/efabless/EF_IPs",
        "author": "Mohamed Shalan",
        "email": "mshalan@efabless.com",
        "owner": "Efabless Corp.",
        "category": "digital",
        "technology": "n/a",
        "license": "APACHE 2.0",
        "tags": [
            "peripheral",
            "comm"
        ],
        "release": {
            "v1.0.0": {
                "date": "3-18-2023",
                "status": "verified",
                "bus": [
                    "generic"
                ],
                "type": "soft",
                "width": "0",
                "height": "0",
                "cell_count": "1057",
                "clock_freq_mhz": "10",
                "supply_voltage": [
                    "n/a"
                ]
            }
        }
    },
    "EF_PWM32": {
        "description": "A 32-bit dual channel PWM generator with a clock divider.",
        "repo": "github.com/efabless/EF_IPs",
        "author": "Mohamed Shalan",
        "email": "mshalan@efabless.com",
        "owner": "Efabless Corp.",
        "category": "digital",
        "technology": "n/a",
        "license": "APACHE 2.0",
        "tags": [
            "peripheral",
            "PWM",
            "control"
        ],
        "release": {
            "v1.0.0": {
                "date": "3-18-2023",
                "status": "verified",
                "bus": [
                    "generic"
                ],
                "type": "soft",
                "width": "0",
                "height": "0",
                "cell_count": "730",
                "clock_freq_mhz": "10",
                "supply_voltage": [
                    "n/a"
                ]
            }
        }
    },
    "EF_TCC32": {
        "description": "A 32-bit Timer/Counter/Capture peripheral.",
        "repo": "github.com/efabless/EF_IPs",
        "author": "Mohamed Shalan",
        "email": "mshalan@efabless.com",
        "owner": "Efabless Corp.",
        "category": "digital",
        "technology": "n/a",
        "license": "APACHE 2.0",
        "tags": [
            "peripheral",
            "timer",
            "counter",
            "capture"
        ],
        "release": {
            "v1.0.0": {
                "date": "3-18-2023",
                "status": "verified",
                "bus": [
                    "generic"
                ],
                "type": "soft",
                "width": "0",
                "height": "0",
                "cell_count": "690",
                "clock_freq_mhz": "10",
                "supply_voltage": [
                    "n/a"
                ]
            }
        }
    },
    "MS_QSPI_XIP_CACHE": {
        "description": "AHB-Lite Quad I/O SPI Flash memory controller with direct mapped cache and support for XiP.",
        "repo": "github.com/efabless/EF_IPs",
        "author": "Mohamed Shalan",
        "email": "mshalan@efabless.com",
        "owner": "Mohamed Shalan",
        "category": "digital",
        "technology": "n/a",
        "license": "APACHE 2.0",
        "tags": [
            "memory",
            "flash",
            "qspi",
            "cache"
        ],
        "release": {
            "v1.0.0": {
                "date": "1-01-2020",
                "status": "verified",
                "bus": [
                    "AHBL"
                ],
                "type": "soft",
                "width": "0",
                "height": "0",
                "cell_count": "5200",
                "clock_freq_mhz": "40",
                "supply_voltage": [
                    "n/a"
                ]
            },
            "v1.0.1": {
                "date": "1-01-2020",
                "status": "verified",
                "bus": [
                    "AHBL"
                ],
                "type": "soft",
                "width": "0",
                "height": "0",
                "cell_count": "5200",
                "clock_freq_mhz": "40",
                "supply_voltage": [
                    "n/a"
                ]
            }
        }
    },
    "MS_CLK_RST": {
        "description": "All digital Clock and Reset Manager.",
        "repo": "github.com/efabless/EF_IPs",
        "author": "Mohamed Shalan",
        "email": "mshalan@efabless.com",
        "owner": "Mohamed Shalan",
        "category": "digital",
        "technology": "sky130A",
        "license": "APACHE 2.0",
        "tags": [
            "clock",
            "reset",
            "low power",
            "frequency scaling"
        ],
        "release": {
            "v1.0.0": {
                "date": "1-01-2020",
                "status": "verified",
                "bus": [
                    "generic"
                ],
                "type": "hard",
                "width": "0",
                "height": "0",
                "cell_count": "730",
                "clock_freq_mhz": "10",
                "supply_voltage": [
                    "n/a"
                ]
            },
            "v1.0.1": {
                "date": "1-01-2020",
                "status": "verified",
                "bus": [
                    "generic"
                ],
                "type": "hard",
                "width": "0",
                "height": "0",
                "cell_count": "730",
                "clock_freq_mhz": "10",
                "supply_voltage": [
                    "n/a"
                ]
            }
        }
    },
    "EF_GPIO": {
        "description": "A generic GPIO peripheral.",
        "repo": "github.com/efabless/EF_IPs",
        "author": "Mohamed Shalan",
        "email": "mshalan@efabless.com",
        "owner": "Efabless Corp.",
        "category": "digital",
        "technology": "n/a",
        "license": "APACHE 2.0",
        "tags": [
            "peripheral",
            "GPIO"
        ],
        "release": {
            "v1.0.0": {
                "date": "8-28-2023",
                "status": "verified",
                "bus": [
                    "generic"
                ],
                "type": "soft",
                "width": "0",
                "height": "0",
                "cell_count": "730",
                "clock_freq_mhz": "10",
                "supply_voltage": [
                    "n/a"
                ]
            }
        }
    },
    "MS_SPI_XIP_CACHE": {
        "description": "AHB-Lite SPI Flash memory controller with direct mapped cache and support for XiP.",
        "repo": "github.com/efabless/EF_IPs",
        "author": "Mohamed Shalan",
        "email": "mshalan@efabless.com",
        "owner": "Mohamed Shalan",
        "category": "digital",
        "technology": "n/a",
        "license": "APACHE 2.0",
        "tags": [
            "memory",
            "flash",
            "spi",
            "cache",
            "XIP"
        ],
        "release": {
            "v1.0.0": {
                "date": "1-01-2020",
                "status": "verified",
                "bus": [
                    "AHBL"
                ],
                "type": "soft",
                "width": "0",
                "height": "0",
                "cell_count": "5200",
                "clock_freq_mhz": "40",
                "supply_voltage": [
                    "n/a"
                ]
            }
        }
    },
    "MS_DMAC_AHBL": {
        "description": "Direct Memory Access Controller (DMAC) with AHB-lite bus interface.",
        "repo": "github.com/efabless/EF_IPs",
        "author": "Mohamed Shalan",
        "email": "mshalan@efabless.com",
        "owner": "Mohamed Shalan",
        "category": "digital",
        "technology": "n/a",
        "license": "APACHE 2.0",
        "tags": [
            "DMA"
        ],
        "release": {
            "v1.0.0": {
                "date": "1-01-2020",
                "status": "verified",
                "bus": [
                    "AHBL"
                ],
                "type": "soft",
                "width": "0",
                "height": "0",
                "cell_count": "850",
                "clock_freq_mhz": "40",
                "supply_voltage": [
                    "n/a"
                ]
            },
            "v1.0.1": {
                "date": "1-01-2020",
                "status": "verified",
                "bus": [
                    "AHBL"
                ],
                "type": "soft",
                "width": "0",
                "height": "0",
                "cell_count": "850",
                "clock_freq_mhz": "40",
                "supply_voltage": [
                    "n/a"
                ]
            },
            "v1.0.2": {
                "date": "1-01-2020",
                "status": "verified",
                "bus": [
                    "AHBL"
                ],
                "type": "soft",
                "width": "0",
                "height": "0",
                "cell_count": "850",
                "clock_freq_mhz": "40",
                "supply_voltage": [
                    "n/a"
                ]
            }
        }
    },
    "SW_AES": {
        "description": "Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.",
        "repo": "github.com/efabless/EF_IPs",
        "author": "Joachim Strombergson",
        "email": "",
        "owner": "secworks",
        "category": "digital",
        "technology": "n/a",
        "license": "MIT",
        "tags": [
            "accelerator",
            "AES",
            "security"
        ],
        "release": {
            "v1.0.0": {
                "date": "30-8-2023",
                "status": "verified",
                "bus": [
                    "generic"
                ],
                "type": "soft",
                "width": "0",
                "height": "0",
                "cell_count": "0",
                "clock_freq_mhz": "40",
                "supply_voltage": [
                    "n/a"
                ]
            }
        }
    },
    "SW_SHA256": {
        "description": "Hardware implementation of the SHA-256 cryptographic hash function.",
        "repo": "github.com/efabless/EF_IPs",
        "author": "Joachim Strombergson",
        "email": "",
        "owner": "secworks",
        "category": "digital",
        "technology": "n/a",
        "license": "MIT",
        "tags": [
            "accelerator",
            "SHA256",
            "security"
        ],
        "release": {
            "v1.0.0": {
                "date": "30-8-2023",
                "status": "verified",
                "bus": [
                    "generic"
                ],
                "type": "soft",
                "width": "0",
                "height": "0",
                "cell_count": "0",
                "clock_freq_mhz": "40",
                "supply_voltage": [
                    "n/a"
                ]
            }
        }
    },
    "EF_ACMP_DI": {
        "description": "A digital interface for the EF_R2RVC02 analog comparator",
        "repo": "github.com/efabless/EF_IPs",
        "author": "Mohamed Shalan",
        "email": "mshalan@efabless.com",
        "owner": "Efabless Corp.",
        "category": "ams",
        "technology": "n/a",
        "license": "Apache 2.0",
        "tags": [
            "peripheral",
            "analog comparator"
        ],
        "release": {
            "v1.0.0": {
                "date": "9-05-2023",
                "status": "verified",
                "bus": [
                    "generic"
                ],
                "type": "hybrid",
                "width": "0",
                "height": "0",
                "cell_count": "0",
                "clock_freq_mhz": "n/a",
                "supply_voltage": [
                    "n/a"
                ]
            },
            "v1.0.1": {
                "date": "9-05-2023",
                "status": "verified",
                "bus": [
                    "generic"
                ],
                "type": "hybrid",
                "width": "0",
                "height": "0",
                "cell_count": "0",
                "clock_freq_mhz": "n/a",
                "supply_voltage": [
                    "n/a"
                ]
            }
        }
    },
    "EF_DAC1001_DI": {
        "description": "10-Bit Switching Capacitor Array Digital to Analog Converter (DAC) with a digital interface.",
        "repo": "github.com/efabless/EF_IPs",
        "author": "Ahmed Reda",
        "email": "ahmed.reda@efabless.com",
        "owner": "Efabless Corp.",
        "category": "ams",
        "technology": "sky130",
        "license": "Apache 2.0",
        "tags": [
            "dac",
            "data converter",
            "peripheral",
            "analog"
        ],
        "release": {
            "v1.0.0": {
                "date": "1-9-2023",
                "status": "verified",
                "bus": [
                    "generic"
                ],
                "type": "hard",
                "width": "165.120",
                "height": "360.790",
                "cell_count": "0",
                "clock_freq_mhz": "40",
                "supply_voltage": [
                    "3.3",
                    "1.8"
                ]
            },
            "v1.0.1": {
                "date": "1-9-2023",
                "status": "verified",
                "bus": [
                    "generic"
                ],
                "type": "hard",
                "width": "165.120",
                "height": "360.790",
                "cell_count": "0",
                "clock_freq_mhz": "40",
                "supply_voltage": [
                    "3.3",
                    "1.8"
                ]
            }
        }
    },
    "EF_Q7_UNIT": {
        "description": "Accelerators for NNoM framework.",
        "repo": "github.com/efabless/EF_IPs",
        "author": "Mohamed Shalan",
        "email": "mshalan@efabless.com",
        "owner": "Efabless Corp.",
        "category": "digital",
        "technology": "n/a",
        "license": "APACHE 2.0",
        "tags": [
            "ML",
            "accelerator"
        ],
        "release": {
            "v1.0.0": {
                "date": "9-01-2023",
                "status": "verified",
                "bus": [
                    "generic"
                ],
                "type": "soft",
                "width": "0",
                "height": "0",
                "cell_count": "1800",
                "clock_freq_mhz": "40",
                "supply_voltage": [
                    "n/a"
                ]
            },
            "v1.0.1": {
                "date": "9-01-2023",
                "status": "verified",
                "bus": [
                    "generic"
                ],
                "type": "soft",
                "width": "0",
                "height": "0",
                "cell_count": "1800",
                "clock_freq_mhz": "40",
                "supply_voltage": [
                    "n/a"
                ]
            },
            "v1.0.2": {
                "date": "9-01-2023",
                "status": "verified",
                "bus": [
                    "generic"
                ],
                "type": "soft",
                "width": "0",
                "height": "0",
                "cell_count": "1800",
                "clock_freq_mhz": "40",
                "supply_voltage": [
                    "n/a"
                ]
            }
        }
    },
    "EF_ADCS1008A": {
        "description": "A digital controller for 8 Channel 10-bit SAR ADC.",
        "repo": "github.com/efabless/EF_IPs",
        "author": "Mohamed Shalan",
        "email": "mshalan@efabless.com",
        "owner": "Efabless Corp.",
        "category": "analog",
        "technology": "n/a",
        "license": "APACHE 2.0",
        "tags": [
            "peripheral",
            "data converter"
        ],
        "release": {
            "v1.0.0": {
                "date": "7-30-2023",
                "status": "verified",
                "bus": [
                    "generic"
                ],
                "type": "soft",
                "width": "0",
                "height": "0",
                "cell_count": "0",
                "clock_freq_mhz": "n/a",
                "supply_voltage": [
                    "n/a"
                ]
            }
        }
    },
    "DFFRAM256x32": {
        "description": "1kbyte (256x32) DFFRAM hardened using OpenLane",
        "repo": "github.com/efabless/EF_IPs",
        "author": "Mohamed Shalan",
        "email": "mshalan@efabless.com",
        "owner": "AUCOHL",
        "category": "digital",
        "technology": "sky130",
        "license": "APACHE 2.0",
        "tags": [
            "SRAM",
            "DFFRAM",
            "memory"
        ],
        "release": {
            "v1.0.0": {
                "date": "7-30-2023",
                "status": "verified",
                "bus": [
                    "AHBL"
                ],
                "type": "hard",
                "width": "1153.835",
                "height": "536.015",
                "cell_count": "0",
                "clock_freq_mhz": "40",
                "supply_voltage": [
                    "1.8"
                ]
            },
            "v1.0.1": {
                "date": "7-30-2023",
                "status": "verified",
                "bus": [
                    "AHBL"
                ],
                "type": "hard",
                "width": "1153.835",
                "height": "536.015",
                "cell_count": "0",
                "clock_freq_mhz": "40",
                "supply_voltage": [
                    "1.8"
                ]
            }
        }
    },
    "EF_PIN_MUX": {
        "description": "Pin Multiplexing Fabric; 32 pins x four functions per pin.",
        "repo": "github.com/efabless/EF_IPs",
        "author": "Mohamed Shalan",
        "email": "mshalan@efabless.com",
        "owner": "Efabless Corp.",
        "category": "digital",
        "technology": "n/a",
        "license": "APACHE 2.0",
        "tags": [
            "peripheral"
        ],
        "release": {
            "v1.0.0": {
                "date": "3-30-2023",
                "status": "verified",
                "bus": [
                    "generic"
                ],
                "type": "soft",
                "width": "0",
                "height": "0",
                "cell_count": "7000",
                "clock_freq_mhz": "10",
                "supply_voltage": [
                    "n/a"
                ]
            },
            "v1.0.1": {
                "date": "3-30-2023",
                "status": "verified",
                "bus": [
                    "generic"
                ],
                "type": "soft",
                "width": "0",
                "height": "0",
                "cell_count": "7000",
                "clock_freq_mhz": "10",
                "supply_voltage": [
                    "n/a"
                ]
            },
            "v1.0.2": {
                "date": "3-30-2023",
                "status": "verified",
                "bus": [
                    "generic"
                ],
                "type": "soft",
                "width": "0",
                "height": "0",
                "cell_count": "7000",
                "clock_freq_mhz": "10",
                "supply_voltage": [
                    "n/a"
                ]
            },
            "v2.0.0": {
                "date": "5-11-2023",
                "status": "verified",
                "bus": [
                    "generic"
                ],
                "type": "soft",
                "width": "0",
                "height": "0",
                "cell_count": "7000",
                "clock_freq_mhz": "10",
                "supply_voltage": [
                    "n/a"
                ]
            }

        }
    },
    "MS_WDT32": {
        "description": "A 32-bit Watchdog Timer",
        "repo": "github.com/efabless/EF_IPs",
        "author": "Mohamed Shalan",
        "email": "mshalan@efabless.com",
        "owner": "Mohamed Shalan",
        "category": "digital",
        "technology": "n/a",
        "license": "APACHE 2.0",
        "tags": [
            "peripheral",
            "timer",
            "wdt"
        ],
        "release": {
            "v1.0.0": {
                "date": "1-1-2020",
                "status": "verified",
                "bus": [
                    "generic"
                ],
                "type": "soft",
                "width": "0",
                "height": "0",
                "cell_count": "200",
                "clock_freq_mhz": "100",
                "supply_voltage": [
                    "n/a"
                ]
            },
            "v1.0.1": {
                "date": "1-1-2020",
                "status": "verified",
                "bus": [
                    "generic"
                ],
                "type": "soft",
                "width": "0",
                "height": "0",
                "cell_count": "200",
                "clock_freq_mhz": "100",
                "supply_voltage": [
                    "n/a"
                ]
            },
            "v1.0.2": {
                "date": "1-1-2020",
                "status": "verified",
                "bus": [
                    "generic"
                ],
                "type": "soft",
                "width": "0",
                "height": "0",
                "cell_count": "200",
                "clock_freq_mhz": "100",
                "supply_voltage": [
                    "n/a"
                ]
            }
        }
    },
    "rosc_sky130": {
        "description": "A standard cell based ring oscillator with enable and trim.",
        "repo": "github.com/efabless/EF_IPs",
        "author": "Mohamed Shalan",
        "email": "mshalan@efabless.com",
        "owner": "Mohamed Shalan",
        "category": "digital",
        "technology": "sky130",
        "license": "APACHE 2.0",
        "tags": [
            "oscillator",
            "frequency scaling"
        ],
        "release": {
            "v1.0.0": {
                "date": "1-1-2023",
                "status": "verified",
                "bus": [
                    "generic"
                ],
                "type": "soft",
                "width": "0",
                "height": "0",
                "cell_count": "170",
                "clock_freq_mhz": "10",
                "supply_voltage": [
                    "1.8"
                ]
            },
            "v1.0.1": {
                "date": "1-1-2023",
                "status": "verified",
                "bus": [
                    "generic"
                ],
                "type": "soft",
                "width": "0",
                "height": "0",
                "cell_count": "170",
                "clock_freq_mhz": "10",
                "supply_voltage": [
                    "1.8"
                ]
            },
            "v1.0.2": {
                "date": "1-1-2023",
                "status": "verified",
                "bus": [
                    "generic"
                ],
                "type": "soft",
                "width": "0",
                "height": "0",
                "cell_count": "170",
                "clock_freq_mhz": "10",
                "supply_voltage": [
                    "1.8"
                ]
            }
        }
    },
    "sky130_ef_ip__xtal_osc_32k": {
        "description": "ultra-low-power, low speed crystal oscillator",
        "repo": "github.com/efabless/EF_IPs",
        "author": "Tim Edwards",
        "email": "tim@efabless.com",
        "owner": "Efabless Corp.",
        "category": "analog",
        "technology": "sky130",
        "license": "APACHE 2.0",
        "tags": [
            "crystal oscillator",
            "low power",
            "low speed"
        ],
        "release": {
            "v1.0.0": {
                "date": "1-11-2023",
                "status": "verified",
                "bus": [
                    "n/a"
                ],
                "type": "hard",
                "width": "56.9",
                "height": "128.18",
                "cell_count": "n/a",
                "clock_freq_mhz": "0.032768",
                "supply_voltage": [
                    "1.8"
                ]
            },
            "v1.0.1": {
                "date": "1-11-2023",
                "status": "verified",
                "bus": [
                    "n/a"
                ],
                "type": "hard",
                "width": "56.9",
                "height": "128.18",
                "cell_count": "n/a",
                "clock_freq_mhz": "0.032768",
                "supply_voltage": [
                    "1.8"
                ]
            }
        }
    },
    "sky130_ef_ip__xtal_osc_32k_DI": {
        "description": "Digital wrapper for an ultra-low-power, low speed crystal oscillator",
        "repo": "github.com/efabless/EF_IPs",
        "author": "Marwan Abbas",
        "email": "marwan.abbas@efabless.com",
        "owner": "Efabless Corp.",
        "category": "analog",
        "technology": "sky130",
        "license": "APACHE 2.0",
        "tags": [
            "crystal oscillator",
            "low power",
            "low speed"
        ],
        "release": {
            "v1.0.0": {
                "date": "1-11-2023",
                "status": "verified",
                "bus": [
                    "n/a"
                ],
                "type": "hard",
                "width": "525.3",
                "height": "211.8",
                "cell_count": "n/a",
                "clock_freq_mhz": "0.032768",
                "supply_voltage": [
                    "1.8"
                ]
            }
        }
    },
    "sky130_ef_ip__rc_osc_500k": {
        "description": "A 500kHz oscillator using a current-starved ring oscillator",
        "repo": "github.com/efabless/EF_IPs",
        "author": "Tim Edwards",
        "email": "tim@efabless.com",
        "owner": "Efabless Corp.",
        "category": "analog",
        "technology": "sky130",
        "license": "APACHE 2.0",
        "tags": [
            "ring oscillator",
            "low power"
        ],
        "release": {
            "v1.0.0": {
                "date": "1-11-2023",
                "status": "verified",
                "bus": [
                    "n/a"
                ],
                "type": "hard",
                "width": "61.21",
                "height": "53.62",
                "cell_count": "n/a",
                "clock_freq_mhz": "0.5",
                "supply_voltage": [
                    "1.8"
                ]
            },
            "v1.0.1": {
                "date": "1-11-2023",
                "status": "verified",
                "bus": [
                    "n/a"
                ],
                "type": "hard",
                "width": "61.21",
                "height": "53.62",
                "cell_count": "n/a",
                "clock_freq_mhz": "0.5",
                "supply_voltage": [
                    "1.8"
                ]
            }
        }
    },
    "sky130_ef_ip__xtal_osc_16M": {
        "description": "High speed crystal oscillator",
        "repo": "github.com/efabless/EF_IPs",
        "author": "Tim Edwards",
        "email": "tim@efabless.com",
        "owner": "Efabless Corp.",
        "category": "analog",
        "technology": "sky130",
        "license": "APACHE 2.0",
        "tags": [
            "crystal oscillator",
            "high speed"
        ],
        "release": {
            "v1.0.0": {
                "date": "1-11-2023",
                "status": "verified",
                "bus": [
                    "n/a"
                ],
                "type": "hard",
                "width": "54.635",
                "height": "28.48",
                "cell_count": "n/a",
                "clock_freq_mhz": "16",
                "supply_voltage": [
                    "1.8"
                ]
            },
            "v1.0.1": {
                "date": "1-11-2023",
                "status": "verified",
                "bus": [
                    "n/a"
                ],
                "type": "hard",
                "width": "56.9",
                "height": "128.18",
                "cell_count": "n/a",
                "clock_freq_mhz": "0.032768",
                "supply_voltage": [
                    "1.8"
                ]
            }
        }
    },
    "sky130_ef_ip__xtal_osc_16M_DI": {
        "description": "Digital wrapper for high speed crystal oscillator",
        "repo": "github.com/efabless/EF_IPs",
        "author": "Marwan Abbas",
        "email": "marwan.abbas@efabless.com",
        "owner": "Efabless Corp.",
        "category": "analog",
        "technology": "sky130",
        "license": "APACHE 2.0",
        "tags": [
            "crystal oscillator",
            "high speed"
        ],
        "release": {
            "v1.0.0": {
                "date": "1-11-2023",
                "status": "verified",
                "bus": [
                    "n/a"
                ],
                "type": "hard",
                "width": "525.3",
                "height": "211.8",
                "cell_count": "n/a",
                "clock_freq_mhz": "16",
                "supply_voltage": [
                    "1.8"
                ]
            }
        }
    },
    "EF_dll_sky130": {
        "description": "Digital Locked Loop (ring oscillator + controller).",
        "repo": "github.com/efabless/EF_IPs",
        "author": "Tim Edwards",
        "email": "tim@efabless.com",
        "owner": "Efabless Corp.",
        "category": "digital",
        "technology": "sky130",
        "license": "APACHE 2.0",
        "tags": [
            "digital locked loop",
            "frequency locked loop",
            "frequency scaling"
        ],
        "release": {
            "v1.0.0": {
                "date": "1-1-2021",
                "status": "verified",
                "bus": [
                    "generic"
                ],
                "type": "soft",
                "width": "0",
                "height": "0",
                "cell_count": "360",
                "clock_freq_mhz": "113",
                "supply_voltage": [
                    "1.8"
                ]
            }
        }
    },
    "EF_CLK_RST_V2": {
        "description": "All digital Clock and Reset Manager with on-chip crystal oscillators.",
        "repo": "github.com/efabless/EF_IPs",
        "author": "Bassant Hassan",
        "email": "bassant.hassan@efabless.com",
        "owner": "Efabless Corp.",
        "category": "digital",
        "technology": "sky130",
        "license": "APACHE 2.0",
        "tags": [
            "clock",
            "reset",
            "low power",
            "frequency scaling"
        ],
        "release": {
            "v1.0.0": {
                "date": "1-1-2023",
                "status": "verified",
                "bus": [
                    "generic"
                ],
                "type": "soft",
                "width": "0",
                "height": "0",
                "cell_count": "614",
                "clock_freq_mhz": "50",
                "supply_voltage": [
                    "1.8"
                ]
            }
        }
    },
    "EF_I2S": {
        "description": "I2S receiver with a FIFO",
        "repo": "github.com/efabless/EF_IPs",
        "owner": "Efabless Corp.",
        "author": "Mohamed Shalan",
        "email": "mshalan@efabless.com",
        "category": "digital",
        "technology": "n/a",
        "license": "APACHE 2.0",
        "tags": [
            "peripheral",
            "audio",
            "serial"
        ],
        "release": {
            "v1.0.0": {
                "date": "11-05-2023",
                "status": "verified",
                "bus": [
                    "generic"
                ],
                "type": "soft",
                "width": "0",
                "height": "0",
                "cell_count": "2661",
                "clock_freq_mhz": "10",
                "supply_voltage": [
                    "n/a"
                ]
            },
            "v1.0.1": {
                "date": "11-05-2023",
                "status": "verified",
                "bus": [
                    "generic"
                ],
                "type": "soft",
                "width": "0",
                "height": "0",
                "cell_count": "2661",
                "clock_freq_mhz": "10",
                "supply_voltage": [
                    "n/a"
                ]
            },
            "v1.0.2": {
                "date": "11-05-2023",
                "status": "verified",
                "bus": [
                    "generic"
                ],
                "type": "soft",
                "width": "0",
                "height": "0",
                "cell_count": "2661",
                "clock_freq_mhz": "10",
                "supply_voltage": [
                    "n/a"
                ]
            }
        }
    }
}