

================================================================
== Vivado HLS Report for 'ConvolutionInputGene_1'
================================================================
* Date:           Mon Mar  1 01:03:35 2021

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        project_ConvolutionInputGenerator_4
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.820 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3074|     3074| 30.740 us | 30.740 us |  3074|  3074|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     3072|     3072|         2|          1|          1|  3072|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   1076|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     21|    -|
|Memory           |        -|      -|     128|    160|    -|
|Multiplexer      |        -|      -|       -|    237|    -|
|Register         |        -|      -|     341|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     469|   1494|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |ConvolutionInputGfYi_U1  |ConvolutionInputGfYi  |        0|      0|  0|  21|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |Total                    |                      |        0|      0|  0|  21|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |inputBuf_0_V_U  |ConvolutionInputGbkb  |        0|  32|  40|    0|   160|   16|     1|         2560|
    |inputBuf_1_V_U  |ConvolutionInputGbkb  |        0|  32|  40|    0|   160|   16|     1|         2560|
    |inputBuf_2_V_U  |ConvolutionInputGbkb  |        0|  32|  40|    0|   160|   16|     1|         2560|
    |inputBuf_3_V_U  |ConvolutionInputGbkb  |        0|  32|  40|    0|   160|   16|     1|         2560|
    +----------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                      |        0| 128| 160|    0|   640|   64|     4|        10240|
    +----------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln196_fu_378_p2                |     +    |      0|  0|  12|          12|           1|
    |add_ln203_fu_734_p2                |     +    |      0|  0|  39|          32|           1|
    |add_ln206_fu_750_p2                |     +    |      0|  0|  39|          32|           1|
    |add_ln210_fu_770_p2                |     +    |      0|  0|  39|          32|           1|
    |add_ln215_fu_425_p2                |     +    |      0|  0|  39|           1|          32|
    |add_ln219_1_fu_457_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln219_fu_443_p2                |     +    |      0|  0|  34|          27|          27|
    |add_ln220_1_fu_471_p2              |     +    |      0|  0|   2|           1|           2|
    |add_ln220_fu_477_p2                |     +    |      0|  0|   2|           2|           2|
    |add_ln222_fu_483_p2                |     +    |      0|  0|  39|           1|          32|
    |add_ln225_fu_500_p2                |     +    |      0|  0|  39|          32|           1|
    |add_ln231_fu_531_p2                |     +    |      0|  0|  39|          32|           1|
    |add_ln234_fu_551_p2                |     +    |      0|  0|  39|          32|           1|
    |add_ln255_1_fu_625_p2              |     +    |      0|  0|  12|           3|           1|
    |add_ln255_fu_631_p2                |     +    |      0|  0|  39|          32|           1|
    |add_ln262_fu_697_p2                |     +    |      0|  0|  39|          32|           1|
    |grp_fu_334_p2                      |     +    |      0|  0|  39|          32|           1|
    |and_ln244_fu_604_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0                       |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_230                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_659                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_665                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_669                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_673                   |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter0_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op119_read_state2     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op127_store_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op129_store_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op131_store_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op133_store_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op162_read_state2     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op170_store_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op172_store_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op174_store_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op176_store_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op200_load_state3     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op65_load_state2      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln196_fu_372_p2               |   icmp   |      0|  0|  13|          12|          12|
    |icmp_ln198_fu_394_p2               |   icmp   |      0|  0|  18|          32|           9|
    |icmp_ln204_fu_346_p2               |   icmp   |      0|  0|  18|          32|           8|
    |icmp_ln207_fu_756_p2               |   icmp   |      0|  0|  18|          32|           3|
    |icmp_ln214_fu_403_p2               |   icmp   |      0|  0|  18|          32|          10|
    |icmp_ln223_fu_489_p2               |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln226_fu_506_p2               |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln229_fu_517_p2               |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln232_fu_537_p2               |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln235_fu_557_p2               |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln244_1_fu_598_p2             |   icmp   |      0|  0|  18|          32|           3|
    |icmp_ln244_fu_592_p2               |   icmp   |      0|  0|  18|          32|           8|
    |icmp_ln251_fu_340_p2               |   icmp   |      0|  0|  18|          32|           8|
    |icmp_ln256_fu_637_p2               |   icmp   |      0|  0|  18|          32|           3|
    |icmp_ln263_fu_703_p2               |   icmp   |      0|  0|  18|          32|          10|
    |ap_block_pp0_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0   |    or    |      0|  0|   2|           1|           1|
    |select_ln207_fu_762_p3             |  select  |      0|  0|  32|           1|           1|
    |select_ln235_1_fu_571_p3           |  select  |      0|  0|  32|           1|           1|
    |select_ln235_fu_563_p3             |  select  |      0|  0|  32|           1|           1|
    |select_ln251_1_fu_659_p3           |  select  |      0|  0|  32|           1|           1|
    |select_ln251_2_fu_667_p3           |  select  |      0|  0|   3|           1|           3|
    |select_ln251_fu_651_p3             |  select  |      0|  0|  32|           1|          32|
    |select_ln256_fu_643_p3             |  select  |      0|  0|  32|           1|           1|
    |select_ln263_fu_709_p3             |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1076|         863|         295|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |count_simd_1_0_fu_102         |   9|          2|   32|         64|
    |counter_internal_blo_fu_118   |   9|          2|   32|         64|
    |current_block_write_s_fu_110  |  15|          3|   32|         96|
    |current_line_1_0_fu_114       |  15|          3|   32|         96|
    |i_0_0_reg_275                 |   9|          2|   12|         24|
    |in_V_V_TDATA_blk_n            |   9|          2|    1|          2|
    |inp_15_0_fu_94                |  15|          3|   32|         96|
    |inputBuf_0_V_address1         |  15|          3|    8|         24|
    |inputBuf_1_V_address1         |  15|          3|    8|         24|
    |inputBuf_2_V_address1         |  15|          3|    8|         24|
    |inputBuf_3_V_address1         |  15|          3|    8|         24|
    |k_x_1_0_fu_98                 |   9|          2|   32|         64|
    |k_y_1_0_fu_90                 |   9|          2|   32|         64|
    |ofm_x_1_0_fu_86               |   9|          2|   32|         64|
    |ofm_y_1_0_fu_82               |   9|          2|   32|         64|
    |out_V_V_TDATA_blk_n           |   9|          2|    1|          2|
    |read_block_1_0_fu_106         |  15|          3|   32|         96|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 237|         49|  368|        899|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |add_ln220_reg_899             |   2|   0|    2|          0|
    |ap_CS_fsm                     |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |count_simd_1_0_fu_102         |  32|   0|   32|          0|
    |counter_internal_blo_fu_118   |  32|   0|   32|          0|
    |current_block_write_s_fu_110  |  32|   0|   32|          0|
    |current_line_1_0_fu_114       |  32|   0|   32|          0|
    |i_0_0_reg_275                 |  12|   0|   12|          0|
    |icmp_ln198_reg_891            |   1|   0|    1|          0|
    |icmp_ln214_reg_895            |   1|   0|    1|          0|
    |inp_15_0_fu_94                |  32|   0|   32|          0|
    |k_x_1_0_fu_98                 |  32|   0|   32|          0|
    |k_y_1_0_fu_90                 |  32|   0|   32|          0|
    |ofm_x_1_0_fu_86               |  32|   0|   32|          0|
    |ofm_y_1_0_fu_82               |  32|   0|   32|          0|
    |read_block_1_0_fu_106         |  32|   0|   32|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 341|   0|  341|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------+-----+-----+------------+------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | ConvolutionInputGene.1 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | ConvolutionInputGene.1 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | ConvolutionInputGene.1 | return value |
|ap_done         | out |    1| ap_ctrl_hs | ConvolutionInputGene.1 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | ConvolutionInputGene.1 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | ConvolutionInputGene.1 | return value |
|in_V_V_TDATA    |  in |   16|    axis    |         in_V_V         |    pointer   |
|in_V_V_TVALID   |  in |    1|    axis    |         in_V_V         |    pointer   |
|in_V_V_TREADY   | out |    1|    axis    |         in_V_V         |    pointer   |
|out_V_V_TDATA   | out |   16|    axis    |         out_V_V        |    pointer   |
|out_V_V_TVALID  | out |    1|    axis    |         out_V_V        |    pointer   |
|out_V_V_TREADY  |  in |    1|    axis    |         out_V_V        |    pointer   |
+----------------+-----+-----+------------+------------------------+--------------+

