/*
 * Copyright 1997-2016 Freescale Semiconductor, Inc.
 * Copyright 2016-2022 NXP
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

/*!
 * @file S32Z2_CE_L_VFCCU.h
 * @version 1.8
 * @date 2022-07-13
 * @brief Peripheral Access Layer for S32Z2_CE_L_VFCCU
 *
 * This file contains register definitions and macros for easy access to their
 * bit fields.
 *
 * This file assumes LITTLE endian system.
 */

/**
* @page misra_violations MISRA-C:2012 violations
*
* @section [global]
* Violates MISRA 2012 Advisory Rule 2.3, local typedef not referenced
* The SoC header defines typedef for all modules.
*
* @section [global]
* Violates MISRA 2012 Advisory Rule 2.5, local macro not referenced
* The SoC header defines macros for all modules and registers.
*
* @section [global]
* Violates MISRA 2012 Advisory Directive 4.9, Function-like macro
* These are generated macros used for accessing the bit-fields from registers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 5.1, identifier clash
* The supported compilers use more than 31 significant characters for identifiers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 5.2, identifier clash
* The supported compilers use more than 31 significant characters for identifiers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 5.4, identifier clash
* The supported compilers use more than 31 significant characters for identifiers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 5.5, identifier clash
* The supported compilers use more than 31 significant characters for identifiers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 21.1, defined macro '__I' is reserved to the compiler
* This type qualifier is needed to ensure correct I/O access and addressing.
*/

/* Prevention from multiple including the same memory map */
#if !defined(S32Z2_CE_L_VFCCU_H_)  /* Check if memory map has not been already included */
#define S32Z2_CE_L_VFCCU_H_

#include "S32Z2_COMMON.h"

/* ----------------------------------------------------------------------------
   -- CE_L_VFCCU Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup CE_L_VFCCU_Peripheral_Access_Layer CE_L_VFCCU Peripheral Access Layer
 * @{
 */

/** CE_L_VFCCU - Size of Registers Arrays */
#define CE_L_VFCCU_SW_RKN_COUNT                   6u

/** CE_L_VFCCU - Register Layout Typedef */
typedef struct {
  __IO uint32_t GDFHID_C0;                         /**< Global DID-FHID Map, offset: 0x0 */
  __IO uint32_t GDFHID_C1;                         /**< Global DID-FHID Map, offset: 0x4 */
  uint8_t RESERVED_0[24];
  __IO uint32_t GFLTPO_C0;                         /**< Global Fault Polarity, offset: 0x20 */
  __IO uint32_t GFLTPO_C1;                         /**< Global Fault Polarity, offset: 0x24 */
  uint8_t RESERVED_1[56];
  __IO uint32_t GFLTRC_C0;                         /**< Global Fault Recovery, offset: 0x60 */
  __IO uint32_t GFLTRC_C1;                         /**< Global Fault Recovery, offset: 0x64 */
  uint8_t RESERVED_2[56];
  __IO uint32_t GFLTOVDC0;                         /**< Global Fault Overflow Detection, offset: 0xA0 */
  __IO uint32_t GFLTOVDC1;                         /**< Global Fault Overflow Detection, offset: 0xA4 */
  uint8_t RESERVED_3[104];
  __IO uint32_t GSWFLODC;                          /**< Global Software Fault Overflow Detection Disable, offset: 0x110 */
  uint8_t RESERVED_4[28];
  __IO uint32_t GCTRL;                             /**< Global Space Control, offset: 0x130 */
  __IO uint32_t GINTOVFS;                          /**< Global DID FSM Status, offset: 0x134 */
  uint8_t RESERVED_5[428];
  __IO uint32_t GDBGCFG;                           /**< Global Debug, offset: 0x2E4 */
  __I  uint32_t GDBGSTAT;                          /**< Global Debug Status, offset: 0x2E8 */
  uint8_t RESERVED_6[15636];
  struct {                                         /* offset: 0x4000, array step: 0x20 */
    __I  uint32_t SWRPTDID;                          /**< Software Fault Reported DID, array offset: 0x4000, array step: 0x20 */
    __IO uint32_t SWRKSET_0;                         /**< Software Reaction Set, array offset: 0x4004, array step: 0x20 */
    uint8_t RESERVED_0[4];
    __IO uint32_t SWRKCLR_0;                         /**< Software Reaction Clear, array offset: 0x400C, array step: 0x20 */
    uint8_t RESERVED_1[16];
  } SW_RKN[CE_L_VFCCU_SW_RKN_COUNT];
  uint8_t RESERVED_7[16192];
  __IO uint32_t FHCFG0;                            /**< Fault Handler, offset: 0x8000 */
  __I  uint32_t FHSRVDS0;                          /**< Fault Handler Status, offset: 0x8004 */
  uint8_t RESERVED_8[8];
  __IO uint32_t FHFLTENC00;                        /**< Fault Enable, offset: 0x8010 */
  __IO uint32_t FHFLTENC01;                        /**< Fault Enable, offset: 0x8014 */
  uint8_t RESERVED_9[56];
  __IO uint32_t FHFLTS00;                          /**< Fault Status, offset: 0x8050 */
  __IO uint32_t FHFLTS01;                          /**< Fault Status, offset: 0x8054 */
  uint8_t RESERVED_10[56];
  __IO uint32_t FHFLTRKC00;                        /**< Fault Reaction Set Configuration, offset: 0x8090 */
  __IO uint32_t FHFLTRKC01;                        /**< Fault Reaction Set Configuration, offset: 0x8094 */
  __IO uint32_t FHFLTRKC02;                        /**< Fault Reaction Set Configuration, offset: 0x8098 */
  __IO uint32_t FHFLTRKC03;                        /**< Fault Reaction Set Configuration, offset: 0x809C */
  __IO uint32_t FHFLTRKC04;                        /**< Fault Reaction Set Configuration, offset: 0x80A0 */
  __IO uint32_t FHFLTRKC05;                        /**< Fault Reaction Set Configuration, offset: 0x80A4 */
  __IO uint32_t FHFLTRKC06;                        /**< Fault Reaction Set Configuration, offset: 0x80A8 */
  uint8_t RESERVED_11[228];
  __IO uint32_t FHIMRKC0_00;                       /**< Immediate Reaction Configuration, offset: 0x8190 */
  uint8_t RESERVED_12[12];
  __IO uint32_t FHIMRKC0_10;                       /**< Immediate Reaction Configuration, offset: 0x81A0 */
  uint8_t RESERVED_13[12];
  __IO uint32_t FHIMRKC0_20;                       /**< Immediate Reaction Configuration, offset: 0x81B0 */
  uint8_t RESERVED_14[12];
  __IO uint32_t FHIMRKC0_30;                       /**< Immediate Reaction Configuration, offset: 0x81C0 */
  uint8_t RESERVED_15[12];
  __IO uint32_t FHIMRKC0_40;                       /**< Immediate Reaction Configuration, offset: 0x81D0 */
  uint8_t RESERVED_16[12];
  __IO uint32_t FHIMRKC0_50;                       /**< Immediate Reaction Configuration, offset: 0x81E0 */
} CE_L_VFCCU_Type, *CE_L_VFCCU_MemMapPtr;

/** Number of instances of the CE_L_VFCCU module. */
#define CE_L_VFCCU_INSTANCE_COUNT                (1u)

/* CE_L_VFCCU - Peripheral instance base addresses */
/** Peripheral CE_L_VFCCU base address */
#define IP_CE_L_VFCCU_BASE                       (0x44840000u)
/** Peripheral CE_L_VFCCU base pointer */
#define IP_CE_L_VFCCU                            ((CE_L_VFCCU_Type *)IP_CE_L_VFCCU_BASE)
/** Array initializer of CE_L_VFCCU peripheral base addresses */
#define IP_CE_L_VFCCU_BASE_ADDRS                 { IP_CE_L_VFCCU_BASE }
/** Array initializer of CE_L_VFCCU peripheral base pointers */
#define IP_CE_L_VFCCU_BASE_PTRS                  { IP_CE_L_VFCCU }

/* ----------------------------------------------------------------------------
   -- CE_L_VFCCU Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup CE_L_VFCCU_Register_Masks CE_L_VFCCU Register Masks
 * @{
 */

/*! @name GDFHID_C0 - Global DID-FHID Map */
/*! @{ */

#define CE_L_VFCCU_GDFHID_C0_FHDID0_MASK         (0x7U)
#define CE_L_VFCCU_GDFHID_C0_FHDID0_SHIFT        (0U)
#define CE_L_VFCCU_GDFHID_C0_FHDID0_WIDTH        (3U)
#define CE_L_VFCCU_GDFHID_C0_FHDID0(x)           (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GDFHID_C0_FHDID0_SHIFT)) & CE_L_VFCCU_GDFHID_C0_FHDID0_MASK)

#define CE_L_VFCCU_GDFHID_C0_FHDID1_MASK         (0x70U)
#define CE_L_VFCCU_GDFHID_C0_FHDID1_SHIFT        (4U)
#define CE_L_VFCCU_GDFHID_C0_FHDID1_WIDTH        (3U)
#define CE_L_VFCCU_GDFHID_C0_FHDID1(x)           (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GDFHID_C0_FHDID1_SHIFT)) & CE_L_VFCCU_GDFHID_C0_FHDID1_MASK)

#define CE_L_VFCCU_GDFHID_C0_FHDID2_MASK         (0x700U)
#define CE_L_VFCCU_GDFHID_C0_FHDID2_SHIFT        (8U)
#define CE_L_VFCCU_GDFHID_C0_FHDID2_WIDTH        (3U)
#define CE_L_VFCCU_GDFHID_C0_FHDID2(x)           (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GDFHID_C0_FHDID2_SHIFT)) & CE_L_VFCCU_GDFHID_C0_FHDID2_MASK)

#define CE_L_VFCCU_GDFHID_C0_FHDID3_MASK         (0x7000U)
#define CE_L_VFCCU_GDFHID_C0_FHDID3_SHIFT        (12U)
#define CE_L_VFCCU_GDFHID_C0_FHDID3_WIDTH        (3U)
#define CE_L_VFCCU_GDFHID_C0_FHDID3(x)           (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GDFHID_C0_FHDID3_SHIFT)) & CE_L_VFCCU_GDFHID_C0_FHDID3_MASK)

#define CE_L_VFCCU_GDFHID_C0_FHDID4_MASK         (0x70000U)
#define CE_L_VFCCU_GDFHID_C0_FHDID4_SHIFT        (16U)
#define CE_L_VFCCU_GDFHID_C0_FHDID4_WIDTH        (3U)
#define CE_L_VFCCU_GDFHID_C0_FHDID4(x)           (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GDFHID_C0_FHDID4_SHIFT)) & CE_L_VFCCU_GDFHID_C0_FHDID4_MASK)

#define CE_L_VFCCU_GDFHID_C0_FHDID5_MASK         (0x700000U)
#define CE_L_VFCCU_GDFHID_C0_FHDID5_SHIFT        (20U)
#define CE_L_VFCCU_GDFHID_C0_FHDID5_WIDTH        (3U)
#define CE_L_VFCCU_GDFHID_C0_FHDID5(x)           (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GDFHID_C0_FHDID5_SHIFT)) & CE_L_VFCCU_GDFHID_C0_FHDID5_MASK)

#define CE_L_VFCCU_GDFHID_C0_FHDID6_MASK         (0x7000000U)
#define CE_L_VFCCU_GDFHID_C0_FHDID6_SHIFT        (24U)
#define CE_L_VFCCU_GDFHID_C0_FHDID6_WIDTH        (3U)
#define CE_L_VFCCU_GDFHID_C0_FHDID6(x)           (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GDFHID_C0_FHDID6_SHIFT)) & CE_L_VFCCU_GDFHID_C0_FHDID6_MASK)

#define CE_L_VFCCU_GDFHID_C0_FHDID7_MASK         (0x70000000U)
#define CE_L_VFCCU_GDFHID_C0_FHDID7_SHIFT        (28U)
#define CE_L_VFCCU_GDFHID_C0_FHDID7_WIDTH        (3U)
#define CE_L_VFCCU_GDFHID_C0_FHDID7(x)           (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GDFHID_C0_FHDID7_SHIFT)) & CE_L_VFCCU_GDFHID_C0_FHDID7_MASK)
/*! @} */

/*! @name GDFHID_C1 - Global DID-FHID Map */
/*! @{ */

#define CE_L_VFCCU_GDFHID_C1_FHDID8_MASK         (0x7U)
#define CE_L_VFCCU_GDFHID_C1_FHDID8_SHIFT        (0U)
#define CE_L_VFCCU_GDFHID_C1_FHDID8_WIDTH        (3U)
#define CE_L_VFCCU_GDFHID_C1_FHDID8(x)           (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GDFHID_C1_FHDID8_SHIFT)) & CE_L_VFCCU_GDFHID_C1_FHDID8_MASK)

#define CE_L_VFCCU_GDFHID_C1_FHDID9_MASK         (0x70U)
#define CE_L_VFCCU_GDFHID_C1_FHDID9_SHIFT        (4U)
#define CE_L_VFCCU_GDFHID_C1_FHDID9_WIDTH        (3U)
#define CE_L_VFCCU_GDFHID_C1_FHDID9(x)           (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GDFHID_C1_FHDID9_SHIFT)) & CE_L_VFCCU_GDFHID_C1_FHDID9_MASK)

#define CE_L_VFCCU_GDFHID_C1_FHDID10_MASK        (0x700U)
#define CE_L_VFCCU_GDFHID_C1_FHDID10_SHIFT       (8U)
#define CE_L_VFCCU_GDFHID_C1_FHDID10_WIDTH       (3U)
#define CE_L_VFCCU_GDFHID_C1_FHDID10(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GDFHID_C1_FHDID10_SHIFT)) & CE_L_VFCCU_GDFHID_C1_FHDID10_MASK)

#define CE_L_VFCCU_GDFHID_C1_FHDID11_MASK        (0x7000U)
#define CE_L_VFCCU_GDFHID_C1_FHDID11_SHIFT       (12U)
#define CE_L_VFCCU_GDFHID_C1_FHDID11_WIDTH       (3U)
#define CE_L_VFCCU_GDFHID_C1_FHDID11(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GDFHID_C1_FHDID11_SHIFT)) & CE_L_VFCCU_GDFHID_C1_FHDID11_MASK)

#define CE_L_VFCCU_GDFHID_C1_FHDID12_MASK        (0x70000U)
#define CE_L_VFCCU_GDFHID_C1_FHDID12_SHIFT       (16U)
#define CE_L_VFCCU_GDFHID_C1_FHDID12_WIDTH       (3U)
#define CE_L_VFCCU_GDFHID_C1_FHDID12(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GDFHID_C1_FHDID12_SHIFT)) & CE_L_VFCCU_GDFHID_C1_FHDID12_MASK)

#define CE_L_VFCCU_GDFHID_C1_FHDID13_MASK        (0x700000U)
#define CE_L_VFCCU_GDFHID_C1_FHDID13_SHIFT       (20U)
#define CE_L_VFCCU_GDFHID_C1_FHDID13_WIDTH       (3U)
#define CE_L_VFCCU_GDFHID_C1_FHDID13(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GDFHID_C1_FHDID13_SHIFT)) & CE_L_VFCCU_GDFHID_C1_FHDID13_MASK)

#define CE_L_VFCCU_GDFHID_C1_FHDID14_MASK        (0x7000000U)
#define CE_L_VFCCU_GDFHID_C1_FHDID14_SHIFT       (24U)
#define CE_L_VFCCU_GDFHID_C1_FHDID14_WIDTH       (3U)
#define CE_L_VFCCU_GDFHID_C1_FHDID14(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GDFHID_C1_FHDID14_SHIFT)) & CE_L_VFCCU_GDFHID_C1_FHDID14_MASK)

#define CE_L_VFCCU_GDFHID_C1_FHDID15_MASK        (0x70000000U)
#define CE_L_VFCCU_GDFHID_C1_FHDID15_SHIFT       (28U)
#define CE_L_VFCCU_GDFHID_C1_FHDID15_WIDTH       (3U)
#define CE_L_VFCCU_GDFHID_C1_FHDID15(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GDFHID_C1_FHDID15_SHIFT)) & CE_L_VFCCU_GDFHID_C1_FHDID15_MASK)
/*! @} */

/*! @name GFLTPO_C0 - Global Fault Polarity */
/*! @{ */

#define CE_L_VFCCU_GFLTPO_C0_PS0_MASK            (0x1U)
#define CE_L_VFCCU_GFLTPO_C0_PS0_SHIFT           (0U)
#define CE_L_VFCCU_GFLTPO_C0_PS0_WIDTH           (1U)
#define CE_L_VFCCU_GFLTPO_C0_PS0(x)              (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C0_PS0_SHIFT)) & CE_L_VFCCU_GFLTPO_C0_PS0_MASK)

#define CE_L_VFCCU_GFLTPO_C0_PS1_MASK            (0x2U)
#define CE_L_VFCCU_GFLTPO_C0_PS1_SHIFT           (1U)
#define CE_L_VFCCU_GFLTPO_C0_PS1_WIDTH           (1U)
#define CE_L_VFCCU_GFLTPO_C0_PS1(x)              (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C0_PS1_SHIFT)) & CE_L_VFCCU_GFLTPO_C0_PS1_MASK)

#define CE_L_VFCCU_GFLTPO_C0_PS2_MASK            (0x4U)
#define CE_L_VFCCU_GFLTPO_C0_PS2_SHIFT           (2U)
#define CE_L_VFCCU_GFLTPO_C0_PS2_WIDTH           (1U)
#define CE_L_VFCCU_GFLTPO_C0_PS2(x)              (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C0_PS2_SHIFT)) & CE_L_VFCCU_GFLTPO_C0_PS2_MASK)

#define CE_L_VFCCU_GFLTPO_C0_PS3_MASK            (0x8U)
#define CE_L_VFCCU_GFLTPO_C0_PS3_SHIFT           (3U)
#define CE_L_VFCCU_GFLTPO_C0_PS3_WIDTH           (1U)
#define CE_L_VFCCU_GFLTPO_C0_PS3(x)              (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C0_PS3_SHIFT)) & CE_L_VFCCU_GFLTPO_C0_PS3_MASK)

#define CE_L_VFCCU_GFLTPO_C0_PS4_MASK            (0x10U)
#define CE_L_VFCCU_GFLTPO_C0_PS4_SHIFT           (4U)
#define CE_L_VFCCU_GFLTPO_C0_PS4_WIDTH           (1U)
#define CE_L_VFCCU_GFLTPO_C0_PS4(x)              (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C0_PS4_SHIFT)) & CE_L_VFCCU_GFLTPO_C0_PS4_MASK)

#define CE_L_VFCCU_GFLTPO_C0_PS5_MASK            (0x20U)
#define CE_L_VFCCU_GFLTPO_C0_PS5_SHIFT           (5U)
#define CE_L_VFCCU_GFLTPO_C0_PS5_WIDTH           (1U)
#define CE_L_VFCCU_GFLTPO_C0_PS5(x)              (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C0_PS5_SHIFT)) & CE_L_VFCCU_GFLTPO_C0_PS5_MASK)

#define CE_L_VFCCU_GFLTPO_C0_PS6_MASK            (0x40U)
#define CE_L_VFCCU_GFLTPO_C0_PS6_SHIFT           (6U)
#define CE_L_VFCCU_GFLTPO_C0_PS6_WIDTH           (1U)
#define CE_L_VFCCU_GFLTPO_C0_PS6(x)              (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C0_PS6_SHIFT)) & CE_L_VFCCU_GFLTPO_C0_PS6_MASK)

#define CE_L_VFCCU_GFLTPO_C0_PS7_MASK            (0x80U)
#define CE_L_VFCCU_GFLTPO_C0_PS7_SHIFT           (7U)
#define CE_L_VFCCU_GFLTPO_C0_PS7_WIDTH           (1U)
#define CE_L_VFCCU_GFLTPO_C0_PS7(x)              (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C0_PS7_SHIFT)) & CE_L_VFCCU_GFLTPO_C0_PS7_MASK)

#define CE_L_VFCCU_GFLTPO_C0_PS8_MASK            (0x100U)
#define CE_L_VFCCU_GFLTPO_C0_PS8_SHIFT           (8U)
#define CE_L_VFCCU_GFLTPO_C0_PS8_WIDTH           (1U)
#define CE_L_VFCCU_GFLTPO_C0_PS8(x)              (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C0_PS8_SHIFT)) & CE_L_VFCCU_GFLTPO_C0_PS8_MASK)

#define CE_L_VFCCU_GFLTPO_C0_PS9_MASK            (0x200U)
#define CE_L_VFCCU_GFLTPO_C0_PS9_SHIFT           (9U)
#define CE_L_VFCCU_GFLTPO_C0_PS9_WIDTH           (1U)
#define CE_L_VFCCU_GFLTPO_C0_PS9(x)              (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C0_PS9_SHIFT)) & CE_L_VFCCU_GFLTPO_C0_PS9_MASK)

#define CE_L_VFCCU_GFLTPO_C0_PS10_MASK           (0x400U)
#define CE_L_VFCCU_GFLTPO_C0_PS10_SHIFT          (10U)
#define CE_L_VFCCU_GFLTPO_C0_PS10_WIDTH          (1U)
#define CE_L_VFCCU_GFLTPO_C0_PS10(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C0_PS10_SHIFT)) & CE_L_VFCCU_GFLTPO_C0_PS10_MASK)

#define CE_L_VFCCU_GFLTPO_C0_PS11_MASK           (0x800U)
#define CE_L_VFCCU_GFLTPO_C0_PS11_SHIFT          (11U)
#define CE_L_VFCCU_GFLTPO_C0_PS11_WIDTH          (1U)
#define CE_L_VFCCU_GFLTPO_C0_PS11(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C0_PS11_SHIFT)) & CE_L_VFCCU_GFLTPO_C0_PS11_MASK)

#define CE_L_VFCCU_GFLTPO_C0_PS12_MASK           (0x1000U)
#define CE_L_VFCCU_GFLTPO_C0_PS12_SHIFT          (12U)
#define CE_L_VFCCU_GFLTPO_C0_PS12_WIDTH          (1U)
#define CE_L_VFCCU_GFLTPO_C0_PS12(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C0_PS12_SHIFT)) & CE_L_VFCCU_GFLTPO_C0_PS12_MASK)

#define CE_L_VFCCU_GFLTPO_C0_PS13_MASK           (0x2000U)
#define CE_L_VFCCU_GFLTPO_C0_PS13_SHIFT          (13U)
#define CE_L_VFCCU_GFLTPO_C0_PS13_WIDTH          (1U)
#define CE_L_VFCCU_GFLTPO_C0_PS13(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C0_PS13_SHIFT)) & CE_L_VFCCU_GFLTPO_C0_PS13_MASK)

#define CE_L_VFCCU_GFLTPO_C0_PS14_MASK           (0x4000U)
#define CE_L_VFCCU_GFLTPO_C0_PS14_SHIFT          (14U)
#define CE_L_VFCCU_GFLTPO_C0_PS14_WIDTH          (1U)
#define CE_L_VFCCU_GFLTPO_C0_PS14(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C0_PS14_SHIFT)) & CE_L_VFCCU_GFLTPO_C0_PS14_MASK)

#define CE_L_VFCCU_GFLTPO_C0_PS15_MASK           (0x8000U)
#define CE_L_VFCCU_GFLTPO_C0_PS15_SHIFT          (15U)
#define CE_L_VFCCU_GFLTPO_C0_PS15_WIDTH          (1U)
#define CE_L_VFCCU_GFLTPO_C0_PS15(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C0_PS15_SHIFT)) & CE_L_VFCCU_GFLTPO_C0_PS15_MASK)

#define CE_L_VFCCU_GFLTPO_C0_PS16_MASK           (0x10000U)
#define CE_L_VFCCU_GFLTPO_C0_PS16_SHIFT          (16U)
#define CE_L_VFCCU_GFLTPO_C0_PS16_WIDTH          (1U)
#define CE_L_VFCCU_GFLTPO_C0_PS16(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C0_PS16_SHIFT)) & CE_L_VFCCU_GFLTPO_C0_PS16_MASK)

#define CE_L_VFCCU_GFLTPO_C0_PS17_MASK           (0x20000U)
#define CE_L_VFCCU_GFLTPO_C0_PS17_SHIFT          (17U)
#define CE_L_VFCCU_GFLTPO_C0_PS17_WIDTH          (1U)
#define CE_L_VFCCU_GFLTPO_C0_PS17(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C0_PS17_SHIFT)) & CE_L_VFCCU_GFLTPO_C0_PS17_MASK)

#define CE_L_VFCCU_GFLTPO_C0_PS18_MASK           (0x40000U)
#define CE_L_VFCCU_GFLTPO_C0_PS18_SHIFT          (18U)
#define CE_L_VFCCU_GFLTPO_C0_PS18_WIDTH          (1U)
#define CE_L_VFCCU_GFLTPO_C0_PS18(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C0_PS18_SHIFT)) & CE_L_VFCCU_GFLTPO_C0_PS18_MASK)

#define CE_L_VFCCU_GFLTPO_C0_PS19_MASK           (0x80000U)
#define CE_L_VFCCU_GFLTPO_C0_PS19_SHIFT          (19U)
#define CE_L_VFCCU_GFLTPO_C0_PS19_WIDTH          (1U)
#define CE_L_VFCCU_GFLTPO_C0_PS19(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C0_PS19_SHIFT)) & CE_L_VFCCU_GFLTPO_C0_PS19_MASK)

#define CE_L_VFCCU_GFLTPO_C0_PS20_MASK           (0x100000U)
#define CE_L_VFCCU_GFLTPO_C0_PS20_SHIFT          (20U)
#define CE_L_VFCCU_GFLTPO_C0_PS20_WIDTH          (1U)
#define CE_L_VFCCU_GFLTPO_C0_PS20(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C0_PS20_SHIFT)) & CE_L_VFCCU_GFLTPO_C0_PS20_MASK)

#define CE_L_VFCCU_GFLTPO_C0_PS21_MASK           (0x200000U)
#define CE_L_VFCCU_GFLTPO_C0_PS21_SHIFT          (21U)
#define CE_L_VFCCU_GFLTPO_C0_PS21_WIDTH          (1U)
#define CE_L_VFCCU_GFLTPO_C0_PS21(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C0_PS21_SHIFT)) & CE_L_VFCCU_GFLTPO_C0_PS21_MASK)

#define CE_L_VFCCU_GFLTPO_C0_PS22_MASK           (0x400000U)
#define CE_L_VFCCU_GFLTPO_C0_PS22_SHIFT          (22U)
#define CE_L_VFCCU_GFLTPO_C0_PS22_WIDTH          (1U)
#define CE_L_VFCCU_GFLTPO_C0_PS22(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C0_PS22_SHIFT)) & CE_L_VFCCU_GFLTPO_C0_PS22_MASK)

#define CE_L_VFCCU_GFLTPO_C0_PS23_MASK           (0x800000U)
#define CE_L_VFCCU_GFLTPO_C0_PS23_SHIFT          (23U)
#define CE_L_VFCCU_GFLTPO_C0_PS23_WIDTH          (1U)
#define CE_L_VFCCU_GFLTPO_C0_PS23(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C0_PS23_SHIFT)) & CE_L_VFCCU_GFLTPO_C0_PS23_MASK)

#define CE_L_VFCCU_GFLTPO_C0_PS24_MASK           (0x1000000U)
#define CE_L_VFCCU_GFLTPO_C0_PS24_SHIFT          (24U)
#define CE_L_VFCCU_GFLTPO_C0_PS24_WIDTH          (1U)
#define CE_L_VFCCU_GFLTPO_C0_PS24(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C0_PS24_SHIFT)) & CE_L_VFCCU_GFLTPO_C0_PS24_MASK)

#define CE_L_VFCCU_GFLTPO_C0_PS25_MASK           (0x2000000U)
#define CE_L_VFCCU_GFLTPO_C0_PS25_SHIFT          (25U)
#define CE_L_VFCCU_GFLTPO_C0_PS25_WIDTH          (1U)
#define CE_L_VFCCU_GFLTPO_C0_PS25(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C0_PS25_SHIFT)) & CE_L_VFCCU_GFLTPO_C0_PS25_MASK)

#define CE_L_VFCCU_GFLTPO_C0_PS26_MASK           (0x4000000U)
#define CE_L_VFCCU_GFLTPO_C0_PS26_SHIFT          (26U)
#define CE_L_VFCCU_GFLTPO_C0_PS26_WIDTH          (1U)
#define CE_L_VFCCU_GFLTPO_C0_PS26(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C0_PS26_SHIFT)) & CE_L_VFCCU_GFLTPO_C0_PS26_MASK)

#define CE_L_VFCCU_GFLTPO_C0_PS27_MASK           (0x8000000U)
#define CE_L_VFCCU_GFLTPO_C0_PS27_SHIFT          (27U)
#define CE_L_VFCCU_GFLTPO_C0_PS27_WIDTH          (1U)
#define CE_L_VFCCU_GFLTPO_C0_PS27(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C0_PS27_SHIFT)) & CE_L_VFCCU_GFLTPO_C0_PS27_MASK)

#define CE_L_VFCCU_GFLTPO_C0_PS28_MASK           (0x10000000U)
#define CE_L_VFCCU_GFLTPO_C0_PS28_SHIFT          (28U)
#define CE_L_VFCCU_GFLTPO_C0_PS28_WIDTH          (1U)
#define CE_L_VFCCU_GFLTPO_C0_PS28(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C0_PS28_SHIFT)) & CE_L_VFCCU_GFLTPO_C0_PS28_MASK)

#define CE_L_VFCCU_GFLTPO_C0_PS29_MASK           (0x20000000U)
#define CE_L_VFCCU_GFLTPO_C0_PS29_SHIFT          (29U)
#define CE_L_VFCCU_GFLTPO_C0_PS29_WIDTH          (1U)
#define CE_L_VFCCU_GFLTPO_C0_PS29(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C0_PS29_SHIFT)) & CE_L_VFCCU_GFLTPO_C0_PS29_MASK)

#define CE_L_VFCCU_GFLTPO_C0_PS30_MASK           (0x40000000U)
#define CE_L_VFCCU_GFLTPO_C0_PS30_SHIFT          (30U)
#define CE_L_VFCCU_GFLTPO_C0_PS30_WIDTH          (1U)
#define CE_L_VFCCU_GFLTPO_C0_PS30(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C0_PS30_SHIFT)) & CE_L_VFCCU_GFLTPO_C0_PS30_MASK)

#define CE_L_VFCCU_GFLTPO_C0_PS31_MASK           (0x80000000U)
#define CE_L_VFCCU_GFLTPO_C0_PS31_SHIFT          (31U)
#define CE_L_VFCCU_GFLTPO_C0_PS31_WIDTH          (1U)
#define CE_L_VFCCU_GFLTPO_C0_PS31(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C0_PS31_SHIFT)) & CE_L_VFCCU_GFLTPO_C0_PS31_MASK)
/*! @} */

/*! @name GFLTPO_C1 - Global Fault Polarity */
/*! @{ */

#define CE_L_VFCCU_GFLTPO_C1_PS32_MASK           (0x1U)
#define CE_L_VFCCU_GFLTPO_C1_PS32_SHIFT          (0U)
#define CE_L_VFCCU_GFLTPO_C1_PS32_WIDTH          (1U)
#define CE_L_VFCCU_GFLTPO_C1_PS32(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C1_PS32_SHIFT)) & CE_L_VFCCU_GFLTPO_C1_PS32_MASK)

#define CE_L_VFCCU_GFLTPO_C1_PS33_MASK           (0x2U)
#define CE_L_VFCCU_GFLTPO_C1_PS33_SHIFT          (1U)
#define CE_L_VFCCU_GFLTPO_C1_PS33_WIDTH          (1U)
#define CE_L_VFCCU_GFLTPO_C1_PS33(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C1_PS33_SHIFT)) & CE_L_VFCCU_GFLTPO_C1_PS33_MASK)

#define CE_L_VFCCU_GFLTPO_C1_PS34_MASK           (0x4U)
#define CE_L_VFCCU_GFLTPO_C1_PS34_SHIFT          (2U)
#define CE_L_VFCCU_GFLTPO_C1_PS34_WIDTH          (1U)
#define CE_L_VFCCU_GFLTPO_C1_PS34(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C1_PS34_SHIFT)) & CE_L_VFCCU_GFLTPO_C1_PS34_MASK)

#define CE_L_VFCCU_GFLTPO_C1_PS35_MASK           (0x8U)
#define CE_L_VFCCU_GFLTPO_C1_PS35_SHIFT          (3U)
#define CE_L_VFCCU_GFLTPO_C1_PS35_WIDTH          (1U)
#define CE_L_VFCCU_GFLTPO_C1_PS35(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C1_PS35_SHIFT)) & CE_L_VFCCU_GFLTPO_C1_PS35_MASK)

#define CE_L_VFCCU_GFLTPO_C1_PS36_MASK           (0x10U)
#define CE_L_VFCCU_GFLTPO_C1_PS36_SHIFT          (4U)
#define CE_L_VFCCU_GFLTPO_C1_PS36_WIDTH          (1U)
#define CE_L_VFCCU_GFLTPO_C1_PS36(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C1_PS36_SHIFT)) & CE_L_VFCCU_GFLTPO_C1_PS36_MASK)

#define CE_L_VFCCU_GFLTPO_C1_PS37_MASK           (0x20U)
#define CE_L_VFCCU_GFLTPO_C1_PS37_SHIFT          (5U)
#define CE_L_VFCCU_GFLTPO_C1_PS37_WIDTH          (1U)
#define CE_L_VFCCU_GFLTPO_C1_PS37(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C1_PS37_SHIFT)) & CE_L_VFCCU_GFLTPO_C1_PS37_MASK)

#define CE_L_VFCCU_GFLTPO_C1_PS38_MASK           (0x40U)
#define CE_L_VFCCU_GFLTPO_C1_PS38_SHIFT          (6U)
#define CE_L_VFCCU_GFLTPO_C1_PS38_WIDTH          (1U)
#define CE_L_VFCCU_GFLTPO_C1_PS38(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C1_PS38_SHIFT)) & CE_L_VFCCU_GFLTPO_C1_PS38_MASK)

#define CE_L_VFCCU_GFLTPO_C1_PS39_MASK           (0x80U)
#define CE_L_VFCCU_GFLTPO_C1_PS39_SHIFT          (7U)
#define CE_L_VFCCU_GFLTPO_C1_PS39_WIDTH          (1U)
#define CE_L_VFCCU_GFLTPO_C1_PS39(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C1_PS39_SHIFT)) & CE_L_VFCCU_GFLTPO_C1_PS39_MASK)

#define CE_L_VFCCU_GFLTPO_C1_PS40_MASK           (0x100U)
#define CE_L_VFCCU_GFLTPO_C1_PS40_SHIFT          (8U)
#define CE_L_VFCCU_GFLTPO_C1_PS40_WIDTH          (1U)
#define CE_L_VFCCU_GFLTPO_C1_PS40(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C1_PS40_SHIFT)) & CE_L_VFCCU_GFLTPO_C1_PS40_MASK)

#define CE_L_VFCCU_GFLTPO_C1_PS41_MASK           (0x200U)
#define CE_L_VFCCU_GFLTPO_C1_PS41_SHIFT          (9U)
#define CE_L_VFCCU_GFLTPO_C1_PS41_WIDTH          (1U)
#define CE_L_VFCCU_GFLTPO_C1_PS41(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C1_PS41_SHIFT)) & CE_L_VFCCU_GFLTPO_C1_PS41_MASK)

#define CE_L_VFCCU_GFLTPO_C1_PS42_MASK           (0x400U)
#define CE_L_VFCCU_GFLTPO_C1_PS42_SHIFT          (10U)
#define CE_L_VFCCU_GFLTPO_C1_PS42_WIDTH          (1U)
#define CE_L_VFCCU_GFLTPO_C1_PS42(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C1_PS42_SHIFT)) & CE_L_VFCCU_GFLTPO_C1_PS42_MASK)

#define CE_L_VFCCU_GFLTPO_C1_PS43_MASK           (0x800U)
#define CE_L_VFCCU_GFLTPO_C1_PS43_SHIFT          (11U)
#define CE_L_VFCCU_GFLTPO_C1_PS43_WIDTH          (1U)
#define CE_L_VFCCU_GFLTPO_C1_PS43(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C1_PS43_SHIFT)) & CE_L_VFCCU_GFLTPO_C1_PS43_MASK)

#define CE_L_VFCCU_GFLTPO_C1_PS44_MASK           (0x1000U)
#define CE_L_VFCCU_GFLTPO_C1_PS44_SHIFT          (12U)
#define CE_L_VFCCU_GFLTPO_C1_PS44_WIDTH          (1U)
#define CE_L_VFCCU_GFLTPO_C1_PS44(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C1_PS44_SHIFT)) & CE_L_VFCCU_GFLTPO_C1_PS44_MASK)

#define CE_L_VFCCU_GFLTPO_C1_PS45_MASK           (0x2000U)
#define CE_L_VFCCU_GFLTPO_C1_PS45_SHIFT          (13U)
#define CE_L_VFCCU_GFLTPO_C1_PS45_WIDTH          (1U)
#define CE_L_VFCCU_GFLTPO_C1_PS45(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C1_PS45_SHIFT)) & CE_L_VFCCU_GFLTPO_C1_PS45_MASK)

#define CE_L_VFCCU_GFLTPO_C1_PS46_MASK           (0x4000U)
#define CE_L_VFCCU_GFLTPO_C1_PS46_SHIFT          (14U)
#define CE_L_VFCCU_GFLTPO_C1_PS46_WIDTH          (1U)
#define CE_L_VFCCU_GFLTPO_C1_PS46(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C1_PS46_SHIFT)) & CE_L_VFCCU_GFLTPO_C1_PS46_MASK)

#define CE_L_VFCCU_GFLTPO_C1_PS47_MASK           (0x8000U)
#define CE_L_VFCCU_GFLTPO_C1_PS47_SHIFT          (15U)
#define CE_L_VFCCU_GFLTPO_C1_PS47_WIDTH          (1U)
#define CE_L_VFCCU_GFLTPO_C1_PS47(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C1_PS47_SHIFT)) & CE_L_VFCCU_GFLTPO_C1_PS47_MASK)

#define CE_L_VFCCU_GFLTPO_C1_PS48_MASK           (0x10000U)
#define CE_L_VFCCU_GFLTPO_C1_PS48_SHIFT          (16U)
#define CE_L_VFCCU_GFLTPO_C1_PS48_WIDTH          (1U)
#define CE_L_VFCCU_GFLTPO_C1_PS48(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C1_PS48_SHIFT)) & CE_L_VFCCU_GFLTPO_C1_PS48_MASK)

#define CE_L_VFCCU_GFLTPO_C1_PS49_MASK           (0x20000U)
#define CE_L_VFCCU_GFLTPO_C1_PS49_SHIFT          (17U)
#define CE_L_VFCCU_GFLTPO_C1_PS49_WIDTH          (1U)
#define CE_L_VFCCU_GFLTPO_C1_PS49(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C1_PS49_SHIFT)) & CE_L_VFCCU_GFLTPO_C1_PS49_MASK)

#define CE_L_VFCCU_GFLTPO_C1_PS50_MASK           (0x40000U)
#define CE_L_VFCCU_GFLTPO_C1_PS50_SHIFT          (18U)
#define CE_L_VFCCU_GFLTPO_C1_PS50_WIDTH          (1U)
#define CE_L_VFCCU_GFLTPO_C1_PS50(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C1_PS50_SHIFT)) & CE_L_VFCCU_GFLTPO_C1_PS50_MASK)

#define CE_L_VFCCU_GFLTPO_C1_PS51_MASK           (0x80000U)
#define CE_L_VFCCU_GFLTPO_C1_PS51_SHIFT          (19U)
#define CE_L_VFCCU_GFLTPO_C1_PS51_WIDTH          (1U)
#define CE_L_VFCCU_GFLTPO_C1_PS51(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C1_PS51_SHIFT)) & CE_L_VFCCU_GFLTPO_C1_PS51_MASK)

#define CE_L_VFCCU_GFLTPO_C1_PS52_MASK           (0x100000U)
#define CE_L_VFCCU_GFLTPO_C1_PS52_SHIFT          (20U)
#define CE_L_VFCCU_GFLTPO_C1_PS52_WIDTH          (1U)
#define CE_L_VFCCU_GFLTPO_C1_PS52(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTPO_C1_PS52_SHIFT)) & CE_L_VFCCU_GFLTPO_C1_PS52_MASK)
/*! @} */

/*! @name GFLTRC_C0 - Global Fault Recovery */
/*! @{ */

#define CE_L_VFCCU_GFLTRC_C0_RHWSW0_MASK         (0x1U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW0_SHIFT        (0U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW0_WIDTH        (1U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW0(x)           (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C0_RHWSW0_SHIFT)) & CE_L_VFCCU_GFLTRC_C0_RHWSW0_MASK)

#define CE_L_VFCCU_GFLTRC_C0_RHWSW1_MASK         (0x2U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW1_SHIFT        (1U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW1_WIDTH        (1U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW1(x)           (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C0_RHWSW1_SHIFT)) & CE_L_VFCCU_GFLTRC_C0_RHWSW1_MASK)

#define CE_L_VFCCU_GFLTRC_C0_RHWSW2_MASK         (0x4U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW2_SHIFT        (2U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW2_WIDTH        (1U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW2(x)           (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C0_RHWSW2_SHIFT)) & CE_L_VFCCU_GFLTRC_C0_RHWSW2_MASK)

#define CE_L_VFCCU_GFLTRC_C0_RHWSW3_MASK         (0x8U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW3_SHIFT        (3U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW3_WIDTH        (1U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW3(x)           (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C0_RHWSW3_SHIFT)) & CE_L_VFCCU_GFLTRC_C0_RHWSW3_MASK)

#define CE_L_VFCCU_GFLTRC_C0_RHWSW4_MASK         (0x10U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW4_SHIFT        (4U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW4_WIDTH        (1U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW4(x)           (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C0_RHWSW4_SHIFT)) & CE_L_VFCCU_GFLTRC_C0_RHWSW4_MASK)

#define CE_L_VFCCU_GFLTRC_C0_RHWSW5_MASK         (0x20U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW5_SHIFT        (5U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW5_WIDTH        (1U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW5(x)           (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C0_RHWSW5_SHIFT)) & CE_L_VFCCU_GFLTRC_C0_RHWSW5_MASK)

#define CE_L_VFCCU_GFLTRC_C0_RHWSW6_MASK         (0x40U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW6_SHIFT        (6U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW6_WIDTH        (1U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW6(x)           (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C0_RHWSW6_SHIFT)) & CE_L_VFCCU_GFLTRC_C0_RHWSW6_MASK)

#define CE_L_VFCCU_GFLTRC_C0_RHWSW7_MASK         (0x80U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW7_SHIFT        (7U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW7_WIDTH        (1U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW7(x)           (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C0_RHWSW7_SHIFT)) & CE_L_VFCCU_GFLTRC_C0_RHWSW7_MASK)

#define CE_L_VFCCU_GFLTRC_C0_RHWSW8_MASK         (0x100U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW8_SHIFT        (8U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW8_WIDTH        (1U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW8(x)           (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C0_RHWSW8_SHIFT)) & CE_L_VFCCU_GFLTRC_C0_RHWSW8_MASK)

#define CE_L_VFCCU_GFLTRC_C0_RHWSW9_MASK         (0x200U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW9_SHIFT        (9U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW9_WIDTH        (1U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW9(x)           (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C0_RHWSW9_SHIFT)) & CE_L_VFCCU_GFLTRC_C0_RHWSW9_MASK)

#define CE_L_VFCCU_GFLTRC_C0_RHWSW10_MASK        (0x400U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW10_SHIFT       (10U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW10_WIDTH       (1U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW10(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C0_RHWSW10_SHIFT)) & CE_L_VFCCU_GFLTRC_C0_RHWSW10_MASK)

#define CE_L_VFCCU_GFLTRC_C0_RHWSW11_MASK        (0x800U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW11_SHIFT       (11U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW11_WIDTH       (1U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW11(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C0_RHWSW11_SHIFT)) & CE_L_VFCCU_GFLTRC_C0_RHWSW11_MASK)

#define CE_L_VFCCU_GFLTRC_C0_RHWSW12_MASK        (0x1000U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW12_SHIFT       (12U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW12_WIDTH       (1U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW12(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C0_RHWSW12_SHIFT)) & CE_L_VFCCU_GFLTRC_C0_RHWSW12_MASK)

#define CE_L_VFCCU_GFLTRC_C0_RHWSW13_MASK        (0x2000U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW13_SHIFT       (13U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW13_WIDTH       (1U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW13(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C0_RHWSW13_SHIFT)) & CE_L_VFCCU_GFLTRC_C0_RHWSW13_MASK)

#define CE_L_VFCCU_GFLTRC_C0_RHWSW14_MASK        (0x4000U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW14_SHIFT       (14U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW14_WIDTH       (1U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW14(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C0_RHWSW14_SHIFT)) & CE_L_VFCCU_GFLTRC_C0_RHWSW14_MASK)

#define CE_L_VFCCU_GFLTRC_C0_RHWSW15_MASK        (0x8000U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW15_SHIFT       (15U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW15_WIDTH       (1U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW15(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C0_RHWSW15_SHIFT)) & CE_L_VFCCU_GFLTRC_C0_RHWSW15_MASK)

#define CE_L_VFCCU_GFLTRC_C0_RHWSW16_MASK        (0x10000U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW16_SHIFT       (16U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW16_WIDTH       (1U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW16(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C0_RHWSW16_SHIFT)) & CE_L_VFCCU_GFLTRC_C0_RHWSW16_MASK)

#define CE_L_VFCCU_GFLTRC_C0_RHWSW17_MASK        (0x20000U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW17_SHIFT       (17U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW17_WIDTH       (1U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW17(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C0_RHWSW17_SHIFT)) & CE_L_VFCCU_GFLTRC_C0_RHWSW17_MASK)

#define CE_L_VFCCU_GFLTRC_C0_RHWSW18_MASK        (0x40000U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW18_SHIFT       (18U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW18_WIDTH       (1U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW18(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C0_RHWSW18_SHIFT)) & CE_L_VFCCU_GFLTRC_C0_RHWSW18_MASK)

#define CE_L_VFCCU_GFLTRC_C0_RHWSW19_MASK        (0x80000U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW19_SHIFT       (19U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW19_WIDTH       (1U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW19(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C0_RHWSW19_SHIFT)) & CE_L_VFCCU_GFLTRC_C0_RHWSW19_MASK)

#define CE_L_VFCCU_GFLTRC_C0_RHWSW20_MASK        (0x100000U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW20_SHIFT       (20U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW20_WIDTH       (1U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW20(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C0_RHWSW20_SHIFT)) & CE_L_VFCCU_GFLTRC_C0_RHWSW20_MASK)

#define CE_L_VFCCU_GFLTRC_C0_RHWSW21_MASK        (0x200000U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW21_SHIFT       (21U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW21_WIDTH       (1U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW21(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C0_RHWSW21_SHIFT)) & CE_L_VFCCU_GFLTRC_C0_RHWSW21_MASK)

#define CE_L_VFCCU_GFLTRC_C0_RHWSW22_MASK        (0x400000U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW22_SHIFT       (22U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW22_WIDTH       (1U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW22(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C0_RHWSW22_SHIFT)) & CE_L_VFCCU_GFLTRC_C0_RHWSW22_MASK)

#define CE_L_VFCCU_GFLTRC_C0_RHWSW23_MASK        (0x800000U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW23_SHIFT       (23U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW23_WIDTH       (1U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW23(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C0_RHWSW23_SHIFT)) & CE_L_VFCCU_GFLTRC_C0_RHWSW23_MASK)

#define CE_L_VFCCU_GFLTRC_C0_RHWSW24_MASK        (0x1000000U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW24_SHIFT       (24U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW24_WIDTH       (1U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW24(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C0_RHWSW24_SHIFT)) & CE_L_VFCCU_GFLTRC_C0_RHWSW24_MASK)

#define CE_L_VFCCU_GFLTRC_C0_RHWSW25_MASK        (0x2000000U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW25_SHIFT       (25U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW25_WIDTH       (1U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW25(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C0_RHWSW25_SHIFT)) & CE_L_VFCCU_GFLTRC_C0_RHWSW25_MASK)

#define CE_L_VFCCU_GFLTRC_C0_RHWSW26_MASK        (0x4000000U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW26_SHIFT       (26U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW26_WIDTH       (1U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW26(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C0_RHWSW26_SHIFT)) & CE_L_VFCCU_GFLTRC_C0_RHWSW26_MASK)

#define CE_L_VFCCU_GFLTRC_C0_RHWSW27_MASK        (0x8000000U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW27_SHIFT       (27U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW27_WIDTH       (1U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW27(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C0_RHWSW27_SHIFT)) & CE_L_VFCCU_GFLTRC_C0_RHWSW27_MASK)

#define CE_L_VFCCU_GFLTRC_C0_RHWSW28_MASK        (0x10000000U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW28_SHIFT       (28U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW28_WIDTH       (1U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW28(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C0_RHWSW28_SHIFT)) & CE_L_VFCCU_GFLTRC_C0_RHWSW28_MASK)

#define CE_L_VFCCU_GFLTRC_C0_RHWSW29_MASK        (0x20000000U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW29_SHIFT       (29U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW29_WIDTH       (1U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW29(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C0_RHWSW29_SHIFT)) & CE_L_VFCCU_GFLTRC_C0_RHWSW29_MASK)

#define CE_L_VFCCU_GFLTRC_C0_RHWSW30_MASK        (0x40000000U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW30_SHIFT       (30U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW30_WIDTH       (1U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW30(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C0_RHWSW30_SHIFT)) & CE_L_VFCCU_GFLTRC_C0_RHWSW30_MASK)

#define CE_L_VFCCU_GFLTRC_C0_RHWSW31_MASK        (0x80000000U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW31_SHIFT       (31U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW31_WIDTH       (1U)
#define CE_L_VFCCU_GFLTRC_C0_RHWSW31(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C0_RHWSW31_SHIFT)) & CE_L_VFCCU_GFLTRC_C0_RHWSW31_MASK)
/*! @} */

/*! @name GFLTRC_C1 - Global Fault Recovery */
/*! @{ */

#define CE_L_VFCCU_GFLTRC_C1_RHWSW32_MASK        (0x1U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW32_SHIFT       (0U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW32_WIDTH       (1U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW32(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C1_RHWSW32_SHIFT)) & CE_L_VFCCU_GFLTRC_C1_RHWSW32_MASK)

#define CE_L_VFCCU_GFLTRC_C1_RHWSW33_MASK        (0x2U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW33_SHIFT       (1U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW33_WIDTH       (1U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW33(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C1_RHWSW33_SHIFT)) & CE_L_VFCCU_GFLTRC_C1_RHWSW33_MASK)

#define CE_L_VFCCU_GFLTRC_C1_RHWSW34_MASK        (0x4U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW34_SHIFT       (2U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW34_WIDTH       (1U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW34(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C1_RHWSW34_SHIFT)) & CE_L_VFCCU_GFLTRC_C1_RHWSW34_MASK)

#define CE_L_VFCCU_GFLTRC_C1_RHWSW35_MASK        (0x8U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW35_SHIFT       (3U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW35_WIDTH       (1U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW35(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C1_RHWSW35_SHIFT)) & CE_L_VFCCU_GFLTRC_C1_RHWSW35_MASK)

#define CE_L_VFCCU_GFLTRC_C1_RHWSW36_MASK        (0x10U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW36_SHIFT       (4U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW36_WIDTH       (1U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW36(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C1_RHWSW36_SHIFT)) & CE_L_VFCCU_GFLTRC_C1_RHWSW36_MASK)

#define CE_L_VFCCU_GFLTRC_C1_RHWSW37_MASK        (0x20U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW37_SHIFT       (5U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW37_WIDTH       (1U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW37(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C1_RHWSW37_SHIFT)) & CE_L_VFCCU_GFLTRC_C1_RHWSW37_MASK)

#define CE_L_VFCCU_GFLTRC_C1_RHWSW38_MASK        (0x40U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW38_SHIFT       (6U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW38_WIDTH       (1U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW38(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C1_RHWSW38_SHIFT)) & CE_L_VFCCU_GFLTRC_C1_RHWSW38_MASK)

#define CE_L_VFCCU_GFLTRC_C1_RHWSW39_MASK        (0x80U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW39_SHIFT       (7U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW39_WIDTH       (1U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW39(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C1_RHWSW39_SHIFT)) & CE_L_VFCCU_GFLTRC_C1_RHWSW39_MASK)

#define CE_L_VFCCU_GFLTRC_C1_RHWSW40_MASK        (0x100U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW40_SHIFT       (8U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW40_WIDTH       (1U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW40(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C1_RHWSW40_SHIFT)) & CE_L_VFCCU_GFLTRC_C1_RHWSW40_MASK)

#define CE_L_VFCCU_GFLTRC_C1_RHWSW41_MASK        (0x200U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW41_SHIFT       (9U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW41_WIDTH       (1U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW41(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C1_RHWSW41_SHIFT)) & CE_L_VFCCU_GFLTRC_C1_RHWSW41_MASK)

#define CE_L_VFCCU_GFLTRC_C1_RHWSW42_MASK        (0x400U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW42_SHIFT       (10U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW42_WIDTH       (1U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW42(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C1_RHWSW42_SHIFT)) & CE_L_VFCCU_GFLTRC_C1_RHWSW42_MASK)

#define CE_L_VFCCU_GFLTRC_C1_RHWSW43_MASK        (0x800U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW43_SHIFT       (11U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW43_WIDTH       (1U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW43(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C1_RHWSW43_SHIFT)) & CE_L_VFCCU_GFLTRC_C1_RHWSW43_MASK)

#define CE_L_VFCCU_GFLTRC_C1_RHWSW44_MASK        (0x1000U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW44_SHIFT       (12U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW44_WIDTH       (1U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW44(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C1_RHWSW44_SHIFT)) & CE_L_VFCCU_GFLTRC_C1_RHWSW44_MASK)

#define CE_L_VFCCU_GFLTRC_C1_RHWSW45_MASK        (0x2000U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW45_SHIFT       (13U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW45_WIDTH       (1U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW45(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C1_RHWSW45_SHIFT)) & CE_L_VFCCU_GFLTRC_C1_RHWSW45_MASK)

#define CE_L_VFCCU_GFLTRC_C1_RHWSW46_MASK        (0x4000U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW46_SHIFT       (14U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW46_WIDTH       (1U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW46(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C1_RHWSW46_SHIFT)) & CE_L_VFCCU_GFLTRC_C1_RHWSW46_MASK)

#define CE_L_VFCCU_GFLTRC_C1_RHWSW47_MASK        (0x8000U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW47_SHIFT       (15U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW47_WIDTH       (1U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW47(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C1_RHWSW47_SHIFT)) & CE_L_VFCCU_GFLTRC_C1_RHWSW47_MASK)

#define CE_L_VFCCU_GFLTRC_C1_RHWSW48_MASK        (0x10000U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW48_SHIFT       (16U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW48_WIDTH       (1U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW48(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C1_RHWSW48_SHIFT)) & CE_L_VFCCU_GFLTRC_C1_RHWSW48_MASK)

#define CE_L_VFCCU_GFLTRC_C1_RHWSW49_MASK        (0x20000U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW49_SHIFT       (17U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW49_WIDTH       (1U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW49(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C1_RHWSW49_SHIFT)) & CE_L_VFCCU_GFLTRC_C1_RHWSW49_MASK)

#define CE_L_VFCCU_GFLTRC_C1_RHWSW50_MASK        (0x40000U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW50_SHIFT       (18U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW50_WIDTH       (1U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW50(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C1_RHWSW50_SHIFT)) & CE_L_VFCCU_GFLTRC_C1_RHWSW50_MASK)

#define CE_L_VFCCU_GFLTRC_C1_RHWSW51_MASK        (0x80000U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW51_SHIFT       (19U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW51_WIDTH       (1U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW51(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C1_RHWSW51_SHIFT)) & CE_L_VFCCU_GFLTRC_C1_RHWSW51_MASK)

#define CE_L_VFCCU_GFLTRC_C1_RHWSW52_MASK        (0x100000U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW52_SHIFT       (20U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW52_WIDTH       (1U)
#define CE_L_VFCCU_GFLTRC_C1_RHWSW52(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTRC_C1_RHWSW52_SHIFT)) & CE_L_VFCCU_GFLTRC_C1_RHWSW52_MASK)
/*! @} */

/*! @name GFLTOVDC0 - Global Fault Overflow Detection */
/*! @{ */

#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS0_MASK       (0x1U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS0_SHIFT      (0U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS0_WIDTH      (1U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS0(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC0_OVF_DIS0_SHIFT)) & CE_L_VFCCU_GFLTOVDC0_OVF_DIS0_MASK)

#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS1_MASK       (0x2U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS1_SHIFT      (1U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS1_WIDTH      (1U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS1(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC0_OVF_DIS1_SHIFT)) & CE_L_VFCCU_GFLTOVDC0_OVF_DIS1_MASK)

#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS2_MASK       (0x4U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS2_SHIFT      (2U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS2_WIDTH      (1U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS2(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC0_OVF_DIS2_SHIFT)) & CE_L_VFCCU_GFLTOVDC0_OVF_DIS2_MASK)

#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS3_MASK       (0x8U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS3_SHIFT      (3U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS3_WIDTH      (1U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS3(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC0_OVF_DIS3_SHIFT)) & CE_L_VFCCU_GFLTOVDC0_OVF_DIS3_MASK)

#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS4_MASK       (0x10U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS4_SHIFT      (4U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS4_WIDTH      (1U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS4(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC0_OVF_DIS4_SHIFT)) & CE_L_VFCCU_GFLTOVDC0_OVF_DIS4_MASK)

#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS5_MASK       (0x20U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS5_SHIFT      (5U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS5_WIDTH      (1U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS5(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC0_OVF_DIS5_SHIFT)) & CE_L_VFCCU_GFLTOVDC0_OVF_DIS5_MASK)

#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS6_MASK       (0x40U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS6_SHIFT      (6U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS6_WIDTH      (1U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS6(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC0_OVF_DIS6_SHIFT)) & CE_L_VFCCU_GFLTOVDC0_OVF_DIS6_MASK)

#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS7_MASK       (0x80U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS7_SHIFT      (7U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS7_WIDTH      (1U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS7(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC0_OVF_DIS7_SHIFT)) & CE_L_VFCCU_GFLTOVDC0_OVF_DIS7_MASK)

#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS8_MASK       (0x100U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS8_SHIFT      (8U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS8_WIDTH      (1U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS8(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC0_OVF_DIS8_SHIFT)) & CE_L_VFCCU_GFLTOVDC0_OVF_DIS8_MASK)

#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS9_MASK       (0x200U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS9_SHIFT      (9U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS9_WIDTH      (1U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS9(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC0_OVF_DIS9_SHIFT)) & CE_L_VFCCU_GFLTOVDC0_OVF_DIS9_MASK)

#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS10_MASK      (0x400U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS10_SHIFT     (10U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS10_WIDTH     (1U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS10(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC0_OVF_DIS10_SHIFT)) & CE_L_VFCCU_GFLTOVDC0_OVF_DIS10_MASK)

#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS11_MASK      (0x800U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS11_SHIFT     (11U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS11_WIDTH     (1U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS11(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC0_OVF_DIS11_SHIFT)) & CE_L_VFCCU_GFLTOVDC0_OVF_DIS11_MASK)

#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS12_MASK      (0x1000U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS12_SHIFT     (12U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS12_WIDTH     (1U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS12(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC0_OVF_DIS12_SHIFT)) & CE_L_VFCCU_GFLTOVDC0_OVF_DIS12_MASK)

#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS13_MASK      (0x2000U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS13_SHIFT     (13U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS13_WIDTH     (1U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS13(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC0_OVF_DIS13_SHIFT)) & CE_L_VFCCU_GFLTOVDC0_OVF_DIS13_MASK)

#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS14_MASK      (0x4000U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS14_SHIFT     (14U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS14_WIDTH     (1U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS14(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC0_OVF_DIS14_SHIFT)) & CE_L_VFCCU_GFLTOVDC0_OVF_DIS14_MASK)

#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS15_MASK      (0x8000U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS15_SHIFT     (15U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS15_WIDTH     (1U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS15(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC0_OVF_DIS15_SHIFT)) & CE_L_VFCCU_GFLTOVDC0_OVF_DIS15_MASK)

#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS16_MASK      (0x10000U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS16_SHIFT     (16U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS16_WIDTH     (1U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS16(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC0_OVF_DIS16_SHIFT)) & CE_L_VFCCU_GFLTOVDC0_OVF_DIS16_MASK)

#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS17_MASK      (0x20000U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS17_SHIFT     (17U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS17_WIDTH     (1U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS17(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC0_OVF_DIS17_SHIFT)) & CE_L_VFCCU_GFLTOVDC0_OVF_DIS17_MASK)

#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS18_MASK      (0x40000U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS18_SHIFT     (18U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS18_WIDTH     (1U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS18(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC0_OVF_DIS18_SHIFT)) & CE_L_VFCCU_GFLTOVDC0_OVF_DIS18_MASK)

#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS19_MASK      (0x80000U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS19_SHIFT     (19U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS19_WIDTH     (1U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS19(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC0_OVF_DIS19_SHIFT)) & CE_L_VFCCU_GFLTOVDC0_OVF_DIS19_MASK)

#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS20_MASK      (0x100000U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS20_SHIFT     (20U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS20_WIDTH     (1U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS20(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC0_OVF_DIS20_SHIFT)) & CE_L_VFCCU_GFLTOVDC0_OVF_DIS20_MASK)

#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS21_MASK      (0x200000U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS21_SHIFT     (21U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS21_WIDTH     (1U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS21(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC0_OVF_DIS21_SHIFT)) & CE_L_VFCCU_GFLTOVDC0_OVF_DIS21_MASK)

#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS22_MASK      (0x400000U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS22_SHIFT     (22U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS22_WIDTH     (1U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS22(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC0_OVF_DIS22_SHIFT)) & CE_L_VFCCU_GFLTOVDC0_OVF_DIS22_MASK)

#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS23_MASK      (0x800000U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS23_SHIFT     (23U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS23_WIDTH     (1U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS23(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC0_OVF_DIS23_SHIFT)) & CE_L_VFCCU_GFLTOVDC0_OVF_DIS23_MASK)

#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS24_MASK      (0x1000000U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS24_SHIFT     (24U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS24_WIDTH     (1U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS24(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC0_OVF_DIS24_SHIFT)) & CE_L_VFCCU_GFLTOVDC0_OVF_DIS24_MASK)

#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS25_MASK      (0x2000000U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS25_SHIFT     (25U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS25_WIDTH     (1U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS25(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC0_OVF_DIS25_SHIFT)) & CE_L_VFCCU_GFLTOVDC0_OVF_DIS25_MASK)

#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS26_MASK      (0x4000000U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS26_SHIFT     (26U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS26_WIDTH     (1U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS26(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC0_OVF_DIS26_SHIFT)) & CE_L_VFCCU_GFLTOVDC0_OVF_DIS26_MASK)

#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS27_MASK      (0x8000000U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS27_SHIFT     (27U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS27_WIDTH     (1U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS27(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC0_OVF_DIS27_SHIFT)) & CE_L_VFCCU_GFLTOVDC0_OVF_DIS27_MASK)

#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS28_MASK      (0x10000000U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS28_SHIFT     (28U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS28_WIDTH     (1U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS28(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC0_OVF_DIS28_SHIFT)) & CE_L_VFCCU_GFLTOVDC0_OVF_DIS28_MASK)

#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS29_MASK      (0x20000000U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS29_SHIFT     (29U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS29_WIDTH     (1U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS29(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC0_OVF_DIS29_SHIFT)) & CE_L_VFCCU_GFLTOVDC0_OVF_DIS29_MASK)

#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS30_MASK      (0x40000000U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS30_SHIFT     (30U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS30_WIDTH     (1U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS30(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC0_OVF_DIS30_SHIFT)) & CE_L_VFCCU_GFLTOVDC0_OVF_DIS30_MASK)

#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS31_MASK      (0x80000000U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS31_SHIFT     (31U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS31_WIDTH     (1U)
#define CE_L_VFCCU_GFLTOVDC0_OVF_DIS31(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC0_OVF_DIS31_SHIFT)) & CE_L_VFCCU_GFLTOVDC0_OVF_DIS31_MASK)
/*! @} */

/*! @name GFLTOVDC1 - Global Fault Overflow Detection */
/*! @{ */

#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS32_MASK      (0x1U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS32_SHIFT     (0U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS32_WIDTH     (1U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS32(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC1_OVF_DIS32_SHIFT)) & CE_L_VFCCU_GFLTOVDC1_OVF_DIS32_MASK)

#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS33_MASK      (0x2U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS33_SHIFT     (1U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS33_WIDTH     (1U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS33(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC1_OVF_DIS33_SHIFT)) & CE_L_VFCCU_GFLTOVDC1_OVF_DIS33_MASK)

#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS34_MASK      (0x4U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS34_SHIFT     (2U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS34_WIDTH     (1U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS34(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC1_OVF_DIS34_SHIFT)) & CE_L_VFCCU_GFLTOVDC1_OVF_DIS34_MASK)

#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS35_MASK      (0x8U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS35_SHIFT     (3U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS35_WIDTH     (1U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS35(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC1_OVF_DIS35_SHIFT)) & CE_L_VFCCU_GFLTOVDC1_OVF_DIS35_MASK)

#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS36_MASK      (0x10U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS36_SHIFT     (4U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS36_WIDTH     (1U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS36(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC1_OVF_DIS36_SHIFT)) & CE_L_VFCCU_GFLTOVDC1_OVF_DIS36_MASK)

#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS37_MASK      (0x20U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS37_SHIFT     (5U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS37_WIDTH     (1U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS37(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC1_OVF_DIS37_SHIFT)) & CE_L_VFCCU_GFLTOVDC1_OVF_DIS37_MASK)

#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS38_MASK      (0x40U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS38_SHIFT     (6U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS38_WIDTH     (1U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS38(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC1_OVF_DIS38_SHIFT)) & CE_L_VFCCU_GFLTOVDC1_OVF_DIS38_MASK)

#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS39_MASK      (0x80U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS39_SHIFT     (7U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS39_WIDTH     (1U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS39(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC1_OVF_DIS39_SHIFT)) & CE_L_VFCCU_GFLTOVDC1_OVF_DIS39_MASK)

#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS40_MASK      (0x100U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS40_SHIFT     (8U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS40_WIDTH     (1U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS40(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC1_OVF_DIS40_SHIFT)) & CE_L_VFCCU_GFLTOVDC1_OVF_DIS40_MASK)

#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS41_MASK      (0x200U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS41_SHIFT     (9U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS41_WIDTH     (1U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS41(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC1_OVF_DIS41_SHIFT)) & CE_L_VFCCU_GFLTOVDC1_OVF_DIS41_MASK)

#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS42_MASK      (0x400U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS42_SHIFT     (10U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS42_WIDTH     (1U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS42(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC1_OVF_DIS42_SHIFT)) & CE_L_VFCCU_GFLTOVDC1_OVF_DIS42_MASK)

#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS43_MASK      (0x800U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS43_SHIFT     (11U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS43_WIDTH     (1U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS43(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC1_OVF_DIS43_SHIFT)) & CE_L_VFCCU_GFLTOVDC1_OVF_DIS43_MASK)

#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS44_MASK      (0x1000U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS44_SHIFT     (12U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS44_WIDTH     (1U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS44(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC1_OVF_DIS44_SHIFT)) & CE_L_VFCCU_GFLTOVDC1_OVF_DIS44_MASK)

#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS45_MASK      (0x2000U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS45_SHIFT     (13U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS45_WIDTH     (1U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS45(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC1_OVF_DIS45_SHIFT)) & CE_L_VFCCU_GFLTOVDC1_OVF_DIS45_MASK)

#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS46_MASK      (0x4000U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS46_SHIFT     (14U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS46_WIDTH     (1U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS46(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC1_OVF_DIS46_SHIFT)) & CE_L_VFCCU_GFLTOVDC1_OVF_DIS46_MASK)

#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS47_MASK      (0x8000U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS47_SHIFT     (15U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS47_WIDTH     (1U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS47(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC1_OVF_DIS47_SHIFT)) & CE_L_VFCCU_GFLTOVDC1_OVF_DIS47_MASK)

#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS48_MASK      (0x10000U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS48_SHIFT     (16U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS48_WIDTH     (1U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS48(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC1_OVF_DIS48_SHIFT)) & CE_L_VFCCU_GFLTOVDC1_OVF_DIS48_MASK)

#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS49_MASK      (0x20000U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS49_SHIFT     (17U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS49_WIDTH     (1U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS49(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC1_OVF_DIS49_SHIFT)) & CE_L_VFCCU_GFLTOVDC1_OVF_DIS49_MASK)

#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS50_MASK      (0x40000U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS50_SHIFT     (18U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS50_WIDTH     (1U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS50(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC1_OVF_DIS50_SHIFT)) & CE_L_VFCCU_GFLTOVDC1_OVF_DIS50_MASK)

#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS51_MASK      (0x80000U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS51_SHIFT     (19U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS51_WIDTH     (1U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS51(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC1_OVF_DIS51_SHIFT)) & CE_L_VFCCU_GFLTOVDC1_OVF_DIS51_MASK)

#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS52_MASK      (0x100000U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS52_SHIFT     (20U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS52_WIDTH     (1U)
#define CE_L_VFCCU_GFLTOVDC1_OVF_DIS52(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GFLTOVDC1_OVF_DIS52_SHIFT)) & CE_L_VFCCU_GFLTOVDC1_OVF_DIS52_MASK)
/*! @} */

/*! @name GSWFLODC - Global Software Fault Overflow Detection Disable */
/*! @{ */

#define CE_L_VFCCU_GSWFLODC_SWOVF_DIS0_MASK      (0x1U)
#define CE_L_VFCCU_GSWFLODC_SWOVF_DIS0_SHIFT     (0U)
#define CE_L_VFCCU_GSWFLODC_SWOVF_DIS0_WIDTH     (1U)
#define CE_L_VFCCU_GSWFLODC_SWOVF_DIS0(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GSWFLODC_SWOVF_DIS0_SHIFT)) & CE_L_VFCCU_GSWFLODC_SWOVF_DIS0_MASK)

#define CE_L_VFCCU_GSWFLODC_SWOVF_DIS1_MASK      (0x2U)
#define CE_L_VFCCU_GSWFLODC_SWOVF_DIS1_SHIFT     (1U)
#define CE_L_VFCCU_GSWFLODC_SWOVF_DIS1_WIDTH     (1U)
#define CE_L_VFCCU_GSWFLODC_SWOVF_DIS1(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GSWFLODC_SWOVF_DIS1_SHIFT)) & CE_L_VFCCU_GSWFLODC_SWOVF_DIS1_MASK)

#define CE_L_VFCCU_GSWFLODC_SWOVF_DIS2_MASK      (0x4U)
#define CE_L_VFCCU_GSWFLODC_SWOVF_DIS2_SHIFT     (2U)
#define CE_L_VFCCU_GSWFLODC_SWOVF_DIS2_WIDTH     (1U)
#define CE_L_VFCCU_GSWFLODC_SWOVF_DIS2(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GSWFLODC_SWOVF_DIS2_SHIFT)) & CE_L_VFCCU_GSWFLODC_SWOVF_DIS2_MASK)

#define CE_L_VFCCU_GSWFLODC_SWOVF_DIS3_MASK      (0x8U)
#define CE_L_VFCCU_GSWFLODC_SWOVF_DIS3_SHIFT     (3U)
#define CE_L_VFCCU_GSWFLODC_SWOVF_DIS3_WIDTH     (1U)
#define CE_L_VFCCU_GSWFLODC_SWOVF_DIS3(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GSWFLODC_SWOVF_DIS3_SHIFT)) & CE_L_VFCCU_GSWFLODC_SWOVF_DIS3_MASK)

#define CE_L_VFCCU_GSWFLODC_SWOVF_DIS4_MASK      (0x10U)
#define CE_L_VFCCU_GSWFLODC_SWOVF_DIS4_SHIFT     (4U)
#define CE_L_VFCCU_GSWFLODC_SWOVF_DIS4_WIDTH     (1U)
#define CE_L_VFCCU_GSWFLODC_SWOVF_DIS4(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GSWFLODC_SWOVF_DIS4_SHIFT)) & CE_L_VFCCU_GSWFLODC_SWOVF_DIS4_MASK)

#define CE_L_VFCCU_GSWFLODC_SWOVF_DIS5_MASK      (0x20U)
#define CE_L_VFCCU_GSWFLODC_SWOVF_DIS5_SHIFT     (5U)
#define CE_L_VFCCU_GSWFLODC_SWOVF_DIS5_WIDTH     (1U)
#define CE_L_VFCCU_GSWFLODC_SWOVF_DIS5(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GSWFLODC_SWOVF_DIS5_SHIFT)) & CE_L_VFCCU_GSWFLODC_SWOVF_DIS5_MASK)
/*! @} */

/*! @name GCTRL - Global Space Control */
/*! @{ */

#define CE_L_VFCCU_GCTRL_OVF_EN_MASK             (0x1U)
#define CE_L_VFCCU_GCTRL_OVF_EN_SHIFT            (0U)
#define CE_L_VFCCU_GCTRL_OVF_EN_WIDTH            (1U)
#define CE_L_VFCCU_GCTRL_OVF_EN(x)               (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GCTRL_OVF_EN_SHIFT)) & CE_L_VFCCU_GCTRL_OVF_EN_MASK)
/*! @} */

/*! @name GINTOVFS - Global DID FSM Status */
/*! @{ */

#define CE_L_VFCCU_GINTOVFS_FLTSERV_MASK         (0x80U)
#define CE_L_VFCCU_GINTOVFS_FLTSERV_SHIFT        (7U)
#define CE_L_VFCCU_GINTOVFS_FLTSERV_WIDTH        (1U)
#define CE_L_VFCCU_GINTOVFS_FLTSERV(x)           (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GINTOVFS_FLTSERV_SHIFT)) & CE_L_VFCCU_GINTOVFS_FLTSERV_MASK)

#define CE_L_VFCCU_GINTOVFS_OVF_DET_MASK         (0x100U)
#define CE_L_VFCCU_GINTOVFS_OVF_DET_SHIFT        (8U)
#define CE_L_VFCCU_GINTOVFS_OVF_DET_WIDTH        (1U)
#define CE_L_VFCCU_GINTOVFS_OVF_DET(x)           (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GINTOVFS_OVF_DET_SHIFT)) & CE_L_VFCCU_GINTOVFS_OVF_DET_MASK)

#define CE_L_VFCCU_GINTOVFS_SERV_DID_MASK        (0xF0000U)
#define CE_L_VFCCU_GINTOVFS_SERV_DID_SHIFT       (16U)
#define CE_L_VFCCU_GINTOVFS_SERV_DID_WIDTH       (4U)
#define CE_L_VFCCU_GINTOVFS_SERV_DID(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GINTOVFS_SERV_DID_SHIFT)) & CE_L_VFCCU_GINTOVFS_SERV_DID_MASK)

#define CE_L_VFCCU_GINTOVFS_OVF_DID_MASK         (0xF000000U)
#define CE_L_VFCCU_GINTOVFS_OVF_DID_SHIFT        (24U)
#define CE_L_VFCCU_GINTOVFS_OVF_DID_WIDTH        (4U)
#define CE_L_VFCCU_GINTOVFS_OVF_DID(x)           (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GINTOVFS_OVF_DID_SHIFT)) & CE_L_VFCCU_GINTOVFS_OVF_DID_MASK)
/*! @} */

/*! @name GDBGCFG - Global Debug */
/*! @{ */

#define CE_L_VFCCU_GDBGCFG_FRZ_MASK              (0x10000U)
#define CE_L_VFCCU_GDBGCFG_FRZ_SHIFT             (16U)
#define CE_L_VFCCU_GDBGCFG_FRZ_WIDTH             (1U)
#define CE_L_VFCCU_GDBGCFG_FRZ(x)                (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GDBGCFG_FRZ_SHIFT)) & CE_L_VFCCU_GDBGCFG_FRZ_MASK)
/*! @} */

/*! @name GDBGSTAT - Global Debug Status */
/*! @{ */

#define CE_L_VFCCU_GDBGSTAT_FLTIND_MASK          (0xFFU)
#define CE_L_VFCCU_GDBGSTAT_FLTIND_SHIFT         (0U)
#define CE_L_VFCCU_GDBGSTAT_FLTIND_WIDTH         (8U)
#define CE_L_VFCCU_GDBGSTAT_FLTIND(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_GDBGSTAT_FLTIND_SHIFT)) & CE_L_VFCCU_GDBGSTAT_FLTIND_MASK)
/*! @} */

/*! @name SWRPTDID - Software Fault Reported DID */
/*! @{ */

#define CE_L_VFCCU_SWRPTDID_DID_MASK             (0xFU)
#define CE_L_VFCCU_SWRPTDID_DID_SHIFT            (0U)
#define CE_L_VFCCU_SWRPTDID_DID_WIDTH            (4U)
#define CE_L_VFCCU_SWRPTDID_DID(x)               (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_SWRPTDID_DID_SHIFT)) & CE_L_VFCCU_SWRPTDID_DID_MASK)
/*! @} */

/*! @name SWRKSET_0 - Software Reaction Set */
/*! @{ */

#define CE_L_VFCCU_SWRKSET_0_RKNEN0_MASK         (0x1U)
#define CE_L_VFCCU_SWRKSET_0_RKNEN0_SHIFT        (0U)
#define CE_L_VFCCU_SWRKSET_0_RKNEN0_WIDTH        (1U)
#define CE_L_VFCCU_SWRKSET_0_RKNEN0(x)           (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_SWRKSET_0_RKNEN0_SHIFT)) & CE_L_VFCCU_SWRKSET_0_RKNEN0_MASK)

#define CE_L_VFCCU_SWRKSET_0_RKNEN1_MASK         (0x2U)
#define CE_L_VFCCU_SWRKSET_0_RKNEN1_SHIFT        (1U)
#define CE_L_VFCCU_SWRKSET_0_RKNEN1_WIDTH        (1U)
#define CE_L_VFCCU_SWRKSET_0_RKNEN1(x)           (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_SWRKSET_0_RKNEN1_SHIFT)) & CE_L_VFCCU_SWRKSET_0_RKNEN1_MASK)

#define CE_L_VFCCU_SWRKSET_0_RKNEN2_MASK         (0x4U)
#define CE_L_VFCCU_SWRKSET_0_RKNEN2_SHIFT        (2U)
#define CE_L_VFCCU_SWRKSET_0_RKNEN2_WIDTH        (1U)
#define CE_L_VFCCU_SWRKSET_0_RKNEN2(x)           (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_SWRKSET_0_RKNEN2_SHIFT)) & CE_L_VFCCU_SWRKSET_0_RKNEN2_MASK)

#define CE_L_VFCCU_SWRKSET_0_RKNEN3_MASK         (0x8U)
#define CE_L_VFCCU_SWRKSET_0_RKNEN3_SHIFT        (3U)
#define CE_L_VFCCU_SWRKSET_0_RKNEN3_WIDTH        (1U)
#define CE_L_VFCCU_SWRKSET_0_RKNEN3(x)           (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_SWRKSET_0_RKNEN3_SHIFT)) & CE_L_VFCCU_SWRKSET_0_RKNEN3_MASK)

#define CE_L_VFCCU_SWRKSET_0_RKNEN4_MASK         (0x10U)
#define CE_L_VFCCU_SWRKSET_0_RKNEN4_SHIFT        (4U)
#define CE_L_VFCCU_SWRKSET_0_RKNEN4_WIDTH        (1U)
#define CE_L_VFCCU_SWRKSET_0_RKNEN4(x)           (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_SWRKSET_0_RKNEN4_SHIFT)) & CE_L_VFCCU_SWRKSET_0_RKNEN4_MASK)

#define CE_L_VFCCU_SWRKSET_0_RKNEN5_MASK         (0x20U)
#define CE_L_VFCCU_SWRKSET_0_RKNEN5_SHIFT        (5U)
#define CE_L_VFCCU_SWRKSET_0_RKNEN5_WIDTH        (1U)
#define CE_L_VFCCU_SWRKSET_0_RKNEN5(x)           (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_SWRKSET_0_RKNEN5_SHIFT)) & CE_L_VFCCU_SWRKSET_0_RKNEN5_MASK)
/*! @} */

/*! @name SWRKCLR_0 - Software Reaction Clear */
/*! @{ */

#define CE_L_VFCCU_SWRKCLR_0_RKNCLR0_MASK        (0x1U)
#define CE_L_VFCCU_SWRKCLR_0_RKNCLR0_SHIFT       (0U)
#define CE_L_VFCCU_SWRKCLR_0_RKNCLR0_WIDTH       (1U)
#define CE_L_VFCCU_SWRKCLR_0_RKNCLR0(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_SWRKCLR_0_RKNCLR0_SHIFT)) & CE_L_VFCCU_SWRKCLR_0_RKNCLR0_MASK)

#define CE_L_VFCCU_SWRKCLR_0_RKNCLR1_MASK        (0x2U)
#define CE_L_VFCCU_SWRKCLR_0_RKNCLR1_SHIFT       (1U)
#define CE_L_VFCCU_SWRKCLR_0_RKNCLR1_WIDTH       (1U)
#define CE_L_VFCCU_SWRKCLR_0_RKNCLR1(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_SWRKCLR_0_RKNCLR1_SHIFT)) & CE_L_VFCCU_SWRKCLR_0_RKNCLR1_MASK)

#define CE_L_VFCCU_SWRKCLR_0_RKNCLR2_MASK        (0x4U)
#define CE_L_VFCCU_SWRKCLR_0_RKNCLR2_SHIFT       (2U)
#define CE_L_VFCCU_SWRKCLR_0_RKNCLR2_WIDTH       (1U)
#define CE_L_VFCCU_SWRKCLR_0_RKNCLR2(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_SWRKCLR_0_RKNCLR2_SHIFT)) & CE_L_VFCCU_SWRKCLR_0_RKNCLR2_MASK)

#define CE_L_VFCCU_SWRKCLR_0_RKNCLR3_MASK        (0x8U)
#define CE_L_VFCCU_SWRKCLR_0_RKNCLR3_SHIFT       (3U)
#define CE_L_VFCCU_SWRKCLR_0_RKNCLR3_WIDTH       (1U)
#define CE_L_VFCCU_SWRKCLR_0_RKNCLR3(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_SWRKCLR_0_RKNCLR3_SHIFT)) & CE_L_VFCCU_SWRKCLR_0_RKNCLR3_MASK)

#define CE_L_VFCCU_SWRKCLR_0_RKNCLR4_MASK        (0x10U)
#define CE_L_VFCCU_SWRKCLR_0_RKNCLR4_SHIFT       (4U)
#define CE_L_VFCCU_SWRKCLR_0_RKNCLR4_WIDTH       (1U)
#define CE_L_VFCCU_SWRKCLR_0_RKNCLR4(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_SWRKCLR_0_RKNCLR4_SHIFT)) & CE_L_VFCCU_SWRKCLR_0_RKNCLR4_MASK)

#define CE_L_VFCCU_SWRKCLR_0_RKNCLR5_MASK        (0x20U)
#define CE_L_VFCCU_SWRKCLR_0_RKNCLR5_SHIFT       (5U)
#define CE_L_VFCCU_SWRKCLR_0_RKNCLR5_WIDTH       (1U)
#define CE_L_VFCCU_SWRKCLR_0_RKNCLR5(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_SWRKCLR_0_RKNCLR5_SHIFT)) & CE_L_VFCCU_SWRKCLR_0_RKNCLR5_MASK)
/*! @} */

/*! @name FHCFG0 - Fault Handler */
/*! @{ */

#define CE_L_VFCCU_FHCFG0_FHIDEN_MASK            (0x1U)
#define CE_L_VFCCU_FHCFG0_FHIDEN_SHIFT           (0U)
#define CE_L_VFCCU_FHCFG0_FHIDEN_WIDTH           (1U)
#define CE_L_VFCCU_FHCFG0_FHIDEN(x)              (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHCFG0_FHIDEN_SHIFT)) & CE_L_VFCCU_FHCFG0_FHIDEN_MASK)
/*! @} */

/*! @name FHSRVDS0 - Fault Handler Status */
/*! @{ */

#define CE_L_VFCCU_FHSRVDS0_SERV_DID_MASK        (0xFU)
#define CE_L_VFCCU_FHSRVDS0_SERV_DID_SHIFT       (0U)
#define CE_L_VFCCU_FHSRVDS0_SERV_DID_WIDTH       (4U)
#define CE_L_VFCCU_FHSRVDS0_SERV_DID(x)          (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHSRVDS0_SERV_DID_SHIFT)) & CE_L_VFCCU_FHSRVDS0_SERV_DID_MASK)

#define CE_L_VFCCU_FHSRVDS0_AGGFLTS_MASK         (0x10U)
#define CE_L_VFCCU_FHSRVDS0_AGGFLTS_SHIFT        (4U)
#define CE_L_VFCCU_FHSRVDS0_AGGFLTS_WIDTH        (1U)
#define CE_L_VFCCU_FHSRVDS0_AGGFLTS(x)           (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHSRVDS0_AGGFLTS_SHIFT)) & CE_L_VFCCU_FHSRVDS0_AGGFLTS_MASK)
/*! @} */

/*! @name FHFLTENC00 - Fault Enable */
/*! @{ */

#define CE_L_VFCCU_FHFLTENC00_EN0_MASK           (0x1U)
#define CE_L_VFCCU_FHFLTENC00_EN0_SHIFT          (0U)
#define CE_L_VFCCU_FHFLTENC00_EN0_WIDTH          (1U)
#define CE_L_VFCCU_FHFLTENC00_EN0(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC00_EN0_SHIFT)) & CE_L_VFCCU_FHFLTENC00_EN0_MASK)

#define CE_L_VFCCU_FHFLTENC00_EN1_MASK           (0x2U)
#define CE_L_VFCCU_FHFLTENC00_EN1_SHIFT          (1U)
#define CE_L_VFCCU_FHFLTENC00_EN1_WIDTH          (1U)
#define CE_L_VFCCU_FHFLTENC00_EN1(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC00_EN1_SHIFT)) & CE_L_VFCCU_FHFLTENC00_EN1_MASK)

#define CE_L_VFCCU_FHFLTENC00_EN2_MASK           (0x4U)
#define CE_L_VFCCU_FHFLTENC00_EN2_SHIFT          (2U)
#define CE_L_VFCCU_FHFLTENC00_EN2_WIDTH          (1U)
#define CE_L_VFCCU_FHFLTENC00_EN2(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC00_EN2_SHIFT)) & CE_L_VFCCU_FHFLTENC00_EN2_MASK)

#define CE_L_VFCCU_FHFLTENC00_EN3_MASK           (0x8U)
#define CE_L_VFCCU_FHFLTENC00_EN3_SHIFT          (3U)
#define CE_L_VFCCU_FHFLTENC00_EN3_WIDTH          (1U)
#define CE_L_VFCCU_FHFLTENC00_EN3(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC00_EN3_SHIFT)) & CE_L_VFCCU_FHFLTENC00_EN3_MASK)

#define CE_L_VFCCU_FHFLTENC00_EN4_MASK           (0x10U)
#define CE_L_VFCCU_FHFLTENC00_EN4_SHIFT          (4U)
#define CE_L_VFCCU_FHFLTENC00_EN4_WIDTH          (1U)
#define CE_L_VFCCU_FHFLTENC00_EN4(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC00_EN4_SHIFT)) & CE_L_VFCCU_FHFLTENC00_EN4_MASK)

#define CE_L_VFCCU_FHFLTENC00_EN5_MASK           (0x20U)
#define CE_L_VFCCU_FHFLTENC00_EN5_SHIFT          (5U)
#define CE_L_VFCCU_FHFLTENC00_EN5_WIDTH          (1U)
#define CE_L_VFCCU_FHFLTENC00_EN5(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC00_EN5_SHIFT)) & CE_L_VFCCU_FHFLTENC00_EN5_MASK)

#define CE_L_VFCCU_FHFLTENC00_EN6_MASK           (0x40U)
#define CE_L_VFCCU_FHFLTENC00_EN6_SHIFT          (6U)
#define CE_L_VFCCU_FHFLTENC00_EN6_WIDTH          (1U)
#define CE_L_VFCCU_FHFLTENC00_EN6(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC00_EN6_SHIFT)) & CE_L_VFCCU_FHFLTENC00_EN6_MASK)

#define CE_L_VFCCU_FHFLTENC00_EN7_MASK           (0x80U)
#define CE_L_VFCCU_FHFLTENC00_EN7_SHIFT          (7U)
#define CE_L_VFCCU_FHFLTENC00_EN7_WIDTH          (1U)
#define CE_L_VFCCU_FHFLTENC00_EN7(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC00_EN7_SHIFT)) & CE_L_VFCCU_FHFLTENC00_EN7_MASK)

#define CE_L_VFCCU_FHFLTENC00_EN8_MASK           (0x100U)
#define CE_L_VFCCU_FHFLTENC00_EN8_SHIFT          (8U)
#define CE_L_VFCCU_FHFLTENC00_EN8_WIDTH          (1U)
#define CE_L_VFCCU_FHFLTENC00_EN8(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC00_EN8_SHIFT)) & CE_L_VFCCU_FHFLTENC00_EN8_MASK)

#define CE_L_VFCCU_FHFLTENC00_EN9_MASK           (0x200U)
#define CE_L_VFCCU_FHFLTENC00_EN9_SHIFT          (9U)
#define CE_L_VFCCU_FHFLTENC00_EN9_WIDTH          (1U)
#define CE_L_VFCCU_FHFLTENC00_EN9(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC00_EN9_SHIFT)) & CE_L_VFCCU_FHFLTENC00_EN9_MASK)

#define CE_L_VFCCU_FHFLTENC00_EN10_MASK          (0x400U)
#define CE_L_VFCCU_FHFLTENC00_EN10_SHIFT         (10U)
#define CE_L_VFCCU_FHFLTENC00_EN10_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTENC00_EN10(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC00_EN10_SHIFT)) & CE_L_VFCCU_FHFLTENC00_EN10_MASK)

#define CE_L_VFCCU_FHFLTENC00_EN11_MASK          (0x800U)
#define CE_L_VFCCU_FHFLTENC00_EN11_SHIFT         (11U)
#define CE_L_VFCCU_FHFLTENC00_EN11_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTENC00_EN11(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC00_EN11_SHIFT)) & CE_L_VFCCU_FHFLTENC00_EN11_MASK)

#define CE_L_VFCCU_FHFLTENC00_EN12_MASK          (0x1000U)
#define CE_L_VFCCU_FHFLTENC00_EN12_SHIFT         (12U)
#define CE_L_VFCCU_FHFLTENC00_EN12_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTENC00_EN12(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC00_EN12_SHIFT)) & CE_L_VFCCU_FHFLTENC00_EN12_MASK)

#define CE_L_VFCCU_FHFLTENC00_EN13_MASK          (0x2000U)
#define CE_L_VFCCU_FHFLTENC00_EN13_SHIFT         (13U)
#define CE_L_VFCCU_FHFLTENC00_EN13_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTENC00_EN13(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC00_EN13_SHIFT)) & CE_L_VFCCU_FHFLTENC00_EN13_MASK)

#define CE_L_VFCCU_FHFLTENC00_EN14_MASK          (0x4000U)
#define CE_L_VFCCU_FHFLTENC00_EN14_SHIFT         (14U)
#define CE_L_VFCCU_FHFLTENC00_EN14_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTENC00_EN14(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC00_EN14_SHIFT)) & CE_L_VFCCU_FHFLTENC00_EN14_MASK)

#define CE_L_VFCCU_FHFLTENC00_EN15_MASK          (0x8000U)
#define CE_L_VFCCU_FHFLTENC00_EN15_SHIFT         (15U)
#define CE_L_VFCCU_FHFLTENC00_EN15_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTENC00_EN15(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC00_EN15_SHIFT)) & CE_L_VFCCU_FHFLTENC00_EN15_MASK)

#define CE_L_VFCCU_FHFLTENC00_EN16_MASK          (0x10000U)
#define CE_L_VFCCU_FHFLTENC00_EN16_SHIFT         (16U)
#define CE_L_VFCCU_FHFLTENC00_EN16_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTENC00_EN16(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC00_EN16_SHIFT)) & CE_L_VFCCU_FHFLTENC00_EN16_MASK)

#define CE_L_VFCCU_FHFLTENC00_EN17_MASK          (0x20000U)
#define CE_L_VFCCU_FHFLTENC00_EN17_SHIFT         (17U)
#define CE_L_VFCCU_FHFLTENC00_EN17_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTENC00_EN17(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC00_EN17_SHIFT)) & CE_L_VFCCU_FHFLTENC00_EN17_MASK)

#define CE_L_VFCCU_FHFLTENC00_EN18_MASK          (0x40000U)
#define CE_L_VFCCU_FHFLTENC00_EN18_SHIFT         (18U)
#define CE_L_VFCCU_FHFLTENC00_EN18_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTENC00_EN18(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC00_EN18_SHIFT)) & CE_L_VFCCU_FHFLTENC00_EN18_MASK)

#define CE_L_VFCCU_FHFLTENC00_EN19_MASK          (0x80000U)
#define CE_L_VFCCU_FHFLTENC00_EN19_SHIFT         (19U)
#define CE_L_VFCCU_FHFLTENC00_EN19_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTENC00_EN19(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC00_EN19_SHIFT)) & CE_L_VFCCU_FHFLTENC00_EN19_MASK)

#define CE_L_VFCCU_FHFLTENC00_EN20_MASK          (0x100000U)
#define CE_L_VFCCU_FHFLTENC00_EN20_SHIFT         (20U)
#define CE_L_VFCCU_FHFLTENC00_EN20_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTENC00_EN20(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC00_EN20_SHIFT)) & CE_L_VFCCU_FHFLTENC00_EN20_MASK)

#define CE_L_VFCCU_FHFLTENC00_EN21_MASK          (0x200000U)
#define CE_L_VFCCU_FHFLTENC00_EN21_SHIFT         (21U)
#define CE_L_VFCCU_FHFLTENC00_EN21_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTENC00_EN21(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC00_EN21_SHIFT)) & CE_L_VFCCU_FHFLTENC00_EN21_MASK)

#define CE_L_VFCCU_FHFLTENC00_EN22_MASK          (0x400000U)
#define CE_L_VFCCU_FHFLTENC00_EN22_SHIFT         (22U)
#define CE_L_VFCCU_FHFLTENC00_EN22_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTENC00_EN22(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC00_EN22_SHIFT)) & CE_L_VFCCU_FHFLTENC00_EN22_MASK)

#define CE_L_VFCCU_FHFLTENC00_EN23_MASK          (0x800000U)
#define CE_L_VFCCU_FHFLTENC00_EN23_SHIFT         (23U)
#define CE_L_VFCCU_FHFLTENC00_EN23_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTENC00_EN23(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC00_EN23_SHIFT)) & CE_L_VFCCU_FHFLTENC00_EN23_MASK)

#define CE_L_VFCCU_FHFLTENC00_EN24_MASK          (0x1000000U)
#define CE_L_VFCCU_FHFLTENC00_EN24_SHIFT         (24U)
#define CE_L_VFCCU_FHFLTENC00_EN24_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTENC00_EN24(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC00_EN24_SHIFT)) & CE_L_VFCCU_FHFLTENC00_EN24_MASK)

#define CE_L_VFCCU_FHFLTENC00_EN25_MASK          (0x2000000U)
#define CE_L_VFCCU_FHFLTENC00_EN25_SHIFT         (25U)
#define CE_L_VFCCU_FHFLTENC00_EN25_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTENC00_EN25(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC00_EN25_SHIFT)) & CE_L_VFCCU_FHFLTENC00_EN25_MASK)

#define CE_L_VFCCU_FHFLTENC00_EN26_MASK          (0x4000000U)
#define CE_L_VFCCU_FHFLTENC00_EN26_SHIFT         (26U)
#define CE_L_VFCCU_FHFLTENC00_EN26_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTENC00_EN26(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC00_EN26_SHIFT)) & CE_L_VFCCU_FHFLTENC00_EN26_MASK)

#define CE_L_VFCCU_FHFLTENC00_EN27_MASK          (0x8000000U)
#define CE_L_VFCCU_FHFLTENC00_EN27_SHIFT         (27U)
#define CE_L_VFCCU_FHFLTENC00_EN27_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTENC00_EN27(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC00_EN27_SHIFT)) & CE_L_VFCCU_FHFLTENC00_EN27_MASK)

#define CE_L_VFCCU_FHFLTENC00_EN28_MASK          (0x10000000U)
#define CE_L_VFCCU_FHFLTENC00_EN28_SHIFT         (28U)
#define CE_L_VFCCU_FHFLTENC00_EN28_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTENC00_EN28(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC00_EN28_SHIFT)) & CE_L_VFCCU_FHFLTENC00_EN28_MASK)

#define CE_L_VFCCU_FHFLTENC00_EN29_MASK          (0x20000000U)
#define CE_L_VFCCU_FHFLTENC00_EN29_SHIFT         (29U)
#define CE_L_VFCCU_FHFLTENC00_EN29_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTENC00_EN29(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC00_EN29_SHIFT)) & CE_L_VFCCU_FHFLTENC00_EN29_MASK)

#define CE_L_VFCCU_FHFLTENC00_EN30_MASK          (0x40000000U)
#define CE_L_VFCCU_FHFLTENC00_EN30_SHIFT         (30U)
#define CE_L_VFCCU_FHFLTENC00_EN30_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTENC00_EN30(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC00_EN30_SHIFT)) & CE_L_VFCCU_FHFLTENC00_EN30_MASK)

#define CE_L_VFCCU_FHFLTENC00_EN31_MASK          (0x80000000U)
#define CE_L_VFCCU_FHFLTENC00_EN31_SHIFT         (31U)
#define CE_L_VFCCU_FHFLTENC00_EN31_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTENC00_EN31(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC00_EN31_SHIFT)) & CE_L_VFCCU_FHFLTENC00_EN31_MASK)
/*! @} */

/*! @name FHFLTENC01 - Fault Enable */
/*! @{ */

#define CE_L_VFCCU_FHFLTENC01_EN32_MASK          (0x1U)
#define CE_L_VFCCU_FHFLTENC01_EN32_SHIFT         (0U)
#define CE_L_VFCCU_FHFLTENC01_EN32_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTENC01_EN32(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC01_EN32_SHIFT)) & CE_L_VFCCU_FHFLTENC01_EN32_MASK)

#define CE_L_VFCCU_FHFLTENC01_EN33_MASK          (0x2U)
#define CE_L_VFCCU_FHFLTENC01_EN33_SHIFT         (1U)
#define CE_L_VFCCU_FHFLTENC01_EN33_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTENC01_EN33(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC01_EN33_SHIFT)) & CE_L_VFCCU_FHFLTENC01_EN33_MASK)

#define CE_L_VFCCU_FHFLTENC01_EN34_MASK          (0x4U)
#define CE_L_VFCCU_FHFLTENC01_EN34_SHIFT         (2U)
#define CE_L_VFCCU_FHFLTENC01_EN34_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTENC01_EN34(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC01_EN34_SHIFT)) & CE_L_VFCCU_FHFLTENC01_EN34_MASK)

#define CE_L_VFCCU_FHFLTENC01_EN35_MASK          (0x8U)
#define CE_L_VFCCU_FHFLTENC01_EN35_SHIFT         (3U)
#define CE_L_VFCCU_FHFLTENC01_EN35_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTENC01_EN35(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC01_EN35_SHIFT)) & CE_L_VFCCU_FHFLTENC01_EN35_MASK)

#define CE_L_VFCCU_FHFLTENC01_EN36_MASK          (0x10U)
#define CE_L_VFCCU_FHFLTENC01_EN36_SHIFT         (4U)
#define CE_L_VFCCU_FHFLTENC01_EN36_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTENC01_EN36(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC01_EN36_SHIFT)) & CE_L_VFCCU_FHFLTENC01_EN36_MASK)

#define CE_L_VFCCU_FHFLTENC01_EN37_MASK          (0x20U)
#define CE_L_VFCCU_FHFLTENC01_EN37_SHIFT         (5U)
#define CE_L_VFCCU_FHFLTENC01_EN37_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTENC01_EN37(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC01_EN37_SHIFT)) & CE_L_VFCCU_FHFLTENC01_EN37_MASK)

#define CE_L_VFCCU_FHFLTENC01_EN38_MASK          (0x40U)
#define CE_L_VFCCU_FHFLTENC01_EN38_SHIFT         (6U)
#define CE_L_VFCCU_FHFLTENC01_EN38_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTENC01_EN38(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC01_EN38_SHIFT)) & CE_L_VFCCU_FHFLTENC01_EN38_MASK)

#define CE_L_VFCCU_FHFLTENC01_EN39_MASK          (0x80U)
#define CE_L_VFCCU_FHFLTENC01_EN39_SHIFT         (7U)
#define CE_L_VFCCU_FHFLTENC01_EN39_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTENC01_EN39(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC01_EN39_SHIFT)) & CE_L_VFCCU_FHFLTENC01_EN39_MASK)

#define CE_L_VFCCU_FHFLTENC01_EN40_MASK          (0x100U)
#define CE_L_VFCCU_FHFLTENC01_EN40_SHIFT         (8U)
#define CE_L_VFCCU_FHFLTENC01_EN40_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTENC01_EN40(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC01_EN40_SHIFT)) & CE_L_VFCCU_FHFLTENC01_EN40_MASK)

#define CE_L_VFCCU_FHFLTENC01_EN41_MASK          (0x200U)
#define CE_L_VFCCU_FHFLTENC01_EN41_SHIFT         (9U)
#define CE_L_VFCCU_FHFLTENC01_EN41_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTENC01_EN41(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC01_EN41_SHIFT)) & CE_L_VFCCU_FHFLTENC01_EN41_MASK)

#define CE_L_VFCCU_FHFLTENC01_EN42_MASK          (0x400U)
#define CE_L_VFCCU_FHFLTENC01_EN42_SHIFT         (10U)
#define CE_L_VFCCU_FHFLTENC01_EN42_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTENC01_EN42(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC01_EN42_SHIFT)) & CE_L_VFCCU_FHFLTENC01_EN42_MASK)

#define CE_L_VFCCU_FHFLTENC01_EN43_MASK          (0x800U)
#define CE_L_VFCCU_FHFLTENC01_EN43_SHIFT         (11U)
#define CE_L_VFCCU_FHFLTENC01_EN43_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTENC01_EN43(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC01_EN43_SHIFT)) & CE_L_VFCCU_FHFLTENC01_EN43_MASK)

#define CE_L_VFCCU_FHFLTENC01_EN44_MASK          (0x1000U)
#define CE_L_VFCCU_FHFLTENC01_EN44_SHIFT         (12U)
#define CE_L_VFCCU_FHFLTENC01_EN44_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTENC01_EN44(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC01_EN44_SHIFT)) & CE_L_VFCCU_FHFLTENC01_EN44_MASK)

#define CE_L_VFCCU_FHFLTENC01_EN45_MASK          (0x2000U)
#define CE_L_VFCCU_FHFLTENC01_EN45_SHIFT         (13U)
#define CE_L_VFCCU_FHFLTENC01_EN45_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTENC01_EN45(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC01_EN45_SHIFT)) & CE_L_VFCCU_FHFLTENC01_EN45_MASK)

#define CE_L_VFCCU_FHFLTENC01_EN46_MASK          (0x4000U)
#define CE_L_VFCCU_FHFLTENC01_EN46_SHIFT         (14U)
#define CE_L_VFCCU_FHFLTENC01_EN46_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTENC01_EN46(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC01_EN46_SHIFT)) & CE_L_VFCCU_FHFLTENC01_EN46_MASK)

#define CE_L_VFCCU_FHFLTENC01_EN47_MASK          (0x8000U)
#define CE_L_VFCCU_FHFLTENC01_EN47_SHIFT         (15U)
#define CE_L_VFCCU_FHFLTENC01_EN47_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTENC01_EN47(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC01_EN47_SHIFT)) & CE_L_VFCCU_FHFLTENC01_EN47_MASK)

#define CE_L_VFCCU_FHFLTENC01_EN48_MASK          (0x10000U)
#define CE_L_VFCCU_FHFLTENC01_EN48_SHIFT         (16U)
#define CE_L_VFCCU_FHFLTENC01_EN48_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTENC01_EN48(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC01_EN48_SHIFT)) & CE_L_VFCCU_FHFLTENC01_EN48_MASK)

#define CE_L_VFCCU_FHFLTENC01_EN49_MASK          (0x20000U)
#define CE_L_VFCCU_FHFLTENC01_EN49_SHIFT         (17U)
#define CE_L_VFCCU_FHFLTENC01_EN49_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTENC01_EN49(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC01_EN49_SHIFT)) & CE_L_VFCCU_FHFLTENC01_EN49_MASK)

#define CE_L_VFCCU_FHFLTENC01_EN50_MASK          (0x40000U)
#define CE_L_VFCCU_FHFLTENC01_EN50_SHIFT         (18U)
#define CE_L_VFCCU_FHFLTENC01_EN50_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTENC01_EN50(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC01_EN50_SHIFT)) & CE_L_VFCCU_FHFLTENC01_EN50_MASK)

#define CE_L_VFCCU_FHFLTENC01_EN51_MASK          (0x80000U)
#define CE_L_VFCCU_FHFLTENC01_EN51_SHIFT         (19U)
#define CE_L_VFCCU_FHFLTENC01_EN51_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTENC01_EN51(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC01_EN51_SHIFT)) & CE_L_VFCCU_FHFLTENC01_EN51_MASK)

#define CE_L_VFCCU_FHFLTENC01_EN52_MASK          (0x100000U)
#define CE_L_VFCCU_FHFLTENC01_EN52_SHIFT         (20U)
#define CE_L_VFCCU_FHFLTENC01_EN52_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTENC01_EN52(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTENC01_EN52_SHIFT)) & CE_L_VFCCU_FHFLTENC01_EN52_MASK)
/*! @} */

/*! @name FHFLTS00 - Fault Status */
/*! @{ */

#define CE_L_VFCCU_FHFLTS00_STAT0_MASK           (0x1U)
#define CE_L_VFCCU_FHFLTS00_STAT0_SHIFT          (0U)
#define CE_L_VFCCU_FHFLTS00_STAT0_WIDTH          (1U)
#define CE_L_VFCCU_FHFLTS00_STAT0(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS00_STAT0_SHIFT)) & CE_L_VFCCU_FHFLTS00_STAT0_MASK)

#define CE_L_VFCCU_FHFLTS00_STAT1_MASK           (0x2U)
#define CE_L_VFCCU_FHFLTS00_STAT1_SHIFT          (1U)
#define CE_L_VFCCU_FHFLTS00_STAT1_WIDTH          (1U)
#define CE_L_VFCCU_FHFLTS00_STAT1(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS00_STAT1_SHIFT)) & CE_L_VFCCU_FHFLTS00_STAT1_MASK)

#define CE_L_VFCCU_FHFLTS00_STAT2_MASK           (0x4U)
#define CE_L_VFCCU_FHFLTS00_STAT2_SHIFT          (2U)
#define CE_L_VFCCU_FHFLTS00_STAT2_WIDTH          (1U)
#define CE_L_VFCCU_FHFLTS00_STAT2(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS00_STAT2_SHIFT)) & CE_L_VFCCU_FHFLTS00_STAT2_MASK)

#define CE_L_VFCCU_FHFLTS00_STAT3_MASK           (0x8U)
#define CE_L_VFCCU_FHFLTS00_STAT3_SHIFT          (3U)
#define CE_L_VFCCU_FHFLTS00_STAT3_WIDTH          (1U)
#define CE_L_VFCCU_FHFLTS00_STAT3(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS00_STAT3_SHIFT)) & CE_L_VFCCU_FHFLTS00_STAT3_MASK)

#define CE_L_VFCCU_FHFLTS00_STAT4_MASK           (0x10U)
#define CE_L_VFCCU_FHFLTS00_STAT4_SHIFT          (4U)
#define CE_L_VFCCU_FHFLTS00_STAT4_WIDTH          (1U)
#define CE_L_VFCCU_FHFLTS00_STAT4(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS00_STAT4_SHIFT)) & CE_L_VFCCU_FHFLTS00_STAT4_MASK)

#define CE_L_VFCCU_FHFLTS00_STAT5_MASK           (0x20U)
#define CE_L_VFCCU_FHFLTS00_STAT5_SHIFT          (5U)
#define CE_L_VFCCU_FHFLTS00_STAT5_WIDTH          (1U)
#define CE_L_VFCCU_FHFLTS00_STAT5(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS00_STAT5_SHIFT)) & CE_L_VFCCU_FHFLTS00_STAT5_MASK)

#define CE_L_VFCCU_FHFLTS00_STAT6_MASK           (0x40U)
#define CE_L_VFCCU_FHFLTS00_STAT6_SHIFT          (6U)
#define CE_L_VFCCU_FHFLTS00_STAT6_WIDTH          (1U)
#define CE_L_VFCCU_FHFLTS00_STAT6(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS00_STAT6_SHIFT)) & CE_L_VFCCU_FHFLTS00_STAT6_MASK)

#define CE_L_VFCCU_FHFLTS00_STAT7_MASK           (0x80U)
#define CE_L_VFCCU_FHFLTS00_STAT7_SHIFT          (7U)
#define CE_L_VFCCU_FHFLTS00_STAT7_WIDTH          (1U)
#define CE_L_VFCCU_FHFLTS00_STAT7(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS00_STAT7_SHIFT)) & CE_L_VFCCU_FHFLTS00_STAT7_MASK)

#define CE_L_VFCCU_FHFLTS00_STAT8_MASK           (0x100U)
#define CE_L_VFCCU_FHFLTS00_STAT8_SHIFT          (8U)
#define CE_L_VFCCU_FHFLTS00_STAT8_WIDTH          (1U)
#define CE_L_VFCCU_FHFLTS00_STAT8(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS00_STAT8_SHIFT)) & CE_L_VFCCU_FHFLTS00_STAT8_MASK)

#define CE_L_VFCCU_FHFLTS00_STAT9_MASK           (0x200U)
#define CE_L_VFCCU_FHFLTS00_STAT9_SHIFT          (9U)
#define CE_L_VFCCU_FHFLTS00_STAT9_WIDTH          (1U)
#define CE_L_VFCCU_FHFLTS00_STAT9(x)             (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS00_STAT9_SHIFT)) & CE_L_VFCCU_FHFLTS00_STAT9_MASK)

#define CE_L_VFCCU_FHFLTS00_STAT10_MASK          (0x400U)
#define CE_L_VFCCU_FHFLTS00_STAT10_SHIFT         (10U)
#define CE_L_VFCCU_FHFLTS00_STAT10_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTS00_STAT10(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS00_STAT10_SHIFT)) & CE_L_VFCCU_FHFLTS00_STAT10_MASK)

#define CE_L_VFCCU_FHFLTS00_STAT11_MASK          (0x800U)
#define CE_L_VFCCU_FHFLTS00_STAT11_SHIFT         (11U)
#define CE_L_VFCCU_FHFLTS00_STAT11_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTS00_STAT11(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS00_STAT11_SHIFT)) & CE_L_VFCCU_FHFLTS00_STAT11_MASK)

#define CE_L_VFCCU_FHFLTS00_STAT12_MASK          (0x1000U)
#define CE_L_VFCCU_FHFLTS00_STAT12_SHIFT         (12U)
#define CE_L_VFCCU_FHFLTS00_STAT12_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTS00_STAT12(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS00_STAT12_SHIFT)) & CE_L_VFCCU_FHFLTS00_STAT12_MASK)

#define CE_L_VFCCU_FHFLTS00_STAT13_MASK          (0x2000U)
#define CE_L_VFCCU_FHFLTS00_STAT13_SHIFT         (13U)
#define CE_L_VFCCU_FHFLTS00_STAT13_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTS00_STAT13(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS00_STAT13_SHIFT)) & CE_L_VFCCU_FHFLTS00_STAT13_MASK)

#define CE_L_VFCCU_FHFLTS00_STAT14_MASK          (0x4000U)
#define CE_L_VFCCU_FHFLTS00_STAT14_SHIFT         (14U)
#define CE_L_VFCCU_FHFLTS00_STAT14_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTS00_STAT14(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS00_STAT14_SHIFT)) & CE_L_VFCCU_FHFLTS00_STAT14_MASK)

#define CE_L_VFCCU_FHFLTS00_STAT15_MASK          (0x8000U)
#define CE_L_VFCCU_FHFLTS00_STAT15_SHIFT         (15U)
#define CE_L_VFCCU_FHFLTS00_STAT15_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTS00_STAT15(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS00_STAT15_SHIFT)) & CE_L_VFCCU_FHFLTS00_STAT15_MASK)

#define CE_L_VFCCU_FHFLTS00_STAT16_MASK          (0x10000U)
#define CE_L_VFCCU_FHFLTS00_STAT16_SHIFT         (16U)
#define CE_L_VFCCU_FHFLTS00_STAT16_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTS00_STAT16(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS00_STAT16_SHIFT)) & CE_L_VFCCU_FHFLTS00_STAT16_MASK)

#define CE_L_VFCCU_FHFLTS00_STAT17_MASK          (0x20000U)
#define CE_L_VFCCU_FHFLTS00_STAT17_SHIFT         (17U)
#define CE_L_VFCCU_FHFLTS00_STAT17_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTS00_STAT17(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS00_STAT17_SHIFT)) & CE_L_VFCCU_FHFLTS00_STAT17_MASK)

#define CE_L_VFCCU_FHFLTS00_STAT18_MASK          (0x40000U)
#define CE_L_VFCCU_FHFLTS00_STAT18_SHIFT         (18U)
#define CE_L_VFCCU_FHFLTS00_STAT18_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTS00_STAT18(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS00_STAT18_SHIFT)) & CE_L_VFCCU_FHFLTS00_STAT18_MASK)

#define CE_L_VFCCU_FHFLTS00_STAT19_MASK          (0x80000U)
#define CE_L_VFCCU_FHFLTS00_STAT19_SHIFT         (19U)
#define CE_L_VFCCU_FHFLTS00_STAT19_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTS00_STAT19(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS00_STAT19_SHIFT)) & CE_L_VFCCU_FHFLTS00_STAT19_MASK)

#define CE_L_VFCCU_FHFLTS00_STAT20_MASK          (0x100000U)
#define CE_L_VFCCU_FHFLTS00_STAT20_SHIFT         (20U)
#define CE_L_VFCCU_FHFLTS00_STAT20_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTS00_STAT20(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS00_STAT20_SHIFT)) & CE_L_VFCCU_FHFLTS00_STAT20_MASK)

#define CE_L_VFCCU_FHFLTS00_STAT21_MASK          (0x200000U)
#define CE_L_VFCCU_FHFLTS00_STAT21_SHIFT         (21U)
#define CE_L_VFCCU_FHFLTS00_STAT21_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTS00_STAT21(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS00_STAT21_SHIFT)) & CE_L_VFCCU_FHFLTS00_STAT21_MASK)

#define CE_L_VFCCU_FHFLTS00_STAT22_MASK          (0x400000U)
#define CE_L_VFCCU_FHFLTS00_STAT22_SHIFT         (22U)
#define CE_L_VFCCU_FHFLTS00_STAT22_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTS00_STAT22(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS00_STAT22_SHIFT)) & CE_L_VFCCU_FHFLTS00_STAT22_MASK)

#define CE_L_VFCCU_FHFLTS00_STAT23_MASK          (0x800000U)
#define CE_L_VFCCU_FHFLTS00_STAT23_SHIFT         (23U)
#define CE_L_VFCCU_FHFLTS00_STAT23_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTS00_STAT23(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS00_STAT23_SHIFT)) & CE_L_VFCCU_FHFLTS00_STAT23_MASK)

#define CE_L_VFCCU_FHFLTS00_STAT24_MASK          (0x1000000U)
#define CE_L_VFCCU_FHFLTS00_STAT24_SHIFT         (24U)
#define CE_L_VFCCU_FHFLTS00_STAT24_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTS00_STAT24(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS00_STAT24_SHIFT)) & CE_L_VFCCU_FHFLTS00_STAT24_MASK)

#define CE_L_VFCCU_FHFLTS00_STAT25_MASK          (0x2000000U)
#define CE_L_VFCCU_FHFLTS00_STAT25_SHIFT         (25U)
#define CE_L_VFCCU_FHFLTS00_STAT25_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTS00_STAT25(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS00_STAT25_SHIFT)) & CE_L_VFCCU_FHFLTS00_STAT25_MASK)

#define CE_L_VFCCU_FHFLTS00_STAT26_MASK          (0x4000000U)
#define CE_L_VFCCU_FHFLTS00_STAT26_SHIFT         (26U)
#define CE_L_VFCCU_FHFLTS00_STAT26_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTS00_STAT26(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS00_STAT26_SHIFT)) & CE_L_VFCCU_FHFLTS00_STAT26_MASK)

#define CE_L_VFCCU_FHFLTS00_STAT27_MASK          (0x8000000U)
#define CE_L_VFCCU_FHFLTS00_STAT27_SHIFT         (27U)
#define CE_L_VFCCU_FHFLTS00_STAT27_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTS00_STAT27(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS00_STAT27_SHIFT)) & CE_L_VFCCU_FHFLTS00_STAT27_MASK)

#define CE_L_VFCCU_FHFLTS00_STAT28_MASK          (0x10000000U)
#define CE_L_VFCCU_FHFLTS00_STAT28_SHIFT         (28U)
#define CE_L_VFCCU_FHFLTS00_STAT28_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTS00_STAT28(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS00_STAT28_SHIFT)) & CE_L_VFCCU_FHFLTS00_STAT28_MASK)

#define CE_L_VFCCU_FHFLTS00_STAT29_MASK          (0x20000000U)
#define CE_L_VFCCU_FHFLTS00_STAT29_SHIFT         (29U)
#define CE_L_VFCCU_FHFLTS00_STAT29_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTS00_STAT29(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS00_STAT29_SHIFT)) & CE_L_VFCCU_FHFLTS00_STAT29_MASK)

#define CE_L_VFCCU_FHFLTS00_STAT30_MASK          (0x40000000U)
#define CE_L_VFCCU_FHFLTS00_STAT30_SHIFT         (30U)
#define CE_L_VFCCU_FHFLTS00_STAT30_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTS00_STAT30(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS00_STAT30_SHIFT)) & CE_L_VFCCU_FHFLTS00_STAT30_MASK)

#define CE_L_VFCCU_FHFLTS00_STAT31_MASK          (0x80000000U)
#define CE_L_VFCCU_FHFLTS00_STAT31_SHIFT         (31U)
#define CE_L_VFCCU_FHFLTS00_STAT31_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTS00_STAT31(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS00_STAT31_SHIFT)) & CE_L_VFCCU_FHFLTS00_STAT31_MASK)
/*! @} */

/*! @name FHFLTS01 - Fault Status */
/*! @{ */

#define CE_L_VFCCU_FHFLTS01_STAT32_MASK          (0x1U)
#define CE_L_VFCCU_FHFLTS01_STAT32_SHIFT         (0U)
#define CE_L_VFCCU_FHFLTS01_STAT32_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTS01_STAT32(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS01_STAT32_SHIFT)) & CE_L_VFCCU_FHFLTS01_STAT32_MASK)

#define CE_L_VFCCU_FHFLTS01_STAT33_MASK          (0x2U)
#define CE_L_VFCCU_FHFLTS01_STAT33_SHIFT         (1U)
#define CE_L_VFCCU_FHFLTS01_STAT33_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTS01_STAT33(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS01_STAT33_SHIFT)) & CE_L_VFCCU_FHFLTS01_STAT33_MASK)

#define CE_L_VFCCU_FHFLTS01_STAT34_MASK          (0x4U)
#define CE_L_VFCCU_FHFLTS01_STAT34_SHIFT         (2U)
#define CE_L_VFCCU_FHFLTS01_STAT34_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTS01_STAT34(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS01_STAT34_SHIFT)) & CE_L_VFCCU_FHFLTS01_STAT34_MASK)

#define CE_L_VFCCU_FHFLTS01_STAT35_MASK          (0x8U)
#define CE_L_VFCCU_FHFLTS01_STAT35_SHIFT         (3U)
#define CE_L_VFCCU_FHFLTS01_STAT35_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTS01_STAT35(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS01_STAT35_SHIFT)) & CE_L_VFCCU_FHFLTS01_STAT35_MASK)

#define CE_L_VFCCU_FHFLTS01_STAT36_MASK          (0x10U)
#define CE_L_VFCCU_FHFLTS01_STAT36_SHIFT         (4U)
#define CE_L_VFCCU_FHFLTS01_STAT36_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTS01_STAT36(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS01_STAT36_SHIFT)) & CE_L_VFCCU_FHFLTS01_STAT36_MASK)

#define CE_L_VFCCU_FHFLTS01_STAT37_MASK          (0x20U)
#define CE_L_VFCCU_FHFLTS01_STAT37_SHIFT         (5U)
#define CE_L_VFCCU_FHFLTS01_STAT37_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTS01_STAT37(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS01_STAT37_SHIFT)) & CE_L_VFCCU_FHFLTS01_STAT37_MASK)

#define CE_L_VFCCU_FHFLTS01_STAT38_MASK          (0x40U)
#define CE_L_VFCCU_FHFLTS01_STAT38_SHIFT         (6U)
#define CE_L_VFCCU_FHFLTS01_STAT38_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTS01_STAT38(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS01_STAT38_SHIFT)) & CE_L_VFCCU_FHFLTS01_STAT38_MASK)

#define CE_L_VFCCU_FHFLTS01_STAT39_MASK          (0x80U)
#define CE_L_VFCCU_FHFLTS01_STAT39_SHIFT         (7U)
#define CE_L_VFCCU_FHFLTS01_STAT39_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTS01_STAT39(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS01_STAT39_SHIFT)) & CE_L_VFCCU_FHFLTS01_STAT39_MASK)

#define CE_L_VFCCU_FHFLTS01_STAT40_MASK          (0x100U)
#define CE_L_VFCCU_FHFLTS01_STAT40_SHIFT         (8U)
#define CE_L_VFCCU_FHFLTS01_STAT40_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTS01_STAT40(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS01_STAT40_SHIFT)) & CE_L_VFCCU_FHFLTS01_STAT40_MASK)

#define CE_L_VFCCU_FHFLTS01_STAT41_MASK          (0x200U)
#define CE_L_VFCCU_FHFLTS01_STAT41_SHIFT         (9U)
#define CE_L_VFCCU_FHFLTS01_STAT41_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTS01_STAT41(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS01_STAT41_SHIFT)) & CE_L_VFCCU_FHFLTS01_STAT41_MASK)

#define CE_L_VFCCU_FHFLTS01_STAT42_MASK          (0x400U)
#define CE_L_VFCCU_FHFLTS01_STAT42_SHIFT         (10U)
#define CE_L_VFCCU_FHFLTS01_STAT42_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTS01_STAT42(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS01_STAT42_SHIFT)) & CE_L_VFCCU_FHFLTS01_STAT42_MASK)

#define CE_L_VFCCU_FHFLTS01_STAT43_MASK          (0x800U)
#define CE_L_VFCCU_FHFLTS01_STAT43_SHIFT         (11U)
#define CE_L_VFCCU_FHFLTS01_STAT43_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTS01_STAT43(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS01_STAT43_SHIFT)) & CE_L_VFCCU_FHFLTS01_STAT43_MASK)

#define CE_L_VFCCU_FHFLTS01_STAT44_MASK          (0x1000U)
#define CE_L_VFCCU_FHFLTS01_STAT44_SHIFT         (12U)
#define CE_L_VFCCU_FHFLTS01_STAT44_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTS01_STAT44(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS01_STAT44_SHIFT)) & CE_L_VFCCU_FHFLTS01_STAT44_MASK)

#define CE_L_VFCCU_FHFLTS01_STAT45_MASK          (0x2000U)
#define CE_L_VFCCU_FHFLTS01_STAT45_SHIFT         (13U)
#define CE_L_VFCCU_FHFLTS01_STAT45_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTS01_STAT45(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS01_STAT45_SHIFT)) & CE_L_VFCCU_FHFLTS01_STAT45_MASK)

#define CE_L_VFCCU_FHFLTS01_STAT46_MASK          (0x4000U)
#define CE_L_VFCCU_FHFLTS01_STAT46_SHIFT         (14U)
#define CE_L_VFCCU_FHFLTS01_STAT46_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTS01_STAT46(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS01_STAT46_SHIFT)) & CE_L_VFCCU_FHFLTS01_STAT46_MASK)

#define CE_L_VFCCU_FHFLTS01_STAT47_MASK          (0x8000U)
#define CE_L_VFCCU_FHFLTS01_STAT47_SHIFT         (15U)
#define CE_L_VFCCU_FHFLTS01_STAT47_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTS01_STAT47(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS01_STAT47_SHIFT)) & CE_L_VFCCU_FHFLTS01_STAT47_MASK)

#define CE_L_VFCCU_FHFLTS01_STAT48_MASK          (0x10000U)
#define CE_L_VFCCU_FHFLTS01_STAT48_SHIFT         (16U)
#define CE_L_VFCCU_FHFLTS01_STAT48_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTS01_STAT48(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS01_STAT48_SHIFT)) & CE_L_VFCCU_FHFLTS01_STAT48_MASK)

#define CE_L_VFCCU_FHFLTS01_STAT49_MASK          (0x20000U)
#define CE_L_VFCCU_FHFLTS01_STAT49_SHIFT         (17U)
#define CE_L_VFCCU_FHFLTS01_STAT49_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTS01_STAT49(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS01_STAT49_SHIFT)) & CE_L_VFCCU_FHFLTS01_STAT49_MASK)

#define CE_L_VFCCU_FHFLTS01_STAT50_MASK          (0x40000U)
#define CE_L_VFCCU_FHFLTS01_STAT50_SHIFT         (18U)
#define CE_L_VFCCU_FHFLTS01_STAT50_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTS01_STAT50(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS01_STAT50_SHIFT)) & CE_L_VFCCU_FHFLTS01_STAT50_MASK)

#define CE_L_VFCCU_FHFLTS01_STAT51_MASK          (0x80000U)
#define CE_L_VFCCU_FHFLTS01_STAT51_SHIFT         (19U)
#define CE_L_VFCCU_FHFLTS01_STAT51_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTS01_STAT51(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS01_STAT51_SHIFT)) & CE_L_VFCCU_FHFLTS01_STAT51_MASK)

#define CE_L_VFCCU_FHFLTS01_STAT52_MASK          (0x100000U)
#define CE_L_VFCCU_FHFLTS01_STAT52_SHIFT         (20U)
#define CE_L_VFCCU_FHFLTS01_STAT52_WIDTH         (1U)
#define CE_L_VFCCU_FHFLTS01_STAT52(x)            (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTS01_STAT52_SHIFT)) & CE_L_VFCCU_FHFLTS01_STAT52_MASK)
/*! @} */

/*! @name FHFLTRKC00 - Fault Reaction Set Configuration */
/*! @{ */

#define CE_L_VFCCU_FHFLTRKC00_RKNSEL0_MASK       (0x7U)
#define CE_L_VFCCU_FHFLTRKC00_RKNSEL0_SHIFT      (0U)
#define CE_L_VFCCU_FHFLTRKC00_RKNSEL0_WIDTH      (3U)
#define CE_L_VFCCU_FHFLTRKC00_RKNSEL0(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC00_RKNSEL0_SHIFT)) & CE_L_VFCCU_FHFLTRKC00_RKNSEL0_MASK)

#define CE_L_VFCCU_FHFLTRKC00_RKNSEL1_MASK       (0x70U)
#define CE_L_VFCCU_FHFLTRKC00_RKNSEL1_SHIFT      (4U)
#define CE_L_VFCCU_FHFLTRKC00_RKNSEL1_WIDTH      (3U)
#define CE_L_VFCCU_FHFLTRKC00_RKNSEL1(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC00_RKNSEL1_SHIFT)) & CE_L_VFCCU_FHFLTRKC00_RKNSEL1_MASK)

#define CE_L_VFCCU_FHFLTRKC00_RKNSEL2_MASK       (0x700U)
#define CE_L_VFCCU_FHFLTRKC00_RKNSEL2_SHIFT      (8U)
#define CE_L_VFCCU_FHFLTRKC00_RKNSEL2_WIDTH      (3U)
#define CE_L_VFCCU_FHFLTRKC00_RKNSEL2(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC00_RKNSEL2_SHIFT)) & CE_L_VFCCU_FHFLTRKC00_RKNSEL2_MASK)

#define CE_L_VFCCU_FHFLTRKC00_RKNSEL3_MASK       (0x7000U)
#define CE_L_VFCCU_FHFLTRKC00_RKNSEL3_SHIFT      (12U)
#define CE_L_VFCCU_FHFLTRKC00_RKNSEL3_WIDTH      (3U)
#define CE_L_VFCCU_FHFLTRKC00_RKNSEL3(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC00_RKNSEL3_SHIFT)) & CE_L_VFCCU_FHFLTRKC00_RKNSEL3_MASK)

#define CE_L_VFCCU_FHFLTRKC00_RKNSEL4_MASK       (0x70000U)
#define CE_L_VFCCU_FHFLTRKC00_RKNSEL4_SHIFT      (16U)
#define CE_L_VFCCU_FHFLTRKC00_RKNSEL4_WIDTH      (3U)
#define CE_L_VFCCU_FHFLTRKC00_RKNSEL4(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC00_RKNSEL4_SHIFT)) & CE_L_VFCCU_FHFLTRKC00_RKNSEL4_MASK)

#define CE_L_VFCCU_FHFLTRKC00_RKNSEL5_MASK       (0x700000U)
#define CE_L_VFCCU_FHFLTRKC00_RKNSEL5_SHIFT      (20U)
#define CE_L_VFCCU_FHFLTRKC00_RKNSEL5_WIDTH      (3U)
#define CE_L_VFCCU_FHFLTRKC00_RKNSEL5(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC00_RKNSEL5_SHIFT)) & CE_L_VFCCU_FHFLTRKC00_RKNSEL5_MASK)

#define CE_L_VFCCU_FHFLTRKC00_RKNSEL6_MASK       (0x7000000U)
#define CE_L_VFCCU_FHFLTRKC00_RKNSEL6_SHIFT      (24U)
#define CE_L_VFCCU_FHFLTRKC00_RKNSEL6_WIDTH      (3U)
#define CE_L_VFCCU_FHFLTRKC00_RKNSEL6(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC00_RKNSEL6_SHIFT)) & CE_L_VFCCU_FHFLTRKC00_RKNSEL6_MASK)

#define CE_L_VFCCU_FHFLTRKC00_RKNSEL7_MASK       (0x70000000U)
#define CE_L_VFCCU_FHFLTRKC00_RKNSEL7_SHIFT      (28U)
#define CE_L_VFCCU_FHFLTRKC00_RKNSEL7_WIDTH      (3U)
#define CE_L_VFCCU_FHFLTRKC00_RKNSEL7(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC00_RKNSEL7_SHIFT)) & CE_L_VFCCU_FHFLTRKC00_RKNSEL7_MASK)
/*! @} */

/*! @name FHFLTRKC01 - Fault Reaction Set Configuration */
/*! @{ */

#define CE_L_VFCCU_FHFLTRKC01_RKNSEL8_MASK       (0x7U)
#define CE_L_VFCCU_FHFLTRKC01_RKNSEL8_SHIFT      (0U)
#define CE_L_VFCCU_FHFLTRKC01_RKNSEL8_WIDTH      (3U)
#define CE_L_VFCCU_FHFLTRKC01_RKNSEL8(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC01_RKNSEL8_SHIFT)) & CE_L_VFCCU_FHFLTRKC01_RKNSEL8_MASK)

#define CE_L_VFCCU_FHFLTRKC01_RKNSEL9_MASK       (0x70U)
#define CE_L_VFCCU_FHFLTRKC01_RKNSEL9_SHIFT      (4U)
#define CE_L_VFCCU_FHFLTRKC01_RKNSEL9_WIDTH      (3U)
#define CE_L_VFCCU_FHFLTRKC01_RKNSEL9(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC01_RKNSEL9_SHIFT)) & CE_L_VFCCU_FHFLTRKC01_RKNSEL9_MASK)

#define CE_L_VFCCU_FHFLTRKC01_RKNSEL10_MASK      (0x700U)
#define CE_L_VFCCU_FHFLTRKC01_RKNSEL10_SHIFT     (8U)
#define CE_L_VFCCU_FHFLTRKC01_RKNSEL10_WIDTH     (3U)
#define CE_L_VFCCU_FHFLTRKC01_RKNSEL10(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC01_RKNSEL10_SHIFT)) & CE_L_VFCCU_FHFLTRKC01_RKNSEL10_MASK)

#define CE_L_VFCCU_FHFLTRKC01_RKNSEL11_MASK      (0x7000U)
#define CE_L_VFCCU_FHFLTRKC01_RKNSEL11_SHIFT     (12U)
#define CE_L_VFCCU_FHFLTRKC01_RKNSEL11_WIDTH     (3U)
#define CE_L_VFCCU_FHFLTRKC01_RKNSEL11(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC01_RKNSEL11_SHIFT)) & CE_L_VFCCU_FHFLTRKC01_RKNSEL11_MASK)

#define CE_L_VFCCU_FHFLTRKC01_RKNSEL12_MASK      (0x70000U)
#define CE_L_VFCCU_FHFLTRKC01_RKNSEL12_SHIFT     (16U)
#define CE_L_VFCCU_FHFLTRKC01_RKNSEL12_WIDTH     (3U)
#define CE_L_VFCCU_FHFLTRKC01_RKNSEL12(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC01_RKNSEL12_SHIFT)) & CE_L_VFCCU_FHFLTRKC01_RKNSEL12_MASK)

#define CE_L_VFCCU_FHFLTRKC01_RKNSEL13_MASK      (0x700000U)
#define CE_L_VFCCU_FHFLTRKC01_RKNSEL13_SHIFT     (20U)
#define CE_L_VFCCU_FHFLTRKC01_RKNSEL13_WIDTH     (3U)
#define CE_L_VFCCU_FHFLTRKC01_RKNSEL13(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC01_RKNSEL13_SHIFT)) & CE_L_VFCCU_FHFLTRKC01_RKNSEL13_MASK)

#define CE_L_VFCCU_FHFLTRKC01_RKNSEL14_MASK      (0x7000000U)
#define CE_L_VFCCU_FHFLTRKC01_RKNSEL14_SHIFT     (24U)
#define CE_L_VFCCU_FHFLTRKC01_RKNSEL14_WIDTH     (3U)
#define CE_L_VFCCU_FHFLTRKC01_RKNSEL14(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC01_RKNSEL14_SHIFT)) & CE_L_VFCCU_FHFLTRKC01_RKNSEL14_MASK)

#define CE_L_VFCCU_FHFLTRKC01_RKNSEL15_MASK      (0x70000000U)
#define CE_L_VFCCU_FHFLTRKC01_RKNSEL15_SHIFT     (28U)
#define CE_L_VFCCU_FHFLTRKC01_RKNSEL15_WIDTH     (3U)
#define CE_L_VFCCU_FHFLTRKC01_RKNSEL15(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC01_RKNSEL15_SHIFT)) & CE_L_VFCCU_FHFLTRKC01_RKNSEL15_MASK)
/*! @} */

/*! @name FHFLTRKC02 - Fault Reaction Set Configuration */
/*! @{ */

#define CE_L_VFCCU_FHFLTRKC02_RKNSEL16_MASK      (0x7U)
#define CE_L_VFCCU_FHFLTRKC02_RKNSEL16_SHIFT     (0U)
#define CE_L_VFCCU_FHFLTRKC02_RKNSEL16_WIDTH     (3U)
#define CE_L_VFCCU_FHFLTRKC02_RKNSEL16(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC02_RKNSEL16_SHIFT)) & CE_L_VFCCU_FHFLTRKC02_RKNSEL16_MASK)

#define CE_L_VFCCU_FHFLTRKC02_RKNSEL17_MASK      (0x70U)
#define CE_L_VFCCU_FHFLTRKC02_RKNSEL17_SHIFT     (4U)
#define CE_L_VFCCU_FHFLTRKC02_RKNSEL17_WIDTH     (3U)
#define CE_L_VFCCU_FHFLTRKC02_RKNSEL17(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC02_RKNSEL17_SHIFT)) & CE_L_VFCCU_FHFLTRKC02_RKNSEL17_MASK)

#define CE_L_VFCCU_FHFLTRKC02_RKNSEL18_MASK      (0x700U)
#define CE_L_VFCCU_FHFLTRKC02_RKNSEL18_SHIFT     (8U)
#define CE_L_VFCCU_FHFLTRKC02_RKNSEL18_WIDTH     (3U)
#define CE_L_VFCCU_FHFLTRKC02_RKNSEL18(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC02_RKNSEL18_SHIFT)) & CE_L_VFCCU_FHFLTRKC02_RKNSEL18_MASK)

#define CE_L_VFCCU_FHFLTRKC02_RKNSEL19_MASK      (0x7000U)
#define CE_L_VFCCU_FHFLTRKC02_RKNSEL19_SHIFT     (12U)
#define CE_L_VFCCU_FHFLTRKC02_RKNSEL19_WIDTH     (3U)
#define CE_L_VFCCU_FHFLTRKC02_RKNSEL19(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC02_RKNSEL19_SHIFT)) & CE_L_VFCCU_FHFLTRKC02_RKNSEL19_MASK)

#define CE_L_VFCCU_FHFLTRKC02_RKNSEL20_MASK      (0x70000U)
#define CE_L_VFCCU_FHFLTRKC02_RKNSEL20_SHIFT     (16U)
#define CE_L_VFCCU_FHFLTRKC02_RKNSEL20_WIDTH     (3U)
#define CE_L_VFCCU_FHFLTRKC02_RKNSEL20(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC02_RKNSEL20_SHIFT)) & CE_L_VFCCU_FHFLTRKC02_RKNSEL20_MASK)

#define CE_L_VFCCU_FHFLTRKC02_RKNSEL21_MASK      (0x700000U)
#define CE_L_VFCCU_FHFLTRKC02_RKNSEL21_SHIFT     (20U)
#define CE_L_VFCCU_FHFLTRKC02_RKNSEL21_WIDTH     (3U)
#define CE_L_VFCCU_FHFLTRKC02_RKNSEL21(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC02_RKNSEL21_SHIFT)) & CE_L_VFCCU_FHFLTRKC02_RKNSEL21_MASK)

#define CE_L_VFCCU_FHFLTRKC02_RKNSEL22_MASK      (0x7000000U)
#define CE_L_VFCCU_FHFLTRKC02_RKNSEL22_SHIFT     (24U)
#define CE_L_VFCCU_FHFLTRKC02_RKNSEL22_WIDTH     (3U)
#define CE_L_VFCCU_FHFLTRKC02_RKNSEL22(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC02_RKNSEL22_SHIFT)) & CE_L_VFCCU_FHFLTRKC02_RKNSEL22_MASK)

#define CE_L_VFCCU_FHFLTRKC02_RKNSEL23_MASK      (0x70000000U)
#define CE_L_VFCCU_FHFLTRKC02_RKNSEL23_SHIFT     (28U)
#define CE_L_VFCCU_FHFLTRKC02_RKNSEL23_WIDTH     (3U)
#define CE_L_VFCCU_FHFLTRKC02_RKNSEL23(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC02_RKNSEL23_SHIFT)) & CE_L_VFCCU_FHFLTRKC02_RKNSEL23_MASK)
/*! @} */

/*! @name FHFLTRKC03 - Fault Reaction Set Configuration */
/*! @{ */

#define CE_L_VFCCU_FHFLTRKC03_RKNSEL24_MASK      (0x7U)
#define CE_L_VFCCU_FHFLTRKC03_RKNSEL24_SHIFT     (0U)
#define CE_L_VFCCU_FHFLTRKC03_RKNSEL24_WIDTH     (3U)
#define CE_L_VFCCU_FHFLTRKC03_RKNSEL24(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC03_RKNSEL24_SHIFT)) & CE_L_VFCCU_FHFLTRKC03_RKNSEL24_MASK)

#define CE_L_VFCCU_FHFLTRKC03_RKNSEL25_MASK      (0x70U)
#define CE_L_VFCCU_FHFLTRKC03_RKNSEL25_SHIFT     (4U)
#define CE_L_VFCCU_FHFLTRKC03_RKNSEL25_WIDTH     (3U)
#define CE_L_VFCCU_FHFLTRKC03_RKNSEL25(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC03_RKNSEL25_SHIFT)) & CE_L_VFCCU_FHFLTRKC03_RKNSEL25_MASK)

#define CE_L_VFCCU_FHFLTRKC03_RKNSEL26_MASK      (0x700U)
#define CE_L_VFCCU_FHFLTRKC03_RKNSEL26_SHIFT     (8U)
#define CE_L_VFCCU_FHFLTRKC03_RKNSEL26_WIDTH     (3U)
#define CE_L_VFCCU_FHFLTRKC03_RKNSEL26(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC03_RKNSEL26_SHIFT)) & CE_L_VFCCU_FHFLTRKC03_RKNSEL26_MASK)

#define CE_L_VFCCU_FHFLTRKC03_RKNSEL27_MASK      (0x7000U)
#define CE_L_VFCCU_FHFLTRKC03_RKNSEL27_SHIFT     (12U)
#define CE_L_VFCCU_FHFLTRKC03_RKNSEL27_WIDTH     (3U)
#define CE_L_VFCCU_FHFLTRKC03_RKNSEL27(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC03_RKNSEL27_SHIFT)) & CE_L_VFCCU_FHFLTRKC03_RKNSEL27_MASK)

#define CE_L_VFCCU_FHFLTRKC03_RKNSEL28_MASK      (0x70000U)
#define CE_L_VFCCU_FHFLTRKC03_RKNSEL28_SHIFT     (16U)
#define CE_L_VFCCU_FHFLTRKC03_RKNSEL28_WIDTH     (3U)
#define CE_L_VFCCU_FHFLTRKC03_RKNSEL28(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC03_RKNSEL28_SHIFT)) & CE_L_VFCCU_FHFLTRKC03_RKNSEL28_MASK)

#define CE_L_VFCCU_FHFLTRKC03_RKNSEL29_MASK      (0x700000U)
#define CE_L_VFCCU_FHFLTRKC03_RKNSEL29_SHIFT     (20U)
#define CE_L_VFCCU_FHFLTRKC03_RKNSEL29_WIDTH     (3U)
#define CE_L_VFCCU_FHFLTRKC03_RKNSEL29(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC03_RKNSEL29_SHIFT)) & CE_L_VFCCU_FHFLTRKC03_RKNSEL29_MASK)

#define CE_L_VFCCU_FHFLTRKC03_RKNSEL30_MASK      (0x7000000U)
#define CE_L_VFCCU_FHFLTRKC03_RKNSEL30_SHIFT     (24U)
#define CE_L_VFCCU_FHFLTRKC03_RKNSEL30_WIDTH     (3U)
#define CE_L_VFCCU_FHFLTRKC03_RKNSEL30(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC03_RKNSEL30_SHIFT)) & CE_L_VFCCU_FHFLTRKC03_RKNSEL30_MASK)

#define CE_L_VFCCU_FHFLTRKC03_RKNSEL31_MASK      (0x70000000U)
#define CE_L_VFCCU_FHFLTRKC03_RKNSEL31_SHIFT     (28U)
#define CE_L_VFCCU_FHFLTRKC03_RKNSEL31_WIDTH     (3U)
#define CE_L_VFCCU_FHFLTRKC03_RKNSEL31(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC03_RKNSEL31_SHIFT)) & CE_L_VFCCU_FHFLTRKC03_RKNSEL31_MASK)
/*! @} */

/*! @name FHFLTRKC04 - Fault Reaction Set Configuration */
/*! @{ */

#define CE_L_VFCCU_FHFLTRKC04_RKNSEL32_MASK      (0x7U)
#define CE_L_VFCCU_FHFLTRKC04_RKNSEL32_SHIFT     (0U)
#define CE_L_VFCCU_FHFLTRKC04_RKNSEL32_WIDTH     (3U)
#define CE_L_VFCCU_FHFLTRKC04_RKNSEL32(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC04_RKNSEL32_SHIFT)) & CE_L_VFCCU_FHFLTRKC04_RKNSEL32_MASK)

#define CE_L_VFCCU_FHFLTRKC04_RKNSEL33_MASK      (0x70U)
#define CE_L_VFCCU_FHFLTRKC04_RKNSEL33_SHIFT     (4U)
#define CE_L_VFCCU_FHFLTRKC04_RKNSEL33_WIDTH     (3U)
#define CE_L_VFCCU_FHFLTRKC04_RKNSEL33(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC04_RKNSEL33_SHIFT)) & CE_L_VFCCU_FHFLTRKC04_RKNSEL33_MASK)

#define CE_L_VFCCU_FHFLTRKC04_RKNSEL34_MASK      (0x700U)
#define CE_L_VFCCU_FHFLTRKC04_RKNSEL34_SHIFT     (8U)
#define CE_L_VFCCU_FHFLTRKC04_RKNSEL34_WIDTH     (3U)
#define CE_L_VFCCU_FHFLTRKC04_RKNSEL34(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC04_RKNSEL34_SHIFT)) & CE_L_VFCCU_FHFLTRKC04_RKNSEL34_MASK)

#define CE_L_VFCCU_FHFLTRKC04_RKNSEL35_MASK      (0x7000U)
#define CE_L_VFCCU_FHFLTRKC04_RKNSEL35_SHIFT     (12U)
#define CE_L_VFCCU_FHFLTRKC04_RKNSEL35_WIDTH     (3U)
#define CE_L_VFCCU_FHFLTRKC04_RKNSEL35(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC04_RKNSEL35_SHIFT)) & CE_L_VFCCU_FHFLTRKC04_RKNSEL35_MASK)

#define CE_L_VFCCU_FHFLTRKC04_RKNSEL36_MASK      (0x70000U)
#define CE_L_VFCCU_FHFLTRKC04_RKNSEL36_SHIFT     (16U)
#define CE_L_VFCCU_FHFLTRKC04_RKNSEL36_WIDTH     (3U)
#define CE_L_VFCCU_FHFLTRKC04_RKNSEL36(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC04_RKNSEL36_SHIFT)) & CE_L_VFCCU_FHFLTRKC04_RKNSEL36_MASK)

#define CE_L_VFCCU_FHFLTRKC04_RKNSEL37_MASK      (0x700000U)
#define CE_L_VFCCU_FHFLTRKC04_RKNSEL37_SHIFT     (20U)
#define CE_L_VFCCU_FHFLTRKC04_RKNSEL37_WIDTH     (3U)
#define CE_L_VFCCU_FHFLTRKC04_RKNSEL37(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC04_RKNSEL37_SHIFT)) & CE_L_VFCCU_FHFLTRKC04_RKNSEL37_MASK)

#define CE_L_VFCCU_FHFLTRKC04_RKNSEL38_MASK      (0x7000000U)
#define CE_L_VFCCU_FHFLTRKC04_RKNSEL38_SHIFT     (24U)
#define CE_L_VFCCU_FHFLTRKC04_RKNSEL38_WIDTH     (3U)
#define CE_L_VFCCU_FHFLTRKC04_RKNSEL38(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC04_RKNSEL38_SHIFT)) & CE_L_VFCCU_FHFLTRKC04_RKNSEL38_MASK)

#define CE_L_VFCCU_FHFLTRKC04_RKNSEL39_MASK      (0x70000000U)
#define CE_L_VFCCU_FHFLTRKC04_RKNSEL39_SHIFT     (28U)
#define CE_L_VFCCU_FHFLTRKC04_RKNSEL39_WIDTH     (3U)
#define CE_L_VFCCU_FHFLTRKC04_RKNSEL39(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC04_RKNSEL39_SHIFT)) & CE_L_VFCCU_FHFLTRKC04_RKNSEL39_MASK)
/*! @} */

/*! @name FHFLTRKC05 - Fault Reaction Set Configuration */
/*! @{ */

#define CE_L_VFCCU_FHFLTRKC05_RKNSEL40_MASK      (0x7U)
#define CE_L_VFCCU_FHFLTRKC05_RKNSEL40_SHIFT     (0U)
#define CE_L_VFCCU_FHFLTRKC05_RKNSEL40_WIDTH     (3U)
#define CE_L_VFCCU_FHFLTRKC05_RKNSEL40(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC05_RKNSEL40_SHIFT)) & CE_L_VFCCU_FHFLTRKC05_RKNSEL40_MASK)

#define CE_L_VFCCU_FHFLTRKC05_RKNSEL41_MASK      (0x70U)
#define CE_L_VFCCU_FHFLTRKC05_RKNSEL41_SHIFT     (4U)
#define CE_L_VFCCU_FHFLTRKC05_RKNSEL41_WIDTH     (3U)
#define CE_L_VFCCU_FHFLTRKC05_RKNSEL41(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC05_RKNSEL41_SHIFT)) & CE_L_VFCCU_FHFLTRKC05_RKNSEL41_MASK)

#define CE_L_VFCCU_FHFLTRKC05_RKNSEL42_MASK      (0x700U)
#define CE_L_VFCCU_FHFLTRKC05_RKNSEL42_SHIFT     (8U)
#define CE_L_VFCCU_FHFLTRKC05_RKNSEL42_WIDTH     (3U)
#define CE_L_VFCCU_FHFLTRKC05_RKNSEL42(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC05_RKNSEL42_SHIFT)) & CE_L_VFCCU_FHFLTRKC05_RKNSEL42_MASK)

#define CE_L_VFCCU_FHFLTRKC05_RKNSEL43_MASK      (0x7000U)
#define CE_L_VFCCU_FHFLTRKC05_RKNSEL43_SHIFT     (12U)
#define CE_L_VFCCU_FHFLTRKC05_RKNSEL43_WIDTH     (3U)
#define CE_L_VFCCU_FHFLTRKC05_RKNSEL43(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC05_RKNSEL43_SHIFT)) & CE_L_VFCCU_FHFLTRKC05_RKNSEL43_MASK)

#define CE_L_VFCCU_FHFLTRKC05_RKNSEL44_MASK      (0x70000U)
#define CE_L_VFCCU_FHFLTRKC05_RKNSEL44_SHIFT     (16U)
#define CE_L_VFCCU_FHFLTRKC05_RKNSEL44_WIDTH     (3U)
#define CE_L_VFCCU_FHFLTRKC05_RKNSEL44(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC05_RKNSEL44_SHIFT)) & CE_L_VFCCU_FHFLTRKC05_RKNSEL44_MASK)

#define CE_L_VFCCU_FHFLTRKC05_RKNSEL45_MASK      (0x700000U)
#define CE_L_VFCCU_FHFLTRKC05_RKNSEL45_SHIFT     (20U)
#define CE_L_VFCCU_FHFLTRKC05_RKNSEL45_WIDTH     (3U)
#define CE_L_VFCCU_FHFLTRKC05_RKNSEL45(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC05_RKNSEL45_SHIFT)) & CE_L_VFCCU_FHFLTRKC05_RKNSEL45_MASK)

#define CE_L_VFCCU_FHFLTRKC05_RKNSEL46_MASK      (0x7000000U)
#define CE_L_VFCCU_FHFLTRKC05_RKNSEL46_SHIFT     (24U)
#define CE_L_VFCCU_FHFLTRKC05_RKNSEL46_WIDTH     (3U)
#define CE_L_VFCCU_FHFLTRKC05_RKNSEL46(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC05_RKNSEL46_SHIFT)) & CE_L_VFCCU_FHFLTRKC05_RKNSEL46_MASK)

#define CE_L_VFCCU_FHFLTRKC05_RKNSEL47_MASK      (0x70000000U)
#define CE_L_VFCCU_FHFLTRKC05_RKNSEL47_SHIFT     (28U)
#define CE_L_VFCCU_FHFLTRKC05_RKNSEL47_WIDTH     (3U)
#define CE_L_VFCCU_FHFLTRKC05_RKNSEL47(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC05_RKNSEL47_SHIFT)) & CE_L_VFCCU_FHFLTRKC05_RKNSEL47_MASK)
/*! @} */

/*! @name FHFLTRKC06 - Fault Reaction Set Configuration */
/*! @{ */

#define CE_L_VFCCU_FHFLTRKC06_RKNSEL48_MASK      (0x7U)
#define CE_L_VFCCU_FHFLTRKC06_RKNSEL48_SHIFT     (0U)
#define CE_L_VFCCU_FHFLTRKC06_RKNSEL48_WIDTH     (3U)
#define CE_L_VFCCU_FHFLTRKC06_RKNSEL48(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC06_RKNSEL48_SHIFT)) & CE_L_VFCCU_FHFLTRKC06_RKNSEL48_MASK)

#define CE_L_VFCCU_FHFLTRKC06_RKNSEL49_MASK      (0x70U)
#define CE_L_VFCCU_FHFLTRKC06_RKNSEL49_SHIFT     (4U)
#define CE_L_VFCCU_FHFLTRKC06_RKNSEL49_WIDTH     (3U)
#define CE_L_VFCCU_FHFLTRKC06_RKNSEL49(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC06_RKNSEL49_SHIFT)) & CE_L_VFCCU_FHFLTRKC06_RKNSEL49_MASK)

#define CE_L_VFCCU_FHFLTRKC06_RKNSEL50_MASK      (0x700U)
#define CE_L_VFCCU_FHFLTRKC06_RKNSEL50_SHIFT     (8U)
#define CE_L_VFCCU_FHFLTRKC06_RKNSEL50_WIDTH     (3U)
#define CE_L_VFCCU_FHFLTRKC06_RKNSEL50(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC06_RKNSEL50_SHIFT)) & CE_L_VFCCU_FHFLTRKC06_RKNSEL50_MASK)

#define CE_L_VFCCU_FHFLTRKC06_RKNSEL51_MASK      (0x7000U)
#define CE_L_VFCCU_FHFLTRKC06_RKNSEL51_SHIFT     (12U)
#define CE_L_VFCCU_FHFLTRKC06_RKNSEL51_WIDTH     (3U)
#define CE_L_VFCCU_FHFLTRKC06_RKNSEL51(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC06_RKNSEL51_SHIFT)) & CE_L_VFCCU_FHFLTRKC06_RKNSEL51_MASK)

#define CE_L_VFCCU_FHFLTRKC06_RKNSEL52_MASK      (0x70000U)
#define CE_L_VFCCU_FHFLTRKC06_RKNSEL52_SHIFT     (16U)
#define CE_L_VFCCU_FHFLTRKC06_RKNSEL52_WIDTH     (3U)
#define CE_L_VFCCU_FHFLTRKC06_RKNSEL52(x)        (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHFLTRKC06_RKNSEL52_SHIFT)) & CE_L_VFCCU_FHFLTRKC06_RKNSEL52_MASK)
/*! @} */

/*! @name FHIMRKC0_00 - Immediate Reaction Configuration */
/*! @{ */

#define CE_L_VFCCU_FHIMRKC0_00_RKNEN0_MASK       (0x1U)
#define CE_L_VFCCU_FHIMRKC0_00_RKNEN0_SHIFT      (0U)
#define CE_L_VFCCU_FHIMRKC0_00_RKNEN0_WIDTH      (1U)
#define CE_L_VFCCU_FHIMRKC0_00_RKNEN0(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHIMRKC0_00_RKNEN0_SHIFT)) & CE_L_VFCCU_FHIMRKC0_00_RKNEN0_MASK)

#define CE_L_VFCCU_FHIMRKC0_00_RKNEN1_MASK       (0x2U)
#define CE_L_VFCCU_FHIMRKC0_00_RKNEN1_SHIFT      (1U)
#define CE_L_VFCCU_FHIMRKC0_00_RKNEN1_WIDTH      (1U)
#define CE_L_VFCCU_FHIMRKC0_00_RKNEN1(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHIMRKC0_00_RKNEN1_SHIFT)) & CE_L_VFCCU_FHIMRKC0_00_RKNEN1_MASK)

#define CE_L_VFCCU_FHIMRKC0_00_RKNEN2_MASK       (0x4U)
#define CE_L_VFCCU_FHIMRKC0_00_RKNEN2_SHIFT      (2U)
#define CE_L_VFCCU_FHIMRKC0_00_RKNEN2_WIDTH      (1U)
#define CE_L_VFCCU_FHIMRKC0_00_RKNEN2(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHIMRKC0_00_RKNEN2_SHIFT)) & CE_L_VFCCU_FHIMRKC0_00_RKNEN2_MASK)

#define CE_L_VFCCU_FHIMRKC0_00_RKNEN3_MASK       (0x8U)
#define CE_L_VFCCU_FHIMRKC0_00_RKNEN3_SHIFT      (3U)
#define CE_L_VFCCU_FHIMRKC0_00_RKNEN3_WIDTH      (1U)
#define CE_L_VFCCU_FHIMRKC0_00_RKNEN3(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHIMRKC0_00_RKNEN3_SHIFT)) & CE_L_VFCCU_FHIMRKC0_00_RKNEN3_MASK)

#define CE_L_VFCCU_FHIMRKC0_00_RKNEN4_MASK       (0x10U)
#define CE_L_VFCCU_FHIMRKC0_00_RKNEN4_SHIFT      (4U)
#define CE_L_VFCCU_FHIMRKC0_00_RKNEN4_WIDTH      (1U)
#define CE_L_VFCCU_FHIMRKC0_00_RKNEN4(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHIMRKC0_00_RKNEN4_SHIFT)) & CE_L_VFCCU_FHIMRKC0_00_RKNEN4_MASK)

#define CE_L_VFCCU_FHIMRKC0_00_RKNEN5_MASK       (0x20U)
#define CE_L_VFCCU_FHIMRKC0_00_RKNEN5_SHIFT      (5U)
#define CE_L_VFCCU_FHIMRKC0_00_RKNEN5_WIDTH      (1U)
#define CE_L_VFCCU_FHIMRKC0_00_RKNEN5(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHIMRKC0_00_RKNEN5_SHIFT)) & CE_L_VFCCU_FHIMRKC0_00_RKNEN5_MASK)
/*! @} */

/*! @name FHIMRKC0_10 - Immediate Reaction Configuration */
/*! @{ */

#define CE_L_VFCCU_FHIMRKC0_10_RKNEN0_MASK       (0x1U)
#define CE_L_VFCCU_FHIMRKC0_10_RKNEN0_SHIFT      (0U)
#define CE_L_VFCCU_FHIMRKC0_10_RKNEN0_WIDTH      (1U)
#define CE_L_VFCCU_FHIMRKC0_10_RKNEN0(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHIMRKC0_10_RKNEN0_SHIFT)) & CE_L_VFCCU_FHIMRKC0_10_RKNEN0_MASK)

#define CE_L_VFCCU_FHIMRKC0_10_RKNEN1_MASK       (0x2U)
#define CE_L_VFCCU_FHIMRKC0_10_RKNEN1_SHIFT      (1U)
#define CE_L_VFCCU_FHIMRKC0_10_RKNEN1_WIDTH      (1U)
#define CE_L_VFCCU_FHIMRKC0_10_RKNEN1(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHIMRKC0_10_RKNEN1_SHIFT)) & CE_L_VFCCU_FHIMRKC0_10_RKNEN1_MASK)

#define CE_L_VFCCU_FHIMRKC0_10_RKNEN2_MASK       (0x4U)
#define CE_L_VFCCU_FHIMRKC0_10_RKNEN2_SHIFT      (2U)
#define CE_L_VFCCU_FHIMRKC0_10_RKNEN2_WIDTH      (1U)
#define CE_L_VFCCU_FHIMRKC0_10_RKNEN2(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHIMRKC0_10_RKNEN2_SHIFT)) & CE_L_VFCCU_FHIMRKC0_10_RKNEN2_MASK)

#define CE_L_VFCCU_FHIMRKC0_10_RKNEN3_MASK       (0x8U)
#define CE_L_VFCCU_FHIMRKC0_10_RKNEN3_SHIFT      (3U)
#define CE_L_VFCCU_FHIMRKC0_10_RKNEN3_WIDTH      (1U)
#define CE_L_VFCCU_FHIMRKC0_10_RKNEN3(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHIMRKC0_10_RKNEN3_SHIFT)) & CE_L_VFCCU_FHIMRKC0_10_RKNEN3_MASK)

#define CE_L_VFCCU_FHIMRKC0_10_RKNEN4_MASK       (0x10U)
#define CE_L_VFCCU_FHIMRKC0_10_RKNEN4_SHIFT      (4U)
#define CE_L_VFCCU_FHIMRKC0_10_RKNEN4_WIDTH      (1U)
#define CE_L_VFCCU_FHIMRKC0_10_RKNEN4(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHIMRKC0_10_RKNEN4_SHIFT)) & CE_L_VFCCU_FHIMRKC0_10_RKNEN4_MASK)

#define CE_L_VFCCU_FHIMRKC0_10_RKNEN5_MASK       (0x20U)
#define CE_L_VFCCU_FHIMRKC0_10_RKNEN5_SHIFT      (5U)
#define CE_L_VFCCU_FHIMRKC0_10_RKNEN5_WIDTH      (1U)
#define CE_L_VFCCU_FHIMRKC0_10_RKNEN5(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHIMRKC0_10_RKNEN5_SHIFT)) & CE_L_VFCCU_FHIMRKC0_10_RKNEN5_MASK)
/*! @} */

/*! @name FHIMRKC0_20 - Immediate Reaction Configuration */
/*! @{ */

#define CE_L_VFCCU_FHIMRKC0_20_RKNEN0_MASK       (0x1U)
#define CE_L_VFCCU_FHIMRKC0_20_RKNEN0_SHIFT      (0U)
#define CE_L_VFCCU_FHIMRKC0_20_RKNEN0_WIDTH      (1U)
#define CE_L_VFCCU_FHIMRKC0_20_RKNEN0(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHIMRKC0_20_RKNEN0_SHIFT)) & CE_L_VFCCU_FHIMRKC0_20_RKNEN0_MASK)

#define CE_L_VFCCU_FHIMRKC0_20_RKNEN1_MASK       (0x2U)
#define CE_L_VFCCU_FHIMRKC0_20_RKNEN1_SHIFT      (1U)
#define CE_L_VFCCU_FHIMRKC0_20_RKNEN1_WIDTH      (1U)
#define CE_L_VFCCU_FHIMRKC0_20_RKNEN1(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHIMRKC0_20_RKNEN1_SHIFT)) & CE_L_VFCCU_FHIMRKC0_20_RKNEN1_MASK)

#define CE_L_VFCCU_FHIMRKC0_20_RKNEN2_MASK       (0x4U)
#define CE_L_VFCCU_FHIMRKC0_20_RKNEN2_SHIFT      (2U)
#define CE_L_VFCCU_FHIMRKC0_20_RKNEN2_WIDTH      (1U)
#define CE_L_VFCCU_FHIMRKC0_20_RKNEN2(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHIMRKC0_20_RKNEN2_SHIFT)) & CE_L_VFCCU_FHIMRKC0_20_RKNEN2_MASK)

#define CE_L_VFCCU_FHIMRKC0_20_RKNEN3_MASK       (0x8U)
#define CE_L_VFCCU_FHIMRKC0_20_RKNEN3_SHIFT      (3U)
#define CE_L_VFCCU_FHIMRKC0_20_RKNEN3_WIDTH      (1U)
#define CE_L_VFCCU_FHIMRKC0_20_RKNEN3(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHIMRKC0_20_RKNEN3_SHIFT)) & CE_L_VFCCU_FHIMRKC0_20_RKNEN3_MASK)

#define CE_L_VFCCU_FHIMRKC0_20_RKNEN4_MASK       (0x10U)
#define CE_L_VFCCU_FHIMRKC0_20_RKNEN4_SHIFT      (4U)
#define CE_L_VFCCU_FHIMRKC0_20_RKNEN4_WIDTH      (1U)
#define CE_L_VFCCU_FHIMRKC0_20_RKNEN4(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHIMRKC0_20_RKNEN4_SHIFT)) & CE_L_VFCCU_FHIMRKC0_20_RKNEN4_MASK)

#define CE_L_VFCCU_FHIMRKC0_20_RKNEN5_MASK       (0x20U)
#define CE_L_VFCCU_FHIMRKC0_20_RKNEN5_SHIFT      (5U)
#define CE_L_VFCCU_FHIMRKC0_20_RKNEN5_WIDTH      (1U)
#define CE_L_VFCCU_FHIMRKC0_20_RKNEN5(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHIMRKC0_20_RKNEN5_SHIFT)) & CE_L_VFCCU_FHIMRKC0_20_RKNEN5_MASK)
/*! @} */

/*! @name FHIMRKC0_30 - Immediate Reaction Configuration */
/*! @{ */

#define CE_L_VFCCU_FHIMRKC0_30_RKNEN0_MASK       (0x1U)
#define CE_L_VFCCU_FHIMRKC0_30_RKNEN0_SHIFT      (0U)
#define CE_L_VFCCU_FHIMRKC0_30_RKNEN0_WIDTH      (1U)
#define CE_L_VFCCU_FHIMRKC0_30_RKNEN0(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHIMRKC0_30_RKNEN0_SHIFT)) & CE_L_VFCCU_FHIMRKC0_30_RKNEN0_MASK)

#define CE_L_VFCCU_FHIMRKC0_30_RKNEN1_MASK       (0x2U)
#define CE_L_VFCCU_FHIMRKC0_30_RKNEN1_SHIFT      (1U)
#define CE_L_VFCCU_FHIMRKC0_30_RKNEN1_WIDTH      (1U)
#define CE_L_VFCCU_FHIMRKC0_30_RKNEN1(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHIMRKC0_30_RKNEN1_SHIFT)) & CE_L_VFCCU_FHIMRKC0_30_RKNEN1_MASK)

#define CE_L_VFCCU_FHIMRKC0_30_RKNEN2_MASK       (0x4U)
#define CE_L_VFCCU_FHIMRKC0_30_RKNEN2_SHIFT      (2U)
#define CE_L_VFCCU_FHIMRKC0_30_RKNEN2_WIDTH      (1U)
#define CE_L_VFCCU_FHIMRKC0_30_RKNEN2(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHIMRKC0_30_RKNEN2_SHIFT)) & CE_L_VFCCU_FHIMRKC0_30_RKNEN2_MASK)

#define CE_L_VFCCU_FHIMRKC0_30_RKNEN3_MASK       (0x8U)
#define CE_L_VFCCU_FHIMRKC0_30_RKNEN3_SHIFT      (3U)
#define CE_L_VFCCU_FHIMRKC0_30_RKNEN3_WIDTH      (1U)
#define CE_L_VFCCU_FHIMRKC0_30_RKNEN3(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHIMRKC0_30_RKNEN3_SHIFT)) & CE_L_VFCCU_FHIMRKC0_30_RKNEN3_MASK)

#define CE_L_VFCCU_FHIMRKC0_30_RKNEN4_MASK       (0x10U)
#define CE_L_VFCCU_FHIMRKC0_30_RKNEN4_SHIFT      (4U)
#define CE_L_VFCCU_FHIMRKC0_30_RKNEN4_WIDTH      (1U)
#define CE_L_VFCCU_FHIMRKC0_30_RKNEN4(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHIMRKC0_30_RKNEN4_SHIFT)) & CE_L_VFCCU_FHIMRKC0_30_RKNEN4_MASK)

#define CE_L_VFCCU_FHIMRKC0_30_RKNEN5_MASK       (0x20U)
#define CE_L_VFCCU_FHIMRKC0_30_RKNEN5_SHIFT      (5U)
#define CE_L_VFCCU_FHIMRKC0_30_RKNEN5_WIDTH      (1U)
#define CE_L_VFCCU_FHIMRKC0_30_RKNEN5(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHIMRKC0_30_RKNEN5_SHIFT)) & CE_L_VFCCU_FHIMRKC0_30_RKNEN5_MASK)
/*! @} */

/*! @name FHIMRKC0_40 - Immediate Reaction Configuration */
/*! @{ */

#define CE_L_VFCCU_FHIMRKC0_40_RKNEN0_MASK       (0x1U)
#define CE_L_VFCCU_FHIMRKC0_40_RKNEN0_SHIFT      (0U)
#define CE_L_VFCCU_FHIMRKC0_40_RKNEN0_WIDTH      (1U)
#define CE_L_VFCCU_FHIMRKC0_40_RKNEN0(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHIMRKC0_40_RKNEN0_SHIFT)) & CE_L_VFCCU_FHIMRKC0_40_RKNEN0_MASK)

#define CE_L_VFCCU_FHIMRKC0_40_RKNEN1_MASK       (0x2U)
#define CE_L_VFCCU_FHIMRKC0_40_RKNEN1_SHIFT      (1U)
#define CE_L_VFCCU_FHIMRKC0_40_RKNEN1_WIDTH      (1U)
#define CE_L_VFCCU_FHIMRKC0_40_RKNEN1(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHIMRKC0_40_RKNEN1_SHIFT)) & CE_L_VFCCU_FHIMRKC0_40_RKNEN1_MASK)

#define CE_L_VFCCU_FHIMRKC0_40_RKNEN2_MASK       (0x4U)
#define CE_L_VFCCU_FHIMRKC0_40_RKNEN2_SHIFT      (2U)
#define CE_L_VFCCU_FHIMRKC0_40_RKNEN2_WIDTH      (1U)
#define CE_L_VFCCU_FHIMRKC0_40_RKNEN2(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHIMRKC0_40_RKNEN2_SHIFT)) & CE_L_VFCCU_FHIMRKC0_40_RKNEN2_MASK)

#define CE_L_VFCCU_FHIMRKC0_40_RKNEN3_MASK       (0x8U)
#define CE_L_VFCCU_FHIMRKC0_40_RKNEN3_SHIFT      (3U)
#define CE_L_VFCCU_FHIMRKC0_40_RKNEN3_WIDTH      (1U)
#define CE_L_VFCCU_FHIMRKC0_40_RKNEN3(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHIMRKC0_40_RKNEN3_SHIFT)) & CE_L_VFCCU_FHIMRKC0_40_RKNEN3_MASK)

#define CE_L_VFCCU_FHIMRKC0_40_RKNEN4_MASK       (0x10U)
#define CE_L_VFCCU_FHIMRKC0_40_RKNEN4_SHIFT      (4U)
#define CE_L_VFCCU_FHIMRKC0_40_RKNEN4_WIDTH      (1U)
#define CE_L_VFCCU_FHIMRKC0_40_RKNEN4(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHIMRKC0_40_RKNEN4_SHIFT)) & CE_L_VFCCU_FHIMRKC0_40_RKNEN4_MASK)

#define CE_L_VFCCU_FHIMRKC0_40_RKNEN5_MASK       (0x20U)
#define CE_L_VFCCU_FHIMRKC0_40_RKNEN5_SHIFT      (5U)
#define CE_L_VFCCU_FHIMRKC0_40_RKNEN5_WIDTH      (1U)
#define CE_L_VFCCU_FHIMRKC0_40_RKNEN5(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHIMRKC0_40_RKNEN5_SHIFT)) & CE_L_VFCCU_FHIMRKC0_40_RKNEN5_MASK)
/*! @} */

/*! @name FHIMRKC0_50 - Immediate Reaction Configuration */
/*! @{ */

#define CE_L_VFCCU_FHIMRKC0_50_RKNEN0_MASK       (0x1U)
#define CE_L_VFCCU_FHIMRKC0_50_RKNEN0_SHIFT      (0U)
#define CE_L_VFCCU_FHIMRKC0_50_RKNEN0_WIDTH      (1U)
#define CE_L_VFCCU_FHIMRKC0_50_RKNEN0(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHIMRKC0_50_RKNEN0_SHIFT)) & CE_L_VFCCU_FHIMRKC0_50_RKNEN0_MASK)

#define CE_L_VFCCU_FHIMRKC0_50_RKNEN1_MASK       (0x2U)
#define CE_L_VFCCU_FHIMRKC0_50_RKNEN1_SHIFT      (1U)
#define CE_L_VFCCU_FHIMRKC0_50_RKNEN1_WIDTH      (1U)
#define CE_L_VFCCU_FHIMRKC0_50_RKNEN1(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHIMRKC0_50_RKNEN1_SHIFT)) & CE_L_VFCCU_FHIMRKC0_50_RKNEN1_MASK)

#define CE_L_VFCCU_FHIMRKC0_50_RKNEN2_MASK       (0x4U)
#define CE_L_VFCCU_FHIMRKC0_50_RKNEN2_SHIFT      (2U)
#define CE_L_VFCCU_FHIMRKC0_50_RKNEN2_WIDTH      (1U)
#define CE_L_VFCCU_FHIMRKC0_50_RKNEN2(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHIMRKC0_50_RKNEN2_SHIFT)) & CE_L_VFCCU_FHIMRKC0_50_RKNEN2_MASK)

#define CE_L_VFCCU_FHIMRKC0_50_RKNEN3_MASK       (0x8U)
#define CE_L_VFCCU_FHIMRKC0_50_RKNEN3_SHIFT      (3U)
#define CE_L_VFCCU_FHIMRKC0_50_RKNEN3_WIDTH      (1U)
#define CE_L_VFCCU_FHIMRKC0_50_RKNEN3(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHIMRKC0_50_RKNEN3_SHIFT)) & CE_L_VFCCU_FHIMRKC0_50_RKNEN3_MASK)

#define CE_L_VFCCU_FHIMRKC0_50_RKNEN4_MASK       (0x10U)
#define CE_L_VFCCU_FHIMRKC0_50_RKNEN4_SHIFT      (4U)
#define CE_L_VFCCU_FHIMRKC0_50_RKNEN4_WIDTH      (1U)
#define CE_L_VFCCU_FHIMRKC0_50_RKNEN4(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHIMRKC0_50_RKNEN4_SHIFT)) & CE_L_VFCCU_FHIMRKC0_50_RKNEN4_MASK)

#define CE_L_VFCCU_FHIMRKC0_50_RKNEN5_MASK       (0x20U)
#define CE_L_VFCCU_FHIMRKC0_50_RKNEN5_SHIFT      (5U)
#define CE_L_VFCCU_FHIMRKC0_50_RKNEN5_WIDTH      (1U)
#define CE_L_VFCCU_FHIMRKC0_50_RKNEN5(x)         (((uint32_t)(((uint32_t)(x)) << CE_L_VFCCU_FHIMRKC0_50_RKNEN5_SHIFT)) & CE_L_VFCCU_FHIMRKC0_50_RKNEN5_MASK)
/*! @} */

/*!
 * @}
 */ /* end of group CE_L_VFCCU_Register_Masks */

/*!
 * @}
 */ /* end of group CE_L_VFCCU_Peripheral_Access_Layer */

#endif  /* #if !defined(S32Z2_CE_L_VFCCU_H_) */
