------------------------------------------------------------------
-- stratixiii_output_phase_alignment parameterized megafunction component declaration
-- Generated with 'mega_defn_creator' loader - do not edit
------------------------------------------------------------------

FUNCTION stratixiii_output_phase_alignment(
	areset,
	clk,
	clkena,
	datain[1..0],
	delayctrlin[5..0],
	delaymode,
	devclrn,
	devpor,
	dutycycledelayctrlin[3..0],
	enaoutputcycledelay,
	enaphasetransferreg,
	phasectrlin[3..0],
	phaseinvertctrl,
	sreset
)
WITH(
	add_output_cycle_delay,
	add_phase_transfer_reg,
	async_mode,
	bypass_input_register,
	delay_buffer_mode,
	duty_cycle_delay_mode,
	invert_phase,
	lpm_hint,
	lpm_type,
	operation_mode,
	phase_setting,
	phase_setting_for_delayed_clock,
	power_up,
	sim_buffer_delay_increment,
	sim_dutycycledelayctrlin_falling_delay_0,
	sim_dutycycledelayctrlin_falling_delay_1,
	sim_dutycycledelayctrlin_falling_delay_10,
	sim_dutycycledelayctrlin_falling_delay_11,
	sim_dutycycledelayctrlin_falling_delay_12,
	sim_dutycycledelayctrlin_falling_delay_13,
	sim_dutycycledelayctrlin_falling_delay_14,
	sim_dutycycledelayctrlin_falling_delay_15,
	sim_dutycycledelayctrlin_falling_delay_2,
	sim_dutycycledelayctrlin_falling_delay_3,
	sim_dutycycledelayctrlin_falling_delay_4,
	sim_dutycycledelayctrlin_falling_delay_5,
	sim_dutycycledelayctrlin_falling_delay_6,
	sim_dutycycledelayctrlin_falling_delay_7,
	sim_dutycycledelayctrlin_falling_delay_8,
	sim_dutycycledelayctrlin_falling_delay_9,
	sim_dutycycledelayctrlin_rising_delay_0,
	sim_dutycycledelayctrlin_rising_delay_1,
	sim_dutycycledelayctrlin_rising_delay_10,
	sim_dutycycledelayctrlin_rising_delay_11,
	sim_dutycycledelayctrlin_rising_delay_12,
	sim_dutycycledelayctrlin_rising_delay_13,
	sim_dutycycledelayctrlin_rising_delay_14,
	sim_dutycycledelayctrlin_rising_delay_15,
	sim_dutycycledelayctrlin_rising_delay_2,
	sim_dutycycledelayctrlin_rising_delay_3,
	sim_dutycycledelayctrlin_rising_delay_4,
	sim_dutycycledelayctrlin_rising_delay_5,
	sim_dutycycledelayctrlin_rising_delay_6,
	sim_dutycycledelayctrlin_rising_delay_7,
	sim_dutycycledelayctrlin_rising_delay_8,
	sim_dutycycledelayctrlin_rising_delay_9,
	sim_high_buffer_intrinsic_delay,
	sim_low_buffer_intrinsic_delay,
	sync_mode,
	use_delayed_clock,
	use_phasectrl_clock,
	use_phasectrlin,
	use_primary_clock
)
RETURNS(
	dataout,
	dff1t[1..0],
	dffdataout,
	dffddiodataout,
	dffin[1..0],
	dffphasetransfer[1..0]
);