// Seed: 2871110141
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign module_1.id_2 = 0;
  logic id_4;
endmodule
module module_1 #(
    parameter id_1 = 32'd25
) (
    output tri1  id_0,
    input  uwire _id_1,
    input  wire  id_2
);
  wire [id_1 : -1] id_4;
  parameter id_5 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
endmodule
module module_2 #(
    parameter id_4 = 32'd53
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  output uwire id_11;
  output uwire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_12
  );
  inout wire id_5;
  inout wire _id_4;
  input wire id_3;
  output wand id_2;
  inout wire id_1;
  assign id_11 = -1 + -1;
  assign id_16 = id_13;
  wire [{  1 'b0 {  -1 'h0 }  } : -1] id_17;
  logic id_18;
  assign id_10 = 1;
  nand primCall (id_12, id_15, id_13, id_7, id_1, id_5, id_14, id_16, id_6);
  wire  id_19;
  logic id_20;
  assign id_2 = 1'b0;
  wire [id_4 : -1 'b0] id_21;
  logic id_22 = id_17;
  wire id_23, id_24, id_25, id_26;
endmodule
