Analysis & Synthesis report for MIPSProcessor
Wed Aug  8 14:59:24 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Main|SerialCommandProcessor:serialCP|SCP_state
 12. State Machine - |Main|SerialCommandProcessor:serialCP|WordRX_state
 13. State Machine - |Main|SerialCommandProcessor:serialCP|WordTX_state
 14. State Machine - |Main|Processor:processor|LEDDisplay:ledDisplay1|state
 15. State Machine - |Main|Processor:processor|PS2Keyboard:ps2kb|state
 16. State Machine - |Main|RS232:rs|TX_state
 17. State Machine - |Main|RS232:rs|RX_state
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider
 24. Source assignments for Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider
 25. Source assignments for Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider
 26. Source assignments for Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated
 27. Source assignments for Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated
 28. Source assignments for Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_s7i2:auto_generated
 29. Source assignments for sld_signaltap:auto_signaltap_0
 30. Parameter Settings for User Entity Instance: Top-level Entity: |Main
 31. Parameter Settings for User Entity Instance: RS232:rs
 32. Parameter Settings for User Entity Instance: Processor:processor
 33. Parameter Settings for User Entity Instance: Processor:processor|ALU:alu|ALUDIV1:dividersigned
 34. Parameter Settings for User Entity Instance: Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component
 35. Parameter Settings for User Entity Instance: Processor:processor|ALU:alu|ALUDIV1:dividerunsigned
 36. Parameter Settings for User Entity Instance: Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component
 37. Parameter Settings for User Entity Instance: Processor:processor|PS2Keyboard:ps2kb
 38. Parameter Settings for User Entity Instance: Processor:processor|Memory:vram0
 39. Parameter Settings for User Entity Instance: Processor:processor|Memory:vram0|RAM32Bit:ram
 40. Parameter Settings for User Entity Instance: Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: Processor:processor|Memory:vram1
 42. Parameter Settings for User Entity Instance: Processor:processor|Memory:vram1|RAM32Bit:ram
 43. Parameter Settings for User Entity Instance: Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: Processor:processor|LEDDisplay:ledDisplay1
 45. Parameter Settings for User Entity Instance: Processor:processor|Memory:mem
 46. Parameter Settings for User Entity Instance: Processor:processor|Memory:mem|RAM32Bit:ram
 47. Parameter Settings for User Entity Instance: Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component
 48. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 49. Parameter Settings for Inferred Entity Instance: Processor:processor|ALU:alu|lpm_mult:Mult0
 50. Parameter Settings for Inferred Entity Instance: Processor:processor|ALU:alu|lpm_mult:Mult1
 51. altsyncram Parameter Settings by Entity Instance
 52. lpm_mult Parameter Settings by Entity Instance
 53. Port Connectivity Checks: "Processor:processor|Memory:mem|RAM32Bit:ram"
 54. Port Connectivity Checks: "Processor:processor|Memory:vram1"
 55. Port Connectivity Checks: "Processor:processor|Memory:vram0|RAM32Bit:ram"
 56. Port Connectivity Checks: "Processor:processor|Memory:vram0"
 57. Port Connectivity Checks: "Processor:processor|GPIO1:gpio1"
 58. Port Connectivity Checks: "Processor:processor"
 59. Port Connectivity Checks: "RS232:rs"
 60. Port Connectivity Checks: "ProcessorClockEnabler:pce|ProcessorClockEnabler_altclkctrl_0:altclkctrl_0|ProcessorClockEnabler_altclkctrl_0_sub:ProcessorClockEnabler_altclkctrl_0_sub_component"
 61. Signal Tap Logic Analyzer Settings
 62. Post-Synthesis Netlist Statistics for Top Partition
 63. Elapsed Time Per Partition
 64. Connections to In-System Debugging Instance "auto_signaltap_0"
 65. Analysis & Synthesis Messages
 66. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Aug  8 14:59:23 2018       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; MIPSProcessor                               ;
; Top-level Entity Name              ; Main                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 12,393                                      ;
;     Total combinational functions  ; 10,581                                      ;
;     Dedicated logic registers      ; 3,561                                       ;
; Total registers                    ; 3561                                        ;
; Total pins                         ; 89                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 596,224                                     ;
; Embedded Multiplier 9-bit elements ; 16                                          ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; Main               ; MIPSProcessor      ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Verilog Version                                                  ; SystemVerilog_2005 ; Verilog_2001       ;
; State Machine Processing                                         ; User-Encoded       ; Auto               ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------+
; File Name with User-Entered Path                                                ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                ; Library               ;
+---------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------+
; ../HDL/LEDDisplay.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; /home/imaustyn/Desktop/FPGAComputer/HDL/LEDDisplay.sv                                                                       ;                       ;
; ../HDL/PS2KeyboardMemory.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; /home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv                                                                ;                       ;
; ../HDL/PS2Keyboard.sv                                                           ; yes             ; User SystemVerilog HDL File                  ; /home/imaustyn/Desktop/FPGAComputer/HDL/PS2Keyboard.sv                                                                      ;                       ;
; ../HDL/SerialCommandProcessor.sv                                                ; yes             ; User SystemVerilog HDL File                  ; /home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv                                                           ;                       ;
; ProcessorClockEnabler/synthesis/ProcessorClockEnabler.v                         ; yes             ; User Verilog HDL File                        ; /home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/ProcessorClockEnabler.v                         ; ProcessorClockEnabler ;
; ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v ; yes             ; User Verilog HDL File                        ; /home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v ; ProcessorClockEnabler ;
; ../HDL/RS232.sv                                                                 ; yes             ; User SystemVerilog HDL File                  ; /home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv                                                                            ;                       ;
; ../HDL/RegisterFile.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; /home/imaustyn/Desktop/FPGAComputer/HDL/RegisterFile.sv                                                                     ;                       ;
; ../HDL/PC.sv                                                                    ; yes             ; User SystemVerilog HDL File                  ; /home/imaustyn/Desktop/FPGAComputer/HDL/PC.sv                                                                               ;                       ;
; ../HDL/Memory.sv                                                                ; yes             ; User SystemVerilog HDL File                  ; /home/imaustyn/Desktop/FPGAComputer/HDL/Memory.sv                                                                           ;                       ;
; ../HDL/Control.sv                                                               ; yes             ; User SystemVerilog HDL File                  ; /home/imaustyn/Desktop/FPGAComputer/HDL/Control.sv                                                                          ;                       ;
; ../HDL/Branch.sv                                                                ; yes             ; User SystemVerilog HDL File                  ; /home/imaustyn/Desktop/FPGAComputer/HDL/Branch.sv                                                                           ;                       ;
; ../HDL/ALU.sv                                                                   ; yes             ; User SystemVerilog HDL File                  ; /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv                                                                              ;                       ;
; ../HDL/Processor.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv                                                                        ;                       ;
; RAM32Bit.v                                                                      ; yes             ; User Wizard-Generated File                   ; /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v                                                                      ;                       ;
; ../HDL/Main.sv                                                                  ; yes             ; User SystemVerilog HDL File                  ; /home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv                                                                             ;                       ;
; ../HDL/Output7Seg.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; /home/imaustyn/Desktop/FPGAComputer/HDL/Output7Seg.sv                                                                       ;                       ;
; ALUDIV1.v                                                                       ; yes             ; User Wizard-Generated File                   ; /home/imaustyn/Desktop/FPGAComputer/Quartus/ALUDIV1.v                                                                       ;                       ;
; GPIO1.v                                                                         ; yes             ; User Wizard-Generated File                   ; /home/imaustyn/Desktop/FPGAComputer/Quartus/GPIO1.v                                                                         ;                       ;
; lpm_divide.tdf                                                                  ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf                                           ;                       ;
; abs_divider.inc                                                                 ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/abs_divider.inc                                          ;                       ;
; sign_div_unsign.inc                                                             ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                      ;                       ;
; aglobal180.inc                                                                  ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                                           ;                       ;
; db/lpm_divide_d0v.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/lpm_divide_d0v.tdf                                                           ;                       ;
; db/abs_divider_lug.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/abs_divider_lug.tdf                                                          ;                       ;
; db/alt_u_div_nrf.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/alt_u_div_nrf.tdf                                                            ;                       ;
; db/add_sub_7pc.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/add_sub_7pc.tdf                                                              ;                       ;
; db/add_sub_8pc.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/add_sub_8pc.tdf                                                              ;                       ;
; db/lpm_abs_i0a.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/lpm_abs_i0a.tdf                                                              ;                       ;
; db/lpm_divide_jev.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/lpm_divide_jev.tdf                                                           ;                       ;
; db/sign_div_unsign_q8i.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/sign_div_unsign_q8i.tdf                                                      ;                       ;
; altsyncram.tdf                                                                  ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                           ;                       ;
; stratix_ram_block.inc                                                           ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                    ;                       ;
; lpm_mux.inc                                                                     ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                              ;                       ;
; lpm_decode.inc                                                                  ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                           ;                       ;
; a_rdenreg.inc                                                                   ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                            ;                       ;
; altrom.inc                                                                      ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altrom.inc                                               ;                       ;
; altram.inc                                                                      ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altram.inc                                               ;                       ;
; altdpram.inc                                                                    ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                                             ;                       ;
; db/altsyncram_m3i2.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/altsyncram_m3i2.tdf                                                          ;                       ;
; db/altsyncram_s7i2.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/altsyncram_s7i2.tdf                                                          ;                       ;
; db/decode_jsa.tdf                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/decode_jsa.tdf                                                               ;                       ;
; db/mux_gob.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/mux_gob.tdf                                                                  ;                       ;
; sld_signaltap.vhd                                                               ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                        ;                       ;
; sld_signaltap_impl.vhd                                                          ; yes             ; Encrypted Megafunction                       ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                   ;                       ;
; sld_ela_control.vhd                                                             ; yes             ; Encrypted Megafunction                       ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                      ;                       ;
; lpm_shiftreg.tdf                                                                ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                         ;                       ;
; lpm_constant.inc                                                                ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_constant.inc                                         ;                       ;
; dffeea.inc                                                                      ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/dffeea.inc                                               ;                       ;
; sld_ela_trigger.tdf                                                             ; yes             ; Encrypted Megafunction                       ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_ela_trigger.tdf                                      ;                       ;
; db/sld_ela_trigger_lap.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/sld_ela_trigger_lap.tdf                                                      ;                       ;
; db/sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808.v                         ; yes             ; Encrypted Auto-Generated Megafunction        ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808.v                         ;                       ;
; sld_alt_reduction.vhd                                                           ; yes             ; Encrypted Megafunction                       ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_alt_reduction.vhd                                    ;                       ;
; sld_mbpmg.vhd                                                                   ; yes             ; Encrypted Megafunction                       ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                            ;                       ;
; sld_ela_trigger_flow_mgr.vhd                                                    ; yes             ; Encrypted Megafunction                       ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                             ;                       ;
; sld_buffer_manager.vhd                                                          ; yes             ; Encrypted Megafunction                       ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                   ;                       ;
; db/altsyncram_0524.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/altsyncram_0524.tdf                                                          ;                       ;
; altdpram.tdf                                                                    ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altdpram.tdf                                             ;                       ;
; memmodes.inc                                                                    ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/others/maxplus2/memmodes.inc                                           ;                       ;
; a_hdffe.inc                                                                     ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/a_hdffe.inc                                              ;                       ;
; alt_le_rden_reg.inc                                                             ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                      ;                       ;
; altsyncram.inc                                                                  ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.inc                                           ;                       ;
; lpm_mux.tdf                                                                     ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_mux.tdf                                              ;                       ;
; muxlut.inc                                                                      ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/muxlut.inc                                               ;                       ;
; bypassff.inc                                                                    ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/bypassff.inc                                             ;                       ;
; altshift.inc                                                                    ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altshift.inc                                             ;                       ;
; db/mux_ssc.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/mux_ssc.tdf                                                                  ;                       ;
; lpm_decode.tdf                                                                  ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_decode.tdf                                           ;                       ;
; declut.inc                                                                      ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/declut.inc                                               ;                       ;
; lpm_compare.inc                                                                 ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_compare.inc                                          ;                       ;
; db/decode_dvf.tdf                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/decode_dvf.tdf                                                               ;                       ;
; lpm_counter.tdf                                                                 ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_counter.tdf                                          ;                       ;
; lpm_add_sub.inc                                                                 ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                          ;                       ;
; cmpconst.inc                                                                    ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/cmpconst.inc                                             ;                       ;
; lpm_counter.inc                                                                 ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_counter.inc                                          ;                       ;
; alt_counter_stratix.inc                                                         ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                  ;                       ;
; db/cntr_mgi.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/cntr_mgi.tdf                                                                 ;                       ;
; db/cmpr_sgc.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/cmpr_sgc.tdf                                                                 ;                       ;
; db/cntr_i6j.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/cntr_i6j.tdf                                                                 ;                       ;
; db/cntr_egi.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/cntr_egi.tdf                                                                 ;                       ;
; db/cmpr_qgc.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/cmpr_qgc.tdf                                                                 ;                       ;
; db/cntr_23j.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/cntr_23j.tdf                                                                 ;                       ;
; db/cmpr_ngc.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/cmpr_ngc.tdf                                                                 ;                       ;
; sld_rom_sr.vhd                                                                  ; yes             ; Encrypted Megafunction                       ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                           ;                       ;
; sld_jtag_endpoint_adapter.vhd                                                   ; yes             ; Encrypted Megafunction                       ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                            ;                       ;
; sld_jtag_endpoint_adapter_impl.sv                                               ; yes             ; Encrypted Megafunction                       ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                        ;                       ;
; sld_hub.vhd                                                                     ; yes             ; Encrypted Megafunction                       ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_hub.vhd                                              ; altera_sld            ;
; db/ip/sld8c5be27b/alt_sld_fab.v                                                 ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/alt_sld_fab.v                                                 ; alt_sld_fab           ;
; db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab.v                          ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab.v                          ; alt_sld_fab           ;
; db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_ident.sv                   ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_ident.sv                   ; alt_sld_fab           ;
; db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                ; alt_sld_fab           ;
; db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd              ; yes             ; Encrypted Auto-Found VHDL File               ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd              ; alt_sld_fab           ;
; db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                ; alt_sld_fab           ;
; sld_jtag_hub.vhd                                                                ; yes             ; Encrypted Megafunction                       ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                         ;                       ;
; lpm_mult.tdf                                                                    ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf                                             ;                       ;
; multcore.inc                                                                    ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/multcore.inc                                             ;                       ;
; db/mult_46t.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/mult_46t.tdf                                                                 ;                       ;
; db/mult_7dt.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/mult_7dt.tdf                                                                 ;                       ;
+---------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                                                                          ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                                                                  ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 12,393                                                                                                                                                                                 ;
;                                             ;                                                                                                                                                                                        ;
; Total combinational functions               ; 10581                                                                                                                                                                                  ;
; Logic element usage by number of LUT inputs ;                                                                                                                                                                                        ;
;     -- 4 input functions                    ; 6321                                                                                                                                                                                   ;
;     -- 3 input functions                    ; 3181                                                                                                                                                                                   ;
;     -- <=2 input functions                  ; 1079                                                                                                                                                                                   ;
;                                             ;                                                                                                                                                                                        ;
; Logic elements by mode                      ;                                                                                                                                                                                        ;
;     -- normal mode                          ; 8485                                                                                                                                                                                   ;
;     -- arithmetic mode                      ; 2096                                                                                                                                                                                   ;
;                                             ;                                                                                                                                                                                        ;
; Total registers                             ; 3561                                                                                                                                                                                   ;
;     -- Dedicated logic registers            ; 3561                                                                                                                                                                                   ;
;     -- I/O registers                        ; 0                                                                                                                                                                                      ;
;                                             ;                                                                                                                                                                                        ;
; I/O pins                                    ; 89                                                                                                                                                                                     ;
; Total memory bits                           ; 596224                                                                                                                                                                                 ;
;                                             ;                                                                                                                                                                                        ;
; Embedded Multiplier 9-bit elements          ; 16                                                                                                                                                                                     ;
;                                             ;                                                                                                                                                                                        ;
; Maximum fan-out node                        ; ProcessorClockEnabler:pce|ProcessorClockEnabler_altclkctrl_0:altclkctrl_0|ProcessorClockEnabler_altclkctrl_0_sub:ProcessorClockEnabler_altclkctrl_0_sub_component|wire_clkctrl1_outclk ;
; Maximum fan-out                             ; 2078                                                                                                                                                                                   ;
; Total fan-out                               ; 54540                                                                                                                                                                                  ;
; Average fan-out                             ; 3.75                                                                                                                                                                                   ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-----------------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                               ; Entity Name                                        ; Library Name          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-----------------------+
; |Main                                                                                                                                   ; 10581 (17)          ; 3561 (9)                  ; 596224      ; 16           ; 0       ; 8         ; 89   ; 0            ; |Main                                                                                                                                                                                                                                                                                                                                                                                             ; Main                                               ; work                  ;
;    |Output7Seg:display_seg0|                                                                                                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Output7Seg:display_seg0                                                                                                                                                                                                                                                                                                                                                                     ; Output7Seg                                         ; work                  ;
;    |Output7Seg:display_seg1|                                                                                                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Output7Seg:display_seg1                                                                                                                                                                                                                                                                                                                                                                     ; Output7Seg                                         ; work                  ;
;    |Output7Seg:display_seg2|                                                                                                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Output7Seg:display_seg2                                                                                                                                                                                                                                                                                                                                                                     ; Output7Seg                                         ; work                  ;
;    |Output7Seg:display_seg3|                                                                                                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Output7Seg:display_seg3                                                                                                                                                                                                                                                                                                                                                                     ; Output7Seg                                         ; work                  ;
;    |Output7Seg:display_seg4|                                                                                                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Output7Seg:display_seg4                                                                                                                                                                                                                                                                                                                                                                     ; Output7Seg                                         ; work                  ;
;    |Output7Seg:display_seg5|                                                                                                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Output7Seg:display_seg5                                                                                                                                                                                                                                                                                                                                                                     ; Output7Seg                                         ; work                  ;
;    |Output7Seg:display_seg6|                                                                                                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Output7Seg:display_seg6                                                                                                                                                                                                                                                                                                                                                                     ; Output7Seg                                         ; work                  ;
;    |Output7Seg:display_seg7|                                                                                                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Output7Seg:display_seg7                                                                                                                                                                                                                                                                                                                                                                     ; Output7Seg                                         ; work                  ;
;    |Processor:processor|                                                                                                                ; 9093 (1300)         ; 2175 (510)                ; 589824      ; 16           ; 0       ; 8         ; 0    ; 0            ; |Main|Processor:processor                                                                                                                                                                                                                                                                                                                                                                         ; Processor                                          ; work                  ;
;       |ALU:alu|                                                                                                                         ; 4368 (1724)         ; 232 (70)                  ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu                                                                                                                                                                                                                                                                                                                                                                 ; ALU                                                ; work                  ;
;          |ALUDIV1:dividersigned|                                                                                                        ; 1355 (0)            ; 82 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividersigned                                                                                                                                                                                                                                                                                                                                           ; ALUDIV1                                            ; work                  ;
;             |lpm_divide:LPM_DIVIDE_component|                                                                                           ; 1355 (0)            ; 82 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                                                                                                                           ; lpm_divide                                         ; work                  ;
;                |lpm_divide_d0v:auto_generated|                                                                                          ; 1355 (0)            ; 82 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated                                                                                                                                                                                                                                                                             ; lpm_divide_d0v                                     ; work                  ;
;                   |abs_divider_lug:divider|                                                                                             ; 1355 (95)           ; 82 (2)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider                                                                                                                                                                                                                                                     ; abs_divider_lug                                    ; work                  ;
;                      |alt_u_div_nrf:divider|                                                                                            ; 1134 (1133)         ; 80 (80)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider                                                                                                                                                                                                                               ; alt_u_div_nrf                                      ; work                  ;
;                         |add_sub_8pc:add_sub_1|                                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|add_sub_8pc:add_sub_1                                                                                                                                                                                                         ; add_sub_8pc                                        ; work                  ;
;                      |lpm_abs_i0a:my_abs_den|                                                                                           ; 66 (66)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|lpm_abs_i0a:my_abs_den                                                                                                                                                                                                                              ; lpm_abs_i0a                                        ; work                  ;
;                      |lpm_abs_i0a:my_abs_num|                                                                                           ; 60 (60)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|lpm_abs_i0a:my_abs_num                                                                                                                                                                                                                              ; lpm_abs_i0a                                        ; work                  ;
;          |ALUDIV1:dividerunsigned|                                                                                                      ; 1118 (0)            ; 80 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividerunsigned                                                                                                                                                                                                                                                                                                                                         ; ALUDIV1                                            ; work                  ;
;             |lpm_divide:LPM_DIVIDE_component|                                                                                           ; 1118 (0)            ; 80 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                                                                                                                         ; lpm_divide                                         ; work                  ;
;                |lpm_divide_jev:auto_generated|                                                                                          ; 1118 (0)            ; 80 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated                                                                                                                                                                                                                                                                           ; lpm_divide_jev                                     ; work                  ;
;                   |sign_div_unsign_q8i:divider|                                                                                         ; 1118 (0)            ; 80 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider                                                                                                                                                                                                                                               ; sign_div_unsign_q8i                                ; work                  ;
;                      |alt_u_div_nrf:divider|                                                                                            ; 1118 (1117)         ; 80 (80)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider                                                                                                                                                                                                                         ; alt_u_div_nrf                                      ; work                  ;
;                         |add_sub_8pc:add_sub_1|                                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|add_sub_8pc:add_sub_1                                                                                                                                                                                                   ; add_sub_8pc                                        ; work                  ;
;          |lpm_mult:Mult0|                                                                                                               ; 92 (0)              ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                  ; lpm_mult                                           ; work                  ;
;             |mult_46t:auto_generated|                                                                                                   ; 92 (92)             ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|lpm_mult:Mult0|mult_46t:auto_generated                                                                                                                                                                                                                                                                                                                          ; mult_46t                                           ; work                  ;
;          |lpm_mult:Mult1|                                                                                                               ; 79 (0)              ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                                                                  ; lpm_mult                                           ; work                  ;
;             |mult_7dt:auto_generated|                                                                                                   ; 79 (79)             ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Main|Processor:processor|ALU:alu|lpm_mult:Mult1|mult_7dt:auto_generated                                                                                                                                                                                                                                                                                                                          ; mult_7dt                                           ; work                  ;
;       |Branch:branch|                                                                                                                   ; 40 (40)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|Branch:branch                                                                                                                                                                                                                                                                                                                                                           ; Branch                                             ; work                  ;
;       |Control:control|                                                                                                                 ; 65 (65)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|Control:control                                                                                                                                                                                                                                                                                                                                                         ; Control                                            ; work                  ;
;       |GPIO1:gpio1|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|GPIO1:gpio1                                                                                                                                                                                                                                                                                                                                                             ; GPIO1                                              ; work                  ;
;          |GPIO1_iobuf_bidir_a0p:GPIO1_iobuf_bidir_a0p_component|                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|GPIO1:gpio1|GPIO1_iobuf_bidir_a0p:GPIO1_iobuf_bidir_a0p_component                                                                                                                                                                                                                                                                                                       ; GPIO1_iobuf_bidir_a0p                              ; work                  ;
;       |LEDDisplay:ledDisplay1|                                                                                                          ; 96 (96)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|LEDDisplay:ledDisplay1                                                                                                                                                                                                                                                                                                                                                  ; LEDDisplay                                         ; work                  ;
;       |Memory:mem|                                                                                                                      ; 309 (240)           ; 10 (6)                    ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|Memory:mem                                                                                                                                                                                                                                                                                                                                                              ; Memory                                             ; work                  ;
;          |RAM32Bit:ram|                                                                                                                 ; 69 (0)              ; 4 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|Memory:mem|RAM32Bit:ram                                                                                                                                                                                                                                                                                                                                                 ; RAM32Bit                                           ; work                  ;
;             |altsyncram:altsyncram_component|                                                                                           ; 69 (0)              ; 4 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                 ; altsyncram                                         ; work                  ;
;                |altsyncram_s7i2:auto_generated|                                                                                         ; 69 (1)              ; 4 (4)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_s7i2:auto_generated                                                                                                                                                                                                                                                                                  ; altsyncram_s7i2                                    ; work                  ;
;                   |decode_jsa:decode2|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_s7i2:auto_generated|decode_jsa:decode2                                                                                                                                                                                                                                                               ; decode_jsa                                         ; work                  ;
;                   |decode_jsa:rden_decode_a|                                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_s7i2:auto_generated|decode_jsa:rden_decode_a                                                                                                                                                                                                                                                         ; decode_jsa                                         ; work                  ;
;                   |mux_gob:mux4|                                                                                                        ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_s7i2:auto_generated|mux_gob:mux4                                                                                                                                                                                                                                                                     ; mux_gob                                            ; work                  ;
;                   |mux_gob:mux5|                                                                                                        ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_s7i2:auto_generated|mux_gob:mux5                                                                                                                                                                                                                                                                     ; mux_gob                                            ; work                  ;
;       |Memory:vram0|                                                                                                                    ; 268 (268)           ; 6 (6)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|Memory:vram0                                                                                                                                                                                                                                                                                                                                                            ; Memory                                             ; work                  ;
;          |RAM32Bit:ram|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|Memory:vram0|RAM32Bit:ram                                                                                                                                                                                                                                                                                                                                               ; RAM32Bit                                           ; work                  ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                               ; altsyncram                                         ; work                  ;
;                |altsyncram_m3i2:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated                                                                                                                                                                                                                                                                                ; altsyncram_m3i2                                    ; work                  ;
;       |Memory:vram1|                                                                                                                    ; 246 (246)           ; 6 (6)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|Memory:vram1                                                                                                                                                                                                                                                                                                                                                            ; Memory                                             ; work                  ;
;          |RAM32Bit:ram|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|Memory:vram1|RAM32Bit:ram                                                                                                                                                                                                                                                                                                                                               ; RAM32Bit                                           ; work                  ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                               ; altsyncram                                         ; work                  ;
;                |altsyncram_m3i2:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated                                                                                                                                                                                                                                                                                ; altsyncram_m3i2                                    ; work                  ;
;       |PC:pc|                                                                                                                           ; 180 (180)           ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|PC:pc                                                                                                                                                                                                                                                                                                                                                                   ; PC                                                 ; work                  ;
;       |PS2Keyboard:ps2kb|                                                                                                               ; 199 (199)           ; 90 (90)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|PS2Keyboard:ps2kb                                                                                                                                                                                                                                                                                                                                                       ; PS2Keyboard                                        ; work                  ;
;       |PS2KeyboardMemory:ps2kbm|                                                                                                        ; 682 (682)           ; 265 (265)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|PS2KeyboardMemory:ps2kbm                                                                                                                                                                                                                                                                                                                                                ; PS2KeyboardMemory                                  ; work                  ;
;       |RegisterFile:registerFile|                                                                                                       ; 1340 (1340)         ; 992 (992)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|Processor:processor|RegisterFile:registerFile                                                                                                                                                                                                                                                                                                                                               ; RegisterFile                                       ; work                  ;
;    |ProcessorClockEnabler:pce|                                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ProcessorClockEnabler:pce                                                                                                                                                                                                                                                                                                                                                                   ; ProcessorClockEnabler                              ; ProcessorClockEnabler ;
;       |ProcessorClockEnabler_altclkctrl_0:altclkctrl_0|                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ProcessorClockEnabler:pce|ProcessorClockEnabler_altclkctrl_0:altclkctrl_0                                                                                                                                                                                                                                                                                                                   ; ProcessorClockEnabler_altclkctrl_0                 ; ProcessorClockEnabler ;
;          |ProcessorClockEnabler_altclkctrl_0_sub:ProcessorClockEnabler_altclkctrl_0_sub_component|                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|ProcessorClockEnabler:pce|ProcessorClockEnabler_altclkctrl_0:altclkctrl_0|ProcessorClockEnabler_altclkctrl_0_sub:ProcessorClockEnabler_altclkctrl_0_sub_component                                                                                                                                                                                                                           ; ProcessorClockEnabler_altclkctrl_0_sub             ; ProcessorClockEnabler ;
;    |RS232:rs|                                                                                                                           ; 201 (201)           ; 132 (132)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|RS232:rs                                                                                                                                                                                                                                                                                                                                                                                    ; RS232                                              ; work                  ;
;    |SerialCommandProcessor:serialCP|                                                                                                    ; 529 (529)           ; 265 (265)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|SerialCommandProcessor:serialCP                                                                                                                                                                                                                                                                                                                                                             ; SerialCommandProcessor                             ; work                  ;
;    |sld_hub:auto_hub|                                                                                                                   ; 127 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                            ; sld_hub                                            ; altera_sld            ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 126 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                            ; alt_sld_fab_with_jtag_input                        ; altera_sld            ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 126 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                         ; alt_sld_fab                                        ; alt_sld_fab           ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 126 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                     ; alt_sld_fab_alt_sld_fab                            ; alt_sld_fab           ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 125 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                         ; alt_sld_fab_alt_sld_fab_sldfabric                  ; alt_sld_fab           ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 125 (86)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                            ; sld_jtag_hub                                       ; work                  ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                    ; sld_rom_sr                                         ; work                  ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                  ; sld_shadow_jsm                                     ; altera_sld            ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 558 (2)             ; 889 (100)                 ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                              ; sld_signaltap                                      ; work                  ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 556 (0)             ; 789 (0)                   ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                        ; sld_signaltap_impl                                 ; work                  ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 556 (86)            ; 789 (274)                 ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                 ; sld_signaltap_implb                                ; work                  ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                  ; altdpram                                           ; work                  ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                              ; lpm_decode                                         ; work                  ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                                                                    ; decode_dvf                                         ; work                  ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                      ; lpm_mux                                            ; work                  ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                                                                               ; mux_ssc                                            ; work                  ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                 ; altsyncram                                         ; work                  ;
;                |altsyncram_0524:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated                                                                                                                                                                                                  ; altsyncram_0524                                    ; work                  ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                  ; lpm_shiftreg                                       ; work                  ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                    ; lpm_shiftreg                                       ; work                  ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                         ; serial_crc_16                                      ; work                  ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                      ; sld_buffer_manager                                 ; work                  ;
;             |sld_ela_control:ela_control|                                                                                               ; 220 (1)             ; 282 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                     ; sld_ela_control                                    ; work                  ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                             ; lpm_shiftreg                                       ; work                  ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 218 (0)             ; 266 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                          ; sld_ela_trigger                                    ; work                  ;
;                   |sld_ela_trigger_lap:auto_generated|                                                                                  ; 218 (0)             ; 266 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated                                                                                                                                       ; sld_ela_trigger_lap                                ; work                  ;
;                      |sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|                                                     ; 218 (150)           ; 266 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1                                                                          ; sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808 ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_101|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_101                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_102|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_102                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_104|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_104                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_105|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_105                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_107|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_107                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_108|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_108                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_10|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_10                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_110|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_110                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_111|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_111                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_113|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_113                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_114|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_114                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_116|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_116                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_117|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_117                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_119|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_119                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_11|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_120|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_120                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_121|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_121                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_124|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_124                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_125|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_125                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_127|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_127                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_128|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_128                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_12|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_12                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_130|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_130                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_131|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_131                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_133|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_133                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_134|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_134                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_136|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_136                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_137|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_137                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_139|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_139                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_140|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_140                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_142|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_142                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_143|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_143                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_145|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_145                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_146|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_146                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_148|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_148                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_149|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_149                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_151|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_151                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_152|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_152                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_154|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_154                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_155|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_155                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_157|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_157                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_158|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_158                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_159|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_159                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_15|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_15                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_160|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_160                                         ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_16|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_16                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_18|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_19|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_19                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_21|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_22|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_22                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_23|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_26|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_26                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_27|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_27                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_29|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_29                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_30|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_30                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_32|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_32                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_33|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_33                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_35|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_35                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_36|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_36                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_38|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_38                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_39|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_39                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_41|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_41                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_42|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_42                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_44|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_44                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_45|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_45                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_47|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_47                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_48|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_48                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_4|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                           ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_50|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_50                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_51|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_51                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_53|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_53                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_54|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_54                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_56|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_56                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_57|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_57                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_59|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_59                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                           ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_60|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_60                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_62|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_62                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_63|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_63                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_65|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_65                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_66|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_66                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_68|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_68                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_69|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_69                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_71|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_71                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_72|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_72                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_74|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_74                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_75|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_75                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_77|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_77                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_78|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_78                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_7|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_7                                           ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_80|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_80                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_81|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_81                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_83|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_83                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_84|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_84                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_86|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_86                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_87|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_87                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_89|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_89                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_8|                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                           ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_90|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_90                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_92|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_92                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_93|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_93                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_95|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_95                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_96|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_96                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_98|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_98                                          ; lpm_shiftreg                                       ; work                  ;
;                         |lpm_shiftreg:config_shiftreg_99|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_99                                          ; lpm_shiftreg                                       ; work                  ;
;                         |sld_alt_reduction:unary_122|                                                                                   ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_alt_reduction:unary_122                                              ; sld_alt_reduction                                  ; work                  ;
;                         |sld_alt_reduction:unary_13|                                                                                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_alt_reduction:unary_13                                               ; sld_alt_reduction                                  ; work                  ;
;                         |sld_alt_reduction:unary_1|                                                                                     ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_alt_reduction:unary_1                                                ; sld_alt_reduction                                  ; work                  ;
;                         |sld_alt_reduction:unary_24|                                                                                    ; 34 (34)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_alt_reduction:unary_24                                               ; sld_alt_reduction                                  ; work                  ;
;                         |sld_alt_reduction:unary_2|                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_alt_reduction:unary_2                                                ; sld_alt_reduction                                  ; work                  ;
;                         |sld_mbpmg:mbpm_100|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_100                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_100|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_103|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_103                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_103|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_106|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_106                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_106|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_109|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_109                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_109|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_112|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_112                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_112|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_115|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_115                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_115|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_118|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_118                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_118|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_123|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_123                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_123|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_126|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_126                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_126|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_129|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_129                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_129|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_132|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_132                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_132|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_135|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_135                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_135|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_138|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_138                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_138|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_141|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_141                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_141|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_144|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_144                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_144|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_147|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_147                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_147|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_14|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_14                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_14|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_150|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_150                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_150|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_153|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_153                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_153|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_156|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_156                                                       ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_156|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_17|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_17                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_17|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_20|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_20                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_20|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_25|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_25                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_25|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_28|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_28                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_28|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_31|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_31                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_31|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_34|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_34                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_34|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_37|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_37                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_37|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_3|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_3                                                         ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_3|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_40|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_40                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_40|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_43|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_43                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_43|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_46|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_46                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_46|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_49|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_49                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_49|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_52|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_52                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_52|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_55|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_55                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_55|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_58|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_58                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_58|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_61|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_61                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_61|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_64|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_64                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_64|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_67|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_67                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_67|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_6|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_6                                                         ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_6|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_70|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_70                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_70|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_73|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_73                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_73|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_76|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_76                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_76|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_79|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_79                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_79|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_82|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_82                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_82|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_85|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_85                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_85|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_88|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_88                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_88|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_91|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_91                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_91|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_94|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_94                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_94|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_97|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_97                                                        ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_97|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work                  ;
;                         |sld_mbpmg:mbpm_9|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_9                                                         ; sld_mbpmg                                          ; work                  ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|sld_mbpmg:mbpm_9|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                          ; work                  ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                       ; sld_ela_trigger_flow_mgr                           ; work                  ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                               ; lpm_shiftreg                                       ; work                  ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 113 (9)             ; 98 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                ; sld_offload_buffer_mgr                             ; work                  ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                      ; lpm_counter                                        ; work                  ;
;                   |cntr_mgi:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_mgi:auto_generated                                                                                                              ; cntr_mgi                                           ; work                  ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                               ; lpm_counter                                        ; work                  ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                                                                       ; cntr_i6j                                           ; work                  ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                     ; lpm_counter                                        ; work                  ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                                                                             ; cntr_egi                                           ; work                  ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                        ; lpm_counter                                        ; work                  ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                                                                ; cntr_23j                                           ; work                  ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                               ; lpm_shiftreg                                       ; work                  ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 50 (50)             ; 50 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                ; lpm_shiftreg                                       ; work                  ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                             ; lpm_shiftreg                                       ; work                  ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                           ; sld_rom_sr                                         ; work                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-----------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_s7i2:auto_generated|ALTSYNCRAM                                                                                 ; AUTO ; True Dual Port   ; 16384        ; 32           ; 16384        ; 32           ; 524288 ; None ;
; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ALTSYNCRAM                                                                               ; AUTO ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None ;
; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ALTSYNCRAM                                                                               ; AUTO ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 50           ; 128          ; 50           ; 6400   ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 8           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 16          ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 5           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                          ; IP Include File            ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                ;                            ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                            ;                            ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                  ;                            ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                ;                            ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                  ;                            ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1 ;                            ;
; N/A    ; altclkctrl   ; 18.0    ; N/A          ; N/A          ; |Main|ProcessorClockEnabler:pce                                                                                                                                                                                                                                                                                          ; ProcessorClockEnabler.qsys ;
; Altera ; LPM_DIVIDE   ; 18.0    ; N/A          ; N/A          ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividersigned                                                                                                                                                                                                                                                                  ; ALUDIV1.v                  ;
; Altera ; LPM_DIVIDE   ; 18.0    ; N/A          ; N/A          ; |Main|Processor:processor|ALU:alu|ALUDIV1:dividerunsigned                                                                                                                                                                                                                                                                ; ALUDIV1.v                  ;
; Altera ; ALTIOBUF     ; 18.0    ; N/A          ; N/A          ; |Main|Processor:processor|GPIO1:gpio1                                                                                                                                                                                                                                                                                    ; GPIO1.v                    ;
; Altera ; RAM: 2-PORT  ; 18.0    ; N/A          ; N/A          ; |Main|Processor:processor|Memory:mem|RAM32Bit:ram                                                                                                                                                                                                                                                                        ; RAM32Bit.v                 ;
; Altera ; RAM: 2-PORT  ; 18.0    ; N/A          ; N/A          ; |Main|Processor:processor|Memory:vram0|RAM32Bit:ram                                                                                                                                                                                                                                                                      ; RAM32Bit.v                 ;
; Altera ; RAM: 2-PORT  ; 18.0    ; N/A          ; N/A          ; |Main|Processor:processor|Memory:vram1|RAM32Bit:ram                                                                                                                                                                                                                                                                      ; RAM32Bit.v                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


Encoding Type:  User-Encoded
+-----------------------------------------------------------------+
; State Machine - |Main|SerialCommandProcessor:serialCP|SCP_state ;
+-----------------------------------+-------------+---------------+
; Name                              ; SCP_state~5 ; SCP_state~4   ;
+-----------------------------------+-------------+---------------+
; SCP_state.SCP_READ_COMMAND_LENGTH ; 0           ; 0             ;
; SCP_state.SCP_READ_COMMAND        ; 0           ; 1             ;
; SCP_state.SCP_PROCESS_COMMAND     ; 1           ; 0             ;
; SCP_state.SCP_BAD                 ; 1           ; 1             ;
+-----------------------------------+-------------+---------------+


Encoding Type:  User-Encoded
+----------------------------------------------------------------------+
; State Machine - |Main|SerialCommandProcessor:serialCP|WordRX_state   ;
+------------------------------------+----------------+----------------+
; Name                               ; WordRX_state~5 ; WordRX_state~4 ;
+------------------------------------+----------------+----------------+
; WordRX_state.WORDRXSTATE_RECEIVING ; 0              ; 0              ;
; WordRX_state.WORDRXSTATE_DONE      ; 0              ; 1              ;
; WordRX_state.WORDRXSTATE_BAD       ; 1              ; 0              ;
+------------------------------------+----------------+----------------+


Encoding Type:  User-Encoded
+--------------------------------------------------------------------+
; State Machine - |Main|SerialCommandProcessor:serialCP|WordTX_state ;
+----------------------------------+----------------+----------------+
; Name                             ; WordTX_state~5 ; WordTX_state~4 ;
+----------------------------------+----------------+----------------+
; WordTX_state.WORDTXSTATE_WAITING ; 0              ; 0              ;
; WordTX_state.WORDTXSTATE_SENDING ; 0              ; 1              ;
; WordTX_state.WORDTXSTATE_DONE    ; 1              ; 0              ;
; WordTX_state.WORDTXSTATE_BAD     ; 1              ; 1              ;
+----------------------------------+----------------+----------------+


Encoding Type:  User-Encoded
+------------------------------------------------------------------------+
; State Machine - |Main|Processor:processor|LEDDisplay:ledDisplay1|state ;
+-------------------------+---------+---------+---------+----------------+
; Name                    ; state~7 ; state~6 ; state~5 ; state~4        ;
+-------------------------+---------+---------+---------+----------------+
; state.START             ; 0       ; 0       ; 0       ; 0              ;
; state.RESET_COLUMN      ; 0       ; 0       ; 0       ; 1              ;
; state.GET_PIXEL_0       ; 0       ; 0       ; 1       ; 0              ;
; state.GET_PIXEL_1       ; 0       ; 0       ; 1       ; 1              ;
; state.CLOCK_COLUMN      ; 0       ; 1       ; 0       ; 0              ;
; state.CHECK_COLUMN_DONE ; 0       ; 1       ; 0       ; 1              ;
; state.SHOW_COLUMN       ; 0       ; 1       ; 1       ; 0              ;
; state.WAIT_FOR_COLUMN   ; 0       ; 1       ; 1       ; 1              ;
; state.NEXT_ROW          ; 1       ; 0       ; 0       ; 0              ;
; state.NEXT_BINARY_DIGIT ; 1       ; 0       ; 0       ; 1              ;
; state.BAD               ; 1       ; 0       ; 1       ; 0              ;
+-------------------------+---------+---------+---------+----------------+


Encoding Type:  User-Encoded
+-------------------------------------------------------------------+
; State Machine - |Main|Processor:processor|PS2Keyboard:ps2kb|state ;
+--------------+----------+----------+----------+-------------------+
; Name         ; state~12 ; state~11 ; state~10 ; state~9           ;
+--------------+----------+----------+----------+-------------------+
; state.START  ; 0        ; 0        ; 0        ; 0                 ;
; state.BITS   ; 0        ; 0        ; 1        ; 1                 ;
; state.PARITY ; 0        ; 0        ; 1        ; 0                 ;
; state.STOP   ; 0        ; 1        ; 0        ; 1                 ;
; state.BAD    ; 1        ; 0        ; 0        ; 1                 ;
+--------------+----------+----------+----------+-------------------+


Encoding Type:  User-Encoded
+--------------------------------------------------------------+
; State Machine - |Main|RS232:rs|TX_state                      ;
+-----------------------+------------+------------+------------+
; Name                  ; TX_state~6 ; TX_state~5 ; TX_state~4 ;
+-----------------------+------------+------------+------------+
; TX_state.TX_IDLE      ; 0          ; 0          ; 0          ;
; TX_state.TX_START_BIT ; 0          ; 0          ; 1          ;
; TX_state.TX_TRANSMIT  ; 0          ; 1          ; 0          ;
; TX_state.TX_STOP_BIT  ; 0          ; 1          ; 1          ;
; TX_state.TX_BAD       ; 1          ; 0          ; 0          ;
+-----------------------+------------+------------+------------+


Encoding Type:  User-Encoded
+-----------------------------------------------------------------------+
; State Machine - |Main|RS232:rs|RX_state                               ;
+--------------------------------+------------+------------+------------+
; Name                           ; RX_state~6 ; RX_state~5 ; RX_state~4 ;
+--------------------------------+------------+------------+------------+
; RX_state.RX_WAITING            ; 0          ; 0          ; 0          ;
; RX_state.RX_POSSIBLE_START_BIT ; 0          ; 0          ; 1          ;
; RX_state.RX_RECEIVE            ; 0          ; 1          ; 0          ;
; RX_state.RX_POSSIBLE_STOP_BIT  ; 0          ; 1          ; 1          ;
; RX_state.RX_BAD                ; 1          ; 0          ; 0          ;
+--------------------------------+------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
; Register name                                                                                                           ; Reason for Removal                                                   ;
+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
; pause                                                                                                                   ; Stuck at GND due to stuck port data_in                               ;
; Processor:processor|Memory:mem|readMode_d0[3]                                                                           ; Stuck at GND due to stuck port data_in                               ;
; Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_s7i2:auto_generated|rden_b_store ; Lost fanout                                                          ;
; Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_s7i2:auto_generated|wren_b_store ; Lost fanout                                                          ;
; Processor:processor|Memory:vram1|readMode_d0[3]                                                                         ; Stuck at GND due to stuck port data_in                               ;
; Processor:processor|Memory:vram0|readMode_d0[3]                                                                         ; Stuck at GND due to stuck port data_in                               ;
; RS232:rs|UART_RTS                                                                                                       ; Stuck at GND due to stuck port data_in                               ;
; Processor:processor|pc_nextPCAddress_dIF[1]                                                                             ; Merged with Processor:processor|pc_pcAddress_dIF[1]                  ;
; Processor:processor|pc_nextPCAddress_dIF[0]                                                                             ; Merged with Processor:processor|pc_pcAddress_dIF[0]                  ;
; Processor:processor|instruction_jumpAddress_d0[25]                                                                      ; Merged with Processor:processor|instruction_rsIn_d0[4]               ;
; Processor:processor|instruction_jumpAddress_d0[24]                                                                      ; Merged with Processor:processor|instruction_rsIn_d0[3]               ;
; Processor:processor|instruction_jumpAddress_d0[23]                                                                      ; Merged with Processor:processor|instruction_rsIn_d0[2]               ;
; Processor:processor|instruction_jumpAddress_d0[22]                                                                      ; Merged with Processor:processor|instruction_rsIn_d0[1]               ;
; Processor:processor|instruction_jumpAddress_d0[21]                                                                      ; Merged with Processor:processor|instruction_rsIn_d0[0]               ;
; Processor:processor|instruction_jumpAddress_d0[20]                                                                      ; Merged with Processor:processor|instruction_rtIn_d0[4]               ;
; Processor:processor|instruction_jumpAddress_d0[19]                                                                      ; Merged with Processor:processor|instruction_rtIn_d0[3]               ;
; Processor:processor|instruction_jumpAddress_d0[18]                                                                      ; Merged with Processor:processor|instruction_rtIn_d0[2]               ;
; Processor:processor|instruction_jumpAddress_d0[17]                                                                      ; Merged with Processor:processor|instruction_rtIn_d0[1]               ;
; Processor:processor|instruction_jumpAddress_d0[16]                                                                      ; Merged with Processor:processor|instruction_rtIn_d0[0]               ;
; Processor:processor|instruction_jumpAddress_d0[15]                                                                      ; Merged with Processor:processor|instruction_immediateExtended_d0[15] ;
; Processor:processor|instruction_jumpAddress_d0[14]                                                                      ; Merged with Processor:processor|instruction_immediateExtended_d0[14] ;
; Processor:processor|instruction_jumpAddress_d0[13]                                                                      ; Merged with Processor:processor|instruction_immediateExtended_d0[13] ;
; Processor:processor|instruction_jumpAddress_d0[12]                                                                      ; Merged with Processor:processor|instruction_immediateExtended_d0[12] ;
; Processor:processor|instruction_jumpAddress_d0[11]                                                                      ; Merged with Processor:processor|instruction_immediateExtended_d0[11] ;
; Processor:processor|instruction_jumpAddress_d0[10]                                                                      ; Merged with Processor:processor|instruction_immediateExtended_d0[10] ;
; Processor:processor|instruction_jumpAddress_d0[9]                                                                       ; Merged with Processor:processor|instruction_immediateExtended_d0[9]  ;
; Processor:processor|instruction_jumpAddress_d0[8]                                                                       ; Merged with Processor:processor|instruction_immediateExtended_d0[8]  ;
; Processor:processor|instruction_jumpAddress_d0[7]                                                                       ; Merged with Processor:processor|instruction_immediateExtended_d0[7]  ;
; Processor:processor|instruction_jumpAddress_d0[6]                                                                       ; Merged with Processor:processor|instruction_immediateExtended_d0[6]  ;
; Processor:processor|instruction_jumpAddress_d0[5]                                                                       ; Merged with Processor:processor|instruction_immediateExtended_d0[5]  ;
; Processor:processor|instruction_jumpAddress_d0[4]                                                                       ; Merged with Processor:processor|instruction_immediateExtended_d0[4]  ;
; Processor:processor|instruction_jumpAddress_d0[3]                                                                       ; Merged with Processor:processor|instruction_immediateExtended_d0[3]  ;
; Processor:processor|instruction_jumpAddress_d0[2]                                                                       ; Merged with Processor:processor|instruction_immediateExtended_d0[2]  ;
; Processor:processor|instruction_jumpAddress_d0[1]                                                                       ; Merged with Processor:processor|instruction_immediateExtended_d0[1]  ;
; Processor:processor|instruction_jumpAddress_d0[0]                                                                       ; Merged with Processor:processor|instruction_immediateExtended_d0[0]  ;
; Processor:processor|instruction_immediateExtended_d0[17..31]                                                            ; Merged with Processor:processor|instruction_immediateExtended_d0[16] ;
; Processor:processor|RegisterFile:registerFile|registers[0][0]                                                           ; Stuck at GND due to stuck port clock_enable                          ;
; Processor:processor|RegisterFile:registerFile|registers[0][1]                                                           ; Stuck at GND due to stuck port clock_enable                          ;
; Processor:processor|RegisterFile:registerFile|registers[0][2]                                                           ; Stuck at GND due to stuck port clock_enable                          ;
; Processor:processor|RegisterFile:registerFile|registers[0][3]                                                           ; Stuck at GND due to stuck port clock_enable                          ;
; Processor:processor|RegisterFile:registerFile|registers[0][4]                                                           ; Stuck at GND due to stuck port clock_enable                          ;
; Processor:processor|RegisterFile:registerFile|registers[0][5]                                                           ; Stuck at GND due to stuck port clock_enable                          ;
; Processor:processor|RegisterFile:registerFile|registers[0][6]                                                           ; Stuck at GND due to stuck port clock_enable                          ;
; Processor:processor|RegisterFile:registerFile|registers[0][7]                                                           ; Stuck at GND due to stuck port clock_enable                          ;
; Processor:processor|RegisterFile:registerFile|registers[0][8]                                                           ; Stuck at GND due to stuck port clock_enable                          ;
; Processor:processor|RegisterFile:registerFile|registers[0][9]                                                           ; Stuck at GND due to stuck port clock_enable                          ;
; Processor:processor|RegisterFile:registerFile|registers[0][10]                                                          ; Stuck at GND due to stuck port clock_enable                          ;
; Processor:processor|RegisterFile:registerFile|registers[0][11]                                                          ; Stuck at GND due to stuck port clock_enable                          ;
; Processor:processor|RegisterFile:registerFile|registers[0][12]                                                          ; Stuck at GND due to stuck port clock_enable                          ;
; Processor:processor|RegisterFile:registerFile|registers[0][13]                                                          ; Stuck at GND due to stuck port clock_enable                          ;
; Processor:processor|RegisterFile:registerFile|registers[0][14]                                                          ; Stuck at GND due to stuck port clock_enable                          ;
; Processor:processor|RegisterFile:registerFile|registers[0][15]                                                          ; Stuck at GND due to stuck port clock_enable                          ;
; Processor:processor|RegisterFile:registerFile|registers[0][16]                                                          ; Stuck at GND due to stuck port clock_enable                          ;
; Processor:processor|RegisterFile:registerFile|registers[0][17]                                                          ; Stuck at GND due to stuck port clock_enable                          ;
; Processor:processor|RegisterFile:registerFile|registers[0][18]                                                          ; Stuck at GND due to stuck port clock_enable                          ;
; Processor:processor|RegisterFile:registerFile|registers[0][19]                                                          ; Stuck at GND due to stuck port clock_enable                          ;
; Processor:processor|RegisterFile:registerFile|registers[0][20]                                                          ; Stuck at GND due to stuck port clock_enable                          ;
; Processor:processor|RegisterFile:registerFile|registers[0][21]                                                          ; Stuck at GND due to stuck port clock_enable                          ;
; Processor:processor|RegisterFile:registerFile|registers[0][22]                                                          ; Stuck at GND due to stuck port clock_enable                          ;
; Processor:processor|RegisterFile:registerFile|registers[0][23]                                                          ; Stuck at GND due to stuck port clock_enable                          ;
; Processor:processor|RegisterFile:registerFile|registers[0][24]                                                          ; Stuck at GND due to stuck port clock_enable                          ;
; Processor:processor|RegisterFile:registerFile|registers[0][25]                                                          ; Stuck at GND due to stuck port clock_enable                          ;
; Processor:processor|RegisterFile:registerFile|registers[0][26]                                                          ; Stuck at GND due to stuck port clock_enable                          ;
; Processor:processor|RegisterFile:registerFile|registers[0][27]                                                          ; Stuck at GND due to stuck port clock_enable                          ;
; Processor:processor|RegisterFile:registerFile|registers[0][28]                                                          ; Stuck at GND due to stuck port clock_enable                          ;
; Processor:processor|RegisterFile:registerFile|registers[0][29]                                                          ; Stuck at GND due to stuck port clock_enable                          ;
; Processor:processor|RegisterFile:registerFile|registers[0][30]                                                          ; Stuck at GND due to stuck port clock_enable                          ;
; Processor:processor|RegisterFile:registerFile|registers[0][31]                                                          ; Stuck at GND due to stuck port clock_enable                          ;
; SerialCommandProcessor:serialCP|SCP_state~6                                                                             ; Lost fanout                                                          ;
; SerialCommandProcessor:serialCP|SCP_state~7                                                                             ; Lost fanout                                                          ;
; SerialCommandProcessor:serialCP|WordRX_state~6                                                                          ; Lost fanout                                                          ;
; SerialCommandProcessor:serialCP|WordTX_state~6                                                                          ; Lost fanout                                                          ;
; SerialCommandProcessor:serialCP|WordTX_state~7                                                                          ; Lost fanout                                                          ;
; SerialCommandProcessor:serialCP|WordTX_state~8                                                                          ; Lost fanout                                                          ;
; Processor:processor|LEDDisplay:ledDisplay1|state~8                                                                      ; Lost fanout                                                          ;
; Processor:processor|LEDDisplay:ledDisplay1|state~9                                                                      ; Lost fanout                                                          ;
; Processor:processor|LEDDisplay:ledDisplay1|state~10                                                                     ; Lost fanout                                                          ;
; Processor:processor|LEDDisplay:ledDisplay1|state~11                                                                     ; Lost fanout                                                          ;
; Processor:processor|PS2Keyboard:ps2kb|state~13                                                                          ; Lost fanout                                                          ;
; RS232:rs|TX_state~7                                                                                                     ; Lost fanout                                                          ;
; RS232:rs|RX_state~7                                                                                                     ; Lost fanout                                                          ;
; Processor:processor|PS2Keyboard:ps2kb|state~12                                                                          ; Lost fanout                                                          ;
; RS232:rs|TX_state~6                                                                                                     ; Stuck at GND due to stuck port data_in                               ;
; SerialCommandProcessor:serialCP|WordRX_state~5                                                                          ; Stuck at GND due to stuck port data_in                               ;
; RS232:rs|RX_state~6                                                                                                     ; Stuck at GND due to stuck port data_in                               ;
; SerialCommandProcessor:serialCP|wordsReceived[30,31]                                                                    ; Lost fanout                                                          ;
; Total Number of Removed Registers = 101                                                                                 ;                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                 ;
+---------------+---------------------------+-----------------------------------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register                          ;
+---------------+---------------------------+-----------------------------------------------------------------+
; pause         ; Stuck at GND              ; Processor:processor|RegisterFile:registerFile|registers[0][0],  ;
;               ; due to stuck port data_in ; Processor:processor|RegisterFile:registerFile|registers[0][1],  ;
;               ;                           ; Processor:processor|RegisterFile:registerFile|registers[0][2],  ;
;               ;                           ; Processor:processor|RegisterFile:registerFile|registers[0][3],  ;
;               ;                           ; Processor:processor|RegisterFile:registerFile|registers[0][4],  ;
;               ;                           ; Processor:processor|RegisterFile:registerFile|registers[0][5],  ;
;               ;                           ; Processor:processor|RegisterFile:registerFile|registers[0][6],  ;
;               ;                           ; Processor:processor|RegisterFile:registerFile|registers[0][7],  ;
;               ;                           ; Processor:processor|RegisterFile:registerFile|registers[0][8],  ;
;               ;                           ; Processor:processor|RegisterFile:registerFile|registers[0][9],  ;
;               ;                           ; Processor:processor|RegisterFile:registerFile|registers[0][10], ;
;               ;                           ; Processor:processor|RegisterFile:registerFile|registers[0][11], ;
;               ;                           ; Processor:processor|RegisterFile:registerFile|registers[0][12], ;
;               ;                           ; Processor:processor|RegisterFile:registerFile|registers[0][13], ;
;               ;                           ; Processor:processor|RegisterFile:registerFile|registers[0][14], ;
;               ;                           ; Processor:processor|RegisterFile:registerFile|registers[0][15], ;
;               ;                           ; Processor:processor|RegisterFile:registerFile|registers[0][16], ;
;               ;                           ; Processor:processor|RegisterFile:registerFile|registers[0][17], ;
;               ;                           ; Processor:processor|RegisterFile:registerFile|registers[0][18], ;
;               ;                           ; Processor:processor|RegisterFile:registerFile|registers[0][19], ;
;               ;                           ; Processor:processor|RegisterFile:registerFile|registers[0][20], ;
;               ;                           ; Processor:processor|RegisterFile:registerFile|registers[0][21], ;
;               ;                           ; Processor:processor|RegisterFile:registerFile|registers[0][22], ;
;               ;                           ; Processor:processor|RegisterFile:registerFile|registers[0][23], ;
;               ;                           ; Processor:processor|RegisterFile:registerFile|registers[0][24], ;
;               ;                           ; Processor:processor|RegisterFile:registerFile|registers[0][25], ;
;               ;                           ; Processor:processor|RegisterFile:registerFile|registers[0][26], ;
;               ;                           ; Processor:processor|RegisterFile:registerFile|registers[0][27], ;
;               ;                           ; Processor:processor|RegisterFile:registerFile|registers[0][28], ;
;               ;                           ; Processor:processor|RegisterFile:registerFile|registers[0][29], ;
;               ;                           ; Processor:processor|RegisterFile:registerFile|registers[0][30], ;
;               ;                           ; Processor:processor|RegisterFile:registerFile|registers[0][31]  ;
+---------------+---------------------------+-----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3561  ;
; Number of registers using Synchronous Clear  ; 334   ;
; Number of registers using Synchronous Load   ; 167   ;
; Number of registers using Asynchronous Clear ; 2495  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2002  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[0]                                                                                                                                           ; 16      ;
; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[0]                                                                                                                                                 ; 16      ;
; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|DFF_diff_signs[0]                                                                                                                                                                       ; 33      ;
; clk                                                                                                                                                                                                                                                                                                                             ; 752     ;
; RS232:rs|TX_ready                                                                                                                                                                                                                                                                                                               ; 4       ;
; Processor:processor|control_branchMode_d0[1]                                                                                                                                                                                                                                                                                    ; 28      ;
; Processor:processor|RegisterFile:registerFile|registers[29][6]                                                                                                                                                                                                                                                                  ; 2       ;
; Processor:processor|PC:pc|currentPC[6]                                                                                                                                                                                                                                                                                          ; 1       ;
; Processor:processor|PC:pc|currentPC[5]                                                                                                                                                                                                                                                                                          ; 1       ;
; Processor:processor|PC:pc|currentPC[4]                                                                                                                                                                                                                                                                                          ; 1       ;
; Processor:processor|PC:pc|currentPC[3]                                                                                                                                                                                                                                                                                          ; 1       ;
; Processor:processor|PC:pc|currentPC[2]                                                                                                                                                                                                                                                                                          ; 1       ;
; Processor:processor|pc_resetAddress[6]                                                                                                                                                                                                                                                                                          ; 2       ;
; Processor:processor|RegisterFile:registerFile|registers[29][5]                                                                                                                                                                                                                                                                  ; 2       ;
; Processor:processor|pc_resetAddress[5]                                                                                                                                                                                                                                                                                          ; 2       ;
; Processor:processor|RegisterFile:registerFile|registers[29][7]                                                                                                                                                                                                                                                                  ; 2       ;
; Processor:processor|PC:pc|currentPC[7]                                                                                                                                                                                                                                                                                          ; 1       ;
; Processor:processor|pc_resetAddress[7]                                                                                                                                                                                                                                                                                          ; 2       ;
; Processor:processor|RegisterFile:registerFile|registers[29][8]                                                                                                                                                                                                                                                                  ; 2       ;
; Processor:processor|pc_resetAddress[8]                                                                                                                                                                                                                                                                                          ; 2       ;
; Processor:processor|PC:pc|currentPC[8]                                                                                                                                                                                                                                                                                          ; 1       ;
; Processor:processor|RegisterFile:registerFile|registers[29][9]                                                                                                                                                                                                                                                                  ; 2       ;
; Processor:processor|pc_resetAddress[9]                                                                                                                                                                                                                                                                                          ; 2       ;
; Processor:processor|PC:pc|currentPC[9]                                                                                                                                                                                                                                                                                          ; 1       ;
; Processor:processor|RegisterFile:registerFile|registers[29][10]                                                                                                                                                                                                                                                                 ; 2       ;
; Processor:processor|RegisterFile:registerFile|registers[29][11]                                                                                                                                                                                                                                                                 ; 2       ;
; Processor:processor|RegisterFile:registerFile|registers[29][12]                                                                                                                                                                                                                                                                 ; 2       ;
; Processor:processor|RegisterFile:registerFile|registers[29][13]                                                                                                                                                                                                                                                                 ; 2       ;
; Processor:processor|RegisterFile:registerFile|registers[29][14]                                                                                                                                                                                                                                                                 ; 2       ;
; Processor:processor|RegisterFile:registerFile|registers[29][15]                                                                                                                                                                                                                                                                 ; 2       ;
; Processor:processor|RegisterFile:registerFile|registers[29][2]                                                                                                                                                                                                                                                                  ; 2       ;
; Processor:processor|pc_resetAddress[2]                                                                                                                                                                                                                                                                                          ; 2       ;
; Processor:processor|RegisterFile:registerFile|registers[29][3]                                                                                                                                                                                                                                                                  ; 2       ;
; Processor:processor|pc_resetAddress[3]                                                                                                                                                                                                                                                                                          ; 2       ;
; Processor:processor|RegisterFile:registerFile|registers[29][4]                                                                                                                                                                                                                                                                  ; 2       ;
; Processor:processor|pc_resetAddress[4]                                                                                                                                                                                                                                                                                          ; 2       ;
; clkCounter[0]                                                                                                                                                                                                                                                                                                                   ; 2       ;
; Processor:processor|control_unsignedLoad_d0                                                                                                                                                                                                                                                                                     ; 3       ;
; RS232:rs|UART_RXD_d1                                                                                                                                                                                                                                                                                                            ; 5       ;
; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LAST                                                                                                                                                                                                                                                                              ; 74      ;
; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[0]                                                                                                                                                                                                                                                                      ; 3       ;
; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_d1                                                                                                                                                                                                                                                                                ; 68      ;
; RS232:rs|UART_RXD_d0                                                                                                                                                                                                                                                                                                            ; 1       ;
; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[0]                                                                                                                                                                                                                                                                     ; 3       ;
; Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_d0                                                                                                                                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 55                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Main|SerialCommandProcessor:serialCP|wordsReceived[24]                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Main|RS232:rs|TX_currentBit[4]                                         ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |Main|Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_LOW_COUNT[20]       ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |Main|Processor:processor|PS2Keyboard:ps2kb|PS2_CLK_HIGH_COUNT[3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Main|RS232:rs|RX_currentBit[0]                                         ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Main|RS232:rs|RX_countOnes[14]                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Main|Processor:processor|registerFile_writeAddress_d0[4]               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Main|SerialCommandProcessor:serialCP|wordsSent[17]                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Main|RS232:rs|TX_counter[14]                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Main|Processor:processor|PS2Keyboard:ps2kb|currentBit[6]               ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |Main|RS232:rs|currentTX[1]                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |Main|SerialCommandProcessor:serialCP|WordTX_currentByte_reg[0]         ;
; 64:1               ; 3 bits    ; 126 LEs       ; 27 LEs               ; 99 LEs                 ; Yes        ; |Main|Processor:processor|control_branchMode_d0[2]                      ;
; 64:1               ; 4 bits    ; 168 LEs       ; 40 LEs               ; 128 LEs                ; Yes        ; |Main|Processor:processor|control_funct_d0[5]                           ;
; 64:1               ; 3 bits    ; 126 LEs       ; 36 LEs               ; 90 LEs                 ; Yes        ; |Main|Processor:processor|control_funct_d0[0]                           ;
; 35:1               ; 32 bits   ; 736 LEs       ; 704 LEs              ; 32 LEs                 ; Yes        ; |Main|Processor:processor|registerFile_readValue1_d0[28]                ;
; 35:1               ; 32 bits   ; 736 LEs       ; 704 LEs              ; 32 LEs                 ; Yes        ; |Main|Processor:processor|registerFile_readValue0_d0[9]                 ;
; 11:1               ; 31 bits   ; 217 LEs       ; 124 LEs              ; 93 LEs                 ; Yes        ; |Main|Processor:processor|ALU:alu|hi[10]                                ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Main|SerialCommandProcessor:serialCP|currentStep[10]                   ;
; 12:1               ; 31 bits   ; 248 LEs       ; 124 LEs              ; 124 LEs                ; Yes        ; |Main|Processor:processor|ALU:alu|lo[20]                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Main|Processor:processor|memoryRouting_address[21]                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Main|RS232:rs|ShiftLeft0                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Main|RS232:rs|ShiftLeft0                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Main|SerialCommandProcessor:serialCP|WordTX_nextState.WORDTXSTATE_DONE ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Main|Processor:processor|PS2Keyboard:ps2kb|state                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Main|Processor:processor|Mux40                                         ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |Main|SerialCommandProcessor:serialCP|TXSource                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Main|Processor:processor|LEDDisplay:ledDisplay1|nextState.START        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |Main|SerialCommandProcessor:serialCP|memoryAddress                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Main|SerialCommandProcessor:serialCP|memoryAddress                     ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; No         ; |Main|Processor:processor|ALU:alu|Selector141                           ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; No         ; |Main|SerialCommandProcessor:serialCP|memoryAddress                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Main|SerialCommandProcessor:serialCP|WordRX_byte_next[2]               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Main|Processor:processor|memoryRouting_readMode[1]                     ;
; 5:1                ; 30 bits   ; 90 LEs        ; 30 LEs               ; 60 LEs                 ; No         ; |Main|SerialCommandProcessor:serialCP|memoryAddress                     ;
; 8:1                ; 6 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |Main|Processor:processor|LEDDisplay:ledDisplay1|LessThan5              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |Main|Processor:processor|Memory:vram0|Mux14                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |Main|Processor:processor|Memory:vram0|Mux20                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |Main|Processor:processor|Memory:vram1|Mux12                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |Main|Processor:processor|Memory:vram1|Mux24                            ;
; 17:1               ; 2 bits    ; 22 LEs        ; 4 LEs                ; 18 LEs                 ; No         ; |Main|Processor:processor|PC:pc|nextPCAddress[1]                        ;
; 17:1               ; 30 bits   ; 330 LEs       ; 90 LEs               ; 240 LEs                ; No         ; |Main|Processor:processor|PC:pc|pcAddress[31]                           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; No         ; |Main|SerialCommandProcessor:serialCP|TXSource                          ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |Main|Processor:processor|Memory:mem|Mux12                              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |Main|Processor:processor|Memory:mem|Mux20                              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |Main|Processor:processor|ALU:alu|Add0                                  ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Main|Processor:processor|Memory:vram0|Mux35                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |Main|Processor:processor|Memory:vram0|Mux11                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |Main|Processor:processor|Memory:vram1|Mux6                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Main|Processor:processor|Memory:vram1|Mux31                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |Main|Processor:processor|Memory:mem|Mux8                               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Main|Processor:processor|Memory:mem|Mux34                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 64 LEs               ; 96 LEs                 ; No         ; |Main|Processor:processor|memoryRouting_dataIn[23]                      ;
; 8:1                ; 54 bits   ; 270 LEs       ; 54 LEs               ; 216 LEs                ; No         ; |Main|Processor:processor|memory_dataIn[24]                             ;
; 9:1                ; 50 bits   ; 300 LEs       ; 50 LEs               ; 250 LEs                ; No         ; |Main|Processor:processor|vram0_address[11]                             ;
; 10:1               ; 50 bits   ; 300 LEs       ; 50 LEs               ; 250 LEs                ; No         ; |Main|Processor:processor|vram1_dataIn[3]                               ;
; 42:1               ; 7 bits    ; 196 LEs       ; 119 LEs              ; 77 LEs                 ; No         ; |Main|Processor:processor|ALU:alu|Mux22                                 ;
; 44:1               ; 4 bits    ; 116 LEs       ; 68 LEs               ; 48 LEs                 ; No         ; |Main|Processor:processor|ALU:alu|Mux27                                 ;
; 46:1               ; 7 bits    ; 210 LEs       ; 133 LEs              ; 77 LEs                 ; No         ; |Main|Processor:processor|ALU:alu|Mux14                                 ;
; 38:1               ; 7 bits    ; 175 LEs       ; 119 LEs              ; 56 LEs                 ; No         ; |Main|Processor:processor|memoryRouting_dataOut[3]                      ;
; 46:1               ; 2 bits    ; 60 LEs        ; 38 LEs               ; 22 LEs                 ; No         ; |Main|Processor:processor|ALU:alu|Mux29                                 ;
; 48:1               ; 4 bits    ; 128 LEs       ; 80 LEs               ; 48 LEs                 ; No         ; |Main|Processor:processor|ALU:alu|Mux7                                  ;
; 42:1               ; 8 bits    ; 224 LEs       ; 128 LEs              ; 96 LEs                 ; No         ; |Main|Processor:processor|memoryRouting_dataOut[25]                     ;
; 42:1               ; 8 bits    ; 224 LEs       ; 128 LEs              ; 96 LEs                 ; No         ; |Main|Processor:processor|memoryRouting_dataOut[12]                     ;
; 50:1               ; 2 bits    ; 66 LEs        ; 42 LEs               ; 24 LEs                 ; No         ; |Main|Processor:processor|ALU:alu|Mux2                                  ;
; 45:1               ; 8 bits    ; 240 LEs       ; 144 LEs              ; 96 LEs                 ; No         ; |Main|Processor:processor|memoryRouting_dataOut[19]                     ;
; 1:1                ; 31 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Main|Processor:processor|ALU:alu|Add0                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                             ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFF_diff_signs                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                   ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator[0]                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[1]                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[2]                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[3]                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[4]                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[5]                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[6]                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[7]                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[8]                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[9]                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[10]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[11]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[12]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[13]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[14]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[15]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[16]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[17]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[18]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[19]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[20]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[21]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[22]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[23]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[24]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[25]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[26]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[27]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[28]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[29]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[30]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[31]                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[5]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[6]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[7]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[8]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[9]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[10]                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[11]                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[12]                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[13]                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[14]                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[15]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[16]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[17]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[18]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[19]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[20]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[21]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[22]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[23]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[24]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[25]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[26]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[27]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[28]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[29]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[30]                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[31]                                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                         ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator[0]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[1]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[2]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[3]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[4]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[5]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[6]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[7]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[8]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[9]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[10]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[11]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[12]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[13]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[14]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[15]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[16]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[17]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[18]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[19]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[20]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[21]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[22]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[23]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[24]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[25]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[26]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[27]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[28]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[29]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[30]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[31]                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[5]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[6]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[7]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[8]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[9]                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[10]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[11]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[12]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[13]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[14]                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[15]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[16]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[17]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[18]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[19]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[20]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[21]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[22]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[23]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[24]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[25]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[26]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[27]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[28]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[29]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[30]                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[31]                                                                                                                                            ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_s7i2:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Main ;
+----------------+--------+--------------------------------------------+
; Parameter Name ; Value  ; Type                                       ;
+----------------+--------+--------------------------------------------+
; BAUD_RATE      ; 250000 ; Signed Integer                             ;
+----------------+--------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RS232:rs               ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; CLOCK_SPEED    ; 8333333                          ; Signed Integer  ;
; BAUD_RATE      ; 250000                           ; Signed Integer  ;
; TIME_ONE_BIT   ; 00000000000000000000000000100001 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor ;
+----------------+---------+---------------------------------------+
; Parameter Name ; Value   ; Type                                  ;
+----------------+---------+---------------------------------------+
; CLOCK_SPEED    ; 8333333 ; Signed Integer                        ;
+----------------+---------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|ALU:alu|ALUDIV1:dividersigned ;
+----------------+--------+----------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                 ;
+----------------+--------+----------------------------------------------------------------------+
; signParameter  ; SIGNED ; String                                                               ;
+----------------+--------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+--------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                 ;
+------------------------+----------------+--------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Signed Integer                                                                       ;
; LPM_WIDTHD             ; 32             ; Signed Integer                                                                       ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                              ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                              ;
; LPM_PIPELINE           ; 1              ; Signed Integer                                                                       ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                              ;
; MAXIMIZE_SPEED         ; 9              ; Untyped                                                                              ;
; CBXI_PARAMETER         ; lpm_divide_d0v ; Untyped                                                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                       ;
+------------------------+----------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|ALU:alu|ALUDIV1:dividerunsigned ;
+----------------+----------+----------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                 ;
+----------------+----------+----------------------------------------------------------------------+
; signParameter  ; UNSIGNED ; String                                                               ;
+----------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Signed Integer                                                                         ;
; LPM_WIDTHD             ; 32             ; Signed Integer                                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_PIPELINE           ; 1              ; Signed Integer                                                                         ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                                ;
; MAXIMIZE_SPEED         ; 9              ; Untyped                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_jev ; Untyped                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                         ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|PS2Keyboard:ps2kb ;
+---------------------+---------+----------------------------------------------------+
; Parameter Name      ; Value   ; Type                                               ;
+---------------------+---------+----------------------------------------------------+
; CLOCK_SPEED         ; 8333333 ; Signed Integer                                     ;
; COUNT_DURATION_LOW  ; 154     ; Signed Integer                                     ;
; COUNT_DURATION_IDLE ; 924     ; Signed Integer                                     ;
+---------------------+---------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|Memory:vram0 ;
+-----------------------+-------+-----------------------------------------------+
; Parameter Name        ; Value ; Type                                          ;
+-----------------------+-------+-----------------------------------------------+
; NUMBER_OF_WORDS       ; 1024  ; Signed Integer                                ;
; ADDRESS_BIT_SIZE      ; 10    ; Signed Integer                                ;
; BYTE_ADDRESS_BIT_SIZE ; 12    ; Signed Integer                                ;
+-----------------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|Memory:vram0|RAM32Bit:ram ;
+------------------+-------+-----------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                            ;
+------------------+-------+-----------------------------------------------------------------+
; NUMBER_OF_WORDS  ; 1024  ; Signed Integer                                                  ;
; ADDRESS_BIT_SIZE ; 10    ; Signed Integer                                                  ;
+------------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                         ;
+------------------------------------+------------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                      ;
; WIDTH_A                            ; 32                     ; Signed Integer                                               ;
; WIDTHAD_A                          ; 10                     ; Signed Integer                                               ;
; NUMWORDS_A                         ; 1024                   ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; CLEAR0                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                      ;
; WIDTH_B                            ; 32                     ; Signed Integer                                               ;
; WIDTHAD_B                          ; 10                     ; Signed Integer                                               ;
; NUMWORDS_B                         ; 1024                   ; Signed Integer                                               ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; CLEAR0                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 4                      ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED                 ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_m3i2        ; Untyped                                                      ;
+------------------------------------+------------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|Memory:vram1 ;
+-----------------------+-------+-----------------------------------------------+
; Parameter Name        ; Value ; Type                                          ;
+-----------------------+-------+-----------------------------------------------+
; NUMBER_OF_WORDS       ; 1024  ; Signed Integer                                ;
; ADDRESS_BIT_SIZE      ; 10    ; Signed Integer                                ;
; BYTE_ADDRESS_BIT_SIZE ; 12    ; Signed Integer                                ;
+-----------------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|Memory:vram1|RAM32Bit:ram ;
+------------------+-------+-----------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                            ;
+------------------+-------+-----------------------------------------------------------------+
; NUMBER_OF_WORDS  ; 1024  ; Signed Integer                                                  ;
; ADDRESS_BIT_SIZE ; 10    ; Signed Integer                                                  ;
+------------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                         ;
+------------------------------------+------------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                      ;
; WIDTH_A                            ; 32                     ; Signed Integer                                               ;
; WIDTHAD_A                          ; 10                     ; Signed Integer                                               ;
; NUMWORDS_A                         ; 1024                   ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; CLEAR0                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                      ;
; WIDTH_B                            ; 32                     ; Signed Integer                                               ;
; WIDTHAD_B                          ; 10                     ; Signed Integer                                               ;
; NUMWORDS_B                         ; 1024                   ; Signed Integer                                               ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; CLEAR0                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 4                      ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED                 ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_m3i2        ; Untyped                                                      ;
+------------------------------------+------------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|LEDDisplay:ledDisplay1 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; RED            ; 2     ; Signed Integer                                                 ;
; GREEN          ; 1     ; Signed Integer                                                 ;
; BLUE           ; 0     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|Memory:mem ;
+-----------------------+-------+---------------------------------------------+
; Parameter Name        ; Value ; Type                                        ;
+-----------------------+-------+---------------------------------------------+
; NUMBER_OF_WORDS       ; 16384 ; Signed Integer                              ;
; ADDRESS_BIT_SIZE      ; 14    ; Signed Integer                              ;
; BYTE_ADDRESS_BIT_SIZE ; 16    ; Signed Integer                              ;
+-----------------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|Memory:mem|RAM32Bit:ram ;
+------------------+-------+---------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                          ;
+------------------+-------+---------------------------------------------------------------+
; NUMBER_OF_WORDS  ; 16384 ; Signed Integer                                                ;
; ADDRESS_BIT_SIZE ; 14    ; Signed Integer                                                ;
+------------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                       ;
+------------------------------------+------------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                    ;
; WIDTH_A                            ; 32                     ; Signed Integer                                             ;
; WIDTHAD_A                          ; 14                     ; Signed Integer                                             ;
; NUMWORDS_A                         ; 16384                  ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; CLEAR0                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                    ;
; WIDTH_B                            ; 32                     ; Signed Integer                                             ;
; WIDTHAD_B                          ; 14                     ; Signed Integer                                             ;
; NUMWORDS_B                         ; 16384                  ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; CLEAR0                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 4                      ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED                 ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_s7i2        ; Untyped                                                    ;
+------------------------------------+------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                        ;
+-------------------------------------------------+-----------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                               ; Type           ;
+-------------------------------------------------+-----------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                       ; String         ;
; sld_node_info                                   ; 805334528                                           ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                     ; String         ;
; SLD_IP_VERSION                                  ; 6                                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                   ; Signed Integer ;
; sld_data_bits                                   ; 50                                                  ; Untyped        ;
; sld_trigger_bits                                ; 50                                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                  ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                               ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                               ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                   ; Untyped        ;
; sld_sample_depth                                ; 128                                                 ; Untyped        ;
; sld_segment_size                                ; 128                                                 ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                ; Untyped        ;
; sld_state_bits                                  ; 11                                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                   ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                   ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                   ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                ; String         ;
; sld_inversion_mask_length                       ; 21                                                  ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000                               ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                           ; String         ;
; sld_state_flow_use_generated                    ; 0                                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                 ; Untyped        ;
; sld_storage_qualifier_bits                      ; 50                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                   ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                   ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                   ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Processor:processor|ALU:alu|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------+
; Parameter Name                                 ; Value        ; Type                        ;
+------------------------------------------------+--------------+-----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE              ;
; LPM_WIDTHA                                     ; 32           ; Untyped                     ;
; LPM_WIDTHB                                     ; 32           ; Untyped                     ;
; LPM_WIDTHP                                     ; 64           ; Untyped                     ;
; LPM_WIDTHR                                     ; 64           ; Untyped                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                     ;
; LATENCY                                        ; 0            ; Untyped                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                     ;
; USE_EAB                                        ; OFF          ; Untyped                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                     ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                     ;
+------------------------------------------------+--------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Processor:processor|ALU:alu|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-----------------------------+
; Parameter Name                                 ; Value        ; Type                        ;
+------------------------------------------------+--------------+-----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE              ;
; LPM_WIDTHA                                     ; 32           ; Untyped                     ;
; LPM_WIDTHB                                     ; 32           ; Untyped                     ;
; LPM_WIDTHP                                     ; 64           ; Untyped                     ;
; LPM_WIDTHR                                     ; 64           ; Untyped                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                     ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                     ;
; LATENCY                                        ; 0            ; Untyped                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                     ;
; USE_EAB                                        ; OFF          ; Untyped                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                     ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                     ;
+------------------------------------------------+--------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                          ;
+-------------------------------------------+-------------------------------------------------------------------------------+
; Name                                      ; Value                                                                         ;
+-------------------------------------------+-------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                             ;
; Entity Instance                           ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                               ;
;     -- WIDTH_A                            ; 32                                                                            ;
;     -- NUMWORDS_A                         ; 1024                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 32                                                                            ;
;     -- NUMWORDS_B                         ; 1024                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; Processor:processor|Memory:vram1|RAM32Bit:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                               ;
;     -- WIDTH_A                            ; 32                                                                            ;
;     -- NUMWORDS_A                         ; 1024                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 32                                                                            ;
;     -- NUMWORDS_B                         ; 1024                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                               ;
;     -- WIDTH_A                            ; 32                                                                            ;
;     -- NUMWORDS_A                         ; 16384                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 32                                                                            ;
;     -- NUMWORDS_B                         ; 16384                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                     ;
+---------------------------------------+--------------------------------------------+
; Name                                  ; Value                                      ;
+---------------------------------------+--------------------------------------------+
; Number of entity instances            ; 2                                          ;
; Entity Instance                       ; Processor:processor|ALU:alu|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                         ;
;     -- LPM_WIDTHB                     ; 32                                         ;
;     -- LPM_WIDTHP                     ; 64                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; Processor:processor|ALU:alu|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 32                                         ;
;     -- LPM_WIDTHB                     ; 32                                         ;
;     -- LPM_WIDTHP                     ; 64                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
+---------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:processor|Memory:mem|RAM32Bit:ram" ;
+--------+-------+----------+---------------------------------------------+
; Port   ; Type  ; Severity ; Details                                     ;
+--------+-------+----------+---------------------------------------------+
; rden_b ; Input ; Info     ; Stuck at VCC                                ;
; wren_b ; Input ; Info     ; Stuck at GND                                ;
+--------+-------+----------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:processor|Memory:vram1"                                                                                                                                             ;
+------------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type  ; Severity ; Details                                                                                                                                                      ;
+------------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address                ; Input ; Warning  ; Input port expression (12 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "address[31..12]" will be connected to GND.          ;
; secondaryAddress       ; Input ; Warning  ; Input port expression (12 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "secondaryAddress[31..12]" will be connected to GND. ;
; secondaryAddress[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                 ;
+------------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:processor|Memory:vram0|RAM32Bit:ram" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; rden_b ; Input ; Info     ; Stuck at VCC                                  ;
; wren_b ; Input ; Info     ; Stuck at GND                                  ;
+--------+-------+----------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:processor|Memory:vram0"                                                                                                                                             ;
+------------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type  ; Severity ; Details                                                                                                                                                      ;
+------------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address                ; Input ; Warning  ; Input port expression (12 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "address[31..12]" will be connected to GND.          ;
; secondaryAddress       ; Input ; Warning  ; Input port expression (12 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "secondaryAddress[31..12]" will be connected to GND. ;
; secondaryAddress[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                 ;
+------------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "Processor:processor|GPIO1:gpio1" ;
+----------+-------+----------+-------------------------------+
; Port     ; Type  ; Severity ; Details                       ;
+----------+-------+----------+-------------------------------+
; oe[7..4] ; Input ; Info     ; Stuck at VCC                  ;
; oe[3..0] ; Input ; Info     ; Stuck at GND                  ;
+----------+-------+----------+-------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "Processor:processor"        ;
+----------------------+-------+----------+--------------+
; Port                 ; Type  ; Severity ; Details      ;
+----------------------+-------+----------+--------------+
; externalReadMode[2]  ; Input ; Info     ; Stuck at GND ;
; externalWriteMode[2] ; Input ; Info     ; Stuck at GND ;
+----------------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RS232:rs"                                                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rxError ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txError ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProcessorClockEnabler:pce|ProcessorClockEnabler_altclkctrl_0:altclkctrl_0|ProcessorClockEnabler_altclkctrl_0_sub:ProcessorClockEnabler_altclkctrl_0_sub_component" ;
+-------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                      ;
+-------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inclk[3..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                 ;
+-------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 50                  ; 50               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 140                         ;
; cycloneiii_clkctrl    ; 1                           ;
; cycloneiii_ff         ; 2581                        ;
;     CLR               ; 435                         ;
;     CLR SCLR          ; 112                         ;
;     CLR SCLR SLD      ; 64                          ;
;     CLR SLD           ; 7                           ;
;     ENA               ; 36                          ;
;     ENA CLR           ; 1373                        ;
;     ENA CLR SCLR      ; 110                         ;
;     SLD               ; 32                          ;
;     plain             ; 412                         ;
; cycloneiii_io_ibuf    ; 8                           ;
; cycloneiii_io_obuf    ; 8                           ;
; cycloneiii_lcell_comb ; 9918                        ;
;     arith             ; 2021                        ;
;         2 data inputs ; 535                         ;
;         3 data inputs ; 1486                        ;
;     normal            ; 7897                        ;
;         0 data inputs ; 63                          ;
;         1 data inputs ; 74                          ;
;         2 data inputs ; 283                         ;
;         3 data inputs ; 1523                        ;
;         4 data inputs ; 5954                        ;
; cycloneiii_mac_mult   ; 8                           ;
; cycloneiii_mac_out    ; 8                           ;
; cycloneiii_ram_block  ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 92.00                       ;
; Average LUT depth     ; 35.83                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:05     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                               ;
+----------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------+---------+
; Name                                   ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                        ; Details ;
+----------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------+---------+
; Processor:processor|vram0_address[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_address[0]~0   ; N/A     ;
; Processor:processor|vram0_address[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_address[0]~0   ; N/A     ;
; Processor:processor|vram0_address[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_address[10]~1  ; N/A     ;
; Processor:processor|vram0_address[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_address[10]~1  ; N/A     ;
; Processor:processor|vram0_address[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_address[11]~2  ; N/A     ;
; Processor:processor|vram0_address[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_address[11]~2  ; N/A     ;
; Processor:processor|vram0_address[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_address[1]~3   ; N/A     ;
; Processor:processor|vram0_address[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_address[1]~3   ; N/A     ;
; Processor:processor|vram0_address[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_address[2]~4   ; N/A     ;
; Processor:processor|vram0_address[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_address[2]~4   ; N/A     ;
; Processor:processor|vram0_address[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_address[3]~5   ; N/A     ;
; Processor:processor|vram0_address[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_address[3]~5   ; N/A     ;
; Processor:processor|vram0_address[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_address[4]~6   ; N/A     ;
; Processor:processor|vram0_address[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_address[4]~6   ; N/A     ;
; Processor:processor|vram0_address[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_address[5]~7   ; N/A     ;
; Processor:processor|vram0_address[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_address[5]~7   ; N/A     ;
; Processor:processor|vram0_address[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_address[6]~8   ; N/A     ;
; Processor:processor|vram0_address[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_address[6]~8   ; N/A     ;
; Processor:processor|vram0_address[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_address[7]~9   ; N/A     ;
; Processor:processor|vram0_address[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_address[7]~9   ; N/A     ;
; Processor:processor|vram0_address[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_address[8]~10  ; N/A     ;
; Processor:processor|vram0_address[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_address[8]~10  ; N/A     ;
; Processor:processor|vram0_address[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_address[9]~11  ; N/A     ;
; Processor:processor|vram0_address[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_address[9]~11  ; N/A     ;
; Processor:processor|vram0_dataIn[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[0]~0    ; N/A     ;
; Processor:processor|vram0_dataIn[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[0]~0    ; N/A     ;
; Processor:processor|vram0_dataIn[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[10]~1   ; N/A     ;
; Processor:processor|vram0_dataIn[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[10]~1   ; N/A     ;
; Processor:processor|vram0_dataIn[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[11]~2   ; N/A     ;
; Processor:processor|vram0_dataIn[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[11]~2   ; N/A     ;
; Processor:processor|vram0_dataIn[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[12]~3   ; N/A     ;
; Processor:processor|vram0_dataIn[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[12]~3   ; N/A     ;
; Processor:processor|vram0_dataIn[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[13]~4   ; N/A     ;
; Processor:processor|vram0_dataIn[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[13]~4   ; N/A     ;
; Processor:processor|vram0_dataIn[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[14]~5   ; N/A     ;
; Processor:processor|vram0_dataIn[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[14]~5   ; N/A     ;
; Processor:processor|vram0_dataIn[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[15]~6   ; N/A     ;
; Processor:processor|vram0_dataIn[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[15]~6   ; N/A     ;
; Processor:processor|vram0_dataIn[16]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[16]~7   ; N/A     ;
; Processor:processor|vram0_dataIn[16]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[16]~7   ; N/A     ;
; Processor:processor|vram0_dataIn[17]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[17]~8   ; N/A     ;
; Processor:processor|vram0_dataIn[17]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[17]~8   ; N/A     ;
; Processor:processor|vram0_dataIn[18]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[18]~9   ; N/A     ;
; Processor:processor|vram0_dataIn[18]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[18]~9   ; N/A     ;
; Processor:processor|vram0_dataIn[19]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[19]~10  ; N/A     ;
; Processor:processor|vram0_dataIn[19]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[19]~10  ; N/A     ;
; Processor:processor|vram0_dataIn[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[1]~11   ; N/A     ;
; Processor:processor|vram0_dataIn[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[1]~11   ; N/A     ;
; Processor:processor|vram0_dataIn[20]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[20]~12  ; N/A     ;
; Processor:processor|vram0_dataIn[20]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[20]~12  ; N/A     ;
; Processor:processor|vram0_dataIn[21]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[21]~13  ; N/A     ;
; Processor:processor|vram0_dataIn[21]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[21]~13  ; N/A     ;
; Processor:processor|vram0_dataIn[22]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[22]~14  ; N/A     ;
; Processor:processor|vram0_dataIn[22]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[22]~14  ; N/A     ;
; Processor:processor|vram0_dataIn[23]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[23]~15  ; N/A     ;
; Processor:processor|vram0_dataIn[23]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[23]~15  ; N/A     ;
; Processor:processor|vram0_dataIn[24]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[24]~16  ; N/A     ;
; Processor:processor|vram0_dataIn[24]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[24]~16  ; N/A     ;
; Processor:processor|vram0_dataIn[25]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[25]~17  ; N/A     ;
; Processor:processor|vram0_dataIn[25]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[25]~17  ; N/A     ;
; Processor:processor|vram0_dataIn[26]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[26]~18  ; N/A     ;
; Processor:processor|vram0_dataIn[26]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[26]~18  ; N/A     ;
; Processor:processor|vram0_dataIn[27]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[27]~19  ; N/A     ;
; Processor:processor|vram0_dataIn[27]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[27]~19  ; N/A     ;
; Processor:processor|vram0_dataIn[28]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[28]~20  ; N/A     ;
; Processor:processor|vram0_dataIn[28]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[28]~20  ; N/A     ;
; Processor:processor|vram0_dataIn[29]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[29]~21  ; N/A     ;
; Processor:processor|vram0_dataIn[29]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[29]~21  ; N/A     ;
; Processor:processor|vram0_dataIn[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[2]~22   ; N/A     ;
; Processor:processor|vram0_dataIn[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[2]~22   ; N/A     ;
; Processor:processor|vram0_dataIn[30]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[30]~23  ; N/A     ;
; Processor:processor|vram0_dataIn[30]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[30]~23  ; N/A     ;
; Processor:processor|vram0_dataIn[31]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[31]~24  ; N/A     ;
; Processor:processor|vram0_dataIn[31]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[31]~24  ; N/A     ;
; Processor:processor|vram0_dataIn[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[3]~25   ; N/A     ;
; Processor:processor|vram0_dataIn[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[3]~25   ; N/A     ;
; Processor:processor|vram0_dataIn[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[4]~26   ; N/A     ;
; Processor:processor|vram0_dataIn[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[4]~26   ; N/A     ;
; Processor:processor|vram0_dataIn[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[5]~27   ; N/A     ;
; Processor:processor|vram0_dataIn[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[5]~27   ; N/A     ;
; Processor:processor|vram0_dataIn[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[6]~28   ; N/A     ;
; Processor:processor|vram0_dataIn[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[6]~28   ; N/A     ;
; Processor:processor|vram0_dataIn[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[7]~29   ; N/A     ;
; Processor:processor|vram0_dataIn[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[7]~29   ; N/A     ;
; Processor:processor|vram0_dataIn[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[8]~30   ; N/A     ;
; Processor:processor|vram0_dataIn[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[8]~30   ; N/A     ;
; Processor:processor|vram0_dataIn[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[9]~31   ; N/A     ;
; Processor:processor|vram0_dataIn[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_dataIn[9]~31   ; N/A     ;
; Processor:processor|vram0_readMode[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_readMode[0]~0  ; N/A     ;
; Processor:processor|vram0_readMode[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_readMode[0]~0  ; N/A     ;
; Processor:processor|vram0_readMode[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_readMode[1]~1  ; N/A     ;
; Processor:processor|vram0_readMode[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_readMode[1]~1  ; N/A     ;
; Processor:processor|vram0_readMode[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_readMode[2]~2  ; N/A     ;
; Processor:processor|vram0_readMode[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_readMode[2]~2  ; N/A     ;
; Processor:processor|vram0_writeMode[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_writeMode[0]~0 ; N/A     ;
; Processor:processor|vram0_writeMode[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_writeMode[0]~0 ; N/A     ;
; Processor:processor|vram0_writeMode[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_writeMode[1]~1 ; N/A     ;
; Processor:processor|vram0_writeMode[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_writeMode[1]~1 ; N/A     ;
; Processor:processor|vram0_writeMode[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_writeMode[2]~3 ; N/A     ;
; Processor:processor|vram0_writeMode[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Processor:processor|vram0_writeMode[2]~3 ; N/A     ;
; clk                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk~_wirecell                            ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND      ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC      ; N/A     ;
+----------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Wed Aug  8 14:57:40 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPSProcessor -c MIPSProcessor
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12248): Elaborating Platform Designer system entity "ProcessorClockEnabler.qsys"
Info (12250): 2018.08.08.14:57:54 Progress: Loading Quartus/ProcessorClockEnabler.qsys
Info (12250): 2018.08.08.14:57:54 Progress: Reading input file
Info (12250): 2018.08.08.14:57:54 Progress: Adding altclkctrl_0 [altclkctrl 18.0]
Info (12250): 2018.08.08.14:57:54 Progress: Parameterizing module altclkctrl_0
Info (12250): 2018.08.08.14:57:54 Progress: Building connections
Info (12250): 2018.08.08.14:57:54 Progress: Parameterizing connections
Info (12250): 2018.08.08.14:57:54 Progress: Validating
Info (12250): 2018.08.08.14:57:55 Progress: Done reading input file
Info (12250): 2018.08.08.14:57:55 : ProcessorClockEnabler.altclkctrl_0: Targeting device family: Cyclone IV E.
Info (12250): 2018.08.08.14:57:55 : ProcessorClockEnabler.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info (12250): ProcessorClockEnabler: Generating ProcessorClockEnabler "ProcessorClockEnabler" for QUARTUS_SYNTH
Info (12250): Altclkctrl_0: Generating top-level entity ProcessorClockEnabler_altclkctrl_0.
Info (12250): Altclkctrl_0: "ProcessorClockEnabler" instantiated altclkctrl "altclkctrl_0"
Info (12250): ProcessorClockEnabler: Done "ProcessorClockEnabler" with 2 modules, 2 files
Info (12249): Finished elaborating Platform Designer system entity "ProcessorClockEnabler.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/LEDDisplay.sv
    Info (12023): Found entity 1: LEDDisplay File: /home/imaustyn/Desktop/FPGAComputer/HDL/LEDDisplay.sv Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv
    Info (12022): Found design unit 1: PS2KeyboardMemoryCodes (SystemVerilog) File: /home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv Line: 3
    Info (12023): Found entity 1: PS2KeyboardMemory File: /home/imaustyn/Desktop/FPGAComputer/HDL/PS2KeyboardMemory.sv Line: 205
Info (12021): Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/PS2Keyboard.sv
    Info (12023): Found entity 1: PS2Keyboard File: /home/imaustyn/Desktop/FPGAComputer/HDL/PS2Keyboard.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv
    Info (12023): Found entity 1: SerialCommandProcessor File: /home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ProcessorClockEnabler/synthesis/ProcessorClockEnabler.v
    Info (12023): Found entity 1: ProcessorClockEnabler File: /home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/ProcessorClockEnabler.v Line: 6
Info (12021): Found 2 design units, including 2 entities, in source file ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v
    Info (12023): Found entity 1: ProcessorClockEnabler_altclkctrl_0_sub File: /home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v Line: 28
    Info (12023): Found entity 2: ProcessorClockEnabler_altclkctrl_0 File: /home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v Line: 89
Info (12021): Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv
    Info (12023): Found entity 1: RS232 File: /home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/RegisterFile.sv
    Info (12023): Found entity 1: RegisterFile File: /home/imaustyn/Desktop/FPGAComputer/HDL/RegisterFile.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/PC.sv
    Info (12023): Found entity 1: PC File: /home/imaustyn/Desktop/FPGAComputer/HDL/PC.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Memory.sv
    Info (12022): Found design unit 1: MemoryModesPackage (SystemVerilog) File: /home/imaustyn/Desktop/FPGAComputer/HDL/Memory.sv Line: 2
    Info (12023): Found entity 1: Memory File: /home/imaustyn/Desktop/FPGAComputer/HDL/Memory.sv Line: 16
Info (12021): Found 3 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Control.sv
    Info (12022): Found design unit 1: MIPSInstructionPackage (SystemVerilog) File: /home/imaustyn/Desktop/FPGAComputer/HDL/Control.sv Line: 1
    Info (12022): Found design unit 2: ControlLinePackage (SystemVerilog) File: /home/imaustyn/Desktop/FPGAComputer/HDL/Control.sv Line: 85
    Info (12023): Found entity 1: Control File: /home/imaustyn/Desktop/FPGAComputer/HDL/Control.sv Line: 110
Info (12021): Found 2 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Branch.sv
    Info (12022): Found design unit 1: BranchModesPackage (SystemVerilog) File: /home/imaustyn/Desktop/FPGAComputer/HDL/Branch.sv Line: 1
    Info (12023): Found entity 1: Branch File: /home/imaustyn/Desktop/FPGAComputer/HDL/Branch.sv Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv
    Info (12022): Found design unit 1: ALUFunctCodesPackage (SystemVerilog) File: /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv Line: 1
    Info (12023): Found entity 1: ALU File: /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv
    Info (12022): Found design unit 1: ProcessorPackage (SystemVerilog) File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 1
    Info (12023): Found entity 1: Processor File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file RAM32Bit.v
    Info (12023): Found entity 1: RAM32Bit File: /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv
    Info (12023): Found entity 1: Main File: /home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Output7Seg.sv
    Info (12023): Found entity 1: Output7Seg File: /home/imaustyn/Desktop/FPGAComputer/HDL/Output7Seg.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ALUDIV1.v
    Info (12023): Found entity 1: ALUDIV1 File: /home/imaustyn/Desktop/FPGAComputer/Quartus/ALUDIV1.v Line: 39
Info (12021): Found 2 design units, including 2 entities, in source file GPIO1.v
    Info (12023): Found entity 1: GPIO1_iobuf_bidir_a0p File: /home/imaustyn/Desktop/FPGAComputer/Quartus/GPIO1.v Line: 46
    Info (12023): Found entity 2: GPIO1 File: /home/imaustyn/Desktop/FPGAComputer/Quartus/GPIO1.v Line: 398
Info (15248): File "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/ProcessorClockEnabler/ProcessorClockEnabler.v" is a duplicate of already analyzed file "/home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/ProcessorClockEnabler.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/ProcessorClockEnabler/ProcessorClockEnabler.v
Info (15248): File "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/ProcessorClockEnabler/submodules/ProcessorClockEnabler_altclkctrl_0.v" is a duplicate of already analyzed file "/home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/ProcessorClockEnabler/submodules/ProcessorClockEnabler_altclkctrl_0.v
Info (12127): Elaborating entity "Main" for the top level hierarchy
Info (12128): Elaborating entity "ProcessorClockEnabler" for hierarchy "ProcessorClockEnabler:pce" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv Line: 101
Info (12128): Elaborating entity "ProcessorClockEnabler_altclkctrl_0" for hierarchy "ProcessorClockEnabler:pce|ProcessorClockEnabler_altclkctrl_0:altclkctrl_0" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/ProcessorClockEnabler.v Line: 16
Info (12128): Elaborating entity "ProcessorClockEnabler_altclkctrl_0_sub" for hierarchy "ProcessorClockEnabler:pce|ProcessorClockEnabler_altclkctrl_0:altclkctrl_0|ProcessorClockEnabler_altclkctrl_0_sub:ProcessorClockEnabler_altclkctrl_0_sub_component" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v Line: 119
Info (12128): Elaborating entity "RS232" for hierarchy "RS232:rs" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv Line: 165
Info (10264): Verilog HDL Case Statement information at RS232.sv(121): all case item expressions in this case statement are onehot File: /home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv Line: 121
Info (10264): Verilog HDL Case Statement information at RS232.sv(226): all case item expressions in this case statement are onehot File: /home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv Line: 226
Info (12128): Elaborating entity "Processor" for hierarchy "Processor:processor" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv Line: 195
Warning (10036): Verilog HDL or VHDL warning at Processor.sv(531): object "pc_pcAddress_d0" assigned a value but never read File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 531
Warning (10036): Verilog HDL or VHDL warning at Processor.sv(534): object "instructionData_d0" assigned a value but never read File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 534
Warning (10036): Verilog HDL or VHDL warning at Processor.sv(558): object "instruction_rsIn_d1" assigned a value but never read File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 558
Warning (10036): Verilog HDL or VHDL warning at Processor.sv(559): object "instruction_rtIn_d1" assigned a value but never read File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 559
Warning (10036): Verilog HDL or VHDL warning at Processor.sv(563): object "control_readMode_d1" assigned a value but never read File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 563
Warning (10036): Verilog HDL or VHDL warning at Processor.sv(564): object "control_writeMode_d1" assigned a value but never read File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 564
Warning (10036): Verilog HDL or VHDL warning at Processor.sv(565): object "control_unsignedLoad_d1" assigned a value but never read File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 565
Warning (10036): Verilog HDL or VHDL warning at Processor.sv(569): object "registerFile_readValue1_d1" assigned a value but never read File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 569
Info (12128): Elaborating entity "PC" for hierarchy "Processor:processor|PC:pc" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 64
Info (12128): Elaborating entity "GPIO1" for hierarchy "Processor:processor|GPIO1:gpio1" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 133
Info (12128): Elaborating entity "GPIO1_iobuf_bidir_a0p" for hierarchy "Processor:processor|GPIO1:gpio1|GPIO1_iobuf_bidir_a0p:GPIO1_iobuf_bidir_a0p_component" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/GPIO1.v Line: 416
Info (12128): Elaborating entity "RegisterFile" for hierarchy "Processor:processor|RegisterFile:registerFile" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 162
Info (12128): Elaborating entity "ALU" for hierarchy "Processor:processor|ALU:alu" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 190
Info (12128): Elaborating entity "ALUDIV1" for hierarchy "Processor:processor|ALU:alu|ALUDIV1:dividersigned" File: /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv Line: 85
Info (12128): Elaborating entity "lpm_divide" for hierarchy "Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/ALUDIV1.v Line: 67
Info (12130): Elaborated megafunction instantiation "Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/ALUDIV1.v Line: 67
Info (12133): Instantiated megafunction "Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component" with the following parameter: File: /home/imaustyn/Desktop/FPGAComputer/Quartus/ALUDIV1.v Line: 67
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_drepresentation" = "SIGNED"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=9,LPM_REMAINDERPOSITIVE=FALSE"
    Info (12134): Parameter "lpm_nrepresentation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "32"
    Info (12134): Parameter "lpm_widthn" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_d0v.tdf
    Info (12023): Found entity 1: lpm_divide_d0v File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/lpm_divide_d0v.tdf Line: 24
Info (12128): Elaborating entity "lpm_divide_d0v" for hierarchy "Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated" File: /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf Line: 147
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_lug.tdf
    Info (12023): Found entity 1: abs_divider_lug File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/abs_divider_lug.tdf Line: 28
Info (12128): Elaborating entity "abs_divider_lug" for hierarchy "Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/lpm_divide_d0v.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_nrf.tdf
    Info (12023): Found entity 1: alt_u_div_nrf File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/alt_u_div_nrf.tdf Line: 29
Info (12128): Elaborating entity "alt_u_div_nrf" for hierarchy "Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/abs_divider_lug.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/add_sub_7pc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_7pc" for hierarchy "Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|add_sub_7pc:add_sub_0" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/alt_u_div_nrf.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/add_sub_8pc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_8pc" for hierarchy "Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|add_sub_8pc:add_sub_1" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/alt_u_div_nrf.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf
    Info (12023): Found entity 1: lpm_abs_i0a File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/lpm_abs_i0a.tdf Line: 24
Info (12128): Elaborating entity "lpm_abs_i0a" for hierarchy "Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|lpm_abs_i0a:my_abs_den" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/abs_divider_lug.tdf Line: 43
Info (12128): Elaborating entity "ALUDIV1" for hierarchy "Processor:processor|ALU:alu|ALUDIV1:dividerunsigned" File: /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv Line: 100
Info (12128): Elaborating entity "lpm_divide" for hierarchy "Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/ALUDIV1.v Line: 67
Info (12130): Elaborated megafunction instantiation "Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/ALUDIV1.v Line: 67
Info (12133): Instantiated megafunction "Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component" with the following parameter: File: /home/imaustyn/Desktop/FPGAComputer/Quartus/ALUDIV1.v Line: 67
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_drepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=9,LPM_REMAINDERPOSITIVE=FALSE"
    Info (12134): Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "32"
    Info (12134): Parameter "lpm_widthn" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jev.tdf
    Info (12023): Found entity 1: lpm_divide_jev File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/lpm_divide_jev.tdf Line: 24
Info (12128): Elaborating entity "lpm_divide_jev" for hierarchy "Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated" File: /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf Line: 147
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_q8i.tdf
    Info (12023): Found entity 1: sign_div_unsign_q8i File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/sign_div_unsign_q8i.tdf Line: 24
Info (12128): Elaborating entity "sign_div_unsign_q8i" for hierarchy "Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/lpm_divide_jev.tdf Line: 35
Info (12128): Elaborating entity "Branch" for hierarchy "Processor:processor|Branch:branch" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 223
Info (12128): Elaborating entity "PS2Keyboard" for hierarchy "Processor:processor|PS2Keyboard:ps2kb" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 251
Info (10264): Verilog HDL Case Statement information at PS2Keyboard.sv(125): all case item expressions in this case statement are onehot File: /home/imaustyn/Desktop/FPGAComputer/HDL/PS2Keyboard.sv Line: 125
Info (12128): Elaborating entity "PS2KeyboardMemory" for hierarchy "Processor:processor|PS2KeyboardMemory:ps2kbm" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 265
Info (12128): Elaborating entity "Memory" for hierarchy "Processor:processor|Memory:vram0" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 303
Info (12128): Elaborating entity "RAM32Bit" for hierarchy "Processor:processor|Memory:vram0|RAM32Bit:ram" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Memory.sv Line: 74
Info (12128): Elaborating entity "altsyncram" for hierarchy "Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v Line: 118
Info (12130): Elaborated megafunction instantiation "Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v Line: 118
Info (12133): Instantiated megafunction "Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component" with the following parameter: File: /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v Line: 118
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m3i2.tdf
    Info (12023): Found entity 1: altsyncram_m3i2 File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/altsyncram_m3i2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_m3i2" for hierarchy "Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated" File: /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "LEDDisplay" for hierarchy "Processor:processor|LEDDisplay:ledDisplay1" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 367
Info (10264): Verilog HDL Case Statement information at LEDDisplay.sv(147): all case item expressions in this case statement are onehot File: /home/imaustyn/Desktop/FPGAComputer/HDL/LEDDisplay.sv Line: 147
Info (12128): Elaborating entity "Memory" for hierarchy "Processor:processor|Memory:mem" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 469
Info (12128): Elaborating entity "RAM32Bit" for hierarchy "Processor:processor|Memory:mem|RAM32Bit:ram" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Memory.sv Line: 74
Info (12128): Elaborating entity "altsyncram" for hierarchy "Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v Line: 118
Info (12130): Elaborated megafunction instantiation "Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v Line: 118
Info (12133): Instantiated megafunction "Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component" with the following parameter: File: /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v Line: 118
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "16384"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s7i2.tdf
    Info (12023): Found entity 1: altsyncram_s7i2 File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/altsyncram_s7i2.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_s7i2" for hierarchy "Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_s7i2:auto_generated" File: /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/decode_jsa.tdf Line: 22
Info (12128): Elaborating entity "decode_jsa" for hierarchy "Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_s7i2:auto_generated|decode_jsa:decode2" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/altsyncram_s7i2.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_gob.tdf
    Info (12023): Found entity 1: mux_gob File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/mux_gob.tdf Line: 22
Info (12128): Elaborating entity "mux_gob" for hierarchy "Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_s7i2:auto_generated|mux_gob:mux4" File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/altsyncram_s7i2.tdf Line: 59
Info (12128): Elaborating entity "Control" for hierarchy "Processor:processor|Control:control" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 512
Info (12128): Elaborating entity "Output7Seg" for hierarchy "Output7Seg:display_seg7" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv Line: 198
Info (12128): Elaborating entity "SerialCommandProcessor" for hierarchy "SerialCommandProcessor:serialCP" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv Line: 229
Warning (10036): Verilog HDL or VHDL warning at SerialCommandProcessor.sv(211): object "commandLength" assigned a value but never read File: /home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv Line: 211
Info (10264): Verilog HDL Case Statement information at SerialCommandProcessor.sv(85): all case item expressions in this case statement are onehot File: /home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv Line: 85
Info (10264): Verilog HDL Case Statement information at SerialCommandProcessor.sv(156): all case item expressions in this case statement are onehot File: /home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv Line: 156
Info (10264): Verilog HDL Case Statement information at SerialCommandProcessor.sv(255): all case item expressions in this case statement are onehot File: /home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv Line: 255
Info (10264): Verilog HDL Case Statement information at SerialCommandProcessor.sv(322): all case item expressions in this case statement are onehot File: /home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv Line: 322
Warning (10030): Net "INFO_STRING.data_a" at SerialCommandProcessor.sv(37) has no driver or initial value, using a default initial value '0' File: /home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv Line: 37
Warning (10030): Net "INFO_STRING.waddr_a" at SerialCommandProcessor.sv(37) has no driver or initial value, using a default initial value '0' File: /home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv Line: 37
Warning (10030): Net "INFO_STRING.we_a" at SerialCommandProcessor.sv(37) has no driver or initial value, using a default initial value '0' File: /home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_lap.tdf
    Info (12023): Found entity 1: sld_ela_trigger_lap File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/sld_ela_trigger_lap.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808.v
    Info (12023): Found entity 1: sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808 File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0524.tdf
    Info (12023): Found entity 1: altsyncram_0524 File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/altsyncram_0524.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/mux_ssc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mgi.tdf
    Info (12023): Found entity 1: cntr_mgi File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/cntr_mgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/cmpr_sgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/cntr_i6j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/cntr_egi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/cmpr_qgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.08.08.14:58:08 Progress: Loading sld8c5be27b/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8c5be27b/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (13014): Ignored 64 buffer(s)
    Info (13016): Ignored 64 CARRY_SUM buffer(s)
Critical Warning (127005): Memory depth (32) in the design file differs from memory depth (28) in the Memory Initialization File "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/MIPSProcessor.ram0_SerialCommandProcessor_f94fa93e.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (284006): Flipped 1 bits in user-encoded state machine |Main|Processor:processor|PS2Keyboard:ps2kb|state
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Processor:processor|ALU:alu|Mult0" File: /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv Line: 183
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Processor:processor|ALU:alu|Mult1" File: /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv Line: 186
Info (12130): Elaborated megafunction instantiation "Processor:processor|ALU:alu|lpm_mult:Mult0" File: /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv Line: 183
Info (12133): Instantiated megafunction "Processor:processor|ALU:alu|lpm_mult:Mult0" with the following parameter: File: /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv Line: 183
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_46t.tdf
    Info (12023): Found entity 1: mult_46t File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/mult_46t.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "Processor:processor|ALU:alu|lpm_mult:Mult1" File: /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv Line: 186
Info (12133): Instantiated megafunction "Processor:processor|ALU:alu|lpm_mult:Mult1" with the following parameter: File: /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv Line: 186
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/mult_7dt.tdf Line: 30
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 470 buffer(s)
    Info (13019): Ignored 470 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: /home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv Line: 72
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "UART_RTS" is stuck at GND File: /home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv Line: 14
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 18 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/imaustyn/Desktop/FPGAComputer/Quartus/output_files/MIPSProcessor.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 133 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "UART_CTS" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv Line: 12
Info (21057): Implemented 13072 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 76 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 12783 logic cells
    Info (21064): Implemented 178 RAM segments
    Info (21062): Implemented 16 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 1132 megabytes
    Info: Processing ended: Wed Aug  8 14:59:24 2018
    Info: Elapsed time: 00:01:44
    Info: Total CPU time (on all processors): 00:01:54


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/imaustyn/Desktop/FPGAComputer/Quartus/output_files/MIPSProcessor.map.smsg.


