# UART-Transmitter-Receiver-in-Verilog-
A complete Verilog implementation of a UART (Universal Asynchronous Receiver/Transmitter) TX &amp; RX module with a comprehensive testbench to validate data transmission and reception using ModelSim/QuestaSim.
