

================================================================
== Vivado HLS Report for 'Loop_0_proc19'
================================================================
* Date:           Thu May 17 17:49:41 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        Izigzagmatrix
* Solution:       OPT
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.00|      2.02|        0.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    5|    5|    5|    5|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    4|    4|         2|          -|          -|     2|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1_i_i_i_i_i_s)
3 --> 
	2  / true

* FSM state operations: 

 <State 1> : 1.31ns
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %i_0_i_i_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %i_0_i_i_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i62* %imatrix_offset_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%omatrix_offset_read = call i62 @_ssdm_op_Read.ap_auto.i62(i62 %omatrix_offset)"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%imatrix_offset_read = call i62 @_ssdm_op_Read.ap_auto.i62(i62 %imatrix_offset)"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_0_i_i_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %i_0_i_i)"
ST_1 : Operation 10 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i62P(i62* %imatrix_offset_out, i62 %imatrix_offset_read)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i62* %omatrix_offset_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 12 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i62P(i62* %omatrix_offset_out, i62 %omatrix_offset_read)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %i_0_i_i_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = trunc i2 %i_0_i_i_read to i1"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %i_0_i_i_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 16 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i1P(i1* %i_0_i_i_c, i1 %tmp)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%offset_i_i_i_i = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp, i5 0)" [../src/decode.c:114]
ST_1 : Operation 18 [1/1] (0.65ns)   --->   "br label %0"

 <State 2> : 2.02ns
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%j_0_i_i_i_i_i_i_i = phi i6 [ 0, %entry ], [ %j_i_15_i_i_i_i_i, %1 ]" [../src/decode.c:112]
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"
ST_2 : Operation 21 [1/1] (0.78ns)   --->   "%exitcond1_i_i_i_i_i_s = icmp eq i6 %j_0_i_i_i_i_i_i_i, -32" [../src/decode.c:112]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i_i_i_i_i_s, label %.exit, label %1" [../src/decode.c:112]
ST_2 : Operation 23 [1/1] (0.78ns)   --->   "%offset_i_i_i_i_i_i = add i6 %j_0_i_i_i_i_i_i_i, %offset_i_i_i_i" [../src/decode.c:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_1_i_i_i_i_i_i = zext i6 %offset_i_i_i_i_i_i to i64" [../src/decode.c:115]
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zigzag_index_addr = getelementptr [64 x i6]* @zigzag_index, i64 0, i64 %tmp_1_i_i_i_i_i_i" [../src/decode.c:115]
ST_2 : Operation 26 [2/2] (1.23ns)   --->   "%zigzag_index_load = load i6* %zigzag_index_addr, align 16" [../src/decode.c:115]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%newIndex_i_i_i_i_i = call i2 @_ssdm_op_PartSelect.i2.i6.i32.i32(i6 %j_0_i_i_i_i_i_i_i, i32 4, i32 5)" [../src/decode.c:112]
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i6 %j_0_i_i_i_i_i_i_i to i5" [../src/decode.c:112]
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_i_i_i = or i5 %tmp_1, 1" [../src/decode.c:112]
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%offset_i_1_i_i_i_i_i = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp, i5 %tmp_i_i_i)" [../src/decode.c:114]
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_1_i_1_i_i_i_i_i = zext i6 %offset_i_1_i_i_i_i_i to i64" [../src/decode.c:115]
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zigzag_index_addr_1 = getelementptr [64 x i6]* @zigzag_index, i64 0, i64 %tmp_1_i_1_i_i_i_i_i" [../src/decode.c:115]
ST_2 : Operation 33 [2/2] (1.23ns)   --->   "%zigzag_index_load_1 = load i6* %zigzag_index_addr_1, align 1" [../src/decode.c:115]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_1_i_i_i = or i5 %tmp_1, 2" [../src/decode.c:112]
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%offset_i_2_i_i_i_i_i = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp, i5 %tmp_1_i_i_i)" [../src/decode.c:114]
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_1_i_2_i_i_i_i_i = zext i6 %offset_i_2_i_i_i_i_i to i64" [../src/decode.c:115]
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zigzag_index_addr_2 = getelementptr [64 x i6]* @zigzag_index, i64 0, i64 %tmp_1_i_2_i_i_i_i_i" [../src/decode.c:115]
ST_2 : Operation 38 [2/2] (1.23ns)   --->   "%zigzag_index_load_2 = load i6* %zigzag_index_addr_2, align 1" [../src/decode.c:115]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_2_i_i_i = or i5 %tmp_1, 3" [../src/decode.c:112]
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%offset_i_3_i_i_i_i_i = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp, i5 %tmp_2_i_i_i)" [../src/decode.c:114]
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_1_i_3_i_i_i_i_i = zext i6 %offset_i_3_i_i_i_i_i to i64" [../src/decode.c:115]
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zigzag_index_addr_3 = getelementptr [64 x i6]* @zigzag_index, i64 0, i64 %tmp_1_i_3_i_i_i_i_i" [../src/decode.c:115]
ST_2 : Operation 43 [2/2] (1.23ns)   --->   "%zigzag_index_load_3 = load i6* %zigzag_index_addr_3, align 1" [../src/decode.c:115]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_3_i_i_i = or i5 %tmp_1, 4" [../src/decode.c:112]
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%offset_i_4_i_i_i_i_i = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp, i5 %tmp_3_i_i_i)" [../src/decode.c:114]
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_1_i_4_i_i_i_i_i = zext i6 %offset_i_4_i_i_i_i_i to i64" [../src/decode.c:115]
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zigzag_index_addr_4 = getelementptr [64 x i6]* @zigzag_index, i64 0, i64 %tmp_1_i_4_i_i_i_i_i" [../src/decode.c:115]
ST_2 : Operation 48 [2/2] (1.23ns)   --->   "%zigzag_index_load_4 = load i6* %zigzag_index_addr_4, align 1" [../src/decode.c:115]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_4_i_i_i = or i5 %tmp_1, 5" [../src/decode.c:112]
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%offset_i_5_i_i_i_i_i = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp, i5 %tmp_4_i_i_i)" [../src/decode.c:114]
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_1_i_5_i_i_i_i_i = zext i6 %offset_i_5_i_i_i_i_i to i64" [../src/decode.c:115]
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zigzag_index_addr_5 = getelementptr [64 x i6]* @zigzag_index, i64 0, i64 %tmp_1_i_5_i_i_i_i_i" [../src/decode.c:115]
ST_2 : Operation 53 [2/2] (1.23ns)   --->   "%zigzag_index_load_5 = load i6* %zigzag_index_addr_5, align 1" [../src/decode.c:115]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_5_i_i_i = or i5 %tmp_1, 6" [../src/decode.c:112]
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%offset_i_6_i_i_i_i_i = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp, i5 %tmp_5_i_i_i)" [../src/decode.c:114]
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_1_i_6_i_i_i_i_i = zext i6 %offset_i_6_i_i_i_i_i to i64" [../src/decode.c:115]
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zigzag_index_addr_6 = getelementptr [64 x i6]* @zigzag_index, i64 0, i64 %tmp_1_i_6_i_i_i_i_i" [../src/decode.c:115]
ST_2 : Operation 58 [2/2] (1.23ns)   --->   "%zigzag_index_load_6 = load i6* %zigzag_index_addr_6, align 1" [../src/decode.c:115]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_6_i_i_i = or i5 %tmp_1, 7" [../src/decode.c:112]
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%offset_i_7_i_i_i_i_i = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp, i5 %tmp_6_i_i_i)" [../src/decode.c:114]
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_1_i_7_i_i_i_i_i = zext i6 %offset_i_7_i_i_i_i_i to i64" [../src/decode.c:115]
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zigzag_index_addr_7 = getelementptr [64 x i6]* @zigzag_index, i64 0, i64 %tmp_1_i_7_i_i_i_i_i" [../src/decode.c:115]
ST_2 : Operation 63 [2/2] (1.23ns)   --->   "%zigzag_index_load_7 = load i6* %zigzag_index_addr_7, align 1" [../src/decode.c:115]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_7_i_i_i = or i5 %tmp_1, 8" [../src/decode.c:112]
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%offset_i_8_i_i_i_i_i = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp, i5 %tmp_7_i_i_i)" [../src/decode.c:114]
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_1_i_8_i_i_i_i_i = zext i6 %offset_i_8_i_i_i_i_i to i64" [../src/decode.c:115]
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zigzag_index_addr_8 = getelementptr [64 x i6]* @zigzag_index, i64 0, i64 %tmp_1_i_8_i_i_i_i_i" [../src/decode.c:115]
ST_2 : Operation 68 [2/2] (1.23ns)   --->   "%zigzag_index_load_8 = load i6* %zigzag_index_addr_8, align 1" [../src/decode.c:115]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_8_i_i_i = or i5 %tmp_1, 9" [../src/decode.c:112]
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%offset_i_9_i_i_i_i_i = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp, i5 %tmp_8_i_i_i)" [../src/decode.c:114]
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_1_i_9_i_i_i_i_i = zext i6 %offset_i_9_i_i_i_i_i to i64" [../src/decode.c:115]
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zigzag_index_addr_9 = getelementptr [64 x i6]* @zigzag_index, i64 0, i64 %tmp_1_i_9_i_i_i_i_i" [../src/decode.c:115]
ST_2 : Operation 73 [2/2] (1.23ns)   --->   "%zigzag_index_load_9 = load i6* %zigzag_index_addr_9, align 1" [../src/decode.c:115]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_9_i_i_i = or i5 %tmp_1, 10" [../src/decode.c:112]
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%offset_i_i_i_i_i_i_19 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp, i5 %tmp_9_i_i_i)" [../src/decode.c:114]
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_1_i_i_i_i_i_i_20 = zext i6 %offset_i_i_i_i_i_i_19 to i64" [../src/decode.c:115]
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zigzag_index_addr_10 = getelementptr [64 x i6]* @zigzag_index, i64 0, i64 %tmp_1_i_i_i_i_i_i_20" [../src/decode.c:115]
ST_2 : Operation 78 [2/2] (1.23ns)   --->   "%zigzag_index_load_10 = load i6* %zigzag_index_addr_10, align 1" [../src/decode.c:115]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_i_i_i_21 = or i5 %tmp_1, 11" [../src/decode.c:112]
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%offset_i_10_i_i_i_i_s = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp, i5 %tmp_i_i_i_21)" [../src/decode.c:114]
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_1_i_10_i_i_i_i_i = zext i6 %offset_i_10_i_i_i_i_s to i64" [../src/decode.c:115]
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zigzag_index_addr_11 = getelementptr [64 x i6]* @zigzag_index, i64 0, i64 %tmp_1_i_10_i_i_i_i_i" [../src/decode.c:115]
ST_2 : Operation 83 [2/2] (1.23ns)   --->   "%zigzag_index_load_11 = load i6* %zigzag_index_addr_11, align 1" [../src/decode.c:115]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_10_i_i_i = or i5 %tmp_1, 12" [../src/decode.c:112]
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%offset_i_11_i_i_i_i_s = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp, i5 %tmp_10_i_i_i)" [../src/decode.c:114]
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_1_i_11_i_i_i_i_i = zext i6 %offset_i_11_i_i_i_i_s to i64" [../src/decode.c:115]
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%zigzag_index_addr_12 = getelementptr [64 x i6]* @zigzag_index, i64 0, i64 %tmp_1_i_11_i_i_i_i_i" [../src/decode.c:115]
ST_2 : Operation 88 [2/2] (1.23ns)   --->   "%zigzag_index_load_12 = load i6* %zigzag_index_addr_12, align 1" [../src/decode.c:115]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_11_i_i_i = or i5 %tmp_1, 13" [../src/decode.c:112]
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%offset_i_12_i_i_i_i_s = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp, i5 %tmp_11_i_i_i)" [../src/decode.c:114]
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_1_i_12_i_i_i_i_i = zext i6 %offset_i_12_i_i_i_i_s to i64" [../src/decode.c:115]
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zigzag_index_addr_13 = getelementptr [64 x i6]* @zigzag_index, i64 0, i64 %tmp_1_i_12_i_i_i_i_i" [../src/decode.c:115]
ST_2 : Operation 93 [2/2] (1.23ns)   --->   "%zigzag_index_load_13 = load i6* %zigzag_index_addr_13, align 1" [../src/decode.c:115]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_12_i_i_i = or i5 %tmp_1, 14" [../src/decode.c:112]
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%offset_i_13_i_i_i_i_s = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp, i5 %tmp_12_i_i_i)" [../src/decode.c:114]
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_1_i_13_i_i_i_i_i = zext i6 %offset_i_13_i_i_i_i_s to i64" [../src/decode.c:115]
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%zigzag_index_addr_14 = getelementptr [64 x i6]* @zigzag_index, i64 0, i64 %tmp_1_i_13_i_i_i_i_i" [../src/decode.c:115]
ST_2 : Operation 98 [2/2] (1.23ns)   --->   "%zigzag_index_load_14 = load i6* %zigzag_index_addr_14, align 1" [../src/decode.c:115]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_13_i_i_i = or i5 %tmp_1, 15" [../src/decode.c:112]
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%offset_i_14_i_i_i_i_s = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp, i5 %tmp_13_i_i_i)" [../src/decode.c:114]
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_1_i_14_i_i_i_i_i = zext i6 %offset_i_14_i_i_i_i_s to i64" [../src/decode.c:115]
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%zigzag_index_addr_15 = getelementptr [64 x i6]* @zigzag_index, i64 0, i64 %tmp_1_i_14_i_i_i_i_i" [../src/decode.c:115]
ST_2 : Operation 103 [2/2] (1.23ns)   --->   "%zigzag_index_load_15 = load i6* %zigzag_index_addr_15, align 1" [../src/decode.c:115]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_2 : Operation 104 [1/1] (0.78ns)   --->   "%j_i_15_i_i_i_i_i = add i6 16, %j_0_i_i_i_i_i_i_i" [../src/decode.c:112]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "ret void"

 <State 3> : 1.91ns
ST_3 : Operation 106 [1/2] (1.23ns)   --->   "%zigzag_index_load = load i6* %zigzag_index_addr, align 16" [../src/decode.c:115]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%newIndex1_i_i_i_i_i = zext i2 %newIndex_i_i_i_i_i to i64" [../src/decode.c:112]
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%in1_buf_0_addr = getelementptr [2 x i6]* %in1_buf_0, i64 0, i64 %newIndex1_i_i_i_i_i" [../src/decode.c:112]
ST_3 : Operation 109 [1/1] (0.67ns)   --->   "store i6 %zigzag_index_load, i6* %in1_buf_0_addr, align 1" [../src/decode.c:115]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>
ST_3 : Operation 110 [1/2] (1.23ns)   --->   "%zigzag_index_load_1 = load i6* %zigzag_index_addr_1, align 1" [../src/decode.c:115]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%in1_buf_1_addr = getelementptr [2 x i6]* %in1_buf_1, i64 0, i64 %newIndex1_i_i_i_i_i" [../src/decode.c:112]
ST_3 : Operation 112 [1/1] (0.67ns)   --->   "store i6 %zigzag_index_load_1, i6* %in1_buf_1_addr, align 1" [../src/decode.c:115]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>
ST_3 : Operation 113 [1/2] (1.23ns)   --->   "%zigzag_index_load_2 = load i6* %zigzag_index_addr_2, align 1" [../src/decode.c:115]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%in1_buf_2_addr = getelementptr [2 x i6]* %in1_buf_2, i64 0, i64 %newIndex1_i_i_i_i_i" [../src/decode.c:112]
ST_3 : Operation 115 [1/1] (0.67ns)   --->   "store i6 %zigzag_index_load_2, i6* %in1_buf_2_addr, align 1" [../src/decode.c:115]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>
ST_3 : Operation 116 [1/2] (1.23ns)   --->   "%zigzag_index_load_3 = load i6* %zigzag_index_addr_3, align 1" [../src/decode.c:115]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%in1_buf_3_addr = getelementptr [2 x i6]* %in1_buf_3, i64 0, i64 %newIndex1_i_i_i_i_i" [../src/decode.c:112]
ST_3 : Operation 118 [1/1] (0.67ns)   --->   "store i6 %zigzag_index_load_3, i6* %in1_buf_3_addr, align 1" [../src/decode.c:115]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>
ST_3 : Operation 119 [1/2] (1.23ns)   --->   "%zigzag_index_load_4 = load i6* %zigzag_index_addr_4, align 1" [../src/decode.c:115]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%in1_buf_4_addr = getelementptr [2 x i6]* %in1_buf_4, i64 0, i64 %newIndex1_i_i_i_i_i" [../src/decode.c:112]
ST_3 : Operation 121 [1/1] (0.67ns)   --->   "store i6 %zigzag_index_load_4, i6* %in1_buf_4_addr, align 1" [../src/decode.c:115]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>
ST_3 : Operation 122 [1/2] (1.23ns)   --->   "%zigzag_index_load_5 = load i6* %zigzag_index_addr_5, align 1" [../src/decode.c:115]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%in1_buf_5_addr = getelementptr [2 x i6]* %in1_buf_5, i64 0, i64 %newIndex1_i_i_i_i_i" [../src/decode.c:112]
ST_3 : Operation 124 [1/1] (0.67ns)   --->   "store i6 %zigzag_index_load_5, i6* %in1_buf_5_addr, align 1" [../src/decode.c:115]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>
ST_3 : Operation 125 [1/2] (1.23ns)   --->   "%zigzag_index_load_6 = load i6* %zigzag_index_addr_6, align 1" [../src/decode.c:115]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%in1_buf_6_addr = getelementptr [2 x i6]* %in1_buf_6, i64 0, i64 %newIndex1_i_i_i_i_i" [../src/decode.c:112]
ST_3 : Operation 127 [1/1] (0.67ns)   --->   "store i6 %zigzag_index_load_6, i6* %in1_buf_6_addr, align 1" [../src/decode.c:115]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>
ST_3 : Operation 128 [1/2] (1.23ns)   --->   "%zigzag_index_load_7 = load i6* %zigzag_index_addr_7, align 1" [../src/decode.c:115]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%in1_buf_7_addr = getelementptr [2 x i6]* %in1_buf_7, i64 0, i64 %newIndex1_i_i_i_i_i" [../src/decode.c:112]
ST_3 : Operation 130 [1/1] (0.67ns)   --->   "store i6 %zigzag_index_load_7, i6* %in1_buf_7_addr, align 1" [../src/decode.c:115]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>
ST_3 : Operation 131 [1/2] (1.23ns)   --->   "%zigzag_index_load_8 = load i6* %zigzag_index_addr_8, align 1" [../src/decode.c:115]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%in1_buf_8_addr = getelementptr [2 x i6]* %in1_buf_8, i64 0, i64 %newIndex1_i_i_i_i_i" [../src/decode.c:112]
ST_3 : Operation 133 [1/1] (0.67ns)   --->   "store i6 %zigzag_index_load_8, i6* %in1_buf_8_addr, align 1" [../src/decode.c:115]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>
ST_3 : Operation 134 [1/2] (1.23ns)   --->   "%zigzag_index_load_9 = load i6* %zigzag_index_addr_9, align 1" [../src/decode.c:115]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%in1_buf_9_addr = getelementptr [2 x i6]* %in1_buf_9, i64 0, i64 %newIndex1_i_i_i_i_i" [../src/decode.c:112]
ST_3 : Operation 136 [1/1] (0.67ns)   --->   "store i6 %zigzag_index_load_9, i6* %in1_buf_9_addr, align 1" [../src/decode.c:115]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>
ST_3 : Operation 137 [1/2] (1.23ns)   --->   "%zigzag_index_load_10 = load i6* %zigzag_index_addr_10, align 1" [../src/decode.c:115]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%in1_buf_10_addr = getelementptr [2 x i6]* %in1_buf_10, i64 0, i64 %newIndex1_i_i_i_i_i" [../src/decode.c:112]
ST_3 : Operation 139 [1/1] (0.67ns)   --->   "store i6 %zigzag_index_load_10, i6* %in1_buf_10_addr, align 1" [../src/decode.c:115]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>
ST_3 : Operation 140 [1/2] (1.23ns)   --->   "%zigzag_index_load_11 = load i6* %zigzag_index_addr_11, align 1" [../src/decode.c:115]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%in1_buf_11_addr = getelementptr [2 x i6]* %in1_buf_11, i64 0, i64 %newIndex1_i_i_i_i_i" [../src/decode.c:112]
ST_3 : Operation 142 [1/1] (0.67ns)   --->   "store i6 %zigzag_index_load_11, i6* %in1_buf_11_addr, align 1" [../src/decode.c:115]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>
ST_3 : Operation 143 [1/2] (1.23ns)   --->   "%zigzag_index_load_12 = load i6* %zigzag_index_addr_12, align 1" [../src/decode.c:115]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%in1_buf_12_addr = getelementptr [2 x i6]* %in1_buf_12, i64 0, i64 %newIndex1_i_i_i_i_i" [../src/decode.c:112]
ST_3 : Operation 145 [1/1] (0.67ns)   --->   "store i6 %zigzag_index_load_12, i6* %in1_buf_12_addr, align 1" [../src/decode.c:115]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>
ST_3 : Operation 146 [1/2] (1.23ns)   --->   "%zigzag_index_load_13 = load i6* %zigzag_index_addr_13, align 1" [../src/decode.c:115]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%in1_buf_13_addr = getelementptr [2 x i6]* %in1_buf_13, i64 0, i64 %newIndex1_i_i_i_i_i" [../src/decode.c:112]
ST_3 : Operation 148 [1/1] (0.67ns)   --->   "store i6 %zigzag_index_load_13, i6* %in1_buf_13_addr, align 1" [../src/decode.c:115]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>
ST_3 : Operation 149 [1/2] (1.23ns)   --->   "%zigzag_index_load_14 = load i6* %zigzag_index_addr_14, align 1" [../src/decode.c:115]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%in1_buf_14_addr = getelementptr [2 x i6]* %in1_buf_14, i64 0, i64 %newIndex1_i_i_i_i_i" [../src/decode.c:112]
ST_3 : Operation 151 [1/1] (0.67ns)   --->   "store i6 %zigzag_index_load_14, i6* %in1_buf_14_addr, align 1" [../src/decode.c:115]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>
ST_3 : Operation 152 [1/2] (1.23ns)   --->   "%zigzag_index_load_15 = load i6* %zigzag_index_addr_15, align 1" [../src/decode.c:115]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%in1_buf_15_addr = getelementptr [2 x i6]* %in1_buf_15, i64 0, i64 %newIndex1_i_i_i_i_i" [../src/decode.c:112]
ST_3 : Operation 154 [1/1] (0.67ns)   --->   "store i6 %zigzag_index_load_15, i6* %in1_buf_15_addr, align 1" [../src/decode.c:115]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "br label %0" [../src/decode.c:112]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.375ns.

 <State 1>: 1.31ns
The critical path consists of the following:
	wire read on port 'omatrix_offset' [27]  (0 ns)
	fifo write on port 'omatrix_offset_out' [32]  (1.31 ns)

 <State 2>: 2.02ns
The critical path consists of the following:
	'phi' operation ('j_0_i_i_i_i_i_i_i', ../src/decode.c:112) with incoming values : ('j_i_15_i_i_i_i_i', ../src/decode.c:112) [40]  (0 ns)
	'add' operation ('offset_i_i_i_i_i_i', ../src/decode.c:114) [45]  (0.781 ns)
	'getelementptr' operation ('zigzag_index_addr', ../src/decode.c:115) [47]  (0 ns)
	'load' operation ('zigzag_index_load', ../src/decode.c:115) on array 'zigzag_index' [48]  (1.24 ns)

 <State 3>: 1.91ns
The critical path consists of the following:
	'load' operation ('zigzag_index_load', ../src/decode.c:115) on array 'zigzag_index' [48]  (1.24 ns)
	'store' operation (../src/decode.c:115) of variable 'zigzag_index_load', ../src/decode.c:115 on array 'in1_buf_0' [52]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
