<!DOCTYPE HTML>
<html lang="en">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">

    <title>Runyang Tian</title>

    <meta name="author" content="Runyang Tian">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <link rel="shortcut icon" href="images/favicon/favicon.ico" type="image/x-icon">
    <link rel="stylesheet" type="text/css" href="stylesheet.css">
    
  </head>

  <body>
    <table style="width:100%;max-width:900px;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
      <tr style="padding:0px">
        <td style="padding:0px">
          <table style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
            <tr style="padding:0px">
              <td style="padding:2.5%;width:63%;vertical-align:middle">
                <p class="name" style="text-align: center;">
                  Runyang Tian
                </p>
				<p>
				  I’m a second-year M.S. student in Electrical Engineering at University of California San Diego. My research interests include AI accelerator, PIM/NMP, and digital VLSI circuit. I am very fortunate to be advised by 
				  <a href="https://cseweb.ucsd.edu/~trosing/" target="_blank" rel="noopener">Prof. Tajana Šimunić Rosing</a> 
				  of the System Energy Efficiency Lab 
				  (<a href="https://seelab.ucsd.edu" target="_blank" rel="noopener">SeeLab</a>). Before that, I received my Bachelor degree at Xi'an Jiaotong University.
				</p>
                <p style="text-align:center">
                  <a href="mailto:r3tian@ucsd.edu">Email</a> &nbsp;/&nbsp;
                  <a href="document/CV.pdf">CV</a> &nbsp;/&nbsp;
<!-- 				   <a href="document/JonBarron-bio.txt">Bio</a> &nbsp;/&nbsp;
                  <a href="https://scholar.google.com/citations?hl=en&user=jktWnL8AAAAJ">Scholar</a> &nbsp;/&nbsp;
                  <a href="https://twitter.com/jon_barron">Twitter</a> &nbsp;/&nbsp; -->
                  <a href="https://github.com/runyangtian/">Github</a> &nbsp;/&nbsp;
				  <a href="https://www.linkedin.com/in/rytian/">LinkedIn</a>
                </p>
              </td>
              <td style="padding:2.5%;width:37%;max-width:37%">
                <a href="image/ryan_photo.jpg"><img style="width:70%;max-width:70%;object-fit: cover; border-radius: 0%;" alt="profile photo" src="image/ryan_photo.jpg" class="hoverZoomLink"></a>
              </td>
            </tr>
          </tbody></table>


	<h2 style="text-align:left; padding-top:30px; padding-bottom:10px;">
	  Research
	</h2>
			
  <table style="width:100%;border:0px;border-spacing:0px 10px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>

    <tr>
  <td style="padding:16px;width:20%;vertical-align:middle">
    <img src="image/CHIME_DATE26.jpg" width="160" alt="Bolt3D preview">
  </td>

  <td style="padding:8px;width:80%;vertical-align:middle">
      <span class="papertitle">CHIME: Chiplet-based Heterogeneous Near-Memory Acceleration for Edge Multimodal LLM Inference</span>
    </a>
    <br>
    Yanru Chen*, Runyang Tian*, Yue Pan, Zheyu Li, Weihong Xu, Tajana Rosing
    <br>
    <em>DATE</em>, 2026
    <br>
    <p></p>
    <p>
      We propose CHIME, a chiplet-based heterogeneous near-memory accelerator that integrates monolithic 3D DRAM and RRAM. DRAM supplies low-latency bandwidth for attention, while RRAM offers dense, non-volatile storage for weights and FFN. My contribution includes proposing the mapping and scheduling methods and developing the simulator for performance evaluation.
    </p>
  </td>
</tr>

		

<tr>
  <td style="padding:16px;width:20%;vertical-align:middle">
    <img src="image/RAPID-Graph.jpg" width="160" alt="Bolt3D preview">
  </td>

  <td style="padding:8px;width:80%;vertical-align:middle">
      <span class="papertitle">RAPID-Graph: Recursive All-Pairs Shortest Paths Using Processing-in-Memory for Dynamic Programming on Graphs</span>
    </a>
    <br>
    Yanru Chen, Zheyu Li, Keming Fan, Runyang Tian, John Hsu, Minxuan Zhou, Tajana Rosing
    <br>
    <em>DATE</em>, 2026
    <br>
    <p></p>
    <p>
      We propose RAPID-Graph, a PIM system with algorithm, architecture optimizations. A recursion-aware partitioner enables in-place Floyd-Warshall and Min-Plus execution within digital PIM arrays. My contibution includes designing and synthesizing the RTL using Synopsys Design Compiler with a 40nm CMOS PDK at 500MHz, including custom permutation unit, min-comparator tree, and controller.
    </p>
  </td>
</tr>
</table>

<h2 style="text-align:left; padding-top:30px; padding-bottom:10px;">
  Project
</h2>
<table style="width:100%;border:0px;border-spacing:0px 10px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
<tr>
  <td style="padding:16px;width:20%;vertical-align:middle">
    <img src="image/npu.jpg" width="160" alt="Bolt3D preview">
  </td>

  <td style="padding:8px;width:80%;vertical-align:middle">
      <span class="papertitle">Reconfigurable 2D Systolic-Array NPU Design</span>
    </a>
    <br>
    Runyang Tian, Zichen Huang, Zhuohao Xu, Yiming Li, Mingu Kang
    <p></p>
    <p>
      Designed and verified a dual-core NPU, including MAC core, FIFO, SRAM, and SFU modules supporting convolution, matrix multiplication, normalization, and ReLU operators. Implemented cross-clock FIFOs, control for weight/output-stationary modes, and optimized PPA through pipelining, multi-cycle paths, and clock gating. Completed synthesis and PnR in TSMC 65nm CMOS technology.
    </p>
  </td>
</tr>

	<tr>
  <td style="padding:16px;width:20%;vertical-align:middle">
    <img src="image/adc.jpg" width="160" alt="Bolt3D preview">
  </td>

  <td style="padding:8px;width:80%;vertical-align:middle">
      <span class="papertitle">9-bit SAR ADC Design and Tape-out</span>
    </a>
    <br>
    Runyang Tian, Zichen Huang, Drew Hall
    <p></p>
    <p>
      Designed the schematic and layout applying dummy devices, common centroid pattern, and power shielding. Developed the SAR controller in Verilog, and completed synthesis and PnR. Designed pad ring with dummy fill and decoupling capacitors to meet density requirements.
    </p>
  </td>
</tr>	
<!--             <tr>
              <td align="center" style="padding:16px;width:20%;vertical-align:middle">
						     <div class="colored-box" style="background-color: #edd892;">
								 <h2>Teaching</h2>
								 </div>
              </td>
              <td style="padding:8px;width:80%;vertical-align:center">
                <a href="http://inst.eecs.berkeley.edu/~cs188/sp11/announcements.html">Graduate Student Instructor, CS188 Spring 2011</a>
                <br>
                <a href="http://inst.eecs.berkeley.edu/~cs188/fa10/announcements.html">Graduate Student Instructor, CS188 Fall 2010</a>
                <br>
                <a href="http://aima.cs.berkeley.edu/">Figures, "Artificial Intelligence: A Modern Approach", 3rd Edition</a>
              </td>
            </tr> -->
          
          </tbody></table>

	  
<div style="text-align:center;">
  <a href="https://info.flagcounter.com/Ctk2">
    <img src="https://s01.flagcounter.com/map/Ctk2/size_s/txt_000000/border_CCCCCC/pageviews_1/viewers_0/flags_0/" 
         alt="Flag Counter" border="0">
  </a>
</div>
  
	  
          <table style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
            <tr>
              <td style="padding:0px">
                <br>
                <p style="text-align:right;font-size:small;">
                  Feel free to steal this website's <a href="https://github.com/jonbarron/jonbarron_website">source code</a>. 
                </p>
              </td>
            </tr>
          </tbody></table>
        </td>
      </tr>
    </table>
  </body>
</html>
