* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Mar 18 2025 09:13:16

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : fsm_shiftRegs_inst1.counter2Z0Z_0
T_16_16_wire_logic_cluster/lc_0/out
T_16_16_lc_trk_g3_0
T_16_16_wire_logic_cluster/lc_0/in_1

T_16_16_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g1_0
T_16_15_wire_logic_cluster/lc_0/in_1

T_16_16_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g1_0
T_16_15_wire_logic_cluster/lc_3/in_0

End 

Net : fsm_shiftRegs_inst1.counter2_cry_6
T_16_16_wire_logic_cluster/lc_6/cout
T_16_16_wire_logic_cluster/lc_7/in_3

End 

Net : fsm_shiftRegs_inst1.current_state_i_4
T_16_15_wire_logic_cluster/lc_4/out
T_16_16_lc_trk_g1_4
T_16_16_wire_logic_cluster/lc_1/in_0

T_16_15_wire_logic_cluster/lc_4/out
T_16_16_lc_trk_g1_4
T_16_16_wire_logic_cluster/lc_3/in_0

T_16_15_wire_logic_cluster/lc_4/out
T_16_16_lc_trk_g1_4
T_16_16_wire_logic_cluster/lc_5/in_0

T_16_15_wire_logic_cluster/lc_4/out
T_16_16_lc_trk_g1_4
T_16_16_wire_logic_cluster/lc_7/in_0

T_16_15_wire_logic_cluster/lc_4/out
T_16_16_lc_trk_g0_4
T_16_16_wire_logic_cluster/lc_0/in_0

T_16_15_wire_logic_cluster/lc_4/out
T_16_16_lc_trk_g0_4
T_16_16_wire_logic_cluster/lc_2/in_0

T_16_15_wire_logic_cluster/lc_4/out
T_16_16_lc_trk_g0_4
T_16_16_wire_logic_cluster/lc_4/in_0

T_16_15_wire_logic_cluster/lc_4/out
T_16_16_lc_trk_g0_4
T_16_16_wire_logic_cluster/lc_6/in_0

End 

Net : fsm_shiftRegs_inst1.current_stateZ0Z_4
T_16_15_wire_logic_cluster/lc_1/out
T_16_15_lc_trk_g2_1
T_16_15_wire_logic_cluster/lc_4/in_3

T_16_15_wire_logic_cluster/lc_1/out
T_16_15_lc_trk_g2_1
T_16_15_wire_logic_cluster/lc_1/in_0

T_16_15_wire_logic_cluster/lc_1/out
T_16_15_lc_trk_g3_1
T_16_15_wire_logic_cluster/lc_3/in_1

T_16_15_wire_logic_cluster/lc_1/out
T_15_14_lc_trk_g3_1
T_15_14_wire_logic_cluster/lc_3/in_3

End 

Net : fsm_shiftRegs_inst1.counter2Z0Z_1
T_16_16_wire_logic_cluster/lc_1/out
T_16_16_lc_trk_g2_1
T_16_16_input_2_1
T_16_16_wire_logic_cluster/lc_1/in_2

T_16_16_wire_logic_cluster/lc_1/out
T_16_15_lc_trk_g1_1
T_16_15_input_2_2
T_16_15_wire_logic_cluster/lc_2/in_2

T_16_16_wire_logic_cluster/lc_1/out
T_16_15_lc_trk_g1_1
T_16_15_input_2_0
T_16_15_wire_logic_cluster/lc_0/in_2

End 

Net : fsm_shiftRegs_inst1.counter2_cry_5
T_16_16_wire_logic_cluster/lc_5/cout
T_16_16_wire_logic_cluster/lc_6/in_3

Net : fsm_shiftRegs_inst1.un1_current_state4_0
T_14_15_wire_logic_cluster/lc_2/out
T_15_15_lc_trk_g0_2
T_15_15_wire_logic_cluster/lc_4/cen

T_14_15_wire_logic_cluster/lc_2/out
T_15_15_lc_trk_g0_2
T_15_15_wire_logic_cluster/lc_4/cen

T_14_15_wire_logic_cluster/lc_2/out
T_15_15_lc_trk_g0_2
T_15_15_wire_logic_cluster/lc_4/cen

T_14_15_wire_logic_cluster/lc_2/out
T_15_15_lc_trk_g0_2
T_15_15_wire_logic_cluster/lc_4/cen

T_14_15_wire_logic_cluster/lc_2/out
T_15_15_lc_trk_g0_2
T_15_15_wire_logic_cluster/lc_4/cen

T_14_15_wire_logic_cluster/lc_2/out
T_15_15_lc_trk_g0_2
T_15_15_wire_logic_cluster/lc_4/cen

T_14_15_wire_logic_cluster/lc_2/out
T_15_15_lc_trk_g0_2
T_15_15_wire_logic_cluster/lc_4/cen

T_14_15_wire_logic_cluster/lc_2/out
T_15_15_lc_trk_g0_2
T_15_15_wire_logic_cluster/lc_4/cen

T_14_15_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g2_2
T_15_16_wire_logic_cluster/lc_0/cen

T_14_15_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g2_2
T_15_16_wire_logic_cluster/lc_0/cen

T_14_15_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g2_2
T_15_16_wire_logic_cluster/lc_0/cen

T_14_15_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g2_2
T_15_16_wire_logic_cluster/lc_0/cen

T_14_15_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g2_2
T_15_16_wire_logic_cluster/lc_0/cen

T_14_15_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g2_2
T_15_16_wire_logic_cluster/lc_0/cen

End 

Net : fsm_shiftRegs_inst1.current_stateZ0Z_1
T_13_15_wire_logic_cluster/lc_3/out
T_14_15_lc_trk_g0_3
T_14_15_wire_logic_cluster/lc_2/in_1

T_13_15_wire_logic_cluster/lc_3/out
T_14_15_lc_trk_g0_3
T_14_15_wire_logic_cluster/lc_3/in_0

T_13_15_wire_logic_cluster/lc_3/out
T_13_15_lc_trk_g0_3
T_13_15_wire_logic_cluster/lc_3/in_0

T_13_15_wire_logic_cluster/lc_3/out
T_13_14_lc_trk_g0_3
T_13_14_input_2_5
T_13_14_wire_logic_cluster/lc_5/in_2

T_13_15_wire_logic_cluster/lc_3/out
T_13_14_lc_trk_g0_3
T_13_14_wire_logic_cluster/lc_1/in_0

T_13_15_wire_logic_cluster/lc_3/out
T_13_14_lc_trk_g0_3
T_13_14_wire_logic_cluster/lc_7/in_0

T_13_15_wire_logic_cluster/lc_3/out
T_13_14_lc_trk_g0_3
T_13_14_wire_logic_cluster/lc_2/in_3

End 

Net : fsm_shiftRegs_inst1.N_123_1
T_13_14_wire_logic_cluster/lc_3/out
T_13_15_lc_trk_g1_3
T_13_15_wire_logic_cluster/lc_3/in_3

T_13_14_wire_logic_cluster/lc_3/out
T_13_14_sp4_h_l_11
T_14_14_lc_trk_g2_3
T_14_14_wire_logic_cluster/lc_4/in_1

End 

Net : fsm_shiftRegs_inst1.current_state_RNO_1Z0Z_2
T_14_15_wire_logic_cluster/lc_3/out
T_15_11_sp4_v_t_42
T_14_14_lc_trk_g3_2
T_14_14_wire_logic_cluster/lc_4/in_3

End 

Net : fsm_shiftRegs_inst1.counterZ0Z_0
T_13_14_wire_logic_cluster/lc_2/out
T_13_14_lc_trk_g2_2
T_13_14_wire_logic_cluster/lc_3/in_1

T_13_14_wire_logic_cluster/lc_2/out
T_13_14_lc_trk_g2_2
T_13_14_wire_logic_cluster/lc_0/in_0

T_13_14_wire_logic_cluster/lc_2/out
T_13_14_lc_trk_g2_2
T_13_14_wire_logic_cluster/lc_6/in_0

T_13_14_wire_logic_cluster/lc_2/out
T_13_14_lc_trk_g2_2
T_13_14_wire_logic_cluster/lc_2/in_0

T_13_14_wire_logic_cluster/lc_2/out
T_13_14_lc_trk_g2_2
T_13_14_wire_logic_cluster/lc_5/in_3

End 

Net : fsm_shiftRegs_inst1.counterZ0Z_2
T_13_14_wire_logic_cluster/lc_1/out
T_14_15_lc_trk_g3_1
T_14_15_wire_logic_cluster/lc_3/in_3

T_13_14_wire_logic_cluster/lc_1/out
T_13_14_lc_trk_g2_1
T_13_14_wire_logic_cluster/lc_0/in_3

T_13_14_wire_logic_cluster/lc_1/out
T_13_14_lc_trk_g2_1
T_13_14_wire_logic_cluster/lc_6/in_3

T_13_14_wire_logic_cluster/lc_1/out
T_13_15_lc_trk_g1_1
T_13_15_wire_logic_cluster/lc_3/in_1

End 

Net : fsm_shiftRegs_inst1.counter2Z0Z_2
T_16_16_wire_logic_cluster/lc_2/out
T_16_16_lc_trk_g1_2
T_16_16_wire_logic_cluster/lc_2/in_1

T_16_16_wire_logic_cluster/lc_2/out
T_16_15_lc_trk_g1_2
T_16_15_wire_logic_cluster/lc_2/in_1

T_16_16_wire_logic_cluster/lc_2/out
T_16_15_lc_trk_g0_2
T_16_15_wire_logic_cluster/lc_0/in_0

End 

Net : fsm_shiftRegs_inst1.counter2_cry_4
T_16_16_wire_logic_cluster/lc_4/cout
T_16_16_wire_logic_cluster/lc_5/in_3

Net : fsm_shiftRegs_inst1.counterZ0Z_1
T_13_14_wire_logic_cluster/lc_5/out
T_13_14_lc_trk_g2_5
T_13_14_wire_logic_cluster/lc_3/in_0

T_13_14_wire_logic_cluster/lc_5/out
T_13_14_lc_trk_g2_5
T_13_14_wire_logic_cluster/lc_0/in_1

T_13_14_wire_logic_cluster/lc_5/out
T_13_14_lc_trk_g2_5
T_13_14_wire_logic_cluster/lc_6/in_1

T_13_14_wire_logic_cluster/lc_5/out
T_13_14_lc_trk_g1_5
T_13_14_wire_logic_cluster/lc_5/in_1

End 

Net : fsm_shiftRegs_inst1.counterZ0Z_3
T_13_14_wire_logic_cluster/lc_7/out
T_13_14_lc_trk_g1_7
T_13_14_wire_logic_cluster/lc_3/in_3

T_13_14_wire_logic_cluster/lc_7/out
T_13_14_lc_trk_g1_7
T_13_14_input_2_0
T_13_14_wire_logic_cluster/lc_0/in_2

T_13_14_wire_logic_cluster/lc_7/out
T_13_14_lc_trk_g1_7
T_13_14_input_2_6
T_13_14_wire_logic_cluster/lc_6/in_2

T_13_14_wire_logic_cluster/lc_7/out
T_13_14_lc_trk_g2_7
T_13_14_wire_logic_cluster/lc_5/in_0

T_13_14_wire_logic_cluster/lc_7/out
T_13_14_lc_trk_g1_7
T_13_14_input_2_2
T_13_14_wire_logic_cluster/lc_2/in_2

End 

Net : fsm_shiftRegs_inst1.counter2Z0Z_3
T_16_16_wire_logic_cluster/lc_3/out
T_16_15_lc_trk_g1_3
T_16_15_wire_logic_cluster/lc_5/in_1

T_16_16_wire_logic_cluster/lc_3/out
T_16_16_lc_trk_g1_3
T_16_16_wire_logic_cluster/lc_3/in_1

End 

Net : fsm_shiftRegs_inst1.current_state_ns_a3_7_5_0
T_16_15_wire_logic_cluster/lc_5/out
T_16_15_lc_trk_g3_5
T_16_15_wire_logic_cluster/lc_3/in_3

T_16_15_wire_logic_cluster/lc_5/out
T_16_15_lc_trk_g3_5
T_16_15_wire_logic_cluster/lc_1/in_3

End 

Net : fsm_shiftRegs_inst1.current_stateZ0Z_2
T_14_14_wire_logic_cluster/lc_4/out
T_14_14_lc_trk_g0_4
T_14_14_wire_logic_cluster/lc_5/in_1

T_14_14_wire_logic_cluster/lc_4/out
T_14_14_lc_trk_g0_4
T_14_14_wire_logic_cluster/lc_4/in_0

T_14_14_wire_logic_cluster/lc_4/out
T_14_13_lc_trk_g1_4
T_14_13_wire_logic_cluster/lc_1/in_0

T_14_14_wire_logic_cluster/lc_4/out
T_15_14_lc_trk_g0_4
T_15_14_wire_logic_cluster/lc_3/in_1

T_14_14_wire_logic_cluster/lc_4/out
T_14_13_lc_trk_g1_4
T_14_13_wire_logic_cluster/lc_3/in_0

T_14_14_wire_logic_cluster/lc_4/out
T_14_13_lc_trk_g1_4
T_14_13_wire_logic_cluster/lc_2/in_1

T_14_14_wire_logic_cluster/lc_4/out
T_14_14_lc_trk_g0_4
T_14_14_wire_logic_cluster/lc_1/in_3

T_14_14_wire_logic_cluster/lc_4/out
T_14_15_lc_trk_g0_4
T_14_15_input_2_0
T_14_15_wire_logic_cluster/lc_0/in_2

T_14_14_wire_logic_cluster/lc_4/out
T_15_13_lc_trk_g2_4
T_15_13_wire_logic_cluster/lc_1/in_3

End 

Net : fsm_shiftRegs_inst1.counterDYNZ0Z_1
T_14_13_wire_logic_cluster/lc_1/out
T_14_14_lc_trk_g0_1
T_14_14_wire_logic_cluster/lc_5/in_0

T_14_13_wire_logic_cluster/lc_1/out
T_14_14_lc_trk_g0_1
T_14_14_wire_logic_cluster/lc_0/in_1

T_14_13_wire_logic_cluster/lc_1/out
T_14_14_lc_trk_g0_1
T_14_14_wire_logic_cluster/lc_3/in_0

T_14_13_wire_logic_cluster/lc_1/out
T_14_13_lc_trk_g3_1
T_14_13_wire_logic_cluster/lc_2/in_0

T_14_13_wire_logic_cluster/lc_1/out
T_14_13_lc_trk_g3_1
T_14_13_wire_logic_cluster/lc_1/in_3

End 

Net : fsm_shiftRegs_inst1.current_state_RNO_0Z0Z_3
T_14_14_wire_logic_cluster/lc_5/out
T_15_14_lc_trk_g0_5
T_15_14_wire_logic_cluster/lc_0/in_3

End 

Net : fsm_shiftRegs_inst1.counter2Z0Z_5
T_16_16_wire_logic_cluster/lc_5/out
T_16_15_lc_trk_g0_5
T_16_15_wire_logic_cluster/lc_5/in_0

T_16_16_wire_logic_cluster/lc_5/out
T_16_16_lc_trk_g1_5
T_16_16_wire_logic_cluster/lc_5/in_1

End 

Net : fsm_shiftRegs_inst1.counter2Z0Z_6
T_16_16_wire_logic_cluster/lc_6/out
T_17_14_sp4_v_t_40
T_16_15_lc_trk_g3_0
T_16_15_input_2_5
T_16_15_wire_logic_cluster/lc_5/in_2

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_lc_trk_g1_6
T_16_16_wire_logic_cluster/lc_6/in_1

End 

Net : fsm_shiftRegs_inst1.counterDYNZ0Z_2
T_14_13_wire_logic_cluster/lc_2/out
T_14_14_lc_trk_g1_2
T_14_14_input_2_5
T_14_14_wire_logic_cluster/lc_5/in_2

T_14_13_wire_logic_cluster/lc_2/out
T_14_14_lc_trk_g0_2
T_14_14_wire_logic_cluster/lc_0/in_0

T_14_13_wire_logic_cluster/lc_2/out
T_14_14_lc_trk_g0_2
T_14_14_wire_logic_cluster/lc_3/in_1

T_14_13_wire_logic_cluster/lc_2/out
T_14_13_lc_trk_g3_2
T_14_13_wire_logic_cluster/lc_2/in_3

End 

Net : fsm_shiftRegs_inst1.counterDYNZ0Z_3
T_14_14_wire_logic_cluster/lc_1/out
T_14_14_lc_trk_g3_1
T_14_14_wire_logic_cluster/lc_5/in_3

T_14_14_wire_logic_cluster/lc_1/out
T_14_14_lc_trk_g3_1
T_14_14_input_2_0
T_14_14_wire_logic_cluster/lc_0/in_2

T_14_14_wire_logic_cluster/lc_1/out
T_14_14_lc_trk_g3_1
T_14_14_wire_logic_cluster/lc_3/in_3

End 

Net : fsm_shiftRegs_inst1.counter2Z0Z_7
T_16_16_wire_logic_cluster/lc_7/out
T_16_15_lc_trk_g1_7
T_16_15_wire_logic_cluster/lc_5/in_3

T_16_16_wire_logic_cluster/lc_7/out
T_16_16_lc_trk_g1_7
T_16_16_wire_logic_cluster/lc_7/in_1

End 

Net : fsm_shiftRegs_inst1.counter2_cry_3
T_16_16_wire_logic_cluster/lc_3/cout
T_16_16_wire_logic_cluster/lc_4/in_3

Net : fsm_shiftRegs_inst1.counter2Z0Z_4
T_16_16_wire_logic_cluster/lc_4/out
T_16_16_lc_trk_g2_4
T_16_16_input_2_4
T_16_16_wire_logic_cluster/lc_4/in_2

T_16_16_wire_logic_cluster/lc_4/out
T_16_15_lc_trk_g1_4
T_16_15_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_4/out
T_16_15_lc_trk_g1_4
T_16_15_wire_logic_cluster/lc_0/in_3

End 

Net : fsm_shiftRegs_inst1.counter2_cry_2
T_16_16_wire_logic_cluster/lc_2/cout
T_16_16_wire_logic_cluster/lc_3/in_3

Net : signal_out_fsm
T_14_15_wire_logic_cluster/lc_0/out
T_11_15_sp12_h_l_0
T_16_15_lc_trk_g0_4
T_16_15_wire_logic_cluster/lc_7/in_1

T_14_15_wire_logic_cluster/lc_0/out
T_14_15_lc_trk_g0_0
T_14_15_wire_logic_cluster/lc_0/in_0

End 

Net : fsm_shiftRegs_inst1.counter2_cry_1
T_16_16_wire_logic_cluster/lc_1/cout
T_16_16_wire_logic_cluster/lc_2/in_3

Net : fsm_shiftRegs_inst1.current_stateZ0Z_0
T_16_15_wire_logic_cluster/lc_3/out
T_10_15_sp12_h_l_1
T_13_15_lc_trk_g0_1
T_13_15_input_2_3
T_13_15_wire_logic_cluster/lc_3/in_2

T_16_15_wire_logic_cluster/lc_3/out
T_15_15_lc_trk_g2_3
T_15_15_wire_logic_cluster/lc_1/in_0

T_16_15_wire_logic_cluster/lc_3/out
T_15_15_lc_trk_g2_3
T_15_15_wire_logic_cluster/lc_3/in_0

T_16_15_wire_logic_cluster/lc_3/out
T_15_15_lc_trk_g2_3
T_15_15_wire_logic_cluster/lc_5/in_0

T_16_15_wire_logic_cluster/lc_3/out
T_15_15_lc_trk_g2_3
T_15_15_wire_logic_cluster/lc_7/in_0

T_16_15_wire_logic_cluster/lc_3/out
T_15_16_lc_trk_g0_3
T_15_16_wire_logic_cluster/lc_5/in_0

T_16_15_wire_logic_cluster/lc_3/out
T_15_16_lc_trk_g0_3
T_15_16_wire_logic_cluster/lc_3/in_0

T_16_15_wire_logic_cluster/lc_3/out
T_15_16_lc_trk_g0_3
T_15_16_wire_logic_cluster/lc_1/in_0

T_16_15_wire_logic_cluster/lc_3/out
T_15_15_lc_trk_g2_3
T_15_15_wire_logic_cluster/lc_0/in_1

T_16_15_wire_logic_cluster/lc_3/out
T_15_15_lc_trk_g2_3
T_15_15_wire_logic_cluster/lc_6/in_1

T_16_15_wire_logic_cluster/lc_3/out
T_15_15_lc_trk_g2_3
T_15_15_wire_logic_cluster/lc_2/in_1

T_16_15_wire_logic_cluster/lc_3/out
T_15_15_lc_trk_g2_3
T_15_15_wire_logic_cluster/lc_4/in_1

T_16_15_wire_logic_cluster/lc_3/out
T_15_16_lc_trk_g0_3
T_15_16_wire_logic_cluster/lc_4/in_1

T_16_15_wire_logic_cluster/lc_3/out
T_15_16_lc_trk_g0_3
T_15_16_wire_logic_cluster/lc_6/in_1

T_16_15_wire_logic_cluster/lc_3/out
T_15_16_lc_trk_g0_3
T_15_16_wire_logic_cluster/lc_0/in_1

End 

Net : fsm_shiftRegs_inst1.counter2_cry_0
T_16_16_wire_logic_cluster/lc_0/cout
T_16_16_wire_logic_cluster/lc_1/in_3

Net : fsm_shiftRegs_inst1.current_state_RNO_0Z0Z_0_cascade_
T_16_15_wire_logic_cluster/lc_2/ltout
T_16_15_wire_logic_cluster/lc_3/in_2

End 

Net : fsm_shiftRegs_inst1.counterDYNZ0Z_0
T_14_13_wire_logic_cluster/lc_3/out
T_14_14_lc_trk_g0_3
T_14_14_input_2_3
T_14_14_wire_logic_cluster/lc_3/in_2

T_14_13_wire_logic_cluster/lc_3/out
T_14_14_lc_trk_g0_3
T_14_14_wire_logic_cluster/lc_0/in_3

T_14_13_wire_logic_cluster/lc_3/out
T_14_13_lc_trk_g1_3
T_14_13_wire_logic_cluster/lc_1/in_1

T_14_13_wire_logic_cluster/lc_3/out
T_15_14_lc_trk_g2_3
T_15_14_wire_logic_cluster/lc_0/in_1

T_14_13_wire_logic_cluster/lc_3/out
T_14_13_lc_trk_g1_3
T_14_13_input_2_2
T_14_13_wire_logic_cluster/lc_2/in_2

T_14_13_wire_logic_cluster/lc_3/out
T_14_13_lc_trk_g1_3
T_14_13_wire_logic_cluster/lc_3/in_3

End 

Net : fsm_shiftRegs_inst1.counter_RNO_0Z0Z_2_cascade_
T_13_14_wire_logic_cluster/lc_0/ltout
T_13_14_wire_logic_cluster/lc_1/in_2

End 

Net : fsm_shiftRegs_inst1.counterDYN_RNO_0Z0Z_3_cascade_
T_14_14_wire_logic_cluster/lc_0/ltout
T_14_14_wire_logic_cluster/lc_1/in_2

End 

Net : fsm_shiftRegs_inst1.current_state_RNO_0Z0Z_2_cascade_
T_14_14_wire_logic_cluster/lc_3/ltout
T_14_14_wire_logic_cluster/lc_4/in_2

End 

Net : fsm_shiftRegs_inst1.current_state_ns_a3_7_4_0_cascade_
T_16_15_wire_logic_cluster/lc_0/ltout
T_16_15_wire_logic_cluster/lc_1/in_2

End 

Net : fsm_shiftRegs_inst1.counter_RNO_0Z0Z_3_cascade_
T_13_14_wire_logic_cluster/lc_6/ltout
T_13_14_wire_logic_cluster/lc_7/in_2

End 

Net : SELSTAT
T_16_14_wire_logic_cluster/lc_6/out
T_16_15_lc_trk_g1_6
T_16_15_wire_logic_cluster/lc_7/in_0

End 

Net : fsm_shiftRegs_inst1.current_stateZ0Z_3
T_15_14_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g2_0
T_16_15_wire_logic_cluster/lc_1/in_1

T_15_14_wire_logic_cluster/lc_0/out
T_16_14_lc_trk_g1_0
T_16_14_wire_logic_cluster/lc_6/in_3

End 

Net : fsm_shiftRegs_inst1.bit_sequenceZ0Z_15
T_15_15_wire_logic_cluster/lc_5/out
T_14_15_lc_trk_g2_5
T_14_15_wire_logic_cluster/lc_0/in_1

End 

Net : SELDYN
T_15_14_wire_logic_cluster/lc_3/out
T_16_15_lc_trk_g3_3
T_16_15_wire_logic_cluster/lc_7/in_3

End 

Net : fsm_shiftRegs_inst1.bit_sequenceZ0Z_10
T_15_15_wire_logic_cluster/lc_0/out
T_15_15_lc_trk_g2_0
T_15_15_wire_logic_cluster/lc_1/in_3

End 

Net : fsm_shiftRegs_inst1.bit_sequenceZ0Z_13
T_15_15_wire_logic_cluster/lc_2/out
T_15_15_lc_trk_g2_2
T_15_15_wire_logic_cluster/lc_3/in_3

End 

Net : fsm_shiftRegs_inst1.bit_sequenceZ0Z_2
T_15_16_wire_logic_cluster/lc_1/out
T_15_16_lc_trk_g2_1
T_15_16_wire_logic_cluster/lc_4/in_3

End 

Net : fsm_shiftRegs_inst1.bit_sequenceZ0Z_8
T_15_15_wire_logic_cluster/lc_4/out
T_15_15_lc_trk_g0_4
T_15_15_wire_logic_cluster/lc_7/in_3

End 

Net : fsm_shiftRegs_inst1.bit_sequenceZ0Z_11
T_15_15_wire_logic_cluster/lc_1/out
T_15_15_lc_trk_g2_1
T_15_15_wire_logic_cluster/lc_6/in_3

End 

Net : fsm_shiftRegs_inst1.bit_sequenceZ0Z_3
T_15_16_wire_logic_cluster/lc_4/out
T_15_16_lc_trk_g0_4
T_15_16_wire_logic_cluster/lc_5/in_3

End 

Net : fsm_shiftRegs_inst1.bit_sequenceZ0Z_4
T_15_16_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g2_5
T_15_16_wire_logic_cluster/lc_6/in_3

End 

Net : fsm_shiftRegs_inst1.bit_sequenceZ0Z_5
T_15_16_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g3_6
T_15_16_wire_logic_cluster/lc_0/in_3

End 

Net : fsm_shiftRegs_inst1.bit_sequenceZ0Z_6
T_15_16_wire_logic_cluster/lc_0/out
T_15_16_lc_trk_g2_0
T_15_16_wire_logic_cluster/lc_3/in_3

End 

Net : fsm_shiftRegs_inst1.bit_sequenceZ0Z_14
T_15_15_wire_logic_cluster/lc_3/out
T_15_15_lc_trk_g1_3
T_15_15_wire_logic_cluster/lc_5/in_3

End 

Net : fsm_shiftRegs_inst1.bit_sequenceZ0Z_7
T_15_16_wire_logic_cluster/lc_3/out
T_15_15_lc_trk_g0_3
T_15_15_wire_logic_cluster/lc_4/in_3

End 

Net : fsm_shiftRegs_inst1.bit_sequenceZ0Z_12
T_15_15_wire_logic_cluster/lc_6/out
T_15_15_lc_trk_g3_6
T_15_15_wire_logic_cluster/lc_2/in_3

End 

Net : fsm_shiftRegs_inst1.bit_sequenceZ0Z_9
T_15_15_wire_logic_cluster/lc_7/out
T_15_15_lc_trk_g2_7
T_15_15_wire_logic_cluster/lc_0/in_3

End 

Net : bfn_16_16_0_
Net : RST_N_c_i_g
T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_14_wire_logic_cluster/lc_5/s_r

End 

Net : CLK_c_g
T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_13_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_13_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_13_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_13_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_13_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_14_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_15_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_15_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_15_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_15_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_15_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_15_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_14_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_14_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_15_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_15_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_15_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_15_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_15_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_15_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_15_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_15_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_16_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_16_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_16_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_16_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_16_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_16_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_16_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_16_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_14_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_14_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_14_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_15_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_15_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_16_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_16_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_16_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_15_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_16_14_wire_logic_cluster/lc_3/clk

End 

Net : RST_N_c_i
T_4_16_wire_logic_cluster/lc_1/out
T_0_16_span12_horz_2
T_0_16_lc_trk_g1_2
T_0_16_wire_gbuf/in

End 

Net : RST_N_c
T_33_21_wire_io_cluster/io_1/D_IN_0
T_27_21_sp12_h_l_0
T_15_21_sp12_h_l_0
T_14_9_sp12_v_t_23
T_14_15_lc_trk_g3_4
T_14_15_wire_logic_cluster/lc_2/in_3

T_33_21_wire_io_cluster/io_1/D_IN_0
T_27_21_sp12_h_l_0
T_15_21_sp12_h_l_0
T_14_9_sp12_v_t_23
T_14_15_lc_trk_g3_4
T_14_15_wire_logic_cluster/lc_0/in_3

T_33_21_wire_io_cluster/io_1/D_IN_0
T_27_21_sp12_h_l_0
T_15_21_sp12_h_l_0
T_3_21_sp12_h_l_0
T_6_21_sp4_h_l_5
T_5_17_sp4_v_t_40
T_5_13_sp4_v_t_36
T_4_16_lc_trk_g2_4
T_4_16_wire_logic_cluster/lc_1/in_3

End 

Net : ENdin_c
T_15_13_wire_logic_cluster/lc_1/out
T_15_2_sp12_v_t_22
T_16_2_sp12_h_l_1
T_26_2_sp4_h_l_10
T_30_2_sp4_h_l_6
T_33_2_span4_vert_t_15
T_33_4_lc_trk_g0_3
T_33_4_wire_io_cluster/io_1/D_OUT_0

End 

Net : generated_signal_c
T_16_15_wire_logic_cluster/lc_7/out
T_14_15_sp12_h_l_1
T_25_15_sp12_v_t_22
T_26_27_sp12_h_l_1
T_32_27_sp4_h_l_6
T_33_27_span4_vert_t_15
T_30_33_span4_horz_r_3
T_30_33_lc_trk_g0_3
T_30_33_wire_io_cluster/io_1/D_OUT_0

End 

