////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: H.42
//  \   \         Application: netgen
//  /   /         Filename: .v
// /___/   /\     Timestamp: Mon Dec 10 19:55:13 2007
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -intstyle ise -w -ofmt verilog -sim SimpleGateCircuit.ngc SimpleGateCircuit_synthesis.v 
// Device	: xc3s200-4-ft256
// Input file	: SimpleGateCircuit.ngc
// Output file	: SimpleGateCircuit_synthesis.v
// # of Modules	: 1
// Design Name	: SimpleGateCircuit
// Xilinx	: C:/Xilinx
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Development System Reference Guide, Chapter 23
//     Synthesis and Verification Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

