# 
# Synthesis run script generated by Vivado
# 

set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7z020clg484-1

set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir /home/jvarred/Desktop/sigma_core/sigma_core/sigma_core.cache/wt [current_project]
set_property parent.project_path /home/jvarred/Desktop/sigma_core/sigma_core/sigma_core.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property board_part xilinx.com:zc702:part0:1.2 [current_project]
set_property ip_repo_paths {
  /home/jvarred/Desktop/parallella-fpga-dummy-io/ip_repo
  /home/jvarred/Desktop/HLS/sigma_example
} [current_project]
set_property vhdl_version vhdl_2k [current_fileset]
read_vhdl -library xil_defaultlib /home/jvarred/Desktop/sigma_core/sigma_core/sigma_core.srcs/sources_1/new/main.vhd
synth_design -top main -part xc7z020clg484-1
write_checkpoint -noxdef main.dcp
catch { report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb }
