<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1521" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1521{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_1521{left:645px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1521{left:777px;bottom:68px;letter-spacing:0.1px;}
#t4_1521{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_1521{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-1px;}
#t6_1521{left:70px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t7_1521{left:70px;bottom:1054px;letter-spacing:-0.13px;}
#t8_1521{left:70px;bottom:1031px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t9_1521{left:70px;bottom:1014px;letter-spacing:-0.16px;}
#ta_1521{left:70px;bottom:991px;letter-spacing:-0.16px;word-spacing:-0.57px;}
#tb_1521{left:70px;bottom:975px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tc_1521{left:70px;bottom:952px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#td_1521{left:70px;bottom:935px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#te_1521{left:70px;bottom:895px;letter-spacing:0.13px;}
#tf_1521{left:70px;bottom:871px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tg_1521{left:91px;bottom:852px;letter-spacing:-0.14px;}
#th_1521{left:146px;bottom:852px;letter-spacing:-0.11px;}
#ti_1521{left:146px;bottom:834px;letter-spacing:-0.11px;}
#tj_1521{left:146px;bottom:816px;letter-spacing:-0.12px;}
#tk_1521{left:91px;bottom:797px;letter-spacing:-0.13px;}
#tl_1521{left:146px;bottom:797px;letter-spacing:-0.12px;}
#tm_1521{left:146px;bottom:779px;letter-spacing:-0.12px;}
#tn_1521{left:146px;bottom:761px;letter-spacing:-0.12px;}
#to_1521{left:394px;bottom:761px;}
#tp_1521{left:91px;bottom:742px;letter-spacing:-0.13px;}
#tq_1521{left:146px;bottom:742px;letter-spacing:-0.12px;}
#tr_1521{left:146px;bottom:724px;letter-spacing:-0.12px;}
#ts_1521{left:146px;bottom:706px;letter-spacing:-0.12px;}
#tt_1521{left:394px;bottom:706px;}
#tu_1521{left:70px;bottom:687px;letter-spacing:-0.13px;}
#tv_1521{left:118px;bottom:669px;letter-spacing:-0.13px;}
#tw_1521{left:70px;bottom:632px;letter-spacing:-0.14px;}
#tx_1521{left:70px;bottom:614px;letter-spacing:-0.12px;}
#ty_1521{left:70px;bottom:596px;letter-spacing:-0.12px;}
#tz_1521{left:70px;bottom:577px;letter-spacing:-0.13px;}
#t10_1521{left:70px;bottom:541px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t11_1521{left:70px;bottom:522px;letter-spacing:-0.12px;}
#t12_1521{left:70px;bottom:504px;letter-spacing:-0.12px;}
#t13_1521{left:70px;bottom:486px;letter-spacing:-0.13px;}
#t14_1521{left:70px;bottom:449px;letter-spacing:-0.14px;}
#t15_1521{left:70px;bottom:431px;letter-spacing:-0.12px;}
#t16_1521{left:70px;bottom:412px;letter-spacing:-0.12px;}
#t17_1521{left:70px;bottom:394px;letter-spacing:-0.13px;}
#t18_1521{left:70px;bottom:354px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t19_1521{left:70px;bottom:330px;letter-spacing:-0.12px;word-spacing:0.13px;}
#t1a_1521{left:70px;bottom:312px;letter-spacing:-0.12px;}
#t1b_1521{left:70px;bottom:293px;letter-spacing:-0.12px;}
#t1c_1521{left:70px;bottom:253px;letter-spacing:0.13px;word-spacing:0.02px;}
#t1d_1521{left:70px;bottom:231px;letter-spacing:-0.16px;}
#t1e_1521{left:70px;bottom:191px;letter-spacing:0.12px;word-spacing:0.03px;}
#t1f_1521{left:70px;bottom:169px;letter-spacing:-0.16px;}

.s1_1521{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1521{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1521{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_1521{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_1521{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_1521{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1521" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1521Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1521" style="-webkit-user-select: none;"><object width="935" height="1210" data="1521/1521.svg" type="image/svg+xml" id="pdf1521" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1521" class="t s1_1521">PINSRB/PINSRD/PINSRQ—Insert Byte/Dword/Qword </span>
<span id="t2_1521" class="t s2_1521">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1521" class="t s1_1521">Vol. 2B </span><span id="t4_1521" class="t s1_1521">4-301 </span>
<span id="t5_1521" class="t s3_1521">In 64-bit mode and not encoded with VEX/EVEX, using a REX prefix in the form of REX.R permits this instruction to </span>
<span id="t6_1521" class="t s3_1521">access additional registers (XMM8-XMM15, R8-15). Use of REX.W permits the use of 64 bit general purpose regis- </span>
<span id="t7_1521" class="t s3_1521">ters. </span>
<span id="t8_1521" class="t s3_1521">128-bit Legacy SSE version: Bits (MAXVL-1:128) of the corresponding YMM destination register remain </span>
<span id="t9_1521" class="t s3_1521">unchanged. </span>
<span id="ta_1521" class="t s3_1521">VEX.128 encoded version: Bits (MAXVL-1:128) of the destination register are zeroed. VEX.L must be 0, otherwise </span>
<span id="tb_1521" class="t s3_1521">the instruction will #UD. Attempt to execute VPINSRQ in non-64-bit mode will cause #UD. </span>
<span id="tc_1521" class="t s3_1521">EVEX.128 encoded version: Bits (MAXVL-1:128) of the destination register are zeroed. EVEX.L’L must be 0, other- </span>
<span id="td_1521" class="t s3_1521">wise the instruction will #UD. </span>
<span id="te_1521" class="t s4_1521">Operation </span>
<span id="tf_1521" class="t s5_1521">CASE OF </span>
<span id="tg_1521" class="t s5_1521">PINSRB: </span><span id="th_1521" class="t s5_1521">SEL := COUNT[3:0]; </span>
<span id="ti_1521" class="t s5_1521">MASK := (0FFH &lt;&lt; (SEL * 8)); </span>
<span id="tj_1521" class="t s5_1521">TEMP := (((SRC[7:0] &lt;&lt; (SEL *8)) AND MASK); </span>
<span id="tk_1521" class="t s5_1521">PINSRD: </span><span id="tl_1521" class="t s5_1521">SEL := COUNT[1:0]; </span>
<span id="tm_1521" class="t s5_1521">MASK := (0FFFFFFFFH &lt;&lt; (SEL * 32)); </span>
<span id="tn_1521" class="t s5_1521">TEMP := (((SRC &lt;&lt; (SEL *32)) AND MASK) </span><span id="to_1521" class="t s5_1521">; </span>
<span id="tp_1521" class="t s5_1521">PINSRQ: </span><span id="tq_1521" class="t s5_1521">SEL := COUNT[0] </span>
<span id="tr_1521" class="t s5_1521">MASK := (0FFFFFFFFFFFFFFFFH &lt;&lt; (SEL * 64)); </span>
<span id="ts_1521" class="t s5_1521">TEMP := (((SRC &lt;&lt; (SEL *64)) AND MASK) </span><span id="tt_1521" class="t s5_1521">; </span>
<span id="tu_1521" class="t s5_1521">ESAC; </span>
<span id="tv_1521" class="t s5_1521">DEST := ((DEST AND NOT MASK) OR TEMP); </span>
<span id="tw_1521" class="t s6_1521">VPINSRB (VEX/EVEX Encoded Version) </span>
<span id="tx_1521" class="t s5_1521">SEL := imm8[3:0] </span>
<span id="ty_1521" class="t s5_1521">DEST[127:0] := write_b_element(SEL, SRC2, SRC1) </span>
<span id="tz_1521" class="t s5_1521">DEST[MAXVL-1:128] := 0 </span>
<span id="t10_1521" class="t s6_1521">VPINSRD (VEX/EVEX Encoded Version) </span>
<span id="t11_1521" class="t s5_1521">SEL := imm8[1:0] </span>
<span id="t12_1521" class="t s5_1521">DEST[127:0] := write_d_element(SEL, SRC2, SRC1) </span>
<span id="t13_1521" class="t s5_1521">DEST[MAXVL-1:128] := 0 </span>
<span id="t14_1521" class="t s6_1521">VPINSRQ (VEX/EVEX Encoded Version) </span>
<span id="t15_1521" class="t s5_1521">SEL := imm8[0] </span>
<span id="t16_1521" class="t s5_1521">DEST[127:0] := write_q_element(SEL, SRC2, SRC1) </span>
<span id="t17_1521" class="t s5_1521">DEST[MAXVL-1:128] := 0 </span>
<span id="t18_1521" class="t s4_1521">Intel C/C++ Compiler Intrinsic Equivalent </span>
<span id="t19_1521" class="t s5_1521">PINSRB __m128i _mm_insert_epi8 (__m128i s1, int s2, const int ndx); </span>
<span id="t1a_1521" class="t s5_1521">PINSRD __m128i _mm_insert_epi32 (__m128i s2, int s, const int ndx); </span>
<span id="t1b_1521" class="t s5_1521">PINSRQ __m128i _mm_insert_epi64(__m128i s2, __int64 s, const int ndx); </span>
<span id="t1c_1521" class="t s4_1521">Flags Affected </span>
<span id="t1d_1521" class="t s3_1521">None. </span>
<span id="t1e_1521" class="t s4_1521">SIMD Floating-Point Exceptions </span>
<span id="t1f_1521" class="t s3_1521">None. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
