arch                         	circuit      	script_params                       	vpr_revision	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	num_routed_nets	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	crit_path_routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS 	hold_WNS 	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	crit_path_routing_area_total	crit_path_routing_area_per_tile	odin_synth_time	abc_synth_time	abc_cec_time	abc_sec_time	ace_time	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	vtr_flow_elapsed_time	max_vpr_mem	max_odin_mem	max_abc_mem
timing/k6_N10_40nm.xml       	d_flip_flop.v	common_--clock_modeling_method_ideal	cc80a28     	success   	     	3                  	4                    	3                   	4                     	3           	3            	1      	2     	1          	-1          	-1      	4                    	0.570641      	-0.944653           	-0.570641           	2              	2             	3                	2                                     	3                          	2                                	0.576831           	-1.04028 	-0.576831	0        	0        	53894                 	53894                	1165.58                          	129.509                             	1165.58                     	129.509                        	0.00           	0.00          	-1          	-1          	-1      	0.01     	0.00      	0.01                     	0.00                	0.17                 	9972       	5280        	32724      
timing/k6_N10_40nm.xml       	d_flip_flop.v	common_--clock_modeling_method_route	cc80a28     	success   	     	3                  	4                    	3                   	4                     	3           	3            	1      	2     	1          	-1          	-1      	6                    	0.524421      	-0.946421           	-0.524421           	3              	14            	17               	2                                     	7                          	2                                	0.839717           	-0.949074	-0.839717	-0.378643	-0.378643	53894                 	53894                	3674.13                          	408.237                             	5249.31                     	583.257                        	0.00           	0.00          	-1          	-1          	-1      	0.01     	0.00      	0.00                     	0.00                	0.16                 	10532      	5268        	32768      
timing/k6_N10_40nm.xml       	mkPktMerge.v 	common_--clock_modeling_method_ideal	cc80a28     	success   	     	191                	347                  	163                 	179                   	8           	8            	18     	5     	156        	-1          	-1      	46                   	1.10064       	-11.3912            	-1.10064            	9              	8             	62               	3                                     	46                         	11                               	1.12213            	-12.816  	-1.12213 	0        	0        	1.94018e+06           	970092               	31896.9                          	498.390                             	38234.5                     	597.414                        	0.23           	0.15          	-1          	-1          	-1      	0.03     	0.07      	0.08                     	0.01                	1.81                 	17412      	48984       	55208      
timing/k6_N10_40nm.xml       	mkPktMerge.v 	common_--clock_modeling_method_route	cc80a28     	success   	     	191                	347                  	163                 	179                   	8           	8            	18     	5     	156        	-1          	-1      	52                   	1.07989       	-11.71              	-1.07989            	10             	14            	94               	3                                     	57                         	5                                	1.39384            	-13.0997 	-1.39384 	-2.70752 	-0.350803	1.94018e+06           	970092               	55056.7                          	860.261                             	74677.5                     	1166.84                        	0.22           	0.15          	-1          	-1          	-1      	0.03     	0.07      	0.13                     	0.01                	1.82                 	17520      	48984       	55180      
timing/k6_N10_mem32K_40nm.xml	d_flip_flop.v	common_--clock_modeling_method_ideal	cc80a28     	success   	     	3                  	4                    	3                   	4                     	3           	3            	1      	2     	1          	0           	0       	4                    	0.570641      	-0.944653           	-0.570641           	2              	2             	3                	2                                     	3                          	2                                	0.576831           	-1.04028 	-0.576831	0        	0        	53894                 	53894                	1165.58                          	129.509                             	1165.58                     	129.509                        	0.00           	0.00          	-1          	-1          	-1      	0.01     	0.00      	0.01                     	0.00                	0.20                 	14168      	5724        	32756      
timing/k6_N10_mem32K_40nm.xml	d_flip_flop.v	common_--clock_modeling_method_route	cc80a28     	success   	     	3                  	4                    	3                   	4                     	3           	3            	1      	2     	1          	0           	0       	6                    	0.524421      	-0.946421           	-0.524421           	3              	14            	17               	2                                     	7                          	2                                	0.839717           	-0.949074	-0.839717	-0.378643	-0.378643	53894                 	53894                	3674.13                          	408.237                             	5249.31                     	583.257                        	0.00           	0.00          	-1          	-1          	-1      	0.01     	0.00      	0.01                     	0.00                	0.21                 	14444      	5696        	32736      
timing/k6_N10_mem32K_40nm.xml	mkPktMerge.v 	common_--clock_modeling_method_ideal	cc80a28     	success   	     	972                	1128                 	953                 	501                   	28          	28           	19     	311   	156        	15          	0       	20840                	4.70833       	-4232.72            	-4.70833            	938            	40            	14132            	15                                    	13287                      	15                               	4.84566            	-4869.32 	-4.84566 	-15.3278 	-0.298787	4.25198e+07           	9.24399e+06          	2.03169e+06                      	2591.44                             	2.55406e+06                 	3257.73                        	0.10           	0.02          	-1          	-1          	-1      	0.47     	1.59      	10.69                    	1.44                	14.94                	122816     	17128       	37568      
timing/k6_N10_mem32K_40nm.xml	mkPktMerge.v 	common_--clock_modeling_method_route	cc80a28     	success   	     	972                	1128                 	953                 	501                   	28          	28           	19     	311   	156        	15          	0       	20927                	4.27454       	-4456.79            	-4.27454            	939            	38            	14362            	17                                    	13086                      	15                               	6.689              	-4672.82 	-6.689   	-1478.03 	-3.63984 	4.25198e+07           	9.24399e+06          	1.99954e+06                      	2550.44                             	2.52076e+06                 	3215.25                        	0.08           	0.01          	-1          	-1          	-1      	0.49     	1.62      	11.15                    	1.29                	15.27                	124272     	17064       	37496      
