# hades.models.Design file
#  
[name] computer
[components]
hades.models.special.ParallelTerminal i21 62400 15000 @N 1001
hades.models.rtlib.io.Constant i20 71400 27000 @N 1001 32 11111111111111111111111111111111_B 1.0E-8
hades.models.rtlib.io.OpinVector address_bus 76200 12000 @N 1001 32 1.0E-9 1
hades.models.rtlib.io.OpinVector data_bus_to_CPU 76200 9600 @N 1001 32 1.0E-9 1
hades.models.meta.Label i9 12000 6000 @N 1001 1 0 5 0 12 0.0 4 nRESET
hades.models.io.LED nWE 76200 8400 @N 1001 0
hades.models.meta.Label i8 12000 3600 @N 1001 1 0 5 0 12 0.0 4 CLK
hades.models.meta.Label i7 12000 8400 @N 1001 1 0 5 0 12 0.0 4 nWE
hades.models.meta.Label i6 12000 7200 @N 1001 1 0 5 0 12 0.0 4 nRE
hades.models.meta.Label i5 12000 12000 @N 1001 1 0 5 0 12 0.0 4 address\u0020bus
hades.models.meta.Label i3 12000 9600 @N 1001 1 0 5 0 12 0.0 4 data\u0020bus\u0020\u0028to\u0020CPU\u0029
hades.models.meta.Label i2 59400 3600 @N 1001 1 0 5 0 12 0.0 4 \u0028c\u0029\u00202012\u0020David\u0020N.\u0020Jansen\u002c\u0020Radboud\u0020Universiteit\u0020Nijmegen\u002c\u0020Nederland
hades.models.io.PowerOnReset i1 7800 6000 @N 1001 0.005 0.5 null
hades.models.io.ClockGen i0 5400 2400 @N 1001 0.37 0.5 0.0 null
hades.models.rtlib.muxes.Mux21 i19 69600 30000 @N 1001 32 11111111111111111111111111111111_B 1.0E-8
hades.models.rtlib.io.Subset i18 24600 14400 @N 1001 32 17 2 0000000000100100_B 1.0E-8
hades.models.gates.Nor2 i17 50400 16800 @N 1001 1.0E-8
hades.models.rtlib.io.MergeBits i16 69600 25200 @N 1001 8 1.0E-8
hades.models.rtlib.logic.Nor i15 34200 13800 @N 1001 9 0 1.0E-8
hades.models.rtlib.io.ExpanderVertical i14 59400 17400 @N 1001 8 1.0E-8
hades.models.rtlib.io.Subset i13 31200 12600 @N 1001 32 31 9 00000000000000000000000_B 1.0E-8
hades.models.meta.Label i11 12000 4800 @N 1001 1 0 5 0 12 0.0 4 HALTED
hades.models.meta.Label i10 12000 10800 @N 1001 1 0 5 0 12 0.0 4 data\u0020bus\u0020\u0028from\u0020CPU\u0029
hades.models.gates.InvSmall i40 45000 20400 @N 1001 1.0E-8
hades.models.rtlib.io.OpinVector data_bus_from_CPU 76200 10800 @N 1001 32 1.0E-9 1
hades.models.Design RUN1819_CPU 10200 16200 @N 1001 ./CPU.hds
hades.models.io.LED HALTED 76200 4800 @N 1001 0
hades.models.rtlib.io.Merge i39 67800 27600 @N 1001 32 24 8 00000000000000000000000000000000_B 1.0E-8
hades.models.gates.InvSmall i38 52200 14400 @N 1001 1.0E-8
hades.models.gates.InvSmall i37 71400 15600 @N 1001 5.0E-9
hades.models.gates.And2Vertical i36 30600 16800 @N 1001 1.0E-8
hades.models.io.LED nRESET 76200 6000 @N 1001 0
hades.models.gates.Nand3 i35 26400 25800 @N 1001 1.0E-8
hades.models.gates.InvSmall i34 23400 27600 @N 1001 5.0E-9
hades.models.io.LED CLK 76200 3600 @N 1001 0
hades.models.gates.InvSmall i33 23400 25200 @N 1001 1.0E-8
hades.models.rtlib.io.Constant i32 65400 24600 @N 1001 24 000000000000000000000000_B 1.0E-8
hades.models.gates.Or2 i31 32400 21600 @N 1001 1.0E-8
hades.models.gates.And2Vertical i30 26400 12600 @N 1001 1.0E-8
hades.models.io.LED nRE 76200 7200 @N 1001 0
hades.models.rtlib.memory.RAMoe RAM_256KiB 37200 22200 @N 1001 65536 32 C:/Users/julia/Documents/GitHub/Hades_Repo/new.rom
hades.models.rtlib.io.Subset i29 60000 13200 @N 1001 32 7 0 00000000_B 1.0E-8
hades.models.gates.Nor2 i28 55200 28800 @N 1001 1.0E-8
hades.models.rtlib.io.Subset i27 36000 12600 @N 1001 32 8 0 010010000_B 1.0E-8
hades.models.rtlib.muxes.TriBuf i26 70800 34200 @N 1001 32 ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ_B 1.0E-8
hades.models.gates.And3 i25 55200 15000 @N 1001 1.0E-8
hades.models.gates.Nor2 i24 50400 29400 @N 1001 1.0E-8
hades.models.rtlib.logic.And i23 29400 13800 @N 1001 23 0 1.0E-8
hades.models.flipflops.Dffrs i22 60600 29400 @N 1001 5.0E-9 4.0E-9 3.0E-9
[end components]
[signals]
hades.signals.SignalStdLogicVector n39 16 2 i18 Y RAM_256KiB A 2 2 24600 15000 24600 24600 2 24600 24600 37200 24600 0 
hades.signals.SignalStdLogicVector n38 8 2 i29 Y i14 A 1 2 60000 13800 60000 17400 0 
hades.signals.SignalStdLogic1164 n37 8 i0 clk i25 B i38 A CLK A i33 A i35 B i22 C RUN1819_CPU CLOCK 17 2 55200 16200 51600 16200 2 51600 16200 51600 15000 2 51600 15000 52200 15000 2 51600 15000 51600 3600 2 7800 3600 9000 3600 2 9000 3600 9000 17400 2 9000 17400 10200 17400 2 9000 3600 22800 3600 2 22800 25800 22800 27000 2 22800 27000 26400 27000 2 22800 3600 22800 25800 2 22800 25800 23400 25800 2 22800 3600 48600 3600 2 48600 3600 48600 32400 2 48600 32400 60600 32400 2 48600 3600 51600 3600 2 76200 3600 51600 3600 6 9000 3600 48600 3600 22800 3600 51600 3600 51600 15000 22800 25800 
hades.signals.SignalStdLogic1164 n36 2 i38 Y i25 A 3 2 54000 15000 54600 15000 2 54600 15000 54600 15600 2 54600 15600 55200 15600 0 
hades.signals.SignalStdLogicVector n35 8 2 i16 Y i39 B 3 2 70200 26400 70200 27000 2 70200 27000 68400 27000 2 68400 27000 68400 27600 0 
hades.signals.SignalStdLogicVector n34 9 2 i27 Y i15 A 1 2 36000 13200 36000 13800 0 
hades.signals.SignalStdLogic1164 n5_0_0_0_0_0_0 5 RUN1819_CPU nRE nRE A i24 B i30 B RAM_256KiB nOE 14 2 15000 18600 17400 18600 2 17400 18600 17400 7200 2 17400 7200 21600 7200 2 21600 7200 21600 29400 2 21600 29400 36600 29400 2 49200 7200 76200 7200 2 28200 7200 49200 7200 2 49200 7200 49200 31200 2 49200 31200 50400 31200 2 21600 7200 28200 7200 2 28200 7200 28200 12600 2 17400 7200 7800 7200 2 36600 29400 36600 25800 2 36600 25800 37200 25800 4 17400 7200 28200 7200 21600 7200 49200 7200 
hades.signals.SignalStdLogic1164 n33 2 i34 Y i35 C 3 2 25200 28200 25800 28200 2 25800 28200 25800 27600 2 25800 27600 26400 27600 0 
hades.signals.SignalStdLogic1164 n32 2 i33 Y i35 A 3 2 25200 25800 25800 25800 2 25800 25800 25800 26400 2 25800 26400 26400 26400 0 
hades.signals.SignalStdLogic1164 n31 3 i24 Y i28 B i26 S 4 2 54600 30600 54600 34800 2 54600 34800 70800 34800 2 54600 30600 55200 30600 2 54600 30600 54000 30600 1 54600 30600 
hades.signals.SignalStdLogic1164 n30 3 i40 Y i24 A i17 B 5 2 49800 18600 50400 18600 2 49800 21000 49800 30000 2 49800 30000 50400 30000 2 49800 18600 49800 21000 2 49800 21000 46800 21000 1 49800 21000 
hades.signals.SignalStdLogic1164 n34_1 2 i22 Q i19 S 1 2 64200 31200 69600 31200 0 
hades.signals.SignalStdLogic1164 n34_0 2 i22 NQ i28 A 5 2 55200 29400 54600 29400 2 54600 29400 54600 28200 2 54600 28200 64800 28200 2 64800 28200 64800 32400 2 64800 32400 64200 32400 0 
hades.signals.SignalStdLogic1164 n29 2 i17 Y i25 C 3 2 54000 18000 54600 18000 2 54600 18000 54600 16800 2 54600 16800 55200 16800 0 
hades.signals.SignalStdLogicVector n28 32 4 i26 Y RAM_256KiB DOUT data_bus_to_CPU A RUN1819_CPU DATABUS_IN 12 2 71400 35400 71400 36000 2 71400 36000 75600 36000 2 75600 36000 75600 9600 2 40800 27000 40800 27600 2 40800 27600 43800 27600 2 43800 27600 43800 9600 2 43800 9600 9600 9600 2 9600 9600 9600 16800 2 9600 16800 10200 16800 2 9600 9600 7800 9600 2 43800 9600 75600 9600 2 76200 9600 75600 9600 3 75600 9600 9600 9600 43800 9600 
hades.signals.SignalStdLogicVector n27 32 4 RUN1819_CPU DATABUS_OUT RAM_256KiB DIN i29 A data_bus_from_CPU A 8 2 40800 22200 40800 10800 2 40800 10800 60000 10800 2 60000 10800 60000 13200 2 60000 10800 76200 10800 2 16800 10800 7800 10800 2 40800 10800 16800 10800 2 16800 10800 16800 18000 2 16800 18000 15000 18000 3 40800 10800 16800 10800 60000 10800 
hades.signals.SignalStdLogic1164 n26 2 i21 STR i37 A 1 2 69600 16200 71400 16200 0 
hades.signals.SignalStdLogicVector n25 32 2 i19 Y i26 A 1 2 71400 31800 71400 34200 0 
hades.signals.SignalStdLogic1164 n24 2 i28 Y i22 D 3 2 58800 30000 59400 30000 2 59400 30000 59400 31200 2 59400 31200 60600 31200 0 
hades.signals.SignalStdLogic1164 n6_0 5 RUN1819_CPU nWE nWE A i30 A i34 A i17 A 12 2 15000 19200 18000 19200 2 18000 19200 18000 8400 2 18000 8400 22200 8400 2 49800 8400 76200 8400 2 27000 8400 49800 8400 2 49800 8400 49800 17400 2 22200 8400 22200 28200 2 22200 8400 27000 8400 2 27000 8400 27000 12600 2 18000 8400 7800 8400 2 22200 28200 23400 28200 2 49800 17400 50400 17400 4 49800 8400 27000 8400 22200 8400 18000 8400 
hades.signals.SignalStdLogic1164 n23 2 i21 Q7 i16 A7 2 2 69600 18000 70200 18000 2 70200 18000 70200 25200 0 
hades.signals.SignalStdLogic1164 n22 2 i21 Q6 i16 A6 2 2 69600 18600 70800 18600 2 70800 18600 70800 25200 0 
hades.signals.SignalStdLogic1164 n21 2 i21 Q5 i16 A5 2 2 69600 19200 71400 19200 2 71400 19200 71400 25200 0 
hades.signals.SignalStdLogic1164 n20 2 i21 Q4 i16 A4 2 2 69600 19800 72000 19800 2 72000 19800 72000 25200 0 
hades.signals.SignalStdLogic1164 n9 2 i14 Y1 i21 D1 1 2 60600 21600 62400 21600 0 
hades.signals.SignalStdLogic1164 n8 2 i14 Y0 i21 D0 1 2 60600 22200 62400 22200 0 
hades.signals.SignalStdLogicVector n7 23 2 i13 Y i23 A 1 2 31200 13200 31200 13800 0 
hades.signals.SignalStdLogic1164 n6 2 i30 Y i31 B 2 2 27600 16200 27600 23400 2 27600 23400 32400 23400 0 
hades.signals.SignalStdLogic1164 n5 2 i31 Y RAM_256KiB nCS 3 2 36000 22800 36600 22800 2 36600 22800 36600 24000 2 36600 24000 37200 24000 0 
hades.signals.SignalStdLogic1164 n4 3 i36 Y i31 A i40 A 4 2 31800 21000 31800 22200 2 31800 22200 32400 22200 2 31800 20400 31800 21000 2 31800 21000 45000 21000 1 31800 21000 
hades.signals.SignalStdLogicVector n3 32 2 i20 Y i19 A0 3 2 73200 28800 73200 29400 2 73200 29400 72000 29400 2 72000 29400 72000 30000 0 
hades.signals.SignalStdLogic1164 n2 2 RUN1819_CPU HALTED HALTED A 4 2 15000 16800 15600 16800 2 15600 16800 15600 4800 2 15600 4800 76200 4800 2 15600 4800 7800 4800 1 15600 4800 
hades.signals.SignalStdLogic1164 n1 2 i35 Y RAM_256KiB nWE 3 2 30000 27000 36000 27000 2 36000 27000 36000 25200 2 36000 25200 37200 25200 0 
hades.signals.SignalStdLogic1164 n0 2 i25 Y i21 CLK 1 2 58800 16200 62400 16200 0 
hades.signals.SignalStdLogic1164 n26_0 2 i37 Y i22 NS 5 2 73200 16200 75000 16200 2 75000 16200 75000 24000 2 75000 24000 60000 24000 2 60000 24000 60000 30000 2 60000 30000 60600 30000 0 
hades.signals.SignalStdLogic1164 n19 2 i21 Q3 i16 A3 2 2 69600 20400 72600 20400 2 72600 20400 72600 25200 0 
hades.signals.SignalStdLogic1164 n18 2 i21 Q2 i16 A2 2 2 69600 21000 73200 21000 2 73200 21000 73200 25200 0 
hades.signals.SignalStdLogic1164 n17 2 i21 Q1 i16 A1 2 2 69600 21600 73800 21600 2 73800 21600 73800 25200 0 
hades.signals.SignalStdLogic1164 n16 2 i21 Q0 i16 A0 2 2 69600 22200 74400 22200 2 74400 22200 74400 25200 0 
hades.signals.SignalStdLogic1164 n15 2 i14 Y7 i21 D7 1 2 60600 18000 62400 18000 0 
hades.signals.SignalStdLogicVector n39_0 32 5 RUN1819_CPU ADDRESSBUS address_bus A i18 A i13 A i27 A 10 2 24600 12000 16200 12000 2 16200 12000 16200 17400 2 16200 17400 15000 17400 2 16200 12000 7800 12000 2 36000 12000 76200 12000 2 31200 12000 24600 12000 2 24600 12000 24600 14400 2 31200 12000 31200 12600 2 31200 12000 36000 12000 2 36000 12000 36000 12600 4 24600 12000 31200 12000 36000 12000 16200 12000 
hades.signals.SignalStdLogic1164 n14 2 i14 Y6 i21 D6 1 2 60600 18600 62400 18600 0 
hades.signals.SignalStdLogic1164 n13 2 i14 Y5 i21 D5 1 2 60600 19200 62400 19200 0 
hades.signals.SignalStdLogic1164 n12 2 i14 Y4 i21 D4 1 2 60600 19800 62400 19800 0 
hades.signals.SignalStdLogic1164 n43 2 i15 Y i36 B 3 2 32400 16800 32400 16200 2 32400 16200 36000 16200 2 36000 16200 36000 15600 0 
hades.signals.SignalStdLogic1164 n11 2 i14 Y3 i21 D3 1 2 60600 20400 62400 20400 0 
hades.signals.SignalStdLogic1164 n10 2 i14 Y2 i21 D2 1 2 60600 21000 62400 21000 0 
hades.signals.SignalStdLogicVector n41 32 2 i39 Y i19 A1 3 2 67800 28200 67800 29400 2 67800 29400 70800 29400 2 70800 29400 70800 30000 0 
hades.signals.SignalStdLogicVector n40 24 2 i32 Y i39 A 1 2 67200 26400 67200 27600 0 
hades.signals.SignalStdLogic1164 n42_1 2 i23 Y i36 A 1 2 31200 15600 31200 16800 0 
hades.signals.SignalStdLogic1164 n1_1 5 i1 nreset i22 NR i21 CLR nRESET A RUN1819_CPU nRESET 10 2 48000 33600 60600 33600 2 48000 33600 48000 6000 2 7800 6000 8400 6000 2 8400 6000 8400 18000 2 8400 18000 10200 18000 2 61800 15600 62400 15600 2 61800 6000 61800 15600 2 61800 6000 76200 6000 2 8400 6000 48000 6000 2 61800 6000 48000 6000 3 8400 6000 48000 6000 61800 6000 
[end signals]
[end]
