#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Oct 31 14:39:15 2023
# Process ID: 20476
# Current directory: C:/Users/Miles/Desktop/Interface_Technology/Verilog
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5896 C:\Users\Miles\Desktop\Interface_Technology\Verilog\project_2.xpr
# Log file: C:/Users/Miles/Desktop/Interface_Technology/Verilog/vivado.log
# Journal file: C:/Users/Miles/Desktop/Interface_Technology/Verilog\vivado.jou
# Running On: Chenxuan-RazerBlade, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 16, Host memory: 16540 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/BootROM/bootrom_wrapper.v] -no_script -reset -force -quiet
remove_files  C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/BootROM/bootrom_wrapper.v
export_ip_user_files -of_objects  [get_files C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/SystemController/syscon_wrapper.v] -no_script -reset -force -quiet
remove_files  C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/SystemController/syscon_wrapper.v
open_bd_design {C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uart16550:2.0 axi_uart16550_0
endgroup
startgroup
set_property CONFIG.NUM_MI {2} [get_bd_cells axi_interconnect_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {1.5 -57 533} [get_bd_cells xlconstant_0]
set_property CONFIG.CONST_VAL {0} [get_bd_cells xlconstant_0]
connect_bd_intf_net [get_bd_intf_pins axi_uart16550_0/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M01_AXI]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins axi_uart16550_0/freeze]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins axi_uart16550_0/s_axi_aclk]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins axi_uart16550_0/s_axi_aresetn]
startgroup
make_bd_pins_external  [get_bd_pins axi_uart16550_0/sout]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_uart16550_0/sin]
endgroup
set_property name o_uart_tx [get_bd_ports sin_0]
set_property name i_uart_rx [get_bd_ports sout_0]
startgroup
connect_bd_net [get_bd_ports clk_0] [get_bd_pins axi_interconnect_0/M01_ACLK]
endgroup
connect_bd_net [get_bd_ports rst_0] [get_bd_pins axi_interconnect_0/M01_ARESETN]
set_property location {2 632 987} [get_bd_cells axi_uart16550_0]
set_property location {2 428 23} [get_bd_cells axi_gpio_0]
assign_bd_address -target_address_space /axi2wb_intcon_wrapper_0/o_user_axi4 [get_bd_addr_segs axi_uart16550_0/S_AXI/Reg] -force
set_property offset 0x80110000 [get_bd_addr_segs {axi2wb_intcon_wrapper_0/o_user_axi4/SEG_axi_uart16550_0_Reg}]
save_bd_design
update_module_reference swerv_soc_bootrom_wrapper_0_0
validate_bd_design
generate_target all [get_files  C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
catch { config_ip_cache -export [get_ips -all swerv_soc_swerv_wrapper_verilog_0_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_axi2wb_intcon_wrapper_0_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_xbar_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_axi_uart16550_0_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
reset_run swerv_soc_axi2wb_intcon_wrapper_0_0_synth_1
reset_run swerv_soc_axi_gpio_0_0_synth_1
reset_run swerv_soc_bootrom_wrapper_0_0_synth_1
reset_run swerv_soc_swerv_wrapper_verilog_0_0_synth_1
reset_run swerv_soc_syscon_wrapper_0_0_synth_1
reset_run swerv_soc_wb_gpio_wrapper_0_0_synth_1
launch_runs swerv_soc_auto_ds_0_synth_1 swerv_soc_auto_pc_0_synth_1 swerv_soc_axi2wb_intcon_wrapper_0_0_synth_1 swerv_soc_axi_gpio_0_0_synth_1 swerv_soc_axi_uart16550_0_0_synth_1 swerv_soc_bootrom_wrapper_0_0_synth_1 swerv_soc_swerv_wrapper_verilog_0_0_synth_1 swerv_soc_syscon_wrapper_0_0_synth_1 swerv_soc_wb_gpio_wrapper_0_0_synth_1 swerv_soc_xbar_0_synth_1 -jobs 16
add_files -norecurse -scan_for_includes {C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/BootROM/sw/boot_main.mem C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.init C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/mem_1.init}
add_files -scan_for_includes {C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_mem_if.v C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_shift.v C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/binary_to_gray.sv C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/rvfpga.sv C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/axi_pkg.sv C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/BootROM/bootrom_wrapper.v C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_core.v C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_decode.v C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/SystemController/swervolf_syscon.v C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/SystemController/syscon_wrapper.v C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/registers.svh C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_state.v C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/BootROM/wb_mem_wrapper.v C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/BootROM/sw/boot_main.vh C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/axi_cdc.sv C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/BootROM/dpram64.v C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/clk_gen_nexys.v C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/bscan_tap.sv C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/gray_to_binary.sv C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/SystemController/counter.sv C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/cdc_fifo_gray.sv C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/litedram_top.v C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_rf_if.v C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/SystemController/delta_counter.sv C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram.v C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/assign.svh C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_ctrl.v C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_bufreg.v C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/spill_register.sv C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_alu.v C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_rf_top.v C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_params.vh C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/typedef.svh C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/sync.sv C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_top.v C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_csr.v C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/axi_intf.sv C:/Users/Miles/Desktop/Interface_Technology/lab_src/rtl_src/rtl_src/LiteDRAM/serv_1.0.2/rtl/serv_rf_ram_if.v}
update_compile_order -fileset sources_1
generate_target all [get_files  C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
catch { config_ip_cache -export [get_ips -all swerv_soc_swerv_wrapper_verilog_0_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_axi2wb_intcon_wrapper_0_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_xbar_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_axi_uart16550_0_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
reset_run swerv_soc_auto_ds_0_synth_1
reset_run swerv_soc_auto_pc_0_synth_1
reset_run swerv_soc_axi2wb_intcon_wrapper_0_0_synth_1
reset_run swerv_soc_axi_gpio_0_0_synth_1
reset_run swerv_soc_axi_uart16550_0_0_synth_1
launch_runs swerv_soc_auto_ds_0_synth_1 swerv_soc_auto_pc_0_synth_1 swerv_soc_axi2wb_intcon_wrapper_0_0_synth_1 swerv_soc_axi_gpio_0_0_synth_1 swerv_soc_axi_uart16550_0_0_synth_1 swerv_soc_bootrom_wrapper_0_0_synth_1 swerv_soc_swerv_wrapper_verilog_0_0_synth_1 swerv_soc_syscon_wrapper_0_0_synth_1 swerv_soc_wb_gpio_wrapper_0_0_synth_1 swerv_soc_xbar_0_synth_1 -jobs 16
wait_on_run swerv_soc_auto_ds_0_synth_1
wait_on_run swerv_soc_auto_pc_0_synth_1
wait_on_run swerv_soc_axi2wb_intcon_wrapper_0_0_synth_1
wait_on_run swerv_soc_axi_gpio_0_0_synth_1
wait_on_run swerv_soc_axi_uart16550_0_0_synth_1
wait_on_run swerv_soc_bootrom_wrapper_0_0_synth_1
wait_on_run swerv_soc_swerv_wrapper_verilog_0_0_synth_1
wait_on_run swerv_soc_syscon_wrapper_0_0_synth_1
wait_on_run swerv_soc_wb_gpio_wrapper_0_0_synth_1
wait_on_run swerv_soc_xbar_0_synth_1
export_simulation -of_objects [get_files C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.ip_user_files -ipstatic_source_dir C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.cache/compile_simlib/modelsim} {questa=C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.cache/compile_simlib/questa} {riviera=C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.cache/compile_simlib/riviera} {activehdl=C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
catch { config_ip_cache -export [get_ips -all swerv_soc_swerv_wrapper_verilog_0_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_axi2wb_intcon_wrapper_0_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_wb_gpio_wrapper_0_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_bootrom_wrapper_0_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_syscon_wrapper_0_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_xbar_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_axi_uart16550_0_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
launch_runs swerv_soc_auto_ds_0_synth_1 swerv_soc_auto_pc_0_synth_1 swerv_soc_axi2wb_intcon_wrapper_0_0_synth_1 swerv_soc_axi_gpio_0_0_synth_1 swerv_soc_axi_uart16550_0_0_synth_1 swerv_soc_bootrom_wrapper_0_0_synth_1 swerv_soc_swerv_wrapper_verilog_0_0_synth_1 swerv_soc_syscon_wrapper_0_0_synth_1 swerv_soc_wb_gpio_wrapper_0_0_synth_1 swerv_soc_xbar_0_synth_1 -jobs 16
wait_on_run swerv_soc_auto_ds_0_synth_1
wait_on_run swerv_soc_auto_pc_0_synth_1
wait_on_run swerv_soc_axi2wb_intcon_wrapper_0_0_synth_1
wait_on_run swerv_soc_axi_gpio_0_0_synth_1
wait_on_run swerv_soc_axi_uart16550_0_0_synth_1
wait_on_run swerv_soc_bootrom_wrapper_0_0_synth_1
wait_on_run swerv_soc_swerv_wrapper_verilog_0_0_synth_1
wait_on_run swerv_soc_syscon_wrapper_0_0_synth_1
wait_on_run swerv_soc_wb_gpio_wrapper_0_0_synth_1
wait_on_run swerv_soc_xbar_0_synth_1
export_simulation -of_objects [get_files C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.ip_user_files -ipstatic_source_dir C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.cache/compile_simlib/modelsim} {questa=C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.cache/compile_simlib/questa} {riviera=C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.cache/compile_simlib/riviera} {activehdl=C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
validate_bd_design -force
generate_target all [get_files  C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
catch { config_ip_cache -export [get_ips -all swerv_soc_swerv_wrapper_verilog_0_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_axi2wb_intcon_wrapper_0_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_wb_gpio_wrapper_0_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_bootrom_wrapper_0_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_syscon_wrapper_0_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_xbar_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_axi_uart16550_0_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
launch_runs swerv_soc_auto_ds_0_synth_1 swerv_soc_auto_pc_0_synth_1 swerv_soc_axi2wb_intcon_wrapper_0_0_synth_1 swerv_soc_axi_gpio_0_0_synth_1 swerv_soc_axi_uart16550_0_0_synth_1 swerv_soc_bootrom_wrapper_0_0_synth_1 swerv_soc_swerv_wrapper_verilog_0_0_synth_1 swerv_soc_syscon_wrapper_0_0_synth_1 swerv_soc_wb_gpio_wrapper_0_0_synth_1 swerv_soc_xbar_0_synth_1 -jobs 16
wait_on_run swerv_soc_auto_ds_0_synth_1
wait_on_run swerv_soc_auto_pc_0_synth_1
wait_on_run swerv_soc_axi2wb_intcon_wrapper_0_0_synth_1
wait_on_run swerv_soc_axi_gpio_0_0_synth_1
wait_on_run swerv_soc_axi_uart16550_0_0_synth_1
wait_on_run swerv_soc_bootrom_wrapper_0_0_synth_1
wait_on_run swerv_soc_swerv_wrapper_verilog_0_0_synth_1
wait_on_run swerv_soc_syscon_wrapper_0_0_synth_1
wait_on_run swerv_soc_wb_gpio_wrapper_0_0_synth_1
wait_on_run swerv_soc_xbar_0_synth_1
export_simulation -of_objects [get_files C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.ip_user_files -ipstatic_source_dir C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.cache/compile_simlib/modelsim} {questa=C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.cache/compile_simlib/questa} {riviera=C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.cache/compile_simlib/riviera} {activehdl=C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_bd_design {C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
set_property location {1978 1042} [get_bd_ports o_uart_tx]
set_property name i_uart_tx [get_bd_ports o_uart_tx]
set_property name o_uart_tx [get_bd_ports i_uart_rx]
set_property name i_uart_rx [get_bd_ports i_uart_tx]
validate_bd_design
generate_target all [get_files  C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
launch_runs swerv_soc_auto_ds_0_synth_1 swerv_soc_auto_pc_0_synth_1 -jobs 16
wait_on_run swerv_soc_auto_ds_0_synth_1
wait_on_run swerv_soc_auto_pc_0_synth_1
export_simulation -of_objects [get_files C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.ip_user_files -ipstatic_source_dir C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.cache/compile_simlib/modelsim} {questa=C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.cache/compile_simlib/questa} {riviera=C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.cache/compile_simlib/riviera} {activehdl=C:/Users/Miles/Desktop/Interface_Technology/Verilog/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_run impl_1
