<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="UART_RECEIVER_COMPLETE.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Baud_rate.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Baud_rate.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Baud_rate.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Baud_rate.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Baud_rate.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Baud_rate.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Baud_rate.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Baud_rate.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Baud_rate_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Baud_rate_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Baud_rate_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="UART_comp.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="UART_comp.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="UART_comp.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="UART_comp.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UART_comp.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="UART_comp.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="UART_comp.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="UART_comp.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="UART_comp_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="UART_comp_summary.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UART_comp_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="UART_comp_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="UART_comp_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UART_comp_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="UART_comp_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1627970786" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1627970786">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1627972157" xil_pn:in_ck="-6122781848623174457" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1627972157">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Baud_rate_generator.v"/>
      <outfile xil_pn:name="FIFO_rx.v"/>
      <outfile xil_pn:name="UART_comp.v"/>
      <outfile xil_pn:name="UART_comp_tb.v"/>
      <outfile xil_pn:name="UART_receiver.v"/>
    </transform>
    <transform xil_pn:end_ts="1627970821" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7058212344072816438" xil_pn:start_ts="1627970821">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1627970821" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7865508894002720172" xil_pn:start_ts="1627970821">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1627970821" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4546873344677169209" xil_pn:start_ts="1627970821">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1627972157" xil_pn:in_ck="-6122781848623174457" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1627972157">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Baud_rate_generator.v"/>
      <outfile xil_pn:name="FIFO_rx.v"/>
      <outfile xil_pn:name="UART_comp.v"/>
      <outfile xil_pn:name="UART_comp_tb.v"/>
      <outfile xil_pn:name="UART_receiver.v"/>
    </transform>
    <transform xil_pn:end_ts="1627972160" xil_pn:in_ck="-6122781848623174457" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2376141108553008421" xil_pn:start_ts="1627972157">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="UART_comp_tb_beh.prj"/>
      <outfile xil_pn:name="UART_comp_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1627972160" xil_pn:in_ck="-8347419359203120434" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6946763991824899006" xil_pn:start_ts="1627972160">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="UART_comp_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1627967520" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1627967520">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1627969457" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4780573127992178849" xil_pn:start_ts="1627969457">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1627969457" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4546873344677169209" xil_pn:start_ts="1627969457">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1627967520" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1627967520">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1627969457" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="991668194263013825" xil_pn:start_ts="1627969457">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1627967520" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1627967520">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1627969457" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4455887967275244433" xil_pn:start_ts="1627969457">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1627969897" xil_pn:in_ck="4714639172996637860" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-2723292886083051356" xil_pn:start_ts="1627969887">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="UART_comp.lso"/>
      <outfile xil_pn:name="UART_comp.ngc"/>
      <outfile xil_pn:name="UART_comp.ngr"/>
      <outfile xil_pn:name="UART_comp.prj"/>
      <outfile xil_pn:name="UART_comp.stx"/>
      <outfile xil_pn:name="UART_comp.syr"/>
      <outfile xil_pn:name="UART_comp.xst"/>
      <outfile xil_pn:name="UART_comp_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
