
Command Line : 
-------------
map /home/vladimir/ISEAC701/smartxplorer_results/run3/v6pcieDMA.ngd -ol high -xe n -t 3 -w -p xc7a200t-fbg676-2 -o v6pcieDMA_map.ncd /home/vladimir/ISEAC701/smartxplorer_results/run3/v6pcieDMA.pcf

Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Using target part "7a200tfbg676-2".
WARNING:LIT:702 - PAD symbol "delay_clk" is not constrained (LOC) to a specific
   location.
WARNING:LIT:701 - PAD symbol "pci_exp_rxp<3>" has an undefined IOSTANDARD.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal adc_data_or_p connected to top level port
   adc_data_or_p has been removed.
WARNING:MapLib:701 - Signal adc_data_or_n connected to top level port
   adc_data_or_n has been removed.
Writing file v6pcieDMA_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i
   of frag RST connected to power/ground net
   v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_GEN3
Running directed packing...
WARNING:Pack:2159 - The carry multiplexer output signal
   "ad9467_1/reflength_counter[31]_reg01_rd_current_reflength[31]_equal_79_o_inv
   1" drives 3 distinct carry input pins.  Xilinx recommends replicating logic
   to eliminate carry chain branches.
WARNING:Pack:2949 - The I/O component userclk_200MHz_n uses an DQS_BIAS
   attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored
   since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component userclk_200MHz_p uses an DQS_BIAS
   attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored
   since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_data_in_n<0> uses an DQS_BIAS
   attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored
   since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_data_in_n<3> uses an DQS_BIAS
   attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored
   since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_data_in_n<4> uses an DQS_BIAS
   attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored
   since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_data_in_n<1> uses an DQS_BIAS
   attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored
   since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_data_in_n<2> uses an DQS_BIAS
   attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored
   since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_data_in_n<7> uses an DQS_BIAS
   attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored
   since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_data_in_n<5> uses an DQS_BIAS
   attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored
   since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_data_in_n<6> uses an DQS_BIAS
   attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored
   since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_data_in_p<0> uses an DQS_BIAS
   attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored
   since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_data_in_p<3> uses an DQS_BIAS
   attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored
   since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_data_in_p<4> uses an DQS_BIAS
   attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored
   since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_data_in_p<1> uses an DQS_BIAS
   attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored
   since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_data_in_p<2> uses an DQS_BIAS
   attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored
   since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_data_in_p<7> uses an DQS_BIAS
   attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored
   since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_data_in_p<5> uses an DQS_BIAS
   attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored
   since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_data_in_p<6> uses an DQS_BIAS
   attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored
   since the selected I/O standard does not support DQS_BIAS usage.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 59 secs 
Total CPU  time at the beginning of Placer: 59 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:3468a9f3) REAL time: 1 mins 10 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 30 IOs, 21 are locked
   and 9 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:3468a9f3) REAL time: 1 mins 11 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:906b8452) REAL time: 1 mins 11 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
....
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:c708009c) REAL time: 1 mins 25 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:c708009c) REAL time: 1 mins 25 secs 

Phase 6.3  Local Placement Optimization
....
Phase 6.3  Local Placement Optimization (Checksum:d7fdd1a2) REAL time: 1 mins 26 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:996be862) REAL time: 1 mins 26 secs 

Phase 8.8  Global Placement
........................................
.......
............................................
................................................................................................................
................................................................................................................
Phase 8.8  Global Placement (Checksum:b6de6644) REAL time: 10 mins 23 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:b6de6644) REAL time: 10 mins 24 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:15391683) REAL time: 11 mins 11 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:15391683) REAL time: 11 mins 12 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:15391683) REAL time: 11 mins 12 secs 

Total REAL time to Placer completion: 11 mins 13 secs 
Total CPU  time to Placer completion: 11 mins 13 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   63
Slice Logic Utilization:
  Number of Slice Registers:                11,715 out of 269,200    4%
    Number used as Flip Flops:              11,713
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                     10,186 out of 134,600    7%
    Number used as logic:                    7,749 out of 134,600    5%
      Number using O6 output only:           5,300
      Number using O5 output only:             697
      Number using O5 and O6:                1,752
      Number used as ROM:                        0
    Number used as Memory:                   1,214 out of  46,200    2%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:         1,214
        Number using O6 output only:           856
        Number using O5 output only:             1
        Number using O5 and O6:                357
    Number used exclusively as route-thrus:  1,223
      Number with same-slice register load:  1,173
      Number with same-slice carry load:        50
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,829 out of  33,650   11%
  Number of LUT Flip Flop pairs used:       12,731
    Number with an unused Flip Flop:         3,399 out of  12,731   26%
    Number with an unused LUT:               2,545 out of  12,731   19%
    Number of fully used LUT-FF pairs:       6,787 out of  12,731   53%
    Number of unique control sets:             266
    Number of slice register sites lost
      to control set restrictions:             954 out of 269,200    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        30 out of     400    7%
    Number of LOCed IOBs:                       21 out of      30   70%
    IOB Flip Flops:                              8
    Number of bonded IPADs:                     10
    Number of bonded OPADs:                      8

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 89 out of     365   24%
    Number using RAMB36E1 only:                 87
    Number using FIFO36E1 only:                  2
  Number of RAMB18E1/FIFO18E1s:                  1 out of     730    1%
    Number using RAMB18E1 only:                  1
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      8 out of      32   25%
    Number used as BUFGs:                        7
    Number used as BUFGCTRLs:                    1
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        8 out of     500    1%
    Number used as IDELAYE2s:                    8
    Number used as IDELAYE2_FINEDELAYs:          0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        8 out of     500    1%
    Number used as ILOGICE2s:                    8
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     500    0%
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      40    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      40    0%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     120    0%
  Number of BUFRs:                               0 out of      40    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     740    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTPE2_CHANNELs:                      4 out of       8   50%
    Number of LOCed GTPE2_CHANNELs:              4 out of       4  100%
  Number of IBUFDS_GTE2s:                        1 out of       8   12%
    Number of LOCed IBUFDS_GTE2s:                1 out of       1  100%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         1 out of      10   10%
  Number of IN_FIFOs:                            0 out of      40    0%
  Number of MMCME2_ADVs:                         1 out of      10   10%
    Number of LOCed MMCME2_ADVs:                 1 out of       1  100%
  Number of OUT_FIFOs:                           0 out of      40    0%
  Number of PCIE_2_1s:                           1 out of       1  100%
    Number of LOCed PCIE_2_1s:                   1 out of       1  100%
  Number of PHASER_REFs:                         0 out of      10    0%
  Number of PHY_CONTROLs:                        0 out of      10    0%
  Number of PLLE2_ADVs:                          0 out of      10    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

  Number of RPM macros:           12
Average Fanout of Non-Clock Nets:                3.48

Peak Memory Usage:  1834 MB
Total REAL time to MAP completion:  11 mins 24 secs 
Total CPU time to MAP completion:   11 mins 24 secs 

Mapping completed.
See MAP report file "v6pcieDMA_map.mrp" for details.

Command Line : 
-------------
par /home/vladimir/ISEAC701/smartxplorer_results/run3/v6pcieDMA.ngd -ol high -w v6pcieDMA.ncd /home/vladimir/ISEAC701/smartxplorer_results/run3/v6pcieDMA.pcf

Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.



Constraints file: /home/vladimir/ISEAC701/smartxplorer_results/run3/v6pcieDMA.pcf.
Loading device for application Rf_Device from file '7a200t.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.
   "v6pcieDMA" is an NCD, version 3.2, device xc7a200t, package fbg676, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.10 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                11,715 out of 269,200    4%
    Number used as Flip Flops:              11,713
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                     10,186 out of 134,600    7%
    Number used as logic:                    7,749 out of 134,600    5%
      Number using O6 output only:           5,300
      Number using O5 output only:             697
      Number using O5 and O6:                1,752
      Number used as ROM:                        0
    Number used as Memory:                   1,214 out of  46,200    2%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:         1,214
        Number using O6 output only:           856
        Number using O5 output only:             1
        Number using O5 and O6:                357
    Number used exclusively as route-thrus:  1,223
      Number with same-slice register load:  1,173
      Number with same-slice carry load:        50
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,829 out of  33,650   11%
  Number of LUT Flip Flop pairs used:       12,731
    Number with an unused Flip Flop:         3,399 out of  12,731   26%
    Number with an unused LUT:               2,545 out of  12,731   19%
    Number of fully used LUT-FF pairs:       6,787 out of  12,731   53%
    Number of slice register sites lost
      to control set restrictions:               0 out of 269,200    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        30 out of     400    7%
    Number of LOCed IOBs:                       21 out of      30   70%
    IOB Flip Flops:                              8
    Number of bonded IPADs:                     10
    Number of bonded OPADs:                      8

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 89 out of     365   24%
    Number using RAMB36E1 only:                 87
    Number using FIFO36E1 only:                  2
  Number of RAMB18E1/FIFO18E1s:                  1 out of     730    1%
    Number using RAMB18E1 only:                  1
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      8 out of      32   25%
    Number used as BUFGs:                        7
    Number used as BUFGCTRLs:                    1
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        8 out of     500    1%
    Number used as IDELAYE2s:                    8
    Number used as IDELAYE2_FINEDELAYs:          0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        8 out of     500    1%
    Number used as ILOGICE2s:                    8
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     500    0%
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      40    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      40    0%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     120    0%
  Number of BUFRs:                               0 out of      40    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     740    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTPE2_CHANNELs:                      4 out of       8   50%
    Number of LOCed GTPE2_CHANNELs:              4 out of       4  100%
  Number of IBUFDS_GTE2s:                        1 out of       8   12%
    Number of LOCed IBUFDS_GTE2s:                1 out of       1  100%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         1 out of      10   10%
  Number of IN_FIFOs:                            0 out of      40    0%
  Number of MMCME2_ADVs:                         1 out of      10   10%
    Number of LOCed MMCME2_ADVs:                 1 out of       1  100%
  Number of OUT_FIFOs:                           0 out of      40    0%
  Number of PCIE_2_1s:                           1 out of       1  100%
    Number of LOCed PCIE_2_1s:                   1 out of       1  100%
  Number of PHASER_REFs:                         0 out of      10    0%
  Number of PHY_CONTROLs:                        0 out of      10    0%
  Number of PLLE2_ADVs:                          0 out of      10    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 33 secs 
Finished initial Timing Analysis.  REAL time: 34 secs 

WARNING:Par:288 - The signal DDR_rdc_din<43> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR_rdc_din<42> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR_rdc_din<41> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR_rdc_din<40> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR_rdc_din<39> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR_rdc_din<38> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR_rdc_din<37> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR_rdc_din<36> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR_rdc_din<35> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR_rdc_din<34> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR_rdc_din<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR_rdc_din<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR_rdc_din<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR_rdc_din<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR_rdc_din<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR_rdc_din<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR_rdc_din<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR_rdc_din<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR_rdc_din<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR_rdc_din<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR_rdc_din<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR_rdc_din<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR_rdc_din<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR_rdc_din<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR_rdc_din<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR_rdc_din<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR_rdc_din<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR_rdc_din<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR_rdc_din<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR_rdc_din<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR_rdc_din<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR_rdc_din<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR_rdc_din<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR_rdc_din<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR_rdc_din<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR_rdc_din<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR_rdc_din<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR_rdc_din<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR_rdc_din<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR_rdc_din<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR_rdc_din<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR_rdc_din<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR_rdc_Shift has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_do<59> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_txsyncdone<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_rxsyncdone<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_do<43> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_txsyncdone<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_rxsyncdone<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_do<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_txsyncdone<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_rxsyncdone<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_do<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_txsyncdone<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_rxsyncdone<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal v7_pcie_i/gt_top_i/pipe_wrapper_i/user_rxcdrlock<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal v7_pcie_i/gt_top_i/pipe_wrapper_i/user_rxcdrlock<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal v7_pcie_i/gt_top_i/pipe_wrapper_i/user_rxcdrlock<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal v7_pcie_i/gt_top_i/pipe_wrapper_i/user_rxcdrlock<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal v7_pcie_i/gt_top_i/pipe_wrapper_i/rxdlysresetdone<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal v7_pcie_i/gt_top_i/pipe_wrapper_i/rxphaligndone_s<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_raddr<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_raddr<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_waddr<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_waddr<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_raddr<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_raddr<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_waddr<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_waddr<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<25> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<24> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<23> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<22> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<21> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<20> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<19> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<18> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<17> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal theTlpControl/rx_Itf/Downstream_DMA_Engine/dsDMA_PA_Loaded<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal DDRs_ctrl_module/DDR_Ready_i has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 75095 unrouted;      REAL time: 38 secs 

Phase  2  : 54252 unrouted;      REAL time: 42 secs 

Phase  3  : 13619 unrouted;      REAL time: 1 mins 8 secs 

Phase  4  : 13695 unrouted; (Setup:9480, Hold:50476, Component Switching Limit:0)     REAL time: 1 mins 29 secs 

Updating file: v6pcieDMA.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:13037, Hold:43571, Component Switching Limit:0)     REAL time: 2 mins 20 secs 

Phase  6  : 0 unrouted; (Setup:12362, Hold:43571, Component Switching Limit:0)     REAL time: 2 mins 28 secs 

Phase  7  : 0 unrouted; (Setup:12362, Hold:43571, Component Switching Limit:0)     REAL time: 2 mins 28 secs 

Phase  8  : 0 unrouted; (Setup:12362, Hold:43571, Component Switching Limit:0)     REAL time: 2 mins 28 secs 

Phase  9  : 0 unrouted; (Setup:12355, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 34 secs 
Total REAL time to Router completion: 2 mins 34 secs 
Total CPU time to Router completion: 2 mins 41 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     ila0_trig2<172> | BUFGCTRL_X0Y3| No   | 1865 |  0.296     |  1.648      |
+---------------------+--------------+------+------+------------+-------------+
|     delay_clk_BUFGP | BUFGCTRL_X0Y4| No   |   12 |  0.260     |  1.732      |
+---------------------+--------------+------+------+------------+-------------+
|          fifowr_clk |BUFGCTRL_X0Y30| No   |  313 |  0.384     |  1.744      |
+---------------------+--------------+------+------+------------+-------------+
|    icon_control0<0> |BUFGCTRL_X0Y29| No   |  214 |  0.219     |  1.602      |
+---------------------+--------------+------+------+------------+-------------+
|  v7_pcie_i/pipe_clk | BUFGCTRL_X0Y0| No   |  384 |  0.425     |  1.792      |
+---------------------+--------------+------+------+------------+-------------+
|  v7_pcie_i/user_clk | BUFGCTRL_X0Y2| No   |   49 |  0.104     |  1.696      |
+---------------------+--------------+------+------+------------+-------------+
|v7_pcie_i/gt_top_i/p |              |      |      |            |             |
|ipe_wrapper_i/clk_dc |              |      |      |            |             |
|                  lk | BUFGCTRL_X0Y1| No   |   58 |  0.425     |  1.792      |
+---------------------+--------------+------+------+------------+-------------+
|v7_pcie_i/gt_top_i/p |              |      |      |            |             |
|ipe_wrapper_i/pipe_c |              |      |      |            |             |
|lock_int.pipe_clock_ |              |      |      |            |             |
|            i/refclk |BUFGCTRL_X0Y31| No   |    1 |  0.000     |  1.520      |
+---------------------+--------------+------+------+------------+-------------+
|           sys_clk_c |         Local|      |    1 |  0.000     |  0.000      |
+---------------------+--------------+------+------+------------+-------------+
|      ila0_trig0<52> |         Local|      |    2 |  0.000     |  0.576      |
+---------------------+--------------+------+------+------------+-------------+
|          clk_200MHz |         Local|      |  661 |  9.644     | 11.257      |
+---------------------+--------------+------+------+------------+-------------+
|   icon_control0<13> |         Local|      |    4 |  0.000     |  0.471      |
+---------------------+--------------+------+------+------------+-------------+
|U_icon_pro/U0/iUPDAT |              |      |      |            |             |
|               E_OUT |         Local|      |    1 |  0.000     |  0.931      |
+---------------------+--------------+------+------+------------+-------------+
|v7_pcie_i/gt_top_i/p |              |      |      |            |             |
|ipe_wrapper_i/qpll_q |              |      |      |            |             |
|           plloutclk |         Local|      |    4 |  0.000     |  0.000      |
+---------------------+--------------+------+------+------------+-------------+
|v7_pcie_i/gt_top_i/p |              |      |      |            |             |
|ipe_wrapper_i/user_o |              |      |      |            |             |
|            obclk<3> |         Local|      |    1 |  0.000     |  1.578      |
+---------------------+--------------+------+------+------------+-------------+
|v7_pcie_i/gt_top_i/p |              |      |      |            |             |
|ipe_wrapper_i/user_o |              |      |      |            |             |
|            obclk<2> |         Local|      |    1 |  0.000     |  2.568      |
+---------------------+--------------+------+------+------------+-------------+
|v7_pcie_i/gt_top_i/p |              |      |      |            |             |
|ipe_wrapper_i/user_o |              |      |      |            |             |
|            obclk<1> |         Local|      |    1 |  0.000     |  2.624      |
+---------------------+--------------+------+------+------------+-------------+
|v7_pcie_i/gt_top_i/p |              |      |      |            |             |
|ipe_wrapper_i/user_o |              |      |      |            |             |
|            obclk<0> |         Local|      |    1 |  0.000     |  2.843      |
+---------------------+--------------+------+------+------------+-------------+
|v7_pcie_i/gt_top_i/p |              |      |      |            |             |
|ipe_wrapper_i/pipe_c |              |      |      |            |             |
|lock_int.pipe_clock_ |              |      |      |            |             |
|           i/mmcm_fb |         Local|      |    1 |  0.000     |  0.012      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 12355 (Setup: 12355, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to ensure the best options
   are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_CLK_USERCLK2 = PERIOD TIMEGRP "CLK_USE | SETUP       |    -1.005ns|     5.005ns|      63|       12261
  RCLK2" TS_SYSCLK * 2.5 HIGH 50%           | HOLD        |     0.087ns|            |       0|           0
                                            | MINPERIOD   |     0.000ns|     4.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
* NET "clk_200MHz" PERIOD = 5 ns HIGH 50%   | SETUP       |    -0.070ns|     5.070ns|       1|          70
                                            | HOLD        |     0.013ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
* TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_ | SETUP       |    -0.024ns|     4.024ns|       1|          24
  SYSCLK * 2.5 HIGH 50% PRIORITY 1          | HOLD        |     0.003ns|            |       0|           0
                                            | MINPERIOD   |     0.000ns|     4.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_CLK_USERCLK = PERIOD TIMEGRP "CLK_USER | SETUP       |     0.412ns|     3.588ns|       0|           0
  CLK" TS_SYSCLK * 2.5 HIGH 50%             | HOLD        |     0.113ns|            |       0|           0
                                            | MINPERIOD   |     0.000ns|     4.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  Pin to Pin Skew Constraint                | MAXDELAY    |     0.039ns|     0.560ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_adc_clk_in_n = PERIOD TIMEGRP "adc_clk | SETUP       |     0.661ns|     7.339ns|       0|           0
  _in_n" 125 MHz HIGH 50%                   | HOLD        |     0.005ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_ | SETUP       |     1.304ns|     6.445ns|       0|           0
  SYSCLK * 1.25 HIGH 50% PRIORITY 2         | HOLD        |     0.009ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_PIPE_RATE = MAXDELAY FROM TIMEGRP "MC_ | SETUP       |     3.219ns|     4.781ns|       0|           0
  PIPE" TS_CLK_USERCLK * 0.5                | HOLD        |     0.054ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_adc_clk_in_p = PERIOD TIMEGRP "adc_clk | MINPERIOD   |     5.830ns|     2.170ns|       0|           0
  _in_p" 125 MHz HIGH 50%                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_SYSCLK = PERIOD TIMEGRP "SYSCLK" 100 M | MINPERIOD   |     8.462ns|     1.538ns|       0|           0
  Hz HIGH 50%                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    11.316ns|     3.684ns|       0|           0
   TO TIMEGRP "J_CLK" 15 ns                 | HOLD        |     1.068ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    14.100ns|     0.900ns|       0|           0
   TO TIMEGRP "U_CLK" 15 ns                 | HOLD        |     0.268ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns H | SETUP       |    17.802ns|    12.198ns|       0|           0
  IGH 50%                                   | HOLD        |     0.155ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J_TO_D_path" TIG                 | SETUP       |         N/A|     9.730ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_D_TO_J_path" TIG                 | SETUP       |         N/A|     2.930ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J4_TO_D2_ila_pro_0_path" TIG     | MAXDELAY    |         N/A|     4.194ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J3_TO_D2_ila_pro_0_path" TIG     | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_J2_TO_D2_ila_pro_0_path" TIG     | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_D2_TO_T2_ila_pro_0_path" TIG     | SETUP       |         N/A|     2.769ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_SYSCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYSCLK                      |     10.000ns|      1.538ns|     12.513ns|            0|           64|            0|        86694|
| TS_CLK_250                    |      4.000ns|      4.024ns|          N/A|            1|            0|         6998|            0|
| TS_CLK_125                    |      8.000ns|      6.445ns|          N/A|            0|            0|          959|            0|
| TS_CLK_USERCLK                |      4.000ns|      4.000ns|      2.390ns|            0|            0|          933|          726|
|  TS_PIPE_RATE                 |      8.000ns|      4.781ns|          N/A|            0|            0|          726|            0|
| TS_CLK_USERCLK2               |      4.000ns|      5.005ns|          N/A|           63|            0|        77078|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 94 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 38 secs 
Total CPU time to PAR completion: 2 mins 44 secs 

Peak Memory Usage:  1620 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 65 errors found.

Number of error messages: 0
Number of warning messages: 97
Number of info messages: 1

Writing design to file v6pcieDMA.ncd



PAR done!

Command Line : 
-------------
trce /home/vladimir/ISEAC701/smartxplorer_results/run3/v6pcieDMA.ngd /home/vladimir/ISEAC701/smartxplorer_results/run3/v6pcieDMA.pcf -xml /home/vladimir/ISEAC701/smartxplorer_results/run3/v6pcieDMA.twx -v 3 -s 2 -n 3 -fastpaths -o /home/vladimir/ISEAC701/smartxplorer_results/run3/v6pcieDMA.twr

Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '7a200t.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/.
   "v6pcieDMA" is an NCD, version 3.2, device xc7a200t, package fbg676, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
/home/vladimir/ISEAC701/smartxplorer_results/run3/v6pcieDMA.ncd
/home/vladimir/ISEAC701/smartxplorer_results/run3/v6pcieDMA.pcf -xml
/home/vladimir/ISEAC701/smartxplorer_results/run3/v6pcieDMA.twx -v 3 -s 2 -n 3
-fastpaths -o /home/vladimir/ISEAC701/smartxplorer_results/run3/v6pcieDMA.twr


Design file:              v6pcieDMA.ncd
Physical constraint file: v6pcieDMA.pcf
Device,speed:             xc7a200t,-2 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 65  Score: 12355 (Setup/Max: 12355, Hold: 0)

Constraints cover 261263 paths, 0 nets, and 51821 connections

Design statistics:
   Minimum period:  12.198ns (Maximum frequency:  81.981MHz)
   Maximum path delay from/to any node:   4.781ns


Analysis completed Thu Oct 16 12:13:07 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 35 secs 
