

================================================================
== Vitis HLS Report for 'loadDDR_data_special_Pipeline_loadDDR_data'
================================================================
* Date:           Fri Jan  9 14:25:01 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.765 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loadDDR_data  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%muxLogicCE_to_sext_ln73_read = muxlogic"   --->   Operation 6 'muxlogic' 'muxLogicCE_to_sext_ln73_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln73_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln73"   --->   Operation 7 'read' 'sext_ln73_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%muxLogicCE_to_n_read = muxlogic"   --->   Operation 8 'muxlogic' 'muxLogicCE_to_n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n"   --->   Operation 9 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln73_cast = sext i58 %sext_ln73_read"   --->   Operation 10 'sext' 'sext_ln73_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem7, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_30, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %colScale_fifo_lb, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %colScale_fifo_ub, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i31 0"   --->   Operation 14 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i31 %i"   --->   Operation 15 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.40ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_i_load = muxlogic i31 %i"   --->   Operation 18 'muxlogic' 'MuxLogicAddr_to_i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [./basic_helper.hpp:73]   --->   Operation 19 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.86ns)   --->   "%add_ln73 = add i31 %i_load, i31 1" [./basic_helper.hpp:73]   --->   Operation 20 'add' 'add_ln73' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i31 %i_load" [./basic_helper.hpp:73]   --->   Operation 21 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.66ns)   --->   "%icmp_ln73 = icmp_slt  i32 %zext_ln73, i32 %n_read" [./basic_helper.hpp:73]   --->   Operation 22 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %for.end.loopexit.exitStub, void %for.inc.split" [./basic_helper.hpp:73]   --->   Operation 23 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln73 = muxlogic i31 %add_ln73"   --->   Operation 24 'muxlogic' 'muxLogicData_to_store_ln73' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln73 = muxlogic i31 %i"   --->   Operation 25 'muxlogic' 'muxLogicAddr_to_store_ln73' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.40ns)   --->   "%store_ln73 = store i31 %add_ln73, i31 %i" [./basic_helper.hpp:73]   --->   Operation 26 'store' 'store_ln73' <Predicate = (icmp_ln73)> <Delay = 0.40>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%gmem7_addr = getelementptr i512 %gmem7, i64 %sext_ln73_cast" [./basic_helper.hpp:73]   --->   Operation 27 'getelementptr' 'gmem7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln74 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [./basic_helper.hpp:74]   --->   Operation 28 'specpipeline' 'specpipeline_ln74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [./basic_helper.hpp:73]   --->   Operation 29 'specloopname' 'specloopname_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%muxLogicCE_to_gmem7_addr_read = muxlogic"   --->   Operation 30 'muxlogic' 'muxLogicCE_to_gmem7_addr_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.84ns)   --->   "%gmem7_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem7_addr" [./basic_helper.hpp:75]   --->   Operation 31 'read' 'gmem7_addr_read' <Predicate = true> <Delay = 0.84> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.40> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln76 = muxlogic i512 %gmem7_addr_read"   --->   Operation 32 'muxlogic' 'muxLogicData_to_write_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.91ns)   --->   "%write_ln76 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %colScale_fifo_lb, i512 %gmem7_addr_read" [./basic_helper.hpp:76]   --->   Operation 33 'write' 'write_ln76' <Predicate = true> <Delay = 0.91> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln77 = muxlogic i512 %gmem7_addr_read"   --->   Operation 34 'muxlogic' 'muxLogicData_to_write_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.91ns)   --->   "%write_ln77 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %colScale_fifo_ub, i512 %gmem7_addr_read" [./basic_helper.hpp:77]   --->   Operation 35 'write' 'write_ln77' <Predicate = true> <Delay = 0.91> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln73 = br void %for.inc" [./basic_helper.hpp:73]   --->   Operation 36 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln73]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ colScale_fifo_lb]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ colScale_fifo_ub]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                             (alloca       ) [ 010]
muxLogicCE_to_sext_ln73_read  (muxlogic     ) [ 000]
sext_ln73_read                (read         ) [ 000]
muxLogicCE_to_n_read          (muxlogic     ) [ 000]
n_read                        (read         ) [ 000]
sext_ln73_cast                (sext         ) [ 011]
specinterface_ln0             (specinterface) [ 000]
specinterface_ln0             (specinterface) [ 000]
specinterface_ln0             (specinterface) [ 000]
muxLogicData_to_store_ln0     (muxlogic     ) [ 000]
muxLogicAddr_to_store_ln0     (muxlogic     ) [ 000]
store_ln0                     (store        ) [ 000]
br_ln0                        (br           ) [ 000]
MuxLogicAddr_to_i_load        (muxlogic     ) [ 000]
i_load                        (load         ) [ 000]
add_ln73                      (add          ) [ 000]
zext_ln73                     (zext         ) [ 000]
icmp_ln73                     (icmp         ) [ 010]
br_ln73                       (br           ) [ 000]
muxLogicData_to_store_ln73    (muxlogic     ) [ 000]
muxLogicAddr_to_store_ln73    (muxlogic     ) [ 000]
store_ln73                    (store        ) [ 000]
gmem7_addr                    (getelementptr) [ 000]
specpipeline_ln74             (specpipeline ) [ 000]
specloopname_ln73             (specloopname ) [ 000]
muxLogicCE_to_gmem7_addr_read (muxlogic     ) [ 000]
gmem7_addr_read               (read         ) [ 000]
muxLogicData_to_write_ln76    (muxlogic     ) [ 000]
write_ln76                    (write        ) [ 000]
muxLogicData_to_write_ln77    (muxlogic     ) [ 000]
write_ln77                    (write        ) [ 000]
br_ln73                       (br           ) [ 000]
ret_ln0                       (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="n">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem7">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem7"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln73">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln73"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="colScale_fifo_lb">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colScale_fifo_lb"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="colScale_fifo_ub">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colScale_fifo_ub"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="i_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="sext_ln73_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="58" slack="0"/>
<pin id="56" dir="0" index="1" bw="58" slack="0"/>
<pin id="57" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln73_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="n_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="gmem7_addr_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="512" slack="0"/>
<pin id="68" dir="0" index="1" bw="512" slack="0"/>
<pin id="69" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem7_addr_read/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="write_ln76_write_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="0" slack="0"/>
<pin id="73" dir="0" index="1" bw="512" slack="0"/>
<pin id="74" dir="0" index="2" bw="512" slack="0"/>
<pin id="75" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln76/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="write_ln77_write_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="0" slack="0"/>
<pin id="81" dir="0" index="1" bw="512" slack="0"/>
<pin id="82" dir="0" index="2" bw="512" slack="0"/>
<pin id="83" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln77/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="muxLogicCE_to_sext_ln73_read_fu_87">
<pin_list>
<pin id="88" dir="1" index="0" bw="58" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_sext_ln73_read/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="muxLogicCE_to_n_read_fu_89">
<pin_list>
<pin id="90" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_n_read/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="sext_ln73_cast_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="58" slack="0"/>
<pin id="93" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73_cast/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="muxLogicData_to_store_ln0_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln0/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="muxLogicAddr_to_store_ln0_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="31" slack="0"/>
<pin id="101" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln0/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln0_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="31" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="MuxLogicAddr_to_i_load_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="31" slack="0"/>
<pin id="109" dir="1" index="1" bw="31" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_i_load/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="i_load_load_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="31" slack="0"/>
<pin id="112" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="add_ln73_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="31" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="zext_ln73_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="31" slack="0"/>
<pin id="121" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="icmp_ln73_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="31" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="muxLogicData_to_store_ln73_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="31" slack="0"/>
<pin id="131" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln73/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="muxLogicAddr_to_store_ln73_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="31" slack="0"/>
<pin id="135" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln73/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln73_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="31" slack="0"/>
<pin id="138" dir="0" index="1" bw="31" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="gmem7_addr_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="512" slack="0"/>
<pin id="143" dir="0" index="1" bw="58" slack="1"/>
<pin id="144" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem7_addr/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="muxLogicCE_to_gmem7_addr_read_fu_147">
<pin_list>
<pin id="148" dir="1" index="0" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_gmem7_addr_read/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="muxLogicData_to_write_ln76_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="512" slack="0"/>
<pin id="151" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_write_ln76/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="muxLogicData_to_write_ln77_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="512" slack="0"/>
<pin id="155" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_write_ln77/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="i_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="31" slack="0"/>
<pin id="159" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="167" class="1005" name="sext_ln73_cast_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="1"/>
<pin id="169" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln73_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="46" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="76"><net_src comp="48" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="78"><net_src comp="66" pin="2"/><net_sink comp="71" pin=2"/></net>

<net id="84"><net_src comp="48" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="86"><net_src comp="66" pin="2"/><net_sink comp="79" pin=2"/></net>

<net id="94"><net_src comp="54" pin="2"/><net_sink comp="91" pin=0"/></net>

<net id="98"><net_src comp="36" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="36" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="117"><net_src comp="110" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="38" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="122"><net_src comp="110" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="60" pin="2"/><net_sink comp="123" pin=1"/></net>

<net id="132"><net_src comp="113" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="113" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="141" pin="2"/><net_sink comp="66" pin=1"/></net>

<net id="152"><net_src comp="66" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="66" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="50" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="162"><net_src comp="157" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="163"><net_src comp="157" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="164"><net_src comp="157" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="165"><net_src comp="157" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="166"><net_src comp="157" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="170"><net_src comp="91" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="141" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: colScale_fifo_lb | {2 }
	Port: colScale_fifo_ub | {2 }
 - Input state : 
	Port: loadDDR_data_special_Pipeline_loadDDR_data : n | {1 }
	Port: loadDDR_data_special_Pipeline_loadDDR_data : gmem7 | {2 }
	Port: loadDDR_data_special_Pipeline_loadDDR_data : sext_ln73 | {1 }
  - Chain level:
	State 1
		muxLogicAddr_to_store_ln0 : 1
		store_ln0 : 1
		MuxLogicAddr_to_i_load : 1
		i_load : 1
		add_ln73 : 2
		zext_ln73 : 2
		icmp_ln73 : 3
		br_ln73 : 4
		muxLogicData_to_store_ln73 : 3
		muxLogicAddr_to_store_ln73 : 1
		store_ln73 : 3
	State 2
		gmem7_addr_read : 1
		muxLogicData_to_write_ln76 : 1
		write_ln76 : 1
		muxLogicData_to_write_ln77 : 1
		write_ln77 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|
| Operation|            Functional Unit           |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|
|    add   |            add_ln73_fu_113           |    0    |    31   |
|----------|--------------------------------------|---------|---------|
|   icmp   |           icmp_ln73_fu_123           |    0    |    16   |
|----------|--------------------------------------|---------|---------|
|          |       sext_ln73_read_read_fu_54      |    0    |    0    |
|   read   |           n_read_read_fu_60          |    0    |    0    |
|          |      gmem7_addr_read_read_fu_66      |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   write  |        write_ln76_write_fu_71        |    0    |    0    |
|          |        write_ln77_write_fu_79        |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |  muxLogicCE_to_sext_ln73_read_fu_87  |    0    |    0    |
|          |      muxLogicCE_to_n_read_fu_89      |    0    |    0    |
|          |    muxLogicData_to_store_ln0_fu_95   |    0    |    0    |
|          |    muxLogicAddr_to_store_ln0_fu_99   |    0    |    0    |
| muxlogic |     MuxLogicAddr_to_i_load_fu_107    |    0    |    0    |
|          |   muxLogicData_to_store_ln73_fu_129  |    0    |    0    |
|          |   muxLogicAddr_to_store_ln73_fu_133  |    0    |    0    |
|          | muxLogicCE_to_gmem7_addr_read_fu_147 |    0    |    0    |
|          |   muxLogicData_to_write_ln76_fu_149  |    0    |    0    |
|          |   muxLogicData_to_write_ln77_fu_153  |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   sext   |         sext_ln73_cast_fu_91         |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   zext   |           zext_ln73_fu_119           |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   Total  |                                      |    0    |    47   |
|----------|--------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|       i_reg_157      |   31   |
|sext_ln73_cast_reg_167|   64   |
+----------------------+--------+
|         Total        |   95   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   47   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   95   |    -   |
+-----------+--------+--------+
|   Total   |   95   |   47   |
+-----------+--------+--------+
