
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_start>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
   0:	20002260 	.word	0x20002260
}
   4:	0000245d 	.word	0x0000245d
   8:	0000819f 	.word	0x0000819f
   c:	00002449 	.word	0x00002449
  10:	00002449 	.word	0x00002449
  14:	00002449 	.word	0x00002449
  18:	00002449 	.word	0x00002449
	...
  2c:	00002265 	.word	0x00002265
  30:	00002449 	.word	0x00002449
  34:	00000000 	.word	0x00000000
  38:	00002211 	.word	0x00002211
  3c:	00002449 	.word	0x00002449

00000040 <_irq_vector_table>:
  40:	000021c9 000021c9 000021c9 000021c9     .!...!...!...!..
  50:	000021c9 000021c9 000021c9 000021c9     .!...!...!...!..
  60:	000021c9 000021c9 000021c9 000021c9     .!...!...!...!..
  70:	000021c9 000021c9 000021c9 000021c9     .!...!...!...!..
  80:	000021c9 000021c9 000021c9 000021c9     .!...!...!...!..
  90:	000021c9 000021c9 000021c9 000021c9     .!...!...!...!..
  a0:	000021c9 000021c9 000021c9 000021c9     .!...!...!...!..
  b0:	000021c9 000021c9 000021c9 000021c9     .!...!...!...!..
  c0:	000021c9 000021c9 000021c9 000021c9     .!...!...!...!..
  d0:	000021c9 000021c9 000021c9 000021c9     .!...!...!...!..
  e0:	000021c9 000021c9 000021c9 000021c9     .!...!...!...!..
  f0:	000021c9 000021c9 000021c9 000021c9     .!...!...!...!..

Disassembly of section text:

00000100 <__aeabi_drsub>:
     100:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
     104:	e002      	b.n	10c <__adddf3>
     106:	bf00      	nop

00000108 <__aeabi_dsub>:
     108:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0000010c <__adddf3>:
     10c:	b530      	push	{r4, r5, lr}
     10e:	ea4f 0441 	mov.w	r4, r1, lsl #1
     112:	ea4f 0543 	mov.w	r5, r3, lsl #1
     116:	ea94 0f05 	teq	r4, r5
     11a:	bf08      	it	eq
     11c:	ea90 0f02 	teqeq	r0, r2
     120:	bf1f      	itttt	ne
     122:	ea54 0c00 	orrsne.w	ip, r4, r0
     126:	ea55 0c02 	orrsne.w	ip, r5, r2
     12a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
     12e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
     132:	f000 80e2 	beq.w	2fa <__data_size+0x126>
     136:	ea4f 5454 	mov.w	r4, r4, lsr #21
     13a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
     13e:	bfb8      	it	lt
     140:	426d      	neglt	r5, r5
     142:	dd0c      	ble.n	15e <CONFIG_IDLE_STACK_SIZE+0x1e>
     144:	442c      	add	r4, r5
     146:	ea80 0202 	eor.w	r2, r0, r2
     14a:	ea81 0303 	eor.w	r3, r1, r3
     14e:	ea82 0000 	eor.w	r0, r2, r0
     152:	ea83 0101 	eor.w	r1, r3, r1
     156:	ea80 0202 	eor.w	r2, r0, r2
     15a:	ea81 0303 	eor.w	r3, r1, r3
     15e:	2d36      	cmp	r5, #54	; 0x36
     160:	bf88      	it	hi
     162:	bd30      	pophi	{r4, r5, pc}
     164:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     168:	ea4f 3101 	mov.w	r1, r1, lsl #12
     16c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
     170:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
     174:	d002      	beq.n	17c <CONFIG_IDLE_STACK_SIZE+0x3c>
     176:	4240      	negs	r0, r0
     178:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     17c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
     180:	ea4f 3303 	mov.w	r3, r3, lsl #12
     184:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
     188:	d002      	beq.n	190 <CONFIG_IDLE_STACK_SIZE+0x50>
     18a:	4252      	negs	r2, r2
     18c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     190:	ea94 0f05 	teq	r4, r5
     194:	f000 80a7 	beq.w	2e6 <__data_size+0x112>
     198:	f1a4 0401 	sub.w	r4, r4, #1
     19c:	f1d5 0e20 	rsbs	lr, r5, #32
     1a0:	db0d      	blt.n	1be <CONFIG_IDLE_STACK_SIZE+0x7e>
     1a2:	fa02 fc0e 	lsl.w	ip, r2, lr
     1a6:	fa22 f205 	lsr.w	r2, r2, r5
     1aa:	1880      	adds	r0, r0, r2
     1ac:	f141 0100 	adc.w	r1, r1, #0
     1b0:	fa03 f20e 	lsl.w	r2, r3, lr
     1b4:	1880      	adds	r0, r0, r2
     1b6:	fa43 f305 	asr.w	r3, r3, r5
     1ba:	4159      	adcs	r1, r3
     1bc:	e00e      	b.n	1dc <__data_size+0x8>
     1be:	f1a5 0520 	sub.w	r5, r5, #32
     1c2:	f10e 0e20 	add.w	lr, lr, #32
     1c6:	2a01      	cmp	r2, #1
     1c8:	fa03 fc0e 	lsl.w	ip, r3, lr
     1cc:	bf28      	it	cs
     1ce:	f04c 0c02 	orrcs.w	ip, ip, #2
     1d2:	fa43 f305 	asr.w	r3, r3, r5
     1d6:	18c0      	adds	r0, r0, r3
     1d8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
     1dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     1e0:	d507      	bpl.n	1f2 <__data_size+0x1e>
     1e2:	f04f 0e00 	mov.w	lr, #0
     1e6:	f1dc 0c00 	rsbs	ip, ip, #0
     1ea:	eb7e 0000 	sbcs.w	r0, lr, r0
     1ee:	eb6e 0101 	sbc.w	r1, lr, r1
     1f2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
     1f6:	d31b      	bcc.n	230 <__data_size+0x5c>
     1f8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
     1fc:	d30c      	bcc.n	218 <__data_size+0x44>
     1fe:	0849      	lsrs	r1, r1, #1
     200:	ea5f 0030 	movs.w	r0, r0, rrx
     204:	ea4f 0c3c 	mov.w	ip, ip, rrx
     208:	f104 0401 	add.w	r4, r4, #1
     20c:	ea4f 5244 	mov.w	r2, r4, lsl #21
     210:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
     214:	f080 809a 	bcs.w	34c <__data_size+0x178>
     218:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
     21c:	bf08      	it	eq
     21e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
     222:	f150 0000 	adcs.w	r0, r0, #0
     226:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     22a:	ea41 0105 	orr.w	r1, r1, r5
     22e:	bd30      	pop	{r4, r5, pc}
     230:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
     234:	4140      	adcs	r0, r0
     236:	eb41 0101 	adc.w	r1, r1, r1
     23a:	3c01      	subs	r4, #1
     23c:	bf28      	it	cs
     23e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
     242:	d2e9      	bcs.n	218 <__data_size+0x44>
     244:	f091 0f00 	teq	r1, #0
     248:	bf04      	itt	eq
     24a:	4601      	moveq	r1, r0
     24c:	2000      	moveq	r0, #0
     24e:	fab1 f381 	clz	r3, r1
     252:	bf08      	it	eq
     254:	3320      	addeq	r3, #32
     256:	f1a3 030b 	sub.w	r3, r3, #11
     25a:	f1b3 0220 	subs.w	r2, r3, #32
     25e:	da0c      	bge.n	27a <__data_size+0xa6>
     260:	320c      	adds	r2, #12
     262:	dd08      	ble.n	276 <__data_size+0xa2>
     264:	f102 0c14 	add.w	ip, r2, #20
     268:	f1c2 020c 	rsb	r2, r2, #12
     26c:	fa01 f00c 	lsl.w	r0, r1, ip
     270:	fa21 f102 	lsr.w	r1, r1, r2
     274:	e00c      	b.n	290 <__data_size+0xbc>
     276:	f102 0214 	add.w	r2, r2, #20
     27a:	bfd8      	it	le
     27c:	f1c2 0c20 	rsble	ip, r2, #32
     280:	fa01 f102 	lsl.w	r1, r1, r2
     284:	fa20 fc0c 	lsr.w	ip, r0, ip
     288:	bfdc      	itt	le
     28a:	ea41 010c 	orrle.w	r1, r1, ip
     28e:	4090      	lslle	r0, r2
     290:	1ae4      	subs	r4, r4, r3
     292:	bfa2      	ittt	ge
     294:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
     298:	4329      	orrge	r1, r5
     29a:	bd30      	popge	{r4, r5, pc}
     29c:	ea6f 0404 	mvn.w	r4, r4
     2a0:	3c1f      	subs	r4, #31
     2a2:	da1c      	bge.n	2de <__data_size+0x10a>
     2a4:	340c      	adds	r4, #12
     2a6:	dc0e      	bgt.n	2c6 <__data_size+0xf2>
     2a8:	f104 0414 	add.w	r4, r4, #20
     2ac:	f1c4 0220 	rsb	r2, r4, #32
     2b0:	fa20 f004 	lsr.w	r0, r0, r4
     2b4:	fa01 f302 	lsl.w	r3, r1, r2
     2b8:	ea40 0003 	orr.w	r0, r0, r3
     2bc:	fa21 f304 	lsr.w	r3, r1, r4
     2c0:	ea45 0103 	orr.w	r1, r5, r3
     2c4:	bd30      	pop	{r4, r5, pc}
     2c6:	f1c4 040c 	rsb	r4, r4, #12
     2ca:	f1c4 0220 	rsb	r2, r4, #32
     2ce:	fa20 f002 	lsr.w	r0, r0, r2
     2d2:	fa01 f304 	lsl.w	r3, r1, r4
     2d6:	ea40 0003 	orr.w	r0, r0, r3
     2da:	4629      	mov	r1, r5
     2dc:	bd30      	pop	{r4, r5, pc}
     2de:	fa21 f004 	lsr.w	r0, r1, r4
     2e2:	4629      	mov	r1, r5
     2e4:	bd30      	pop	{r4, r5, pc}
     2e6:	f094 0f00 	teq	r4, #0
     2ea:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
     2ee:	bf06      	itte	eq
     2f0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
     2f4:	3401      	addeq	r4, #1
     2f6:	3d01      	subne	r5, #1
     2f8:	e74e      	b.n	198 <CONFIG_IDLE_STACK_SIZE+0x58>
     2fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
     2fe:	bf18      	it	ne
     300:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
     304:	d029      	beq.n	35a <__data_size+0x186>
     306:	ea94 0f05 	teq	r4, r5
     30a:	bf08      	it	eq
     30c:	ea90 0f02 	teqeq	r0, r2
     310:	d005      	beq.n	31e <__data_size+0x14a>
     312:	ea54 0c00 	orrs.w	ip, r4, r0
     316:	bf04      	itt	eq
     318:	4619      	moveq	r1, r3
     31a:	4610      	moveq	r0, r2
     31c:	bd30      	pop	{r4, r5, pc}
     31e:	ea91 0f03 	teq	r1, r3
     322:	bf1e      	ittt	ne
     324:	2100      	movne	r1, #0
     326:	2000      	movne	r0, #0
     328:	bd30      	popne	{r4, r5, pc}
     32a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
     32e:	d105      	bne.n	33c <__data_size+0x168>
     330:	0040      	lsls	r0, r0, #1
     332:	4149      	adcs	r1, r1
     334:	bf28      	it	cs
     336:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
     33a:	bd30      	pop	{r4, r5, pc}
     33c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
     340:	bf3c      	itt	cc
     342:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
     346:	bd30      	popcc	{r4, r5, pc}
     348:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     34c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
     350:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     354:	f04f 0000 	mov.w	r0, #0
     358:	bd30      	pop	{r4, r5, pc}
     35a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
     35e:	bf1a      	itte	ne
     360:	4619      	movne	r1, r3
     362:	4610      	movne	r0, r2
     364:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
     368:	bf1c      	itt	ne
     36a:	460b      	movne	r3, r1
     36c:	4602      	movne	r2, r0
     36e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
     372:	bf06      	itte	eq
     374:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
     378:	ea91 0f03 	teqeq	r1, r3
     37c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
     380:	bd30      	pop	{r4, r5, pc}
     382:	bf00      	nop

00000384 <__aeabi_ui2d>:
     384:	f090 0f00 	teq	r0, #0
     388:	bf04      	itt	eq
     38a:	2100      	moveq	r1, #0
     38c:	4770      	bxeq	lr
     38e:	b530      	push	{r4, r5, lr}
     390:	f44f 6480 	mov.w	r4, #1024	; 0x400
     394:	f104 0432 	add.w	r4, r4, #50	; 0x32
     398:	f04f 0500 	mov.w	r5, #0
     39c:	f04f 0100 	mov.w	r1, #0
     3a0:	e750      	b.n	244 <__data_size+0x70>
     3a2:	bf00      	nop

000003a4 <__aeabi_i2d>:
     3a4:	f090 0f00 	teq	r0, #0
     3a8:	bf04      	itt	eq
     3aa:	2100      	moveq	r1, #0
     3ac:	4770      	bxeq	lr
     3ae:	b530      	push	{r4, r5, lr}
     3b0:	f44f 6480 	mov.w	r4, #1024	; 0x400
     3b4:	f104 0432 	add.w	r4, r4, #50	; 0x32
     3b8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
     3bc:	bf48      	it	mi
     3be:	4240      	negmi	r0, r0
     3c0:	f04f 0100 	mov.w	r1, #0
     3c4:	e73e      	b.n	244 <__data_size+0x70>
     3c6:	bf00      	nop

000003c8 <__aeabi_f2d>:
     3c8:	0042      	lsls	r2, r0, #1
     3ca:	ea4f 01e2 	mov.w	r1, r2, asr #3
     3ce:	ea4f 0131 	mov.w	r1, r1, rrx
     3d2:	ea4f 7002 	mov.w	r0, r2, lsl #28
     3d6:	bf1f      	itttt	ne
     3d8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
     3dc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
     3e0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
     3e4:	4770      	bxne	lr
     3e6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
     3ea:	bf08      	it	eq
     3ec:	4770      	bxeq	lr
     3ee:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
     3f2:	bf04      	itt	eq
     3f4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
     3f8:	4770      	bxeq	lr
     3fa:	b530      	push	{r4, r5, lr}
     3fc:	f44f 7460 	mov.w	r4, #896	; 0x380
     400:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     404:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
     408:	e71c      	b.n	244 <__data_size+0x70>
     40a:	bf00      	nop

0000040c <__aeabi_ul2d>:
     40c:	ea50 0201 	orrs.w	r2, r0, r1
     410:	bf08      	it	eq
     412:	4770      	bxeq	lr
     414:	b530      	push	{r4, r5, lr}
     416:	f04f 0500 	mov.w	r5, #0
     41a:	e00a      	b.n	432 <__aeabi_l2d+0x16>

0000041c <__aeabi_l2d>:
     41c:	ea50 0201 	orrs.w	r2, r0, r1
     420:	bf08      	it	eq
     422:	4770      	bxeq	lr
     424:	b530      	push	{r4, r5, lr}
     426:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
     42a:	d502      	bpl.n	432 <__aeabi_l2d+0x16>
     42c:	4240      	negs	r0, r0
     42e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     432:	f44f 6480 	mov.w	r4, #1024	; 0x400
     436:	f104 0432 	add.w	r4, r4, #50	; 0x32
     43a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
     43e:	f43f aed8 	beq.w	1f2 <__data_size+0x1e>
     442:	f04f 0203 	mov.w	r2, #3
     446:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
     44a:	bf18      	it	ne
     44c:	3203      	addne	r2, #3
     44e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
     452:	bf18      	it	ne
     454:	3203      	addne	r2, #3
     456:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
     45a:	f1c2 0320 	rsb	r3, r2, #32
     45e:	fa00 fc03 	lsl.w	ip, r0, r3
     462:	fa20 f002 	lsr.w	r0, r0, r2
     466:	fa01 fe03 	lsl.w	lr, r1, r3
     46a:	ea40 000e 	orr.w	r0, r0, lr
     46e:	fa21 f102 	lsr.w	r1, r1, r2
     472:	4414      	add	r4, r2
     474:	e6bd      	b.n	1f2 <__data_size+0x1e>
     476:	bf00      	nop

00000478 <__aeabi_dmul>:
     478:	b570      	push	{r4, r5, r6, lr}
     47a:	f04f 0cff 	mov.w	ip, #255	; 0xff
     47e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
     482:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
     486:	bf1d      	ittte	ne
     488:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
     48c:	ea94 0f0c 	teqne	r4, ip
     490:	ea95 0f0c 	teqne	r5, ip
     494:	f000 f8de 	bleq	654 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x16c>
     498:	442c      	add	r4, r5
     49a:	ea81 0603 	eor.w	r6, r1, r3
     49e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
     4a2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
     4a6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
     4aa:	bf18      	it	ne
     4ac:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
     4b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     4b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
     4b8:	d038      	beq.n	52c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x44>
     4ba:	fba0 ce02 	umull	ip, lr, r0, r2
     4be:	f04f 0500 	mov.w	r5, #0
     4c2:	fbe1 e502 	umlal	lr, r5, r1, r2
     4c6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
     4ca:	fbe0 e503 	umlal	lr, r5, r0, r3
     4ce:	f04f 0600 	mov.w	r6, #0
     4d2:	fbe1 5603 	umlal	r5, r6, r1, r3
     4d6:	f09c 0f00 	teq	ip, #0
     4da:	bf18      	it	ne
     4dc:	f04e 0e01 	orrne.w	lr, lr, #1
     4e0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
     4e4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
     4e8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
     4ec:	d204      	bcs.n	4f8 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x10>
     4ee:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
     4f2:	416d      	adcs	r5, r5
     4f4:	eb46 0606 	adc.w	r6, r6, r6
     4f8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
     4fc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
     500:	ea4f 20c5 	mov.w	r0, r5, lsl #11
     504:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
     508:	ea4f 2ece 	mov.w	lr, lr, lsl #11
     50c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
     510:	bf88      	it	hi
     512:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
     516:	d81e      	bhi.n	556 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x6e>
     518:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
     51c:	bf08      	it	eq
     51e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
     522:	f150 0000 	adcs.w	r0, r0, #0
     526:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     52a:	bd70      	pop	{r4, r5, r6, pc}
     52c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
     530:	ea46 0101 	orr.w	r1, r6, r1
     534:	ea40 0002 	orr.w	r0, r0, r2
     538:	ea81 0103 	eor.w	r1, r1, r3
     53c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
     540:	bfc2      	ittt	gt
     542:	ebd4 050c 	rsbsgt	r5, r4, ip
     546:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
     54a:	bd70      	popgt	{r4, r5, r6, pc}
     54c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     550:	f04f 0e00 	mov.w	lr, #0
     554:	3c01      	subs	r4, #1
     556:	f300 80ab 	bgt.w	6b0 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1c8>
     55a:	f114 0f36 	cmn.w	r4, #54	; 0x36
     55e:	bfde      	ittt	le
     560:	2000      	movle	r0, #0
     562:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
     566:	bd70      	pople	{r4, r5, r6, pc}
     568:	f1c4 0400 	rsb	r4, r4, #0
     56c:	3c20      	subs	r4, #32
     56e:	da35      	bge.n	5dc <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xf4>
     570:	340c      	adds	r4, #12
     572:	dc1b      	bgt.n	5ac <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xc4>
     574:	f104 0414 	add.w	r4, r4, #20
     578:	f1c4 0520 	rsb	r5, r4, #32
     57c:	fa00 f305 	lsl.w	r3, r0, r5
     580:	fa20 f004 	lsr.w	r0, r0, r4
     584:	fa01 f205 	lsl.w	r2, r1, r5
     588:	ea40 0002 	orr.w	r0, r0, r2
     58c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
     590:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
     594:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
     598:	fa21 f604 	lsr.w	r6, r1, r4
     59c:	eb42 0106 	adc.w	r1, r2, r6
     5a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     5a4:	bf08      	it	eq
     5a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     5aa:	bd70      	pop	{r4, r5, r6, pc}
     5ac:	f1c4 040c 	rsb	r4, r4, #12
     5b0:	f1c4 0520 	rsb	r5, r4, #32
     5b4:	fa00 f304 	lsl.w	r3, r0, r4
     5b8:	fa20 f005 	lsr.w	r0, r0, r5
     5bc:	fa01 f204 	lsl.w	r2, r1, r4
     5c0:	ea40 0002 	orr.w	r0, r0, r2
     5c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     5c8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
     5cc:	f141 0100 	adc.w	r1, r1, #0
     5d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     5d4:	bf08      	it	eq
     5d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     5da:	bd70      	pop	{r4, r5, r6, pc}
     5dc:	f1c4 0520 	rsb	r5, r4, #32
     5e0:	fa00 f205 	lsl.w	r2, r0, r5
     5e4:	ea4e 0e02 	orr.w	lr, lr, r2
     5e8:	fa20 f304 	lsr.w	r3, r0, r4
     5ec:	fa01 f205 	lsl.w	r2, r1, r5
     5f0:	ea43 0302 	orr.w	r3, r3, r2
     5f4:	fa21 f004 	lsr.w	r0, r1, r4
     5f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     5fc:	fa21 f204 	lsr.w	r2, r1, r4
     600:	ea20 0002 	bic.w	r0, r0, r2
     604:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
     608:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     60c:	bf08      	it	eq
     60e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     612:	bd70      	pop	{r4, r5, r6, pc}
     614:	f094 0f00 	teq	r4, #0
     618:	d10f      	bne.n	63a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x152>
     61a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
     61e:	0040      	lsls	r0, r0, #1
     620:	eb41 0101 	adc.w	r1, r1, r1
     624:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     628:	bf08      	it	eq
     62a:	3c01      	subeq	r4, #1
     62c:	d0f7      	beq.n	61e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x136>
     62e:	ea41 0106 	orr.w	r1, r1, r6
     632:	f095 0f00 	teq	r5, #0
     636:	bf18      	it	ne
     638:	4770      	bxne	lr
     63a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
     63e:	0052      	lsls	r2, r2, #1
     640:	eb43 0303 	adc.w	r3, r3, r3
     644:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
     648:	bf08      	it	eq
     64a:	3d01      	subeq	r5, #1
     64c:	d0f7      	beq.n	63e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x156>
     64e:	ea43 0306 	orr.w	r3, r3, r6
     652:	4770      	bx	lr
     654:	ea94 0f0c 	teq	r4, ip
     658:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
     65c:	bf18      	it	ne
     65e:	ea95 0f0c 	teqne	r5, ip
     662:	d00c      	beq.n	67e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x196>
     664:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     668:	bf18      	it	ne
     66a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     66e:	d1d1      	bne.n	614 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x12c>
     670:	ea81 0103 	eor.w	r1, r1, r3
     674:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     678:	f04f 0000 	mov.w	r0, #0
     67c:	bd70      	pop	{r4, r5, r6, pc}
     67e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     682:	bf06      	itte	eq
     684:	4610      	moveq	r0, r2
     686:	4619      	moveq	r1, r3
     688:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     68c:	d019      	beq.n	6c2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1da>
     68e:	ea94 0f0c 	teq	r4, ip
     692:	d102      	bne.n	69a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1b2>
     694:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
     698:	d113      	bne.n	6c2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1da>
     69a:	ea95 0f0c 	teq	r5, ip
     69e:	d105      	bne.n	6ac <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1c4>
     6a0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
     6a4:	bf1c      	itt	ne
     6a6:	4610      	movne	r0, r2
     6a8:	4619      	movne	r1, r3
     6aa:	d10a      	bne.n	6c2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1da>
     6ac:	ea81 0103 	eor.w	r1, r1, r3
     6b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     6b4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
     6b8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     6bc:	f04f 0000 	mov.w	r0, #0
     6c0:	bd70      	pop	{r4, r5, r6, pc}
     6c2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
     6c6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
     6ca:	bd70      	pop	{r4, r5, r6, pc}

000006cc <__aeabi_ddiv>:
     6cc:	b570      	push	{r4, r5, r6, lr}
     6ce:	f04f 0cff 	mov.w	ip, #255	; 0xff
     6d2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
     6d6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
     6da:	bf1d      	ittte	ne
     6dc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
     6e0:	ea94 0f0c 	teqne	r4, ip
     6e4:	ea95 0f0c 	teqne	r5, ip
     6e8:	f000 f8a7 	bleq	83a <CONFIG_ISR_STACK_SIZE+0x3a>
     6ec:	eba4 0405 	sub.w	r4, r4, r5
     6f0:	ea81 0e03 	eor.w	lr, r1, r3
     6f4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
     6f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
     6fc:	f000 8088 	beq.w	810 <CONFIG_ISR_STACK_SIZE+0x10>
     700:	ea4f 3303 	mov.w	r3, r3, lsl #12
     704:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
     708:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
     70c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
     710:	ea4f 2202 	mov.w	r2, r2, lsl #8
     714:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
     718:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
     71c:	ea4f 2600 	mov.w	r6, r0, lsl #8
     720:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
     724:	429d      	cmp	r5, r3
     726:	bf08      	it	eq
     728:	4296      	cmpeq	r6, r2
     72a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
     72e:	f504 7440 	add.w	r4, r4, #768	; 0x300
     732:	d202      	bcs.n	73a <__aeabi_ddiv+0x6e>
     734:	085b      	lsrs	r3, r3, #1
     736:	ea4f 0232 	mov.w	r2, r2, rrx
     73a:	1ab6      	subs	r6, r6, r2
     73c:	eb65 0503 	sbc.w	r5, r5, r3
     740:	085b      	lsrs	r3, r3, #1
     742:	ea4f 0232 	mov.w	r2, r2, rrx
     746:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
     74a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
     74e:	ebb6 0e02 	subs.w	lr, r6, r2
     752:	eb75 0e03 	sbcs.w	lr, r5, r3
     756:	bf22      	ittt	cs
     758:	1ab6      	subcs	r6, r6, r2
     75a:	4675      	movcs	r5, lr
     75c:	ea40 000c 	orrcs.w	r0, r0, ip
     760:	085b      	lsrs	r3, r3, #1
     762:	ea4f 0232 	mov.w	r2, r2, rrx
     766:	ebb6 0e02 	subs.w	lr, r6, r2
     76a:	eb75 0e03 	sbcs.w	lr, r5, r3
     76e:	bf22      	ittt	cs
     770:	1ab6      	subcs	r6, r6, r2
     772:	4675      	movcs	r5, lr
     774:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
     778:	085b      	lsrs	r3, r3, #1
     77a:	ea4f 0232 	mov.w	r2, r2, rrx
     77e:	ebb6 0e02 	subs.w	lr, r6, r2
     782:	eb75 0e03 	sbcs.w	lr, r5, r3
     786:	bf22      	ittt	cs
     788:	1ab6      	subcs	r6, r6, r2
     78a:	4675      	movcs	r5, lr
     78c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
     790:	085b      	lsrs	r3, r3, #1
     792:	ea4f 0232 	mov.w	r2, r2, rrx
     796:	ebb6 0e02 	subs.w	lr, r6, r2
     79a:	eb75 0e03 	sbcs.w	lr, r5, r3
     79e:	bf22      	ittt	cs
     7a0:	1ab6      	subcs	r6, r6, r2
     7a2:	4675      	movcs	r5, lr
     7a4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
     7a8:	ea55 0e06 	orrs.w	lr, r5, r6
     7ac:	d018      	beq.n	7e0 <__aeabi_ddiv+0x114>
     7ae:	ea4f 1505 	mov.w	r5, r5, lsl #4
     7b2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
     7b6:	ea4f 1606 	mov.w	r6, r6, lsl #4
     7ba:	ea4f 03c3 	mov.w	r3, r3, lsl #3
     7be:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
     7c2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
     7c6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
     7ca:	d1c0      	bne.n	74e <__aeabi_ddiv+0x82>
     7cc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     7d0:	d10b      	bne.n	7ea <__aeabi_ddiv+0x11e>
     7d2:	ea41 0100 	orr.w	r1, r1, r0
     7d6:	f04f 0000 	mov.w	r0, #0
     7da:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
     7de:	e7b6      	b.n	74e <__aeabi_ddiv+0x82>
     7e0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     7e4:	bf04      	itt	eq
     7e6:	4301      	orreq	r1, r0
     7e8:	2000      	moveq	r0, #0
     7ea:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
     7ee:	bf88      	it	hi
     7f0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
     7f4:	f63f aeaf 	bhi.w	556 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x6e>
     7f8:	ebb5 0c03 	subs.w	ip, r5, r3
     7fc:	bf04      	itt	eq
     7fe:	ebb6 0c02 	subseq.w	ip, r6, r2
     802:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
     806:	f150 0000 	adcs.w	r0, r0, #0
     80a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     80e:	bd70      	pop	{r4, r5, r6, pc}
     810:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
     814:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
     818:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
     81c:	bfc2      	ittt	gt
     81e:	ebd4 050c 	rsbsgt	r5, r4, ip
     822:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
     826:	bd70      	popgt	{r4, r5, r6, pc}
     828:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     82c:	f04f 0e00 	mov.w	lr, #0
     830:	3c01      	subs	r4, #1
     832:	e690      	b.n	556 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x6e>
     834:	ea45 0e06 	orr.w	lr, r5, r6
     838:	e68d      	b.n	556 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x6e>
     83a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
     83e:	ea94 0f0c 	teq	r4, ip
     842:	bf08      	it	eq
     844:	ea95 0f0c 	teqeq	r5, ip
     848:	f43f af3b 	beq.w	6c2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1da>
     84c:	ea94 0f0c 	teq	r4, ip
     850:	d10a      	bne.n	868 <CONFIG_ISR_STACK_SIZE+0x68>
     852:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
     856:	f47f af34 	bne.w	6c2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1da>
     85a:	ea95 0f0c 	teq	r5, ip
     85e:	f47f af25 	bne.w	6ac <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1c4>
     862:	4610      	mov	r0, r2
     864:	4619      	mov	r1, r3
     866:	e72c      	b.n	6c2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1da>
     868:	ea95 0f0c 	teq	r5, ip
     86c:	d106      	bne.n	87c <CONFIG_ISR_STACK_SIZE+0x7c>
     86e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
     872:	f43f aefd 	beq.w	670 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x188>
     876:	4610      	mov	r0, r2
     878:	4619      	mov	r1, r3
     87a:	e722      	b.n	6c2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1da>
     87c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     880:	bf18      	it	ne
     882:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     886:	f47f aec5 	bne.w	614 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x12c>
     88a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
     88e:	f47f af0d 	bne.w	6ac <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1c4>
     892:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
     896:	f47f aeeb 	bne.w	670 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x188>
     89a:	e712      	b.n	6c2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1da>

0000089c <__aeabi_d2iz>:
     89c:	ea4f 0241 	mov.w	r2, r1, lsl #1
     8a0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
     8a4:	d215      	bcs.n	8d2 <__aeabi_d2iz+0x36>
     8a6:	d511      	bpl.n	8cc <__aeabi_d2iz+0x30>
     8a8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
     8ac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
     8b0:	d912      	bls.n	8d8 <__aeabi_d2iz+0x3c>
     8b2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
     8b6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
     8ba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
     8be:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     8c2:	fa23 f002 	lsr.w	r0, r3, r2
     8c6:	bf18      	it	ne
     8c8:	4240      	negne	r0, r0
     8ca:	4770      	bx	lr
     8cc:	f04f 0000 	mov.w	r0, #0
     8d0:	4770      	bx	lr
     8d2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
     8d6:	d105      	bne.n	8e4 <__aeabi_d2iz+0x48>
     8d8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
     8dc:	bf08      	it	eq
     8de:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
     8e2:	4770      	bx	lr
     8e4:	f04f 0000 	mov.w	r0, #0
     8e8:	4770      	bx	lr
     8ea:	bf00      	nop

000008ec <__aeabi_uldivmod>:
     8ec:	b953      	cbnz	r3, 904 <__aeabi_uldivmod+0x18>
     8ee:	b94a      	cbnz	r2, 904 <__aeabi_uldivmod+0x18>
     8f0:	2900      	cmp	r1, #0
     8f2:	bf08      	it	eq
     8f4:	2800      	cmpeq	r0, #0
     8f6:	bf1c      	itt	ne
     8f8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
     8fc:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
     900:	f000 b96c 	b.w	bdc <__aeabi_idiv0>
     904:	f1ad 0c08 	sub.w	ip, sp, #8
     908:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     90c:	f000 f806 	bl	91c <__udivmoddi4>
     910:	f8dd e004 	ldr.w	lr, [sp, #4]
     914:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     918:	b004      	add	sp, #16
     91a:	4770      	bx	lr

0000091c <__udivmoddi4>:
     91c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     920:	9e08      	ldr	r6, [sp, #32]
     922:	460d      	mov	r5, r1
     924:	4604      	mov	r4, r0
     926:	468e      	mov	lr, r1
     928:	2b00      	cmp	r3, #0
     92a:	f040 8082 	bne.w	a32 <__udivmoddi4+0x116>
     92e:	428a      	cmp	r2, r1
     930:	4617      	mov	r7, r2
     932:	d946      	bls.n	9c2 <__udivmoddi4+0xa6>
     934:	fab2 f282 	clz	r2, r2
     938:	b14a      	cbz	r2, 94e <__udivmoddi4+0x32>
     93a:	f1c2 0120 	rsb	r1, r2, #32
     93e:	fa05 f302 	lsl.w	r3, r5, r2
     942:	fa20 f101 	lsr.w	r1, r0, r1
     946:	4097      	lsls	r7, r2
     948:	ea41 0e03 	orr.w	lr, r1, r3
     94c:	4094      	lsls	r4, r2
     94e:	ea4f 4817 	mov.w	r8, r7, lsr #16
     952:	0c23      	lsrs	r3, r4, #16
     954:	fbbe fcf8 	udiv	ip, lr, r8
     958:	b2b9      	uxth	r1, r7
     95a:	fb08 ee1c 	mls	lr, r8, ip, lr
     95e:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
     962:	fb0c f001 	mul.w	r0, ip, r1
     966:	4298      	cmp	r0, r3
     968:	d90a      	bls.n	980 <__udivmoddi4+0x64>
     96a:	18fb      	adds	r3, r7, r3
     96c:	f10c 35ff 	add.w	r5, ip, #4294967295	; 0xffffffff
     970:	f080 8116 	bcs.w	ba0 <__udivmoddi4+0x284>
     974:	4298      	cmp	r0, r3
     976:	f240 8113 	bls.w	ba0 <__udivmoddi4+0x284>
     97a:	f1ac 0c02 	sub.w	ip, ip, #2
     97e:	443b      	add	r3, r7
     980:	1a1b      	subs	r3, r3, r0
     982:	b2a4      	uxth	r4, r4
     984:	fbb3 f0f8 	udiv	r0, r3, r8
     988:	fb08 3310 	mls	r3, r8, r0, r3
     98c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     990:	fb00 f101 	mul.w	r1, r0, r1
     994:	42a1      	cmp	r1, r4
     996:	d909      	bls.n	9ac <__udivmoddi4+0x90>
     998:	193c      	adds	r4, r7, r4
     99a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
     99e:	f080 8101 	bcs.w	ba4 <__udivmoddi4+0x288>
     9a2:	42a1      	cmp	r1, r4
     9a4:	f240 80fe 	bls.w	ba4 <__udivmoddi4+0x288>
     9a8:	3802      	subs	r0, #2
     9aa:	443c      	add	r4, r7
     9ac:	1a64      	subs	r4, r4, r1
     9ae:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
     9b2:	2100      	movs	r1, #0
     9b4:	b11e      	cbz	r6, 9be <__udivmoddi4+0xa2>
     9b6:	40d4      	lsrs	r4, r2
     9b8:	2300      	movs	r3, #0
     9ba:	e9c6 4300 	strd	r4, r3, [r6]
     9be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     9c2:	b902      	cbnz	r2, 9c6 <__udivmoddi4+0xaa>
     9c4:	deff      	udf	#255	; 0xff
     9c6:	fab2 f282 	clz	r2, r2
     9ca:	2a00      	cmp	r2, #0
     9cc:	d14f      	bne.n	a6e <__udivmoddi4+0x152>
     9ce:	1bcb      	subs	r3, r1, r7
     9d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     9d4:	fa1f f887 	uxth.w	r8, r7
     9d8:	2101      	movs	r1, #1
     9da:	fbb3 fcfe 	udiv	ip, r3, lr
     9de:	0c25      	lsrs	r5, r4, #16
     9e0:	fb0e 331c 	mls	r3, lr, ip, r3
     9e4:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
     9e8:	fb08 f30c 	mul.w	r3, r8, ip
     9ec:	42ab      	cmp	r3, r5
     9ee:	d907      	bls.n	a00 <__udivmoddi4+0xe4>
     9f0:	197d      	adds	r5, r7, r5
     9f2:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
     9f6:	d202      	bcs.n	9fe <__udivmoddi4+0xe2>
     9f8:	42ab      	cmp	r3, r5
     9fa:	f200 80e7 	bhi.w	bcc <__udivmoddi4+0x2b0>
     9fe:	4684      	mov	ip, r0
     a00:	1aed      	subs	r5, r5, r3
     a02:	b2a3      	uxth	r3, r4
     a04:	fbb5 f0fe 	udiv	r0, r5, lr
     a08:	fb0e 5510 	mls	r5, lr, r0, r5
     a0c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
     a10:	fb08 f800 	mul.w	r8, r8, r0
     a14:	45a0      	cmp	r8, r4
     a16:	d907      	bls.n	a28 <__udivmoddi4+0x10c>
     a18:	193c      	adds	r4, r7, r4
     a1a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
     a1e:	d202      	bcs.n	a26 <__udivmoddi4+0x10a>
     a20:	45a0      	cmp	r8, r4
     a22:	f200 80d7 	bhi.w	bd4 <__udivmoddi4+0x2b8>
     a26:	4618      	mov	r0, r3
     a28:	eba4 0408 	sub.w	r4, r4, r8
     a2c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
     a30:	e7c0      	b.n	9b4 <__udivmoddi4+0x98>
     a32:	428b      	cmp	r3, r1
     a34:	d908      	bls.n	a48 <__udivmoddi4+0x12c>
     a36:	2e00      	cmp	r6, #0
     a38:	f000 80af 	beq.w	b9a <__udivmoddi4+0x27e>
     a3c:	2100      	movs	r1, #0
     a3e:	e9c6 0500 	strd	r0, r5, [r6]
     a42:	4608      	mov	r0, r1
     a44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     a48:	fab3 f183 	clz	r1, r3
     a4c:	2900      	cmp	r1, #0
     a4e:	d14b      	bne.n	ae8 <__udivmoddi4+0x1cc>
     a50:	42ab      	cmp	r3, r5
     a52:	d302      	bcc.n	a5a <__udivmoddi4+0x13e>
     a54:	4282      	cmp	r2, r0
     a56:	f200 80b7 	bhi.w	bc8 <__udivmoddi4+0x2ac>
     a5a:	1a84      	subs	r4, r0, r2
     a5c:	eb65 0303 	sbc.w	r3, r5, r3
     a60:	2001      	movs	r0, #1
     a62:	469e      	mov	lr, r3
     a64:	2e00      	cmp	r6, #0
     a66:	d0aa      	beq.n	9be <__udivmoddi4+0xa2>
     a68:	e9c6 4e00 	strd	r4, lr, [r6]
     a6c:	e7a7      	b.n	9be <__udivmoddi4+0xa2>
     a6e:	f1c2 0c20 	rsb	ip, r2, #32
     a72:	fa01 f302 	lsl.w	r3, r1, r2
     a76:	4097      	lsls	r7, r2
     a78:	fa20 f00c 	lsr.w	r0, r0, ip
     a7c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     a80:	fa21 fc0c 	lsr.w	ip, r1, ip
     a84:	4318      	orrs	r0, r3
     a86:	fbbc f1fe 	udiv	r1, ip, lr
     a8a:	0c05      	lsrs	r5, r0, #16
     a8c:	fb0e cc11 	mls	ip, lr, r1, ip
     a90:	fa1f f887 	uxth.w	r8, r7
     a94:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
     a98:	fb01 f308 	mul.w	r3, r1, r8
     a9c:	42ab      	cmp	r3, r5
     a9e:	fa04 f402 	lsl.w	r4, r4, r2
     aa2:	d909      	bls.n	ab8 <__udivmoddi4+0x19c>
     aa4:	197d      	adds	r5, r7, r5
     aa6:	f101 3cff 	add.w	ip, r1, #4294967295	; 0xffffffff
     aaa:	f080 808b 	bcs.w	bc4 <__udivmoddi4+0x2a8>
     aae:	42ab      	cmp	r3, r5
     ab0:	f240 8088 	bls.w	bc4 <__udivmoddi4+0x2a8>
     ab4:	3902      	subs	r1, #2
     ab6:	443d      	add	r5, r7
     ab8:	1aeb      	subs	r3, r5, r3
     aba:	b285      	uxth	r5, r0
     abc:	fbb3 f0fe 	udiv	r0, r3, lr
     ac0:	fb0e 3310 	mls	r3, lr, r0, r3
     ac4:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
     ac8:	fb00 f308 	mul.w	r3, r0, r8
     acc:	42ab      	cmp	r3, r5
     ace:	d907      	bls.n	ae0 <__udivmoddi4+0x1c4>
     ad0:	197d      	adds	r5, r7, r5
     ad2:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
     ad6:	d271      	bcs.n	bbc <__udivmoddi4+0x2a0>
     ad8:	42ab      	cmp	r3, r5
     ada:	d96f      	bls.n	bbc <__udivmoddi4+0x2a0>
     adc:	3802      	subs	r0, #2
     ade:	443d      	add	r5, r7
     ae0:	1aeb      	subs	r3, r5, r3
     ae2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
     ae6:	e778      	b.n	9da <__udivmoddi4+0xbe>
     ae8:	f1c1 0c20 	rsb	ip, r1, #32
     aec:	408b      	lsls	r3, r1
     aee:	fa22 f70c 	lsr.w	r7, r2, ip
     af2:	431f      	orrs	r7, r3
     af4:	fa20 f40c 	lsr.w	r4, r0, ip
     af8:	fa05 f301 	lsl.w	r3, r5, r1
     afc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     b00:	fa25 f50c 	lsr.w	r5, r5, ip
     b04:	431c      	orrs	r4, r3
     b06:	0c23      	lsrs	r3, r4, #16
     b08:	fbb5 f9fe 	udiv	r9, r5, lr
     b0c:	fa1f f887 	uxth.w	r8, r7
     b10:	fb0e 5519 	mls	r5, lr, r9, r5
     b14:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
     b18:	fb09 fa08 	mul.w	sl, r9, r8
     b1c:	45aa      	cmp	sl, r5
     b1e:	fa02 f201 	lsl.w	r2, r2, r1
     b22:	fa00 f301 	lsl.w	r3, r0, r1
     b26:	d908      	bls.n	b3a <__udivmoddi4+0x21e>
     b28:	197d      	adds	r5, r7, r5
     b2a:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
     b2e:	d247      	bcs.n	bc0 <__udivmoddi4+0x2a4>
     b30:	45aa      	cmp	sl, r5
     b32:	d945      	bls.n	bc0 <__udivmoddi4+0x2a4>
     b34:	f1a9 0902 	sub.w	r9, r9, #2
     b38:	443d      	add	r5, r7
     b3a:	eba5 050a 	sub.w	r5, r5, sl
     b3e:	b2a4      	uxth	r4, r4
     b40:	fbb5 f0fe 	udiv	r0, r5, lr
     b44:	fb0e 5510 	mls	r5, lr, r0, r5
     b48:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
     b4c:	fb00 f808 	mul.w	r8, r0, r8
     b50:	45a0      	cmp	r8, r4
     b52:	d907      	bls.n	b64 <__udivmoddi4+0x248>
     b54:	193c      	adds	r4, r7, r4
     b56:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
     b5a:	d22d      	bcs.n	bb8 <__udivmoddi4+0x29c>
     b5c:	45a0      	cmp	r8, r4
     b5e:	d92b      	bls.n	bb8 <__udivmoddi4+0x29c>
     b60:	3802      	subs	r0, #2
     b62:	443c      	add	r4, r7
     b64:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
     b68:	eba4 0408 	sub.w	r4, r4, r8
     b6c:	fba0 8902 	umull	r8, r9, r0, r2
     b70:	454c      	cmp	r4, r9
     b72:	46c6      	mov	lr, r8
     b74:	464d      	mov	r5, r9
     b76:	d319      	bcc.n	bac <__udivmoddi4+0x290>
     b78:	d016      	beq.n	ba8 <__udivmoddi4+0x28c>
     b7a:	b15e      	cbz	r6, b94 <__udivmoddi4+0x278>
     b7c:	ebb3 020e 	subs.w	r2, r3, lr
     b80:	eb64 0405 	sbc.w	r4, r4, r5
     b84:	fa04 fc0c 	lsl.w	ip, r4, ip
     b88:	40ca      	lsrs	r2, r1
     b8a:	ea4c 0202 	orr.w	r2, ip, r2
     b8e:	40cc      	lsrs	r4, r1
     b90:	e9c6 2400 	strd	r2, r4, [r6]
     b94:	2100      	movs	r1, #0
     b96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     b9a:	4631      	mov	r1, r6
     b9c:	4630      	mov	r0, r6
     b9e:	e70e      	b.n	9be <__udivmoddi4+0xa2>
     ba0:	46ac      	mov	ip, r5
     ba2:	e6ed      	b.n	980 <__udivmoddi4+0x64>
     ba4:	4618      	mov	r0, r3
     ba6:	e701      	b.n	9ac <__udivmoddi4+0x90>
     ba8:	4543      	cmp	r3, r8
     baa:	d2e6      	bcs.n	b7a <__udivmoddi4+0x25e>
     bac:	ebb8 0e02 	subs.w	lr, r8, r2
     bb0:	eb69 0507 	sbc.w	r5, r9, r7
     bb4:	3801      	subs	r0, #1
     bb6:	e7e0      	b.n	b7a <__udivmoddi4+0x25e>
     bb8:	4628      	mov	r0, r5
     bba:	e7d3      	b.n	b64 <__udivmoddi4+0x248>
     bbc:	4660      	mov	r0, ip
     bbe:	e78f      	b.n	ae0 <__udivmoddi4+0x1c4>
     bc0:	4681      	mov	r9, r0
     bc2:	e7ba      	b.n	b3a <__udivmoddi4+0x21e>
     bc4:	4661      	mov	r1, ip
     bc6:	e777      	b.n	ab8 <__udivmoddi4+0x19c>
     bc8:	4608      	mov	r0, r1
     bca:	e74b      	b.n	a64 <__udivmoddi4+0x148>
     bcc:	f1ac 0c02 	sub.w	ip, ip, #2
     bd0:	443d      	add	r5, r7
     bd2:	e715      	b.n	a00 <__udivmoddi4+0xe4>
     bd4:	3802      	subs	r0, #2
     bd6:	443c      	add	r4, r7
     bd8:	e726      	b.n	a28 <__udivmoddi4+0x10c>
     bda:	bf00      	nop

00000bdc <__aeabi_idiv0>:
     bdc:	4770      	bx	lr
     bde:	bf00      	nop

00000be0 <thread_B_code>:
    } 

}

void thread_B_code(void *argA , void *argB, void *argC)
{
     be0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    int32_t upperLevel=0;
    int32_t lowLevel=0;

    while(1) {

        printk("\nTask B at time: %lld ms",k_uptime_get());
     be4:	f8df b0f4 	ldr.w	fp, [pc, #244]	; cdc <thread_B_code+0xfc>
{
     be8:	b08b      	sub	sp, #44	; 0x2c
    int8_t index=-1; /* From 1 to 10*/
     bea:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
        printk("\nTask B at time: %lld ms",k_uptime_get());
     bee:	f007 f9ce 	bl	7f8e <k_uptime_get>
     bf2:	4602      	mov	r2, r0
     bf4:	460b      	mov	r3, r1
     bf6:	4658      	mov	r0, fp
     bf8:	f007 faab 	bl	8152 <printk>
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke3(*(uintptr_t *)&sem, parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
     bfc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
     c00:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
     c04:	482e      	ldr	r0, [pc, #184]	; (cc0 <thread_B_code+0xe0>)
     c06:	f006 f98f 	bl	6f28 <z_impl_k_sem_take>
         * 2- Filtering the samples
         * 3- Write the righ samples in a new vector
         *
         */
        
         if(index<SIZE-1)
     c0a:	2d08      	cmp	r5, #8
		index++;
     c0c:	bfd8      	it	le
     c0e:	3501      	addle	r5, #1
         else
		index=0;
	
	 samples[index]=sample;
     c10:	4a2c      	ldr	r2, [pc, #176]	; (cc4 <thread_B_code+0xe4>)
		index++;
     c12:	bfd4      	ite	le
     c14:	b26d      	sxtble	r5, r5
		index=0;
     c16:	2500      	movgt	r5, #0
	 samples[index]=sample;
     c18:	ab0a      	add	r3, sp, #40	; 0x28
     c1a:	eb03 0385 	add.w	r3, r3, r5, lsl #2
     c1e:	8812      	ldrh	r2, [r2, #0]
     c20:	f843 2c28 	str.w	r2, [r3, #-40]
	
	 /* Average calculation */
	 int32_t sum=0;
	
	 for(int8_t i=0;i<10;i++){
     c24:	46ea      	mov	sl, sp
	 samples[index]=sample;
     c26:	4652      	mov	r2, sl
     c28:	230a      	movs	r3, #10
	 int32_t sum=0;
     c2a:	2600      	movs	r6, #0
		 sum+=samples[i];
     c2c:	f852 1b04 	ldr.w	r1, [r2], #4
     c30:	3b01      	subs	r3, #1
	 for(int8_t i=0;i<10;i++){
     c32:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
		 sum+=samples[i];
     c36:	440e      	add	r6, r1
	 for(int8_t i=0;i<10;i++){
     c38:	d1f8      	bne.n	c2c <thread_B_code+0x4c>
	 }
	 average=sum/10;
     c3a:	240a      	movs	r4, #10
     c3c:	fb96 f6f4 	sdiv	r6, r6, r4
	
	 /* Samples value limits */
	 upperLevel=average*1.1;
     c40:	4630      	mov	r0, r6
     c42:	f7ff fbaf 	bl	3a4 <__aeabi_i2d>
     c46:	a31a      	add	r3, pc, #104	; (adr r3, cb0 <thread_B_code+0xd0>)
     c48:	e9d3 2300 	ldrd	r2, r3, [r3]
     c4c:	4680      	mov	r8, r0
     c4e:	4689      	mov	r9, r1
     c50:	f7ff fc12 	bl	478 <__aeabi_dmul>
     c54:	f7ff fe22 	bl	89c <__aeabi_d2iz>
	 lowLevel=average*0.9;
     c58:	a317      	add	r3, pc, #92	; (adr r3, cb8 <thread_B_code+0xd8>)
     c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
     c5e:	4649      	mov	r1, r9
	 upperLevel=average*1.1;
     c60:	4607      	mov	r7, r0
	 lowLevel=average*0.9;
     c62:	4640      	mov	r0, r8
     c64:	f7ff fc08 	bl	478 <__aeabi_dmul>
     c68:	f7ff fe18 	bl	89c <__aeabi_d2iz>
     c6c:	4680      	mov	r8, r0

         /* Print values */
         printk("\n\nVector: \t");
     c6e:	4816      	ldr	r0, [pc, #88]	; (cc8 <thread_B_code+0xe8>)
         for(int8_t l=0;l<10;l++){
            printk(" %d \t", samples[l]);
     c70:	f8df 906c 	ldr.w	r9, [pc, #108]	; ce0 <thread_B_code+0x100>
         printk("\n\nVector: \t");
     c74:	f007 fa6d 	bl	8152 <printk>
            printk(" %d \t", samples[l]);
     c78:	f85a 1b04 	ldr.w	r1, [sl], #4
     c7c:	4648      	mov	r0, r9
     c7e:	3c01      	subs	r4, #1
     c80:	f007 fa67 	bl	8152 <printk>
         for(int8_t l=0;l<10;l++){
     c84:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
     c88:	d1f6      	bne.n	c78 <thread_B_code+0x98>
         }

         printk("\n\nAverage: %d",average);
     c8a:	4631      	mov	r1, r6
     c8c:	480f      	ldr	r0, [pc, #60]	; (ccc <thread_B_code+0xec>)
     c8e:	f007 fa60 	bl	8152 <printk>
         printk("\nLow level: %d",lowLevel);
     c92:	4641      	mov	r1, r8
     c94:	480e      	ldr	r0, [pc, #56]	; (cd0 <thread_B_code+0xf0>)
     c96:	f007 fa5c 	bl	8152 <printk>
         printk("\nUpper level: %d",upperLevel);
     c9a:	480e      	ldr	r0, [pc, #56]	; (cd4 <thread_B_code+0xf4>)
     c9c:	4639      	mov	r1, r7
     c9e:	f007 fa58 	bl	8152 <printk>
		arch_syscall_invoke1(*(uintptr_t *)&sem, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
     ca2:	480d      	ldr	r0, [pc, #52]	; (cd8 <thread_B_code+0xf8>)
     ca4:	f006 f902 	bl	6eac <z_impl_k_sem_give>
    while(1) {
     ca8:	e7a1      	b.n	bee <thread_B_code+0xe>
     caa:	bf00      	nop
     cac:	f3af 8000 	nop.w
     cb0:	9999999a 	.word	0x9999999a
     cb4:	3ff19999 	.word	0x3ff19999
     cb8:	cccccccd 	.word	0xcccccccd
     cbc:	3feccccc 	.word	0x3feccccc
     cc0:	200004ec 	.word	0x200004ec
     cc4:	20000c2a 	.word	0x20000c2a
     cc8:	00008e92 	.word	0x00008e92
     ccc:	00008ea4 	.word	0x00008ea4
     cd0:	00008eb2 	.word	0x00008eb2
     cd4:	00008ec1 	.word	0x00008ec1
     cd8:	200004fc 	.word	0x200004fc
     cdc:	00008e79 	.word	0x00008e79
     ce0:	00008e9e 	.word	0x00008e9e

00000ce4 <thread_A_code>:
{
     ce4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    printk("Thread A init (periodic)\n");
     ce8:	4832      	ldr	r0, [pc, #200]	; (db4 <thread_A_code+0xd0>)
        printk("\n\nTask A at time: %lld ms" ,k_uptime_get());
     cea:	f8df 80f0 	ldr.w	r8, [pc, #240]	; ddc <thread_A_code+0xf8>
	const struct adc_sequence sequence = {
     cee:	4e32      	ldr	r6, [pc, #200]	; (db8 <thread_A_code+0xd4>)
	if (adc_dev == NULL) {
     cf0:	4f32      	ldr	r7, [pc, #200]	; (dbc <thread_A_code+0xd8>)
{
     cf2:	b087      	sub	sp, #28
    printk("Thread A init (periodic)\n");
     cf4:	f007 fa2d 	bl	8152 <printk>
    release_time = k_uptime_get() + thread_A_period;
     cf8:	f007 f949 	bl	7f8e <k_uptime_get>
     cfc:	f510 747a 	adds.w	r4, r0, #1000	; 0x3e8
     d00:	f141 0500 	adc.w	r5, r1, #0
        printk("\n\nTask A at time: %lld ms" ,k_uptime_get());
     d04:	f007 f943 	bl	7f8e <k_uptime_get>
     d08:	460b      	mov	r3, r1
     d0a:	4602      	mov	r2, r0
     d0c:	4640      	mov	r0, r8
     d0e:	f007 fa20 	bl	8152 <printk>
	const struct adc_sequence sequence = {
     d12:	2214      	movs	r2, #20
     d14:	2100      	movs	r1, #0
     d16:	a801      	add	r0, sp, #4
     d18:	f007 fa7c 	bl	8214 <memset>
     d1c:	2302      	movs	r3, #2
	if (adc_dev == NULL) {
     d1e:	6838      	ldr	r0, [r7, #0]
	const struct adc_sequence sequence = {
     d20:	9304      	str	r3, [sp, #16]
     d22:	e9cd 3602 	strd	r3, r6, [sp, #8]
     d26:	230a      	movs	r3, #10
     d28:	f88d 3014 	strb.w	r3, [sp, #20]
	if (adc_dev == NULL) {
     d2c:	b948      	cbnz	r0, d42 <thread_A_code+0x5e>
            printk("adc_sample(): error, must bind to adc first \n\r");
     d2e:	4824      	ldr	r0, [pc, #144]	; (dc0 <thread_A_code+0xdc>)
     d30:	f007 fa0f 	bl	8152 <printk>
            return -1;
     d34:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
            printk("adc_sample() failed with error code %d\n\r",err);
     d38:	4822      	ldr	r0, [pc, #136]	; (dc4 <thread_A_code+0xe0>)
     d3a:	4649      	mov	r1, r9
                printk(": sample is : %4u",sample);
     d3c:	f007 fa09 	bl	8152 <printk>
     d40:	e00d      	b.n	d5e <thread_A_code+0x7a>
				  const struct adc_sequence *sequence)
{
	const struct adc_driver_api *api =
				(const struct adc_driver_api *)dev->api;

	return api->read(dev, sequence);
     d42:	6883      	ldr	r3, [r0, #8]
     d44:	a901      	add	r1, sp, #4
     d46:	685b      	ldr	r3, [r3, #4]
     d48:	4798      	blx	r3
	if (ret) {
     d4a:	4681      	mov	r9, r0
     d4c:	b348      	cbz	r0, da2 <thread_A_code+0xbe>
            printk("adc_read() failed with code %d\n", ret);
     d4e:	4601      	mov	r1, r0
     d50:	481d      	ldr	r0, [pc, #116]	; (dc8 <thread_A_code+0xe4>)
     d52:	f007 f9fe 	bl	8152 <printk>
        if(err) {
     d56:	e7ef      	b.n	d38 <thread_A_code+0x54>
                printk("adc reading out of range\n\r");
     d58:	481c      	ldr	r0, [pc, #112]	; (dcc <thread_A_code+0xe8>)
     d5a:	f007 f9fa 	bl	8152 <printk>
     d5e:	481c      	ldr	r0, [pc, #112]	; (dd0 <thread_A_code+0xec>)
     d60:	f006 f8a4 	bl	6eac <z_impl_k_sem_give>
        fin_time = k_uptime_get();
     d64:	f007 f913 	bl	7f8e <k_uptime_get>
     d68:	460b      	mov	r3, r1
        if( fin_time < release_time) {
     d6a:	42a0      	cmp	r0, r4
     d6c:	eb73 0105 	sbcs.w	r1, r3, r5
        fin_time = k_uptime_get();
     d70:	4602      	mov	r2, r0
        if( fin_time < release_time) {
     d72:	dac7      	bge.n	d04 <thread_A_code+0x20>
            k_msleep(release_time - fin_time);
     d74:	eba4 0c02 	sub.w	ip, r4, r2
 * @return Zero if the requested time has elapsed or the number of milliseconds
 * left to sleep, if thread was woken up by \ref k_wakeup call.
 */
static inline int32_t k_msleep(int32_t ms)
{
	return k_sleep(Z_TIMEOUT_MS(ms));
     d78:	ea2c 7cec 	bic.w	ip, ip, ip, asr #31
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
		} else {
			return (t * to_hz + off) / from_hz;
     d7c:	f44f 4e00 	mov.w	lr, #32768	; 0x8000
     d80:	f240 30e7 	movw	r0, #999	; 0x3e7
     d84:	2100      	movs	r1, #0
     d86:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
     d8a:	2300      	movs	r3, #0
     d8c:	fbce 010c 	smlal	r0, r1, lr, ip
     d90:	f7ff fdac 	bl	8ec <__aeabi_uldivmod>
	return z_impl_k_sleep(timeout);
     d94:	f005 ff98 	bl	6cc8 <z_impl_k_sleep>
            release_time += thread_A_period;
     d98:	f514 747a 	adds.w	r4, r4, #1000	; 0x3e8
     d9c:	f145 0500 	adc.w	r5, r5, #0
     da0:	e7b0      	b.n	d04 <thread_A_code+0x20>
            if(adc_sample_buffer[0] > 1023) {
     da2:	8831      	ldrh	r1, [r6, #0]
     da4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
     da8:	d2d6      	bcs.n	d58 <thread_A_code+0x74>
                sample=adc_sample_buffer[0];
     daa:	4b0a      	ldr	r3, [pc, #40]	; (dd4 <thread_A_code+0xf0>)
                printk(": sample is : %4u",sample);
     dac:	480a      	ldr	r0, [pc, #40]	; (dd8 <thread_A_code+0xf4>)
                sample=adc_sample_buffer[0];
     dae:	8019      	strh	r1, [r3, #0]
                printk(": sample is : %4u",sample);
     db0:	e7c4      	b.n	d3c <thread_A_code+0x58>
     db2:	bf00      	nop
     db4:	00008da0 	.word	0x00008da0
     db8:	20000c28 	.word	0x20000c28
     dbc:	200004e8 	.word	0x200004e8
     dc0:	00008dd4 	.word	0x00008dd4
     dc4:	00008e23 	.word	0x00008e23
     dc8:	00008e03 	.word	0x00008e03
     dcc:	00008e4c 	.word	0x00008e4c
     dd0:	200004ec 	.word	0x200004ec
     dd4:	20000c2a 	.word	0x20000c2a
     dd8:	00008e67 	.word	0x00008e67
     ddc:	00008dba 	.word	0x00008dba

00000de0 <thread_C_code>:

  }
}

void thread_C_code(void *argA , void *argB, void *argC)
{
     de0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     de4:	b085      	sub	sp, #20
		/* coverity[OVERRUN] */
		return (const struct device *) arch_syscall_invoke1(*(uintptr_t *)&name, K_SYSCALL_DEVICE_GET_BINDING);
	}
#endif
	compiler_barrier();
	return z_impl_device_get_binding(name);
     de6:	4830      	ldr	r0, [pc, #192]	; (ea8 <thread_C_code+0xc8>)
     de8:	f004 fad8 	bl	539c <z_impl_device_get_binding>
    int ret=0;                              /* Generic return value variable */


    /* Return pointer to device structure with the given name */
    pwm0_dev = device_get_binding(DT_LABEL(PWM0_NID));
    if (pwm0_dev == NULL) {
     dec:	4604      	mov	r4, r0
     dee:	b928      	cbnz	r0, dfc <thread_C_code+0x1c>
	printk("\nError: Failed to bind to PWM0 r");
     df0:	482e      	ldr	r0, [pc, #184]	; (eac <thread_C_code+0xcc>)
     df2:	f007 f9ae 	bl	8152 <printk>
          printk("Error %d: failed to set pulse width\n", ret);
            return;
         }

  }
}
     df6:	b005      	add	sp, #20
     df8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    printk("\nThread C init");
     dfc:	482c      	ldr	r0, [pc, #176]	; (eb0 <thread_C_code+0xd0>)
     dfe:	f007 f9a8 	bl	8152 <printk>
        printk("\nTask C at time: %lld ms",k_uptime_get());
     e02:	f007 f8c4 	bl	7f8e <k_uptime_get>
     e06:	4602      	mov	r2, r0
     e08:	460b      	mov	r3, r1
     e0a:	482a      	ldr	r0, [pc, #168]	; (eb4 <thread_C_code+0xd4>)
     e0c:	f007 f9a1 	bl	8152 <printk>
	return z_impl_k_sem_take(sem, timeout);
     e10:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
     e14:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
     e18:	4827      	ldr	r0, [pc, #156]	; (eb8 <thread_C_code+0xd8>)
     e1a:	f006 f885 	bl	6f28 <z_impl_k_sem_take>
						uint64_t *cycles)
{
	struct pwm_driver_api *api;

	api = (struct pwm_driver_api *)dev->api;
	return api->get_cycles_per_sec(dev, pwm, cycles);
     e1e:	68a3      	ldr	r3, [r4, #8]
     e20:	aa02      	add	r2, sp, #8
     e22:	685b      	ldr	r3, [r3, #4]
     e24:	210d      	movs	r1, #13
     e26:	4620      	mov	r0, r4
     e28:	4798      	blx	r3
				   uint32_t period, uint32_t pulse,
				   pwm_flags_t flags)
{
	uint64_t period_cycles, pulse_cycles, cycles_per_sec;

	if (pwm_get_cycles_per_sec(dev, pwm, &cycles_per_sec) != 0) {
     e2a:	4605      	mov	r5, r0
     e2c:	b128      	cbz	r0, e3a <thread_C_code+0x5a>
		return -EIO;
     e2e:	f06f 0104 	mvn.w	r1, #4
          printk("Error %d: failed to set pulse width\n", ret);
     e32:	4822      	ldr	r0, [pc, #136]	; (ebc <thread_C_code+0xdc>)
     e34:	f007 f98d 	bl	8152 <printk>
            return;
     e38:	e7dd      	b.n	df6 <thread_C_code+0x16>
	}

	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
     e3a:	e9dd 6b02 	ldrd	r6, fp, [sp, #8]
     e3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
     e42:	fba6 8903 	umull	r8, r9, r6, r3
     e46:	fb03 990b 	mla	r9, r3, fp, r9
     e4a:	4a1d      	ldr	r2, [pc, #116]	; (ec0 <thread_C_code+0xe0>)
     e4c:	2300      	movs	r3, #0
     e4e:	4640      	mov	r0, r8
     e50:	4649      	mov	r1, r9
     e52:	f7ff fd4b 	bl	8ec <__aeabi_uldivmod>
	if (period_cycles >= ((uint64_t)1 << 32)) {
     e56:	4b1b      	ldr	r3, [pc, #108]	; (ec4 <thread_C_code+0xe4>)
     e58:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
     e5c:	454b      	cmp	r3, r9
     e5e:	bf08      	it	eq
     e60:	4542      	cmpeq	r2, r8
	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
     e62:	4682      	mov	sl, r0
	if (period_cycles >= ((uint64_t)1 << 32)) {
     e64:	d202      	bcs.n	e6c <thread_C_code+0x8c>
		return -ENOTSUP;
     e66:	f06f 0185 	mvn.w	r1, #133	; 0x85
     e6a:	e7e2      	b.n	e32 <thread_C_code+0x52>
	}

	pulse_cycles = (pulse * cycles_per_sec) / USEC_PER_SEC;
     e6c:	2364      	movs	r3, #100	; 0x64
     e6e:	fba6 6703 	umull	r6, r7, r6, r3
     e72:	fb03 770b 	mla	r7, r3, fp, r7
     e76:	4a12      	ldr	r2, [pc, #72]	; (ec0 <thread_C_code+0xe0>)
     e78:	2300      	movs	r3, #0
     e7a:	4630      	mov	r0, r6
     e7c:	4639      	mov	r1, r7
     e7e:	f7ff fd35 	bl	8ec <__aeabi_uldivmod>
	if (pulse_cycles >= ((uint64_t)1 << 32)) {
     e82:	4a10      	ldr	r2, [pc, #64]	; (ec4 <thread_C_code+0xe4>)
     e84:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
     e88:	42ba      	cmp	r2, r7
     e8a:	bf08      	it	eq
     e8c:	42b1      	cmpeq	r1, r6
	pulse_cycles = (pulse * cycles_per_sec) / USEC_PER_SEC;
     e8e:	4603      	mov	r3, r0
	if (pulse_cycles >= ((uint64_t)1 << 32)) {
     e90:	d3e9      	bcc.n	e66 <thread_C_code+0x86>
	return api->pin_set(dev, pwm, period, pulse, flags);
     e92:	68a2      	ldr	r2, [r4, #8]
     e94:	9500      	str	r5, [sp, #0]
     e96:	6815      	ldr	r5, [r2, #0]
     e98:	210d      	movs	r1, #13
     e9a:	4652      	mov	r2, sl
     e9c:	4620      	mov	r0, r4
     e9e:	47a8      	blx	r5
         if (ret) {
     ea0:	4601      	mov	r1, r0
     ea2:	2800      	cmp	r0, #0
     ea4:	d0ad      	beq.n	e02 <thread_C_code+0x22>
     ea6:	e7c4      	b.n	e32 <thread_C_code+0x52>
     ea8:	00008ed2 	.word	0x00008ed2
     eac:	00008ed8 	.word	0x00008ed8
     eb0:	00008ef9 	.word	0x00008ef9
     eb4:	00008f08 	.word	0x00008f08
     eb8:	200004fc 	.word	0x200004fc
     ebc:	00008f21 	.word	0x00008f21
     ec0:	000f4240 	.word	0x000f4240
     ec4:	000f423f 	.word	0x000f423f

00000ec8 <main>:
void main(void) {
     ec8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
     ecc:	b088      	sub	sp, #32
     ece:	482b      	ldr	r0, [pc, #172]	; (f7c <main+0xb4>)
    adc_dev = device_get_binding(DT_LABEL(ADC_NID));
     ed0:	4c2b      	ldr	r4, [pc, #172]	; (f80 <main+0xb8>)
     ed2:	f004 fa63 	bl	539c <z_impl_device_get_binding>
     ed6:	6020      	str	r0, [r4, #0]
	if (!adc_dev) {
     ed8:	b910      	cbnz	r0, ee0 <main+0x18>
        printk("ADC device_get_binding() failed\n");
     eda:	482a      	ldr	r0, [pc, #168]	; (f84 <main+0xbc>)
     edc:	f007 f939 	bl	8152 <printk>
    err = adc_channel_setup(adc_dev, &my_channel_cfg);
     ee0:	6820      	ldr	r0, [r4, #0]
	return api->channel_setup(dev, channel_cfg);
     ee2:	6883      	ldr	r3, [r0, #8]
     ee4:	4928      	ldr	r1, [pc, #160]	; (f88 <main+0xc0>)
     ee6:	681b      	ldr	r3, [r3, #0]
     ee8:	4798      	blx	r3
    if (err) {
     eea:	4601      	mov	r1, r0
     eec:	b110      	cbz	r0, ef4 <main+0x2c>
        printk("adc_channel_setup() failed with error code %d\n", err);
     eee:	4827      	ldr	r0, [pc, #156]	; (f8c <main+0xc4>)
     ef0:	f007 f92f 	bl	8152 <printk>
	return z_impl_k_sem_init(sem, initial_count, limit);
     ef4:	2201      	movs	r2, #1
     ef6:	2100      	movs	r1, #0
     ef8:	4825      	ldr	r0, [pc, #148]	; (f90 <main+0xc8>)
     efa:	f007 fca6 	bl	884a <z_impl_k_sem_init>
     efe:	2201      	movs	r2, #1
     f00:	2100      	movs	r1, #0
     f02:	4824      	ldr	r0, [pc, #144]	; (f94 <main+0xcc>)
     f04:	f007 fca1 	bl	884a <z_impl_k_sem_init>
    thread_A_tid = k_thread_create(&thread_A_data, thread_A_stack,
     f08:	2600      	movs	r6, #0
     f0a:	2700      	movs	r7, #0
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
     f0c:	2400      	movs	r4, #0
     f0e:	2501      	movs	r5, #1
     f10:	e9cd 6706 	strd	r6, r7, [sp, #24]
     f14:	e9cd 5403 	strd	r5, r4, [sp, #12]
     f18:	e9cd 4401 	strd	r4, r4, [sp, #4]
     f1c:	4b1e      	ldr	r3, [pc, #120]	; (f98 <main+0xd0>)
     f1e:	491f      	ldr	r1, [pc, #124]	; (f9c <main+0xd4>)
     f20:	9400      	str	r4, [sp, #0]
     f22:	f44f 6280 	mov.w	r2, #1024	; 0x400
     f26:	481e      	ldr	r0, [pc, #120]	; (fa0 <main+0xd8>)
     f28:	f006 f8ec 	bl	7104 <z_impl_k_thread_create>
     f2c:	4b1d      	ldr	r3, [pc, #116]	; (fa4 <main+0xdc>)
     f2e:	6018      	str	r0, [r3, #0]
     f30:	4b1d      	ldr	r3, [pc, #116]	; (fa8 <main+0xe0>)
     f32:	491e      	ldr	r1, [pc, #120]	; (fac <main+0xe4>)
     f34:	9400      	str	r4, [sp, #0]
     f36:	e9cd 6706 	strd	r6, r7, [sp, #24]
     f3a:	e9cd 5403 	strd	r5, r4, [sp, #12]
     f3e:	e9cd 4401 	strd	r4, r4, [sp, #4]
     f42:	f44f 6280 	mov.w	r2, #1024	; 0x400
     f46:	481a      	ldr	r0, [pc, #104]	; (fb0 <main+0xe8>)
    thread_B_tid = k_thread_create(&thread_B_data, thread_B_stack,
     f48:	f8df 8074 	ldr.w	r8, [pc, #116]	; fc0 <main+0xf8>
     f4c:	f006 f8da 	bl	7104 <z_impl_k_thread_create>
     f50:	f8c8 0000 	str.w	r0, [r8]
     f54:	4b17      	ldr	r3, [pc, #92]	; (fb4 <main+0xec>)
     f56:	4918      	ldr	r1, [pc, #96]	; (fb8 <main+0xf0>)
     f58:	9400      	str	r4, [sp, #0]
     f5a:	e9cd 6706 	strd	r6, r7, [sp, #24]
     f5e:	e9cd 5403 	strd	r5, r4, [sp, #12]
     f62:	e9cd 4401 	strd	r4, r4, [sp, #4]
     f66:	f44f 6280 	mov.w	r2, #1024	; 0x400
     f6a:	4814      	ldr	r0, [pc, #80]	; (fbc <main+0xf4>)
     f6c:	f006 f8ca 	bl	7104 <z_impl_k_thread_create>
    thread_B_tid = k_thread_create(&thread_C_data, thread_C_stack,
     f70:	f8c8 0000 	str.w	r0, [r8]
} 
     f74:	b008      	add	sp, #32
     f76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     f7a:	bf00      	nop
     f7c:	00008f46 	.word	0x00008f46
     f80:	200004e8 	.word	0x200004e8
     f84:	00008f4c 	.word	0x00008f4c
     f88:	00008d98 	.word	0x00008d98
     f8c:	00008f6d 	.word	0x00008f6d
     f90:	200004ec 	.word	0x200004ec
     f94:	200004fc 	.word	0x200004fc
     f98:	00000ce5 	.word	0x00000ce5
     f9c:	20001200 	.word	0x20001200
     fa0:	20000240 	.word	0x20000240
     fa4:	2000050c 	.word	0x2000050c
     fa8:	00000be1 	.word	0x00000be1
     fac:	20001620 	.word	0x20001620
     fb0:	200002c0 	.word	0x200002c0
     fb4:	00000de1 	.word	0x00000de1
     fb8:	20001a40 	.word	0x20001a40
     fbc:	20000340 	.word	0x20000340
     fc0:	20000510 	.word	0x20000510

00000fc4 <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
     fc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     fc8:	b091      	sub	sp, #68	; 0x44
     fca:	468b      	mov	fp, r1
     fcc:	9002      	str	r0, [sp, #8]
     fce:	4692      	mov	sl, r2
     fd0:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
     fd2:	2500      	movs	r5, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
     fd4:	f89a 0000 	ldrb.w	r0, [sl]
     fd8:	b908      	cbnz	r0, fde <cbvprintf+0x1a>
			OUTC(' ');
			--width;
		}
	}

	return count;
     fda:	4628      	mov	r0, r5
     fdc:	e35e      	b.n	169c <CONFIG_FPROTECT_BLOCK_SIZE+0x69c>
		if (*fp != '%') {
     fde:	2825      	cmp	r0, #37	; 0x25
     fe0:	f10a 0701 	add.w	r7, sl, #1
     fe4:	d007      	beq.n	ff6 <cbvprintf+0x32>
			OUTC('%');
     fe6:	9b02      	ldr	r3, [sp, #8]
     fe8:	4659      	mov	r1, fp
     fea:	4798      	blx	r3
     fec:	2800      	cmp	r0, #0
     fee:	f2c0 8355 	blt.w	169c <CONFIG_FPROTECT_BLOCK_SIZE+0x69c>
     ff2:	3501      	adds	r5, #1
			break;
     ff4:	e210      	b.n	1418 <CONFIG_FPROTECT_BLOCK_SIZE+0x418>
		} state = {
     ff6:	2218      	movs	r2, #24
     ff8:	2100      	movs	r1, #0
     ffa:	a80a      	add	r0, sp, #40	; 0x28
     ffc:	f007 f90a 	bl	8214 <memset>
	if (*sp == '%') {
    1000:	f89a 3001 	ldrb.w	r3, [sl, #1]
    1004:	2b25      	cmp	r3, #37	; 0x25
    1006:	d078      	beq.n	10fa <CONFIG_FPROTECT_BLOCK_SIZE+0xfa>
    1008:	2200      	movs	r2, #0
    100a:	4694      	mov	ip, r2
    100c:	4616      	mov	r6, r2
    100e:	4696      	mov	lr, r2
    1010:	4610      	mov	r0, r2
    1012:	4639      	mov	r1, r7
		switch (*sp) {
    1014:	f817 3b01 	ldrb.w	r3, [r7], #1
    1018:	2b2b      	cmp	r3, #43	; 0x2b
    101a:	f000 809d 	beq.w	1158 <CONFIG_FPROTECT_BLOCK_SIZE+0x158>
    101e:	f200 8094 	bhi.w	114a <CONFIG_FPROTECT_BLOCK_SIZE+0x14a>
    1022:	2b20      	cmp	r3, #32
    1024:	f000 809b 	beq.w	115e <CONFIG_FPROTECT_BLOCK_SIZE+0x15e>
    1028:	2b23      	cmp	r3, #35	; 0x23
    102a:	f000 809a 	beq.w	1162 <CONFIG_FPROTECT_BLOCK_SIZE+0x162>
    102e:	b128      	cbz	r0, 103c <CONFIG_FPROTECT_BLOCK_SIZE+0x3c>
    1030:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
    1034:	f040 0004 	orr.w	r0, r0, #4
    1038:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
    103c:	f1be 0f00 	cmp.w	lr, #0
    1040:	d005      	beq.n	104e <CONFIG_FPROTECT_BLOCK_SIZE+0x4e>
    1042:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
    1046:	f040 0008 	orr.w	r0, r0, #8
    104a:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
    104e:	b12e      	cbz	r6, 105c <CONFIG_FPROTECT_BLOCK_SIZE+0x5c>
    1050:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
    1054:	f040 0010 	orr.w	r0, r0, #16
    1058:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
    105c:	f1bc 0f00 	cmp.w	ip, #0
    1060:	d005      	beq.n	106e <CONFIG_FPROTECT_BLOCK_SIZE+0x6e>
    1062:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
    1066:	f040 0020 	orr.w	r0, r0, #32
    106a:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
    106e:	b12a      	cbz	r2, 107c <CONFIG_FPROTECT_BLOCK_SIZE+0x7c>
    1070:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    1074:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    1078:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (conv->flag_zero && conv->flag_dash) {
    107c:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    1080:	f002 0044 	and.w	r0, r2, #68	; 0x44
    1084:	2844      	cmp	r0, #68	; 0x44
    1086:	d103      	bne.n	1090 <CONFIG_FPROTECT_BLOCK_SIZE+0x90>
		conv->flag_zero = false;
    1088:	f36f 1286 	bfc	r2, #6, #1
    108c:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	conv->width_present = true;
    1090:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
    1094:	2b2a      	cmp	r3, #42	; 0x2a
	conv->width_present = true;
    1096:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    109a:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
    109e:	d17b      	bne.n	1198 <CONFIG_FPROTECT_BLOCK_SIZE+0x198>
		conv->width_star = true;
    10a0:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    10a4:	f042 0201 	orr.w	r2, r2, #1
    10a8:	1c4b      	adds	r3, r1, #1
    10aa:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	conv->prec_present = (*sp == '.');
    10ae:	781a      	ldrb	r2, [r3, #0]
    10b0:	2a2e      	cmp	r2, #46	; 0x2e
    10b2:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    10b6:	bf0c      	ite	eq
    10b8:	2101      	moveq	r1, #1
    10ba:	2100      	movne	r1, #0
    10bc:	f361 0241 	bfi	r2, r1, #1, #1
    10c0:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	if (!conv->prec_present) {
    10c4:	d174      	bne.n	11b0 <CONFIG_FPROTECT_BLOCK_SIZE+0x1b0>
	if (*sp == '*') {
    10c6:	785a      	ldrb	r2, [r3, #1]
    10c8:	2a2a      	cmp	r2, #42	; 0x2a
    10ca:	d06a      	beq.n	11a2 <CONFIG_FPROTECT_BLOCK_SIZE+0x1a2>
    10cc:	3301      	adds	r3, #1
	size_t val = 0;
    10ce:	2100      	movs	r1, #0
		val = 10U * val + *sp++ - '0';
    10d0:	260a      	movs	r6, #10
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
    10d2:	4618      	mov	r0, r3
    10d4:	f810 2b01 	ldrb.w	r2, [r0], #1
    10d8:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
    10dc:	2f09      	cmp	r7, #9
    10de:	f240 808e 	bls.w	11fe <CONFIG_FPROTECT_BLOCK_SIZE+0x1fe>
	conv->unsupported |= ((conv->prec_value < 0)
    10e2:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	conv->prec_value = prec;
    10e6:	910e      	str	r1, [sp, #56]	; 0x38
	conv->unsupported |= ((conv->prec_value < 0)
    10e8:	f3c2 0040 	ubfx	r0, r2, #1, #1
    10ec:	ea40 71d1 	orr.w	r1, r0, r1, lsr #31
    10f0:	f361 0241 	bfi	r2, r1, #1, #1
    10f4:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
    10f8:	e05a      	b.n	11b0 <CONFIG_FPROTECT_BLOCK_SIZE+0x1b0>
		conv->specifier = *sp++;
    10fa:	f10a 0702 	add.w	r7, sl, #2
    10fe:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
		if (conv->width_star) {
    1102:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    1106:	07d9      	lsls	r1, r3, #31
    1108:	f140 8149 	bpl.w	139e <CONFIG_FPROTECT_BLOCK_SIZE+0x39e>
			width = va_arg(ap, int);
    110c:	f854 9b04 	ldr.w	r9, [r4], #4
			if (width < 0) {
    1110:	f1b9 0f00 	cmp.w	r9, #0
    1114:	da07      	bge.n	1126 <CONFIG_FPROTECT_BLOCK_SIZE+0x126>
				conv->flag_dash = true;
    1116:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    111a:	f042 0204 	orr.w	r2, r2, #4
    111e:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				width = -width;
    1122:	f1c9 0900 	rsb	r9, r9, #0
		if (conv->prec_star) {
    1126:	075a      	lsls	r2, r3, #29
    1128:	f140 8142 	bpl.w	13b0 <CONFIG_FPROTECT_BLOCK_SIZE+0x3b0>
			int arg = va_arg(ap, int);
    112c:	f854 8b04 	ldr.w	r8, [r4], #4
			if (arg < 0) {
    1130:	f1b8 0f00 	cmp.w	r8, #0
    1134:	f280 8141 	bge.w	13ba <CONFIG_FPROTECT_BLOCK_SIZE+0x3ba>
				conv->prec_present = false;
    1138:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    113c:	f36f 0341 	bfc	r3, #1, #1
    1140:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		int precision = -1;
    1144:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    1148:	e137      	b.n	13ba <CONFIG_FPROTECT_BLOCK_SIZE+0x3ba>
		switch (*sp) {
    114a:	2b2d      	cmp	r3, #45	; 0x2d
    114c:	d00c      	beq.n	1168 <CONFIG_FPROTECT_BLOCK_SIZE+0x168>
    114e:	2b30      	cmp	r3, #48	; 0x30
    1150:	f47f af6d 	bne.w	102e <CONFIG_FPROTECT_BLOCK_SIZE+0x2e>
			conv->flag_zero = true;
    1154:	2201      	movs	r2, #1
	} while (loop);
    1156:	e75c      	b.n	1012 <CONFIG_FPROTECT_BLOCK_SIZE+0x12>
			conv->flag_plus = true;
    1158:	f04f 0e01 	mov.w	lr, #1
    115c:	e759      	b.n	1012 <CONFIG_FPROTECT_BLOCK_SIZE+0x12>
			conv->flag_space = true;
    115e:	2601      	movs	r6, #1
    1160:	e757      	b.n	1012 <CONFIG_FPROTECT_BLOCK_SIZE+0x12>
			conv->flag_hash = true;
    1162:	f04f 0c01 	mov.w	ip, #1
    1166:	e754      	b.n	1012 <CONFIG_FPROTECT_BLOCK_SIZE+0x12>
		switch (*sp) {
    1168:	2001      	movs	r0, #1
    116a:	e752      	b.n	1012 <CONFIG_FPROTECT_BLOCK_SIZE+0x12>
		val = 10U * val + *sp++ - '0';
    116c:	fb0c 0202 	mla	r2, ip, r2, r0
    1170:	3a30      	subs	r2, #48	; 0x30
    1172:	4633      	mov	r3, r6
    1174:	461e      	mov	r6, r3
    1176:	f816 0b01 	ldrb.w	r0, [r6], #1
    117a:	f1a0 0730 	sub.w	r7, r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
    117e:	2f09      	cmp	r7, #9
    1180:	d9f4      	bls.n	116c <CONFIG_FPROTECT_BLOCK_SIZE+0x16c>
	if (sp != wp) {
    1182:	4299      	cmp	r1, r3
    1184:	d093      	beq.n	10ae <CONFIG_FPROTECT_BLOCK_SIZE+0xae>
		conv->unsupported |= ((conv->width_value < 0)
    1186:	f89d 1030 	ldrb.w	r1, [sp, #48]	; 0x30
		conv->width_value = width;
    118a:	920d      	str	r2, [sp, #52]	; 0x34
				      || (width != (size_t)conv->width_value));
    118c:	0fd2      	lsrs	r2, r2, #31
		conv->unsupported |= ((conv->width_value < 0)
    118e:	f362 0141 	bfi	r1, r2, #1, #1
    1192:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
    1196:	e78a      	b.n	10ae <CONFIG_FPROTECT_BLOCK_SIZE+0xae>
    1198:	460b      	mov	r3, r1
	size_t val = 0;
    119a:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
    119c:	f04f 0c0a 	mov.w	ip, #10
    11a0:	e7e8      	b.n	1174 <CONFIG_FPROTECT_BLOCK_SIZE+0x174>
		conv->prec_star = true;
    11a2:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    11a6:	f042 0204 	orr.w	r2, r2, #4
    11aa:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
		return ++sp;
    11ae:	3302      	adds	r3, #2
	switch (*sp) {
    11b0:	461f      	mov	r7, r3
    11b2:	f817 2b01 	ldrb.w	r2, [r7], #1
    11b6:	2a6c      	cmp	r2, #108	; 0x6c
    11b8:	d041      	beq.n	123e <CONFIG_FPROTECT_BLOCK_SIZE+0x23e>
    11ba:	d825      	bhi.n	1208 <CONFIG_FPROTECT_BLOCK_SIZE+0x208>
    11bc:	2a68      	cmp	r2, #104	; 0x68
    11be:	d02b      	beq.n	1218 <CONFIG_FPROTECT_BLOCK_SIZE+0x218>
    11c0:	2a6a      	cmp	r2, #106	; 0x6a
    11c2:	d046      	beq.n	1252 <CONFIG_FPROTECT_BLOCK_SIZE+0x252>
    11c4:	2a4c      	cmp	r2, #76	; 0x4c
    11c6:	d04c      	beq.n	1262 <CONFIG_FPROTECT_BLOCK_SIZE+0x262>
    11c8:	461f      	mov	r7, r3
	conv->specifier = *sp++;
    11ca:	f817 2b01 	ldrb.w	r2, [r7], #1
    11ce:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    11d2:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
	switch (conv->specifier) {
    11d6:	2a78      	cmp	r2, #120	; 0x78
    11d8:	f200 80d9 	bhi.w	138e <CONFIG_FPROTECT_BLOCK_SIZE+0x38e>
    11dc:	2a57      	cmp	r2, #87	; 0x57
    11de:	d84d      	bhi.n	127c <CONFIG_FPROTECT_BLOCK_SIZE+0x27c>
    11e0:	2a41      	cmp	r2, #65	; 0x41
    11e2:	d003      	beq.n	11ec <CONFIG_FPROTECT_BLOCK_SIZE+0x1ec>
    11e4:	3a45      	subs	r2, #69	; 0x45
    11e6:	2a02      	cmp	r2, #2
    11e8:	f200 80d1 	bhi.w	138e <CONFIG_FPROTECT_BLOCK_SIZE+0x38e>
		conv->specifier_cat = SPECIFIER_FP;
    11ec:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
    11f0:	2204      	movs	r2, #4
    11f2:	f362 0302 	bfi	r3, r2, #0, #3
    11f6:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
			unsupported = true;
    11fa:	2301      	movs	r3, #1
			break;
    11fc:	e09e      	b.n	133c <CONFIG_FPROTECT_BLOCK_SIZE+0x33c>
		val = 10U * val + *sp++ - '0';
    11fe:	fb06 2101 	mla	r1, r6, r1, r2
    1202:	3930      	subs	r1, #48	; 0x30
    1204:	4603      	mov	r3, r0
    1206:	e764      	b.n	10d2 <CONFIG_FPROTECT_BLOCK_SIZE+0xd2>
	switch (*sp) {
    1208:	2a74      	cmp	r2, #116	; 0x74
    120a:	d026      	beq.n	125a <CONFIG_FPROTECT_BLOCK_SIZE+0x25a>
    120c:	2a7a      	cmp	r2, #122	; 0x7a
    120e:	d1db      	bne.n	11c8 <CONFIG_FPROTECT_BLOCK_SIZE+0x1c8>
		conv->length_mod = LENGTH_Z;
    1210:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    1214:	2206      	movs	r2, #6
    1216:	e00d      	b.n	1234 <CONFIG_FPROTECT_BLOCK_SIZE+0x234>
		if (*++sp == 'h') {
    1218:	785a      	ldrb	r2, [r3, #1]
    121a:	2a68      	cmp	r2, #104	; 0x68
    121c:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    1220:	d106      	bne.n	1230 <CONFIG_FPROTECT_BLOCK_SIZE+0x230>
			conv->length_mod = LENGTH_HH;
    1222:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
    1224:	f361 02c6 	bfi	r2, r1, #3, #4
    1228:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
			++sp;
    122c:	1c9f      	adds	r7, r3, #2
    122e:	e7cc      	b.n	11ca <CONFIG_FPROTECT_BLOCK_SIZE+0x1ca>
			conv->length_mod = LENGTH_H;
    1230:	4613      	mov	r3, r2
    1232:	2202      	movs	r2, #2
		conv->length_mod = LENGTH_T;
    1234:	f362 03c6 	bfi	r3, r2, #3, #4
    1238:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		break;
    123c:	e7c5      	b.n	11ca <CONFIG_FPROTECT_BLOCK_SIZE+0x1ca>
		if (*++sp == 'l') {
    123e:	785a      	ldrb	r2, [r3, #1]
    1240:	2a6c      	cmp	r2, #108	; 0x6c
    1242:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    1246:	d101      	bne.n	124c <CONFIG_FPROTECT_BLOCK_SIZE+0x24c>
			conv->length_mod = LENGTH_LL;
    1248:	2104      	movs	r1, #4
    124a:	e7eb      	b.n	1224 <CONFIG_FPROTECT_BLOCK_SIZE+0x224>
			conv->length_mod = LENGTH_L;
    124c:	4613      	mov	r3, r2
    124e:	2203      	movs	r2, #3
    1250:	e7f0      	b.n	1234 <CONFIG_FPROTECT_BLOCK_SIZE+0x234>
		conv->length_mod = LENGTH_J;
    1252:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    1256:	2205      	movs	r2, #5
    1258:	e7ec      	b.n	1234 <CONFIG_FPROTECT_BLOCK_SIZE+0x234>
		conv->length_mod = LENGTH_T;
    125a:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    125e:	2207      	movs	r2, #7
    1260:	e7e8      	b.n	1234 <CONFIG_FPROTECT_BLOCK_SIZE+0x234>
		conv->unsupported = true;
    1262:	f8bd 3030 	ldrh.w	r3, [sp, #48]	; 0x30
    1266:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
    126a:	f023 0302 	bic.w	r3, r3, #2
    126e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    1272:	f043 0302 	orr.w	r3, r3, #2
    1276:	f8ad 3030 	strh.w	r3, [sp, #48]	; 0x30
		break;
    127a:	e7a6      	b.n	11ca <CONFIG_FPROTECT_BLOCK_SIZE+0x1ca>
    127c:	f1a2 0158 	sub.w	r1, r2, #88	; 0x58
    1280:	2920      	cmp	r1, #32
    1282:	f200 8084 	bhi.w	138e <CONFIG_FPROTECT_BLOCK_SIZE+0x38e>
    1286:	a001      	add	r0, pc, #4	; (adr r0, 128c <CONFIG_FPROTECT_BLOCK_SIZE+0x28c>)
    1288:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
    128c:	00001351 	.word	0x00001351
    1290:	0000138f 	.word	0x0000138f
    1294:	0000138f 	.word	0x0000138f
    1298:	0000138f 	.word	0x0000138f
    129c:	0000138f 	.word	0x0000138f
    12a0:	0000138f 	.word	0x0000138f
    12a4:	0000138f 	.word	0x0000138f
    12a8:	0000138f 	.word	0x0000138f
    12ac:	0000138f 	.word	0x0000138f
    12b0:	000011ed 	.word	0x000011ed
    12b4:	0000138f 	.word	0x0000138f
    12b8:	00001351 	.word	0x00001351
    12bc:	00001311 	.word	0x00001311
    12c0:	000011ed 	.word	0x000011ed
    12c4:	000011ed 	.word	0x000011ed
    12c8:	000011ed 	.word	0x000011ed
    12cc:	0000138f 	.word	0x0000138f
    12d0:	00001311 	.word	0x00001311
    12d4:	0000138f 	.word	0x0000138f
    12d8:	0000138f 	.word	0x0000138f
    12dc:	0000138f 	.word	0x0000138f
    12e0:	0000138f 	.word	0x0000138f
    12e4:	00001359 	.word	0x00001359
    12e8:	00001351 	.word	0x00001351
    12ec:	00001375 	.word	0x00001375
    12f0:	0000138f 	.word	0x0000138f
    12f4:	0000138f 	.word	0x0000138f
    12f8:	00001375 	.word	0x00001375
    12fc:	0000138f 	.word	0x0000138f
    1300:	00001351 	.word	0x00001351
    1304:	0000138f 	.word	0x0000138f
    1308:	0000138f 	.word	0x0000138f
    130c:	00001351 	.word	0x00001351
		conv->specifier_cat = SPECIFIER_SINT;
    1310:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
    1314:	2001      	movs	r0, #1
		if (conv->length_mod == LENGTH_UPPER_L) {
    1316:	f003 0378 	and.w	r3, r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_UINT;
    131a:	f360 0102 	bfi	r1, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
    131e:	2b40      	cmp	r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_UINT;
    1320:	f88d 1032 	strb.w	r1, [sp, #50]	; 0x32
			conv->invalid = true;
    1324:	bf02      	ittt	eq
    1326:	f89d 1030 	ldrbeq.w	r1, [sp, #48]	; 0x30
    132a:	f041 0101 	orreq.w	r1, r1, #1
    132e:	f88d 1030 	strbeq.w	r1, [sp, #48]	; 0x30
		if (conv->specifier == 'c') {
    1332:	2a63      	cmp	r2, #99	; 0x63
    1334:	d131      	bne.n	139a <CONFIG_FPROTECT_BLOCK_SIZE+0x39a>
			unsupported = (conv->length_mod != LENGTH_NONE);
    1336:	3b00      	subs	r3, #0
    1338:	bf18      	it	ne
    133a:	2301      	movne	r3, #1
	conv->unsupported |= unsupported;
    133c:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    1340:	f3c2 0140 	ubfx	r1, r2, #1, #1
    1344:	430b      	orrs	r3, r1
    1346:	f363 0241 	bfi	r2, r3, #1, #1
    134a:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
    134e:	e6d8      	b.n	1102 <CONFIG_FPROTECT_BLOCK_SIZE+0x102>
		conv->specifier_cat = SPECIFIER_UINT;
    1350:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
    1354:	2002      	movs	r0, #2
    1356:	e7de      	b.n	1316 <CONFIG_FPROTECT_BLOCK_SIZE+0x316>
		conv->specifier_cat = SPECIFIER_PTR;
    1358:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
    135c:	f003 0378 	and.w	r3, r3, #120	; 0x78
    1360:	f1a3 0040 	sub.w	r0, r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_PTR;
    1364:	2103      	movs	r1, #3
    1366:	f361 0202 	bfi	r2, r1, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
    136a:	4243      	negs	r3, r0
		conv->specifier_cat = SPECIFIER_PTR;
    136c:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
    1370:	4143      	adcs	r3, r0
    1372:	e7e3      	b.n	133c <CONFIG_FPROTECT_BLOCK_SIZE+0x33c>
		conv->specifier_cat = SPECIFIER_PTR;
    1374:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
    1378:	2103      	movs	r1, #3
		if (conv->length_mod != LENGTH_NONE) {
    137a:	f013 0f78 	tst.w	r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
    137e:	f361 0202 	bfi	r2, r1, #0, #3
    1382:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod != LENGTH_NONE) {
    1386:	bf14      	ite	ne
    1388:	2301      	movne	r3, #1
    138a:	2300      	moveq	r3, #0
    138c:	e7d6      	b.n	133c <CONFIG_FPROTECT_BLOCK_SIZE+0x33c>
		conv->invalid = true;
    138e:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
    1392:	f043 0301 	orr.w	r3, r3, #1
    1396:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
	bool unsupported = false;
    139a:	2300      	movs	r3, #0
    139c:	e7ce      	b.n	133c <CONFIG_FPROTECT_BLOCK_SIZE+0x33c>
		} else if (conv->width_present) {
    139e:	f99d 2030 	ldrsb.w	r2, [sp, #48]	; 0x30
    13a2:	2a00      	cmp	r2, #0
			width = conv->width_value;
    13a4:	bfb4      	ite	lt
    13a6:	f8dd 9034 	ldrlt.w	r9, [sp, #52]	; 0x34
		int width = -1;
    13aa:	f04f 39ff 	movge.w	r9, #4294967295	; 0xffffffff
    13ae:	e6ba      	b.n	1126 <CONFIG_FPROTECT_BLOCK_SIZE+0x126>
		} else if (conv->prec_present) {
    13b0:	079b      	lsls	r3, r3, #30
    13b2:	f57f aec7 	bpl.w	1144 <CONFIG_FPROTECT_BLOCK_SIZE+0x144>
			precision = conv->prec_value;
    13b6:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
			= (enum length_mod_enum)conv->length_mod;
    13ba:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
		conv->pad0_value = 0;
    13be:	2300      	movs	r3, #0
		conv->pad0_pre_exp = 0;
    13c0:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
			= (enum specifier_cat_enum)conv->specifier_cat;
    13c4:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
		enum specifier_cat_enum specifier_cat
    13c8:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
    13cc:	2b01      	cmp	r3, #1
			= (enum length_mod_enum)conv->length_mod;
    13ce:	f3c2 02c3 	ubfx	r2, r2, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
    13d2:	d136      	bne.n	1442 <CONFIG_FPROTECT_BLOCK_SIZE+0x442>
			switch (length_mod) {
    13d4:	1ed3      	subs	r3, r2, #3
    13d6:	2b04      	cmp	r3, #4
    13d8:	d820      	bhi.n	141c <CONFIG_FPROTECT_BLOCK_SIZE+0x41c>
    13da:	e8df f003 	tbb	[pc, r3]
    13de:	0703      	.short	0x0703
    13e0:	1f07      	.short	0x1f07
    13e2:	1f          	.byte	0x1f
    13e3:	00          	.byte	0x00
					value->sint = va_arg(ap, long);
    13e4:	f854 0b04 	ldr.w	r0, [r4], #4
				value->sint = (short)value->sint;
    13e8:	17c1      	asrs	r1, r0, #31
    13ea:	e004      	b.n	13f6 <CONFIG_FPROTECT_BLOCK_SIZE+0x3f6>
					(sint_value_type)va_arg(ap, intmax_t);
    13ec:	3407      	adds	r4, #7
    13ee:	f024 0407 	bic.w	r4, r4, #7
				value->sint =
    13f2:	e8f4 0102 	ldrd	r0, r1, [r4], #8
				value->sint = (short)value->sint;
    13f6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
		if (conv->invalid || conv->unsupported) {
    13fa:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
    13fe:	f013 0603 	ands.w	r6, r3, #3
    1402:	d054      	beq.n	14ae <CONFIG_FPROTECT_BLOCK_SIZE+0x4ae>
			OUTS(sp, fp);
    1404:	9802      	ldr	r0, [sp, #8]
    1406:	463b      	mov	r3, r7
    1408:	4652      	mov	r2, sl
    140a:	4659      	mov	r1, fp
    140c:	f006 fe1f 	bl	804e <outs>
    1410:	2800      	cmp	r0, #0
    1412:	f2c0 8143 	blt.w	169c <CONFIG_FPROTECT_BLOCK_SIZE+0x69c>
    1416:	4405      	add	r5, r0
			continue;
    1418:	46ba      	mov	sl, r7
    141a:	e5db      	b.n	fd4 <cbvprintf+0x10>
					(sint_value_type)va_arg(ap, ptrdiff_t);
    141c:	f854 0b04 	ldr.w	r0, [r4], #4
			if (length_mod == LENGTH_HH) {
    1420:	2a01      	cmp	r2, #1
					(sint_value_type)va_arg(ap, ptrdiff_t);
    1422:	ea4f 71e0 	mov.w	r1, r0, asr #31
    1426:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
    142a:	d105      	bne.n	1438 <CONFIG_FPROTECT_BLOCK_SIZE+0x438>
				value->uint = (unsigned char)value->uint;
    142c:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
				value->uint = (unsigned short)value->uint;
    1430:	930a      	str	r3, [sp, #40]	; 0x28
    1432:	2300      	movs	r3, #0
    1434:	930b      	str	r3, [sp, #44]	; 0x2c
    1436:	e7e0      	b.n	13fa <CONFIG_FPROTECT_BLOCK_SIZE+0x3fa>
			} else if (length_mod == LENGTH_H) {
    1438:	2a02      	cmp	r2, #2
    143a:	d1de      	bne.n	13fa <CONFIG_FPROTECT_BLOCK_SIZE+0x3fa>
				value->sint = (short)value->sint;
    143c:	f9bd 0028 	ldrsh.w	r0, [sp, #40]	; 0x28
    1440:	e7d2      	b.n	13e8 <CONFIG_FPROTECT_BLOCK_SIZE+0x3e8>
		} else if (specifier_cat == SPECIFIER_UINT) {
    1442:	2b02      	cmp	r3, #2
    1444:	d123      	bne.n	148e <CONFIG_FPROTECT_BLOCK_SIZE+0x48e>
			switch (length_mod) {
    1446:	1ed3      	subs	r3, r2, #3
    1448:	2b04      	cmp	r3, #4
    144a:	d813      	bhi.n	1474 <CONFIG_FPROTECT_BLOCK_SIZE+0x474>
    144c:	e8df f003 	tbb	[pc, r3]
    1450:	120a0a03 	.word	0x120a0a03
    1454:	12          	.byte	0x12
    1455:	00          	.byte	0x00
					value->uint = (wchar_t)va_arg(ap,
    1456:	6820      	ldr	r0, [r4, #0]
    1458:	900a      	str	r0, [sp, #40]	; 0x28
    145a:	2100      	movs	r1, #0
    145c:	1d23      	adds	r3, r4, #4
    145e:	910b      	str	r1, [sp, #44]	; 0x2c
					(uint_value_type)va_arg(ap, size_t);
    1460:	461c      	mov	r4, r3
    1462:	e7ca      	b.n	13fa <CONFIG_FPROTECT_BLOCK_SIZE+0x3fa>
					(uint_value_type)va_arg(ap,
    1464:	3407      	adds	r4, #7
    1466:	f024 0307 	bic.w	r3, r4, #7
				value->uint =
    146a:	e8f3 0102 	ldrd	r0, r1, [r3], #8
    146e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
				break;
    1472:	e7f5      	b.n	1460 <CONFIG_FPROTECT_BLOCK_SIZE+0x460>
					(uint_value_type)va_arg(ap, size_t);
    1474:	f854 3b04 	ldr.w	r3, [r4], #4
    1478:	930a      	str	r3, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
    147a:	2a01      	cmp	r2, #1
					(uint_value_type)va_arg(ap, size_t);
    147c:	f04f 0300 	mov.w	r3, #0
    1480:	930b      	str	r3, [sp, #44]	; 0x2c
			if (length_mod == LENGTH_HH) {
    1482:	d0d3      	beq.n	142c <CONFIG_FPROTECT_BLOCK_SIZE+0x42c>
			} else if (length_mod == LENGTH_H) {
    1484:	2a02      	cmp	r2, #2
    1486:	d1b8      	bne.n	13fa <CONFIG_FPROTECT_BLOCK_SIZE+0x3fa>
				value->uint = (unsigned short)value->uint;
    1488:	f8bd 3028 	ldrh.w	r3, [sp, #40]	; 0x28
    148c:	e7d0      	b.n	1430 <CONFIG_FPROTECT_BLOCK_SIZE+0x430>
		} else if (specifier_cat == SPECIFIER_FP) {
    148e:	2b04      	cmp	r3, #4
    1490:	d107      	bne.n	14a2 <CONFIG_FPROTECT_BLOCK_SIZE+0x4a2>
			if (length_mod == LENGTH_UPPER_L) {
    1492:	3407      	adds	r4, #7
    1494:	f024 0407 	bic.w	r4, r4, #7
    1498:	e8f4 0102 	ldrd	r0, r1, [r4], #8
				value->ldbl = va_arg(ap, long double);
    149c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
    14a0:	e7ab      	b.n	13fa <CONFIG_FPROTECT_BLOCK_SIZE+0x3fa>
		} else if (specifier_cat == SPECIFIER_PTR) {
    14a2:	2b03      	cmp	r3, #3
			value->ptr = va_arg(ap, void *);
    14a4:	bf04      	itt	eq
    14a6:	f854 3b04 	ldreq.w	r3, [r4], #4
    14aa:	930a      	streq	r3, [sp, #40]	; 0x28
    14ac:	e7a5      	b.n	13fa <CONFIG_FPROTECT_BLOCK_SIZE+0x3fa>
		switch (conv->specifier) {
    14ae:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
    14b2:	2878      	cmp	r0, #120	; 0x78
    14b4:	d8b0      	bhi.n	1418 <CONFIG_FPROTECT_BLOCK_SIZE+0x418>
    14b6:	2862      	cmp	r0, #98	; 0x62
    14b8:	d822      	bhi.n	1500 <CONFIG_FPROTECT_BLOCK_SIZE+0x500>
    14ba:	2825      	cmp	r0, #37	; 0x25
    14bc:	f43f ad93 	beq.w	fe6 <cbvprintf+0x22>
    14c0:	2858      	cmp	r0, #88	; 0x58
    14c2:	d1a9      	bne.n	1418 <CONFIG_FPROTECT_BLOCK_SIZE+0x418>
			bps = encode_uint(value->uint, conv, buf, bpe);
    14c4:	f10d 0326 	add.w	r3, sp, #38	; 0x26
    14c8:	9300      	str	r3, [sp, #0]
    14ca:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
    14ce:	ab04      	add	r3, sp, #16
    14d0:	aa0c      	add	r2, sp, #48	; 0x30
    14d2:	f006 fd71 	bl	7fb8 <encode_uint>
    14d6:	4682      	mov	sl, r0
			if (precision >= 0) {
    14d8:	f1b8 0f00 	cmp.w	r8, #0
    14dc:	f10d 0026 	add.w	r0, sp, #38	; 0x26
    14e0:	db0c      	blt.n	14fc <CONFIG_FPROTECT_BLOCK_SIZE+0x4fc>
				conv->flag_zero = false;
    14e2:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
				size_t len = bpe - bps;
    14e6:	eba0 030a 	sub.w	r3, r0, sl
				conv->flag_zero = false;
    14ea:	f36f 1286 	bfc	r2, #6, #1
				if (len < (size_t)precision) {
    14ee:	4598      	cmp	r8, r3
				conv->flag_zero = false;
    14f0:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				if (len < (size_t)precision) {
    14f4:	d902      	bls.n	14fc <CONFIG_FPROTECT_BLOCK_SIZE+0x4fc>
					conv->pad0_value = precision - (int)len;
    14f6:	eba8 0303 	sub.w	r3, r8, r3
    14fa:	930d      	str	r3, [sp, #52]	; 0x34
		const char *bpe = buf + sizeof(buf);
    14fc:	4680      	mov	r8, r0
    14fe:	e03d      	b.n	157c <CONFIG_FPROTECT_BLOCK_SIZE+0x57c>
    1500:	3863      	subs	r0, #99	; 0x63
    1502:	2815      	cmp	r0, #21
    1504:	d888      	bhi.n	1418 <CONFIG_FPROTECT_BLOCK_SIZE+0x418>
    1506:	a101      	add	r1, pc, #4	; (adr r1, 150c <CONFIG_FPROTECT_BLOCK_SIZE+0x50c>)
    1508:	f851 f020 	ldr.w	pc, [r1, r0, lsl #2]
    150c:	0000158d 	.word	0x0000158d
    1510:	000015f1 	.word	0x000015f1
    1514:	00001419 	.word	0x00001419
    1518:	00001419 	.word	0x00001419
    151c:	00001419 	.word	0x00001419
    1520:	00001419 	.word	0x00001419
    1524:	000015f1 	.word	0x000015f1
    1528:	00001419 	.word	0x00001419
    152c:	00001419 	.word	0x00001419
    1530:	00001419 	.word	0x00001419
    1534:	00001419 	.word	0x00001419
    1538:	0000164f 	.word	0x0000164f
    153c:	0000161d 	.word	0x0000161d
    1540:	00001621 	.word	0x00001621
    1544:	00001419 	.word	0x00001419
    1548:	00001419 	.word	0x00001419
    154c:	00001565 	.word	0x00001565
    1550:	00001419 	.word	0x00001419
    1554:	0000161d 	.word	0x0000161d
    1558:	00001419 	.word	0x00001419
    155c:	00001419 	.word	0x00001419
    1560:	0000161d 	.word	0x0000161d
			if (precision >= 0) {
    1564:	f1b8 0f00 	cmp.w	r8, #0
			bps = (const char *)value->ptr;
    1568:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
			if (precision >= 0) {
    156c:	db0a      	blt.n	1584 <CONFIG_FPROTECT_BLOCK_SIZE+0x584>
				len = strnlen(bps, precision);
    156e:	4641      	mov	r1, r8
    1570:	4650      	mov	r0, sl
    1572:	f006 fe2f 	bl	81d4 <strnlen>
			bpe = bps + len;
    1576:	eb0a 0800 	add.w	r8, sl, r0
		char sign = 0;
    157a:	2600      	movs	r6, #0
		if (bps == NULL) {
    157c:	f1ba 0f00 	cmp.w	sl, #0
    1580:	d10c      	bne.n	159c <CONFIG_FPROTECT_BLOCK_SIZE+0x59c>
    1582:	e749      	b.n	1418 <CONFIG_FPROTECT_BLOCK_SIZE+0x418>
				len = strlen(bps);
    1584:	4650      	mov	r0, sl
    1586:	f006 fe1e 	bl	81c6 <strlen>
    158a:	e7f4      	b.n	1576 <CONFIG_FPROTECT_BLOCK_SIZE+0x576>
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
    158c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    158e:	f88d 3010 	strb.w	r3, [sp, #16]
			break;
    1592:	2600      	movs	r6, #0
			bpe = buf + 1;
    1594:	f10d 0811 	add.w	r8, sp, #17
			bps = buf;
    1598:	f10d 0a10 	add.w	sl, sp, #16
		size_t nj_len = (bpe - bps);
    159c:	eba8 030a 	sub.w	r3, r8, sl
		if (sign != 0) {
    15a0:	b106      	cbz	r6, 15a4 <CONFIG_FPROTECT_BLOCK_SIZE+0x5a4>
			nj_len += 1U;
    15a2:	3301      	adds	r3, #1
		if (conv->altform_0c) {
    15a4:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
    15a8:	06d0      	lsls	r0, r2, #27
    15aa:	d56b      	bpl.n	1684 <CONFIG_FPROTECT_BLOCK_SIZE+0x684>
			nj_len += 2U;
    15ac:	3302      	adds	r3, #2
		if (conv->pad_fp) {
    15ae:	0652      	lsls	r2, r2, #25
		nj_len += conv->pad0_value;
    15b0:	990d      	ldr	r1, [sp, #52]	; 0x34
			nj_len += conv->pad0_pre_exp;
    15b2:	bf48      	it	mi
    15b4:	9a0e      	ldrmi	r2, [sp, #56]	; 0x38
		nj_len += conv->pad0_value;
    15b6:	440b      	add	r3, r1
			nj_len += conv->pad0_pre_exp;
    15b8:	bf48      	it	mi
    15ba:	189b      	addmi	r3, r3, r2
		if (width > 0) {
    15bc:	f1b9 0f00 	cmp.w	r9, #0
    15c0:	dd79      	ble.n	16b6 <CONFIG_FPROTECT_BLOCK_SIZE+0x6b6>
			if (!conv->flag_dash) {
    15c2:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
			width -= (int)nj_len;
    15c6:	eba9 0903 	sub.w	r9, r9, r3
			if (!conv->flag_dash) {
    15ca:	f3c2 0380 	ubfx	r3, r2, #2, #1
    15ce:	9303      	str	r3, [sp, #12]
    15d0:	0753      	lsls	r3, r2, #29
    15d2:	d470      	bmi.n	16b6 <CONFIG_FPROTECT_BLOCK_SIZE+0x6b6>
				if (conv->flag_zero) {
    15d4:	0650      	lsls	r0, r2, #25
    15d6:	d564      	bpl.n	16a2 <CONFIG_FPROTECT_BLOCK_SIZE+0x6a2>
					if (sign != 0) {
    15d8:	b146      	cbz	r6, 15ec <CONFIG_FPROTECT_BLOCK_SIZE+0x5ec>
						OUTC(sign);
    15da:	9b02      	ldr	r3, [sp, #8]
    15dc:	4659      	mov	r1, fp
    15de:	4630      	mov	r0, r6
    15e0:	4798      	blx	r3
    15e2:	2800      	cmp	r0, #0
    15e4:	db5a      	blt.n	169c <CONFIG_FPROTECT_BLOCK_SIZE+0x69c>
						sign = 0;
    15e6:	9b03      	ldr	r3, [sp, #12]
						OUTC(sign);
    15e8:	3501      	adds	r5, #1
						sign = 0;
    15ea:	461e      	mov	r6, r3
					pad = '0';
    15ec:	2330      	movs	r3, #48	; 0x30
    15ee:	e059      	b.n	16a4 <CONFIG_FPROTECT_BLOCK_SIZE+0x6a4>
			if (conv->flag_plus) {
    15f0:	071e      	lsls	r6, r3, #28
    15f2:	d411      	bmi.n	1618 <CONFIG_FPROTECT_BLOCK_SIZE+0x618>
				sign = ' ';
    15f4:	f013 0610 	ands.w	r6, r3, #16
    15f8:	bf18      	it	ne
    15fa:	2620      	movne	r6, #32
			sint = value->sint;
    15fc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
			if (sint < 0) {
    1600:	2a00      	cmp	r2, #0
    1602:	f173 0100 	sbcs.w	r1, r3, #0
    1606:	f6bf af5d 	bge.w	14c4 <CONFIG_FPROTECT_BLOCK_SIZE+0x4c4>
				value->uint = (uint_value_type)-sint;
    160a:	4252      	negs	r2, r2
    160c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    1610:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
				sign = '-';
    1614:	262d      	movs	r6, #45	; 0x2d
    1616:	e755      	b.n	14c4 <CONFIG_FPROTECT_BLOCK_SIZE+0x4c4>
				sign = '+';
    1618:	262b      	movs	r6, #43	; 0x2b
    161a:	e7ef      	b.n	15fc <CONFIG_FPROTECT_BLOCK_SIZE+0x5fc>
		switch (conv->specifier) {
    161c:	2600      	movs	r6, #0
    161e:	e751      	b.n	14c4 <CONFIG_FPROTECT_BLOCK_SIZE+0x4c4>
			if (value->ptr != NULL) {
    1620:	980a      	ldr	r0, [sp, #40]	; 0x28
    1622:	b348      	cbz	r0, 1678 <CONFIG_FPROTECT_BLOCK_SIZE+0x678>
				bps = encode_uint((uintptr_t)value->ptr, conv,
    1624:	f10d 0326 	add.w	r3, sp, #38	; 0x26
    1628:	9300      	str	r3, [sp, #0]
    162a:	aa0c      	add	r2, sp, #48	; 0x30
    162c:	ab04      	add	r3, sp, #16
    162e:	2100      	movs	r1, #0
    1630:	f006 fcc2 	bl	7fb8 <encode_uint>
				conv->altform_0c = true;
    1634:	f8bd 3032 	ldrh.w	r3, [sp, #50]	; 0x32
    1638:	f003 03ef 	and.w	r3, r3, #239	; 0xef
    163c:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
    1640:	f043 0310 	orr.w	r3, r3, #16
				bps = encode_uint((uintptr_t)value->ptr, conv,
    1644:	4682      	mov	sl, r0
				conv->altform_0c = true;
    1646:	f8ad 3032 	strh.w	r3, [sp, #50]	; 0x32
		char sign = 0;
    164a:	2600      	movs	r6, #0
				goto prec_int_pad0;
    164c:	e744      	b.n	14d8 <CONFIG_FPROTECT_BLOCK_SIZE+0x4d8>
				store_count(conv, value->ptr, count);
    164e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
	switch ((enum length_mod_enum)conv->length_mod) {
    1650:	2a07      	cmp	r2, #7
    1652:	f63f aee1 	bhi.w	1418 <CONFIG_FPROTECT_BLOCK_SIZE+0x418>
    1656:	e8df f002 	tbb	[pc, r2]
    165a:	040d      	.short	0x040d
    165c:	08080d06 	.word	0x08080d06
    1660:	0d0d      	.short	0x0d0d
		*(signed char *)dp = (signed char)count;
    1662:	701d      	strb	r5, [r3, #0]
		break;
    1664:	e6d8      	b.n	1418 <CONFIG_FPROTECT_BLOCK_SIZE+0x418>
		*(short *)dp = (short)count;
    1666:	801d      	strh	r5, [r3, #0]
		break;
    1668:	e6d6      	b.n	1418 <CONFIG_FPROTECT_BLOCK_SIZE+0x418>
		*(intmax_t *)dp = (intmax_t)count;
    166a:	4628      	mov	r0, r5
    166c:	17e9      	asrs	r1, r5, #31
    166e:	e9c3 0100 	strd	r0, r1, [r3]
		break;
    1672:	e6d1      	b.n	1418 <CONFIG_FPROTECT_BLOCK_SIZE+0x418>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
    1674:	601d      	str	r5, [r3, #0]
		break;
    1676:	e6cf      	b.n	1418 <CONFIG_FPROTECT_BLOCK_SIZE+0x418>
			bpe = bps + 5;
    1678:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 1740 <CONFIG_FPROTECT_BLOCK_SIZE+0x740>
    167c:	4606      	mov	r6, r0
			bps = "(nil)";
    167e:	f1a8 0a05 	sub.w	sl, r8, #5
    1682:	e78b      	b.n	159c <CONFIG_FPROTECT_BLOCK_SIZE+0x59c>
		} else if (conv->altform_0) {
    1684:	0711      	lsls	r1, r2, #28
			nj_len += 1U;
    1686:	bf48      	it	mi
    1688:	3301      	addmi	r3, #1
    168a:	e790      	b.n	15ae <CONFIG_FPROTECT_BLOCK_SIZE+0x5ae>
					OUTC(pad);
    168c:	4618      	mov	r0, r3
    168e:	9303      	str	r3, [sp, #12]
    1690:	4659      	mov	r1, fp
    1692:	9b02      	ldr	r3, [sp, #8]
    1694:	4798      	blx	r3
    1696:	2800      	cmp	r0, #0
    1698:	9b03      	ldr	r3, [sp, #12]
    169a:	da04      	bge.n	16a6 <CONFIG_FPROTECT_BLOCK_SIZE+0x6a6>
#undef OUTS
#undef OUTC
}
    169c:	b011      	add	sp, #68	; 0x44
    169e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
    16a2:	2320      	movs	r3, #32
    16a4:	444d      	add	r5, r9
    16a6:	464a      	mov	r2, r9
				while (width-- > 0) {
    16a8:	2a00      	cmp	r2, #0
    16aa:	eba5 0109 	sub.w	r1, r5, r9
    16ae:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
    16b2:	dceb      	bgt.n	168c <CONFIG_FPROTECT_BLOCK_SIZE+0x68c>
    16b4:	460d      	mov	r5, r1
		if (sign != 0) {
    16b6:	b136      	cbz	r6, 16c6 <CONFIG_FPROTECT_BLOCK_SIZE+0x6c6>
			OUTC(sign);
    16b8:	9b02      	ldr	r3, [sp, #8]
    16ba:	4659      	mov	r1, fp
    16bc:	4630      	mov	r0, r6
    16be:	4798      	blx	r3
    16c0:	2800      	cmp	r0, #0
    16c2:	dbeb      	blt.n	169c <CONFIG_FPROTECT_BLOCK_SIZE+0x69c>
    16c4:	3501      	adds	r5, #1
			if (conv->altform_0c | conv->altform_0) {
    16c6:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
    16ca:	06d9      	lsls	r1, r3, #27
    16cc:	d401      	bmi.n	16d2 <CONFIG_FPROTECT_BLOCK_SIZE+0x6d2>
    16ce:	071a      	lsls	r2, r3, #28
    16d0:	d506      	bpl.n	16e0 <CONFIG_FPROTECT_BLOCK_SIZE+0x6e0>
				OUTC('0');
    16d2:	9b02      	ldr	r3, [sp, #8]
    16d4:	4659      	mov	r1, fp
    16d6:	2030      	movs	r0, #48	; 0x30
    16d8:	4798      	blx	r3
    16da:	2800      	cmp	r0, #0
    16dc:	dbde      	blt.n	169c <CONFIG_FPROTECT_BLOCK_SIZE+0x69c>
    16de:	3501      	adds	r5, #1
			if (conv->altform_0c) {
    16e0:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
    16e4:	06db      	lsls	r3, r3, #27
    16e6:	d507      	bpl.n	16f8 <CONFIG_FPROTECT_BLOCK_SIZE+0x6f8>
				OUTC(conv->specifier);
    16e8:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
    16ec:	9b02      	ldr	r3, [sp, #8]
    16ee:	4659      	mov	r1, fp
    16f0:	4798      	blx	r3
    16f2:	2800      	cmp	r0, #0
    16f4:	dbd2      	blt.n	169c <CONFIG_FPROTECT_BLOCK_SIZE+0x69c>
    16f6:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
    16f8:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    16fa:	442e      	add	r6, r5
    16fc:	1b73      	subs	r3, r6, r5
    16fe:	2b00      	cmp	r3, #0
    1700:	dc16      	bgt.n	1730 <CONFIG_FPROTECT_BLOCK_SIZE+0x730>
			OUTS(bps, bpe);
    1702:	9802      	ldr	r0, [sp, #8]
    1704:	4643      	mov	r3, r8
    1706:	4652      	mov	r2, sl
    1708:	4659      	mov	r1, fp
    170a:	f006 fca0 	bl	804e <outs>
    170e:	2800      	cmp	r0, #0
    1710:	dbc4      	blt.n	169c <CONFIG_FPROTECT_BLOCK_SIZE+0x69c>
    1712:	4405      	add	r5, r0
		while (width > 0) {
    1714:	44a9      	add	r9, r5
    1716:	eba9 0305 	sub.w	r3, r9, r5
    171a:	2b00      	cmp	r3, #0
    171c:	f77f ae7c 	ble.w	1418 <CONFIG_FPROTECT_BLOCK_SIZE+0x418>
			OUTC(' ');
    1720:	9b02      	ldr	r3, [sp, #8]
    1722:	4659      	mov	r1, fp
    1724:	2020      	movs	r0, #32
    1726:	4798      	blx	r3
    1728:	2800      	cmp	r0, #0
    172a:	dbb7      	blt.n	169c <CONFIG_FPROTECT_BLOCK_SIZE+0x69c>
    172c:	3501      	adds	r5, #1
			--width;
    172e:	e7f2      	b.n	1716 <CONFIG_FPROTECT_BLOCK_SIZE+0x716>
				OUTC('0');
    1730:	9b02      	ldr	r3, [sp, #8]
    1732:	4659      	mov	r1, fp
    1734:	2030      	movs	r0, #48	; 0x30
    1736:	4798      	blx	r3
    1738:	2800      	cmp	r0, #0
    173a:	dbaf      	blt.n	169c <CONFIG_FPROTECT_BLOCK_SIZE+0x69c>
    173c:	3501      	adds	r5, #1
    173e:	e7dd      	b.n	16fc <CONFIG_FPROTECT_BLOCK_SIZE+0x6fc>
    1740:	00008fa1 	.word	0x00008fa1

00001744 <sys_notify_finalize>:
	return rv;
}

sys_notify_generic_callback sys_notify_finalize(struct sys_notify *notify,
						    int res)
{
    1744:	b538      	push	{r3, r4, r5, lr}
};

/** @internal */
static inline uint32_t sys_notify_get_method(const struct sys_notify *notify)
{
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    1746:	6844      	ldr	r4, [r0, #4]
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
    1748:	6081      	str	r1, [r0, #8]

	return method & SYS_NOTIFY_METHOD_MASK;
    174a:	f004 0403 	and.w	r4, r4, #3
	switch (method) {
    174e:	2c03      	cmp	r4, #3
{
    1750:	4605      	mov	r5, r0
	switch (method) {
    1752:	d002      	beq.n	175a <sys_notify_finalize+0x16>
    1754:	b12c      	cbz	r4, 1762 <sys_notify_finalize+0x1e>
    1756:	2000      	movs	r0, #0
    1758:	e000      	b.n	175c <sys_notify_finalize+0x18>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    175a:	6800      	ldr	r0, [r0, #0]
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    175c:	2300      	movs	r3, #0
    175e:	606b      	str	r3, [r5, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    1760:	bd38      	pop	{r3, r4, r5, pc}
		__ASSERT_NO_MSG(false);
    1762:	4a05      	ldr	r2, [pc, #20]	; (1778 <sys_notify_finalize+0x34>)
    1764:	4905      	ldr	r1, [pc, #20]	; (177c <sys_notify_finalize+0x38>)
    1766:	4806      	ldr	r0, [pc, #24]	; (1780 <sys_notify_finalize+0x3c>)
    1768:	2345      	movs	r3, #69	; 0x45
    176a:	f006 fcf2 	bl	8152 <printk>
    176e:	4802      	ldr	r0, [pc, #8]	; (1778 <sys_notify_finalize+0x34>)
    1770:	2145      	movs	r1, #69	; 0x45
    1772:	f006 fc1a 	bl	7faa <assert_post_action>
    1776:	e7ee      	b.n	1756 <sys_notify_finalize+0x12>
    1778:	00008fa2 	.word	0x00008fa2
    177c:	000097ab 	.word	0x000097ab
    1780:	00008fc5 	.word	0x00008fc5

00001784 <nrf_cc3xx_platform_abort_init>:

/** @brief Function to initialize the nrf_cc3xx_platform abort APIs.
 */
void nrf_cc3xx_platform_abort_init(void)
{
	nrf_cc3xx_platform_set_abort(&apis);
    1784:	4801      	ldr	r0, [pc, #4]	; (178c <nrf_cc3xx_platform_abort_init+0x8>)
    1786:	f006 ba6f 	b.w	7c68 <nrf_cc3xx_platform_set_abort>
    178a:	bf00      	nop
    178c:	00008b98 	.word	0x00008b98

00001790 <mutex_unlock_platform>:
    }
}

/** @brief Static function to unlock a mutex
 */
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1790:	b508      	push	{r3, lr}
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    1792:	b1d0      	cbz	r0, 17ca <mutex_unlock_platform+0x3a>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags)
    1794:	6843      	ldr	r3, [r0, #4]
    1796:	2b04      	cmp	r3, #4
    1798:	d111      	bne.n	17be <mutex_unlock_platform+0x2e>
 * @return true if @a new_value is written, false otherwise.
 */
static inline bool atomic_cas(atomic_t *target, atomic_val_t old_value,
			  atomic_val_t new_value)
{
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    179a:	2200      	movs	r2, #0
    179c:	6803      	ldr	r3, [r0, #0]
    179e:	f3bf 8f5b 	dmb	ish
    17a2:	e853 1f00 	ldrex	r1, [r3]
    17a6:	2901      	cmp	r1, #1
    17a8:	d103      	bne.n	17b2 <mutex_unlock_platform+0x22>
    17aa:	e843 2000 	strex	r0, r2, [r3]
    17ae:	2800      	cmp	r0, #0
    17b0:	d1f7      	bne.n	17a2 <mutex_unlock_platform+0x12>
    17b2:	f3bf 8f5b 	dmb	ish
    {
    case NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC:
        return atomic_cas((atomic_t *)mutex->mutex, 1, 0) ?
                       NRF_CC3XX_PLATFORM_SUCCESS :
    17b6:	4807      	ldr	r0, [pc, #28]	; (17d4 <mutex_unlock_platform+0x44>)
    17b8:	bf08      	it	eq
    17ba:	4610      	moveq	r0, r2
        p_mutex = (struct k_mutex *)mutex->mutex;

        k_mutex_unlock(p_mutex);
        return NRF_CC3XX_PLATFORM_SUCCESS;
    }
}
    17bc:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    17be:	b13b      	cbz	r3, 17d0 <mutex_unlock_platform+0x40>
        p_mutex = (struct k_mutex *)mutex->mutex;
    17c0:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_unlock(mutex);
    17c2:	f004 f943 	bl	5a4c <z_impl_k_mutex_unlock>
        return NRF_CC3XX_PLATFORM_SUCCESS;
    17c6:	2000      	movs	r0, #0
    17c8:	e7f8      	b.n	17bc <mutex_unlock_platform+0x2c>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    17ca:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    17ce:	e7f5      	b.n	17bc <mutex_unlock_platform+0x2c>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    17d0:	4801      	ldr	r0, [pc, #4]	; (17d8 <mutex_unlock_platform+0x48>)
    17d2:	e7f3      	b.n	17bc <mutex_unlock_platform+0x2c>
    17d4:	ffff8fe9 	.word	0xffff8fe9
    17d8:	ffff8fea 	.word	0xffff8fea

000017dc <mutex_free_platform>:
static void mutex_free_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    17dc:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    17de:	4604      	mov	r4, r0
    17e0:	b918      	cbnz	r0, 17ea <mutex_free_platform+0xe>
        platform_abort_apis.abort_fn(
    17e2:	4b0d      	ldr	r3, [pc, #52]	; (1818 <mutex_free_platform+0x3c>)
    17e4:	480d      	ldr	r0, [pc, #52]	; (181c <mutex_free_platform+0x40>)
    17e6:	685b      	ldr	r3, [r3, #4]
    17e8:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    17ea:	6861      	ldr	r1, [r4, #4]
    17ec:	2908      	cmp	r1, #8
    17ee:	d00d      	beq.n	180c <mutex_free_platform+0x30>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    17f0:	f031 0304 	bics.w	r3, r1, #4
    17f4:	d00a      	beq.n	180c <mutex_free_platform+0x30>
    if ((mutex->flags & NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED) != 0) {
    17f6:	f011 0102 	ands.w	r1, r1, #2
    17fa:	d008      	beq.n	180e <mutex_free_platform+0x32>
        k_mem_slab_free(&mutex_slab, &mutex->mutex);
    17fc:	4808      	ldr	r0, [pc, #32]	; (1820 <mutex_free_platform+0x44>)
    17fe:	4621      	mov	r1, r4
    1800:	f003 ffc0 	bl	5784 <k_mem_slab_free>
        mutex->mutex = NULL;
    1804:	2300      	movs	r3, #0
    1806:	6023      	str	r3, [r4, #0]
    mutex->flags = NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID;
    1808:	2300      	movs	r3, #0
    180a:	6063      	str	r3, [r4, #4]
}
    180c:	bd10      	pop	{r4, pc}
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    180e:	6820      	ldr	r0, [r4, #0]
    1810:	2214      	movs	r2, #20
    1812:	f006 fcff 	bl	8214 <memset>
    1816:	e7f7      	b.n	1808 <mutex_free_platform+0x2c>
    1818:	20000174 	.word	0x20000174
    181c:	00008fe2 	.word	0x00008fe2
    1820:	20000514 	.word	0x20000514

00001824 <mutex_init_platform>:
static void mutex_init_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1824:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    1826:	4604      	mov	r4, r0
    1828:	b918      	cbnz	r0, 1832 <mutex_init_platform+0xe>
        platform_abort_apis.abort_fn(
    182a:	4b16      	ldr	r3, [pc, #88]	; (1884 <mutex_init_platform+0x60>)
    182c:	4816      	ldr	r0, [pc, #88]	; (1888 <mutex_init_platform+0x64>)
    182e:	685b      	ldr	r3, [r3, #4]
    1830:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    1832:	6863      	ldr	r3, [r4, #4]
    1834:	2b04      	cmp	r3, #4
    1836:	d023      	beq.n	1880 <mutex_init_platform+0x5c>
    1838:	2b08      	cmp	r3, #8
    183a:	d021      	beq.n	1880 <mutex_init_platform+0x5c>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    183c:	b9cb      	cbnz	r3, 1872 <mutex_init_platform+0x4e>
    183e:	6823      	ldr	r3, [r4, #0]
    1840:	b9bb      	cbnz	r3, 1872 <mutex_init_platform+0x4e>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
    1842:	4812      	ldr	r0, [pc, #72]	; (188c <mutex_init_platform+0x68>)
    1844:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    1848:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    184c:	4621      	mov	r1, r4
    184e:	f003 ff2d 	bl	56ac <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
    1852:	b908      	cbnz	r0, 1858 <mutex_init_platform+0x34>
    1854:	6823      	ldr	r3, [r4, #0]
    1856:	b91b      	cbnz	r3, 1860 <mutex_init_platform+0x3c>
            platform_abort_apis.abort_fn(
    1858:	4b0a      	ldr	r3, [pc, #40]	; (1884 <mutex_init_platform+0x60>)
    185a:	480d      	ldr	r0, [pc, #52]	; (1890 <mutex_init_platform+0x6c>)
    185c:	685b      	ldr	r3, [r3, #4]
    185e:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    1860:	6820      	ldr	r0, [r4, #0]
    1862:	2214      	movs	r2, #20
    1864:	2100      	movs	r1, #0
    1866:	f006 fcd5 	bl	8214 <memset>
        mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
    186a:	6863      	ldr	r3, [r4, #4]
    186c:	f043 0302 	orr.w	r3, r3, #2
    1870:	6063      	str	r3, [r4, #4]
    p_mutex = (struct k_mutex *)mutex->mutex;
    1872:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    1874:	f006 ffc2 	bl	87fc <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID;
    1878:	6863      	ldr	r3, [r4, #4]
    187a:	f043 0301 	orr.w	r3, r3, #1
    187e:	6063      	str	r3, [r4, #4]
}
    1880:	bd10      	pop	{r4, pc}
    1882:	bf00      	nop
    1884:	20000174 	.word	0x20000174
    1888:	00008fe2 	.word	0x00008fe2
    188c:	20000514 	.word	0x20000514
    1890:	00009008 	.word	0x00009008

00001894 <mutex_lock_platform>:
static int32_t mutex_lock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1894:	b508      	push	{r3, lr}
    if(mutex == NULL) {
    1896:	b308      	cbz	r0, 18dc <mutex_lock_platform+0x48>
    switch (mutex->flags) {
    1898:	6843      	ldr	r3, [r0, #4]
    189a:	2b04      	cmp	r3, #4
    189c:	d110      	bne.n	18c0 <mutex_lock_platform+0x2c>
    189e:	2201      	movs	r2, #1
    18a0:	6803      	ldr	r3, [r0, #0]
    18a2:	f3bf 8f5b 	dmb	ish
    18a6:	e853 1f00 	ldrex	r1, [r3]
    18aa:	2900      	cmp	r1, #0
    18ac:	d103      	bne.n	18b6 <mutex_lock_platform+0x22>
    18ae:	e843 2000 	strex	r0, r2, [r3]
    18b2:	2800      	cmp	r0, #0
    18b4:	d1f7      	bne.n	18a6 <mutex_lock_platform+0x12>
    18b6:	f3bf 8f5b 	dmb	ish
                       NRF_CC3XX_PLATFORM_SUCCESS :
    18ba:	d10b      	bne.n	18d4 <mutex_lock_platform+0x40>
    18bc:	2000      	movs	r0, #0
}
    18be:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    18c0:	b153      	cbz	r3, 18d8 <mutex_lock_platform+0x44>
        p_mutex = (struct k_mutex *)mutex->mutex;
    18c2:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_lock(mutex, timeout);
    18c4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    18c8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    18cc:	f003 ffbe 	bl	584c <z_impl_k_mutex_lock>
        if (ret == 0) {
    18d0:	2800      	cmp	r0, #0
    18d2:	d0f3      	beq.n	18bc <mutex_lock_platform+0x28>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    18d4:	4803      	ldr	r0, [pc, #12]	; (18e4 <mutex_lock_platform+0x50>)
    18d6:	e7f2      	b.n	18be <mutex_lock_platform+0x2a>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    18d8:	4803      	ldr	r0, [pc, #12]	; (18e8 <mutex_lock_platform+0x54>)
    18da:	e7f0      	b.n	18be <mutex_lock_platform+0x2a>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    18dc:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    18e0:	e7ed      	b.n	18be <mutex_lock_platform+0x2a>
    18e2:	bf00      	nop
    18e4:	ffff8fe9 	.word	0xffff8fe9
    18e8:	ffff8fea 	.word	0xffff8fea

000018ec <nrf_cc3xx_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform mutex APIs
 */
void nrf_cc3xx_platform_mutex_init(void)
{
    18ec:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
    18ee:	4906      	ldr	r1, [pc, #24]	; (1908 <nrf_cc3xx_platform_mutex_init+0x1c>)
    18f0:	4806      	ldr	r0, [pc, #24]	; (190c <nrf_cc3xx_platform_mutex_init+0x20>)
    18f2:	2340      	movs	r3, #64	; 0x40
    18f4:	2214      	movs	r2, #20
    18f6:	f006 ff65 	bl	87c4 <k_mem_slab_init>
                mutex_slab_buffer,
                sizeof(struct k_mutex),
                NUM_MUTEXES);

    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
}
    18fa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
    18fe:	4904      	ldr	r1, [pc, #16]	; (1910 <nrf_cc3xx_platform_mutex_init+0x24>)
    1900:	4804      	ldr	r0, [pc, #16]	; (1914 <nrf_cc3xx_platform_mutex_init+0x28>)
    1902:	f006 ba13 	b.w	7d2c <nrf_cc3xx_platform_set_mutexes>
    1906:	bf00      	nop
    1908:	20000534 	.word	0x20000534
    190c:	20000514 	.word	0x20000514
    1910:	00008bb0 	.word	0x00008bb0
    1914:	00008ba0 	.word	0x00008ba0

00001918 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
    1918:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    191c:	f8b0 901c 	ldrh.w	r9, [r0, #28]
{
    1920:	b085      	sub	sp, #20
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
    1922:	f019 0f08 	tst.w	r9, #8
{
    1926:	4604      	mov	r4, r0
    1928:	9203      	str	r2, [sp, #12]
	if (processing) {
    192a:	d022      	beq.n	1972 <process_event+0x5a>
		if (evt == EVT_COMPLETE) {
    192c:	2901      	cmp	r1, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
    192e:	bf0c      	ite	eq
    1930:	f049 0910 	orreq.w	r9, r9, #16
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);

			mgr->flags |= ONOFF_FLAG_RECHECK;
    1934:	f049 0920 	orrne.w	r9, r9, #32
    1938:	f8a0 901c 	strh.w	r9, [r0, #28]

		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
    193c:	3414      	adds	r4, #20
static ALWAYS_INLINE void k_spin_unlock(struct k_spinlock *l,
					k_spinlock_key_t key)
{
	ARG_UNUSED(l);
#ifdef CONFIG_SPIN_VALIDATE
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    193e:	4620      	mov	r0, r4
    1940:	f005 fccc 	bl	72dc <z_spin_unlock_valid>
    1944:	b968      	cbnz	r0, 1962 <process_event+0x4a>
    1946:	4a9f      	ldr	r2, [pc, #636]	; (1bc4 <process_event+0x2ac>)
    1948:	499f      	ldr	r1, [pc, #636]	; (1bc8 <process_event+0x2b0>)
    194a:	48a0      	ldr	r0, [pc, #640]	; (1bcc <process_event+0x2b4>)
    194c:	23ac      	movs	r3, #172	; 0xac
    194e:	f006 fc00 	bl	8152 <printk>
    1952:	489f      	ldr	r0, [pc, #636]	; (1bd0 <process_event+0x2b8>)
    1954:	4621      	mov	r1, r4
    1956:	f006 fbfc 	bl	8152 <printk>
    195a:	489a      	ldr	r0, [pc, #616]	; (1bc4 <process_event+0x2ac>)
    195c:	21ac      	movs	r1, #172	; 0xac
    195e:	f006 fb24 	bl	7faa <assert_post_action>
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
    1962:	9b03      	ldr	r3, [sp, #12]
    1964:	f383 8811 	msr	BASEPRI, r3
    1968:	f3bf 8f6f 	isb	sy
}
    196c:	b005      	add	sp, #20
    196e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		__ASSERT_NO_MSG(false);
    1972:	4f98      	ldr	r7, [pc, #608]	; (1bd4 <process_event+0x2bc>)
    1974:	f8df 8254 	ldr.w	r8, [pc, #596]	; 1bcc <process_event+0x2b4>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    1978:	f009 0907 	and.w	r9, r9, #7
		if (evt == EVT_RECHECK) {
    197c:	2902      	cmp	r1, #2
    197e:	d106      	bne.n	198e <process_event+0x76>
			evt = process_recheck(mgr);
    1980:	4620      	mov	r0, r4
    1982:	f006 fb90 	bl	80a6 <process_recheck>
		if (evt == EVT_NOP) {
    1986:	2800      	cmp	r0, #0
    1988:	d0d8      	beq.n	193c <process_event+0x24>
		if (evt == EVT_COMPLETE) {
    198a:	2801      	cmp	r0, #1
    198c:	d168      	bne.n	1a60 <process_event+0x148>
			res = mgr->last_res;
    198e:	f8d4 b018 	ldr.w	fp, [r4, #24]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    1992:	8ba3      	ldrh	r3, [r4, #28]
	if (res < 0) {
    1994:	f1bb 0f00 	cmp.w	fp, #0
    1998:	da0a      	bge.n	19b0 <process_event+0x98>
 *
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
    199a:	2600      	movs	r6, #0
		*clients = mgr->clients;
    199c:	6825      	ldr	r5, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    199e:	f023 0307 	bic.w	r3, r3, #7
	list->tail = NULL;
    19a2:	e9c4 6600 	strd	r6, r6, [r4]
    19a6:	f043 0301 	orr.w	r3, r3, #1
	mgr->flags = (state & ONOFF_STATE_MASK)
    19aa:	83a3      	strh	r3, [r4, #28]
		onoff_transition_fn transit = NULL;
    19ac:	9601      	str	r6, [sp, #4]
    19ae:	e027      	b.n	1a00 <process_event+0xe8>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    19b0:	f003 0207 	and.w	r2, r3, #7
		   || (state == ONOFF_STATE_RESETTING)) {
    19b4:	1f51      	subs	r1, r2, #5
	} else if ((state == ONOFF_STATE_TO_ON)
    19b6:	2901      	cmp	r1, #1
    19b8:	d834      	bhi.n	1a24 <process_event+0x10c>
	list->head = NULL;
    19ba:	2100      	movs	r1, #0
    19bc:	f023 0307 	bic.w	r3, r3, #7
		if (state == ONOFF_STATE_TO_ON) {
    19c0:	2a06      	cmp	r2, #6
		*clients = mgr->clients;
    19c2:	6825      	ldr	r5, [r4, #0]
    19c4:	b29b      	uxth	r3, r3
	list->tail = NULL;
    19c6:	e9c4 1100 	strd	r1, r1, [r4]
		if (state == ONOFF_STATE_TO_ON) {
    19ca:	d10c      	bne.n	19e6 <process_event+0xce>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
    19cc:	428d      	cmp	r5, r1
    19ce:	462a      	mov	r2, r5
    19d0:	bf38      	it	cc
    19d2:	460a      	movcc	r2, r1
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    19d4:	b12a      	cbz	r2, 19e2 <process_event+0xca>
				mgr->refs += 1U;
    19d6:	8be1      	ldrh	r1, [r4, #30]
 *
 * @return a pointer on the next node (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_next_no_check(sys_snode_t *node);

Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    19d8:	6812      	ldr	r2, [r2, #0]
    19da:	3101      	adds	r1, #1
    19dc:	83e1      	strh	r1, [r4, #30]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    19de:	2a00      	cmp	r2, #0
    19e0:	d1f8      	bne.n	19d4 <process_event+0xbc>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    19e2:	f043 0302 	orr.w	r3, r3, #2
	mgr->flags = (state & ONOFF_STATE_MASK)
    19e6:	83a3      	strh	r3, [r4, #28]
		if (process_recheck(mgr) != EVT_NOP) {
    19e8:	4620      	mov	r0, r4
    19ea:	f006 fb5c 	bl	80a6 <process_recheck>
    19ee:	4606      	mov	r6, r0
    19f0:	2800      	cmp	r0, #0
    19f2:	d0db      	beq.n	19ac <process_event+0x94>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    19f4:	8ba3      	ldrh	r3, [r4, #28]
    19f6:	f043 0320 	orr.w	r3, r3, #32
    19fa:	83a3      	strh	r3, [r4, #28]
		onoff_transition_fn transit = NULL;
    19fc:	2300      	movs	r3, #0
    19fe:	9301      	str	r3, [sp, #4]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    1a00:	8ba3      	ldrh	r3, [r4, #28]
    1a02:	f003 0207 	and.w	r2, r3, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    1a06:	454a      	cmp	r2, r9
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    1a08:	9202      	str	r2, [sp, #8]
				   && !sys_slist_is_empty(&mgr->monitors);
    1a0a:	d003      	beq.n	1a14 <process_event+0xfc>
		if (do_monitors
    1a0c:	68a2      	ldr	r2, [r4, #8]
    1a0e:	2a00      	cmp	r2, #0
    1a10:	f040 80f0 	bne.w	1bf4 <process_event+0x2dc>
		    || !sys_slist_is_empty(&clients)
    1a14:	b91d      	cbnz	r5, 1a1e <process_event+0x106>
		    || (transit != NULL)) {
    1a16:	9a01      	ldr	r2, [sp, #4]
    1a18:	2a00      	cmp	r2, #0
    1a1a:	f000 8136 	beq.w	1c8a <process_event+0x372>
    1a1e:	f04f 0900 	mov.w	r9, #0
    1a22:	e0e9      	b.n	1bf8 <process_event+0x2e0>
	} else if (state == ONOFF_STATE_TO_OFF) {
    1a24:	2a04      	cmp	r2, #4
    1a26:	d10e      	bne.n	1a46 <process_event+0x12e>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1a28:	f023 0307 	bic.w	r3, r3, #7
    1a2c:	b29a      	uxth	r2, r3
	mgr->flags = (state & ONOFF_STATE_MASK)
    1a2e:	83a2      	strh	r2, [r4, #28]
		if (process_recheck(mgr) != EVT_NOP) {
    1a30:	4620      	mov	r0, r4
    1a32:	f006 fb38 	bl	80a6 <process_recheck>
    1a36:	4605      	mov	r5, r0
    1a38:	b118      	cbz	r0, 1a42 <process_event+0x12a>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    1a3a:	f042 0220 	orr.w	r2, r2, #32
    1a3e:	83a2      	strh	r2, [r4, #28]
		__ASSERT_NO_MSG(false);
    1a40:	2500      	movs	r5, #0
		onoff_transition_fn transit = NULL;
    1a42:	9501      	str	r5, [sp, #4]
    1a44:	e7dc      	b.n	1a00 <process_event+0xe8>
		__ASSERT_NO_MSG(false);
    1a46:	4640      	mov	r0, r8
    1a48:	4963      	ldr	r1, [pc, #396]	; (1bd8 <process_event+0x2c0>)
    1a4a:	f240 131b 	movw	r3, #283	; 0x11b
    1a4e:	463a      	mov	r2, r7
    1a50:	f006 fb7f 	bl	8152 <printk>
    1a54:	f240 111b 	movw	r1, #283	; 0x11b
    1a58:	4638      	mov	r0, r7
    1a5a:	f006 faa6 	bl	7faa <assert_post_action>
    1a5e:	e7ef      	b.n	1a40 <process_event+0x128>
		} else if (evt == EVT_START) {
    1a60:	2803      	cmp	r0, #3
    1a62:	d135      	bne.n	1ad0 <process_event+0x1b8>
			__ASSERT_NO_MSG(state == ONOFF_STATE_OFF);
    1a64:	f1b9 0f00 	cmp.w	r9, #0
    1a68:	d00b      	beq.n	1a82 <process_event+0x16a>
    1a6a:	495c      	ldr	r1, [pc, #368]	; (1bdc <process_event+0x2c4>)
    1a6c:	4640      	mov	r0, r8
    1a6e:	f44f 73ab 	mov.w	r3, #342	; 0x156
    1a72:	463a      	mov	r2, r7
    1a74:	f006 fb6d 	bl	8152 <printk>
    1a78:	f44f 71ab 	mov.w	r1, #342	; 0x156
    1a7c:	4638      	mov	r0, r7
    1a7e:	f006 fa94 	bl	7faa <assert_post_action>
			__ASSERT_NO_MSG(!sys_slist_is_empty(&mgr->clients));
    1a82:	6823      	ldr	r3, [r4, #0]
    1a84:	b95b      	cbnz	r3, 1a9e <process_event+0x186>
    1a86:	4956      	ldr	r1, [pc, #344]	; (1be0 <process_event+0x2c8>)
    1a88:	4640      	mov	r0, r8
    1a8a:	f240 1357 	movw	r3, #343	; 0x157
    1a8e:	463a      	mov	r2, r7
    1a90:	f006 fb5f 	bl	8152 <printk>
    1a94:	f240 1157 	movw	r1, #343	; 0x157
    1a98:	4638      	mov	r0, r7
    1a9a:	f006 fa86 	bl	7faa <assert_post_action>
			transit = mgr->transitions->start;
    1a9e:	6923      	ldr	r3, [r4, #16]
    1aa0:	681b      	ldr	r3, [r3, #0]
    1aa2:	9301      	str	r3, [sp, #4]
			__ASSERT_NO_MSG(transit != NULL);
    1aa4:	b95b      	cbnz	r3, 1abe <process_event+0x1a6>
    1aa6:	494f      	ldr	r1, [pc, #316]	; (1be4 <process_event+0x2cc>)
    1aa8:	4640      	mov	r0, r8
    1aaa:	f44f 73ad 	mov.w	r3, #346	; 0x15a
    1aae:	463a      	mov	r2, r7
    1ab0:	f006 fb4f 	bl	8152 <printk>
    1ab4:	f44f 71ad 	mov.w	r1, #346	; 0x15a
    1ab8:	4638      	mov	r0, r7
    1aba:	f006 fa76 	bl	7faa <assert_post_action>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1abe:	8ba3      	ldrh	r3, [r4, #28]
    1ac0:	f023 0307 	bic.w	r3, r3, #7
    1ac4:	f043 0306 	orr.w	r3, r3, #6
	mgr->flags = (state & ONOFF_STATE_MASK)
    1ac8:	83a3      	strh	r3, [r4, #28]
}
    1aca:	2500      	movs	r5, #0
		res = 0;
    1acc:	46ab      	mov	fp, r5
}
    1ace:	e797      	b.n	1a00 <process_event+0xe8>
		} else if (evt == EVT_STOP) {
    1ad0:	2804      	cmp	r0, #4
    1ad2:	d132      	bne.n	1b3a <process_event+0x222>
			__ASSERT_NO_MSG(state == ONOFF_STATE_ON);
    1ad4:	f1b9 0f02 	cmp.w	r9, #2
    1ad8:	d00b      	beq.n	1af2 <process_event+0x1da>
    1ada:	4943      	ldr	r1, [pc, #268]	; (1be8 <process_event+0x2d0>)
    1adc:	4640      	mov	r0, r8
    1ade:	f240 135d 	movw	r3, #349	; 0x15d
    1ae2:	463a      	mov	r2, r7
    1ae4:	f006 fb35 	bl	8152 <printk>
    1ae8:	f240 115d 	movw	r1, #349	; 0x15d
    1aec:	4638      	mov	r0, r7
    1aee:	f006 fa5c 	bl	7faa <assert_post_action>
			__ASSERT_NO_MSG(mgr->refs == 0);
    1af2:	8be3      	ldrh	r3, [r4, #30]
    1af4:	b15b      	cbz	r3, 1b0e <process_event+0x1f6>
    1af6:	493d      	ldr	r1, [pc, #244]	; (1bec <process_event+0x2d4>)
    1af8:	4640      	mov	r0, r8
    1afa:	f44f 73af 	mov.w	r3, #350	; 0x15e
    1afe:	463a      	mov	r2, r7
    1b00:	f006 fb27 	bl	8152 <printk>
    1b04:	f44f 71af 	mov.w	r1, #350	; 0x15e
    1b08:	4638      	mov	r0, r7
    1b0a:	f006 fa4e 	bl	7faa <assert_post_action>
			transit = mgr->transitions->stop;
    1b0e:	6923      	ldr	r3, [r4, #16]
    1b10:	685b      	ldr	r3, [r3, #4]
    1b12:	9301      	str	r3, [sp, #4]
			__ASSERT_NO_MSG(transit != NULL);
    1b14:	b95b      	cbnz	r3, 1b2e <process_event+0x216>
    1b16:	4933      	ldr	r1, [pc, #204]	; (1be4 <process_event+0x2cc>)
    1b18:	4640      	mov	r0, r8
    1b1a:	f240 1361 	movw	r3, #353	; 0x161
    1b1e:	463a      	mov	r2, r7
    1b20:	f006 fb17 	bl	8152 <printk>
    1b24:	f240 1161 	movw	r1, #353	; 0x161
    1b28:	4638      	mov	r0, r7
    1b2a:	f006 fa3e 	bl	7faa <assert_post_action>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1b2e:	8ba3      	ldrh	r3, [r4, #28]
    1b30:	f023 0307 	bic.w	r3, r3, #7
    1b34:	f043 0304 	orr.w	r3, r3, #4
    1b38:	e7c6      	b.n	1ac8 <process_event+0x1b0>
		} else if (evt == EVT_RESET) {
    1b3a:	2805      	cmp	r0, #5
    1b3c:	d132      	bne.n	1ba4 <process_event+0x28c>
			__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
    1b3e:	f1b9 0f01 	cmp.w	r9, #1
    1b42:	d00b      	beq.n	1b5c <process_event+0x244>
    1b44:	492a      	ldr	r1, [pc, #168]	; (1bf0 <process_event+0x2d8>)
    1b46:	4640      	mov	r0, r8
    1b48:	f44f 73b2 	mov.w	r3, #356	; 0x164
    1b4c:	463a      	mov	r2, r7
    1b4e:	f006 fb00 	bl	8152 <printk>
    1b52:	f44f 71b2 	mov.w	r1, #356	; 0x164
    1b56:	4638      	mov	r0, r7
    1b58:	f006 fa27 	bl	7faa <assert_post_action>
			__ASSERT_NO_MSG(!sys_slist_is_empty(&mgr->clients));
    1b5c:	6823      	ldr	r3, [r4, #0]
    1b5e:	b95b      	cbnz	r3, 1b78 <process_event+0x260>
    1b60:	491f      	ldr	r1, [pc, #124]	; (1be0 <process_event+0x2c8>)
    1b62:	4640      	mov	r0, r8
    1b64:	f240 1365 	movw	r3, #357	; 0x165
    1b68:	463a      	mov	r2, r7
    1b6a:	f006 faf2 	bl	8152 <printk>
    1b6e:	f240 1165 	movw	r1, #357	; 0x165
    1b72:	4638      	mov	r0, r7
    1b74:	f006 fa19 	bl	7faa <assert_post_action>
			transit = mgr->transitions->reset;
    1b78:	6923      	ldr	r3, [r4, #16]
    1b7a:	689b      	ldr	r3, [r3, #8]
    1b7c:	9301      	str	r3, [sp, #4]
			__ASSERT_NO_MSG(transit != NULL);
    1b7e:	b95b      	cbnz	r3, 1b98 <process_event+0x280>
    1b80:	4918      	ldr	r1, [pc, #96]	; (1be4 <process_event+0x2cc>)
    1b82:	4640      	mov	r0, r8
    1b84:	f44f 73b4 	mov.w	r3, #360	; 0x168
    1b88:	463a      	mov	r2, r7
    1b8a:	f006 fae2 	bl	8152 <printk>
    1b8e:	f44f 71b4 	mov.w	r1, #360	; 0x168
    1b92:	4638      	mov	r0, r7
    1b94:	f006 fa09 	bl	7faa <assert_post_action>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1b98:	8ba3      	ldrh	r3, [r4, #28]
    1b9a:	f023 0307 	bic.w	r3, r3, #7
    1b9e:	f043 0305 	orr.w	r3, r3, #5
    1ba2:	e791      	b.n	1ac8 <process_event+0x1b0>
			__ASSERT_NO_MSG(false);
    1ba4:	490c      	ldr	r1, [pc, #48]	; (1bd8 <process_event+0x2c0>)
    1ba6:	f240 136b 	movw	r3, #363	; 0x16b
    1baa:	463a      	mov	r2, r7
    1bac:	4640      	mov	r0, r8
    1bae:	f006 fad0 	bl	8152 <printk>
    1bb2:	2500      	movs	r5, #0
    1bb4:	f240 116b 	movw	r1, #363	; 0x16b
    1bb8:	4638      	mov	r0, r7
    1bba:	f006 f9f6 	bl	7faa <assert_post_action>
		onoff_transition_fn transit = NULL;
    1bbe:	9501      	str	r5, [sp, #4]
    1bc0:	e784      	b.n	1acc <process_event+0x1b4>
    1bc2:	bf00      	nop
    1bc4:	000090d8 	.word	0x000090d8
    1bc8:	000090fe 	.word	0x000090fe
    1bcc:	00008fc5 	.word	0x00008fc5
    1bd0:	00009115 	.word	0x00009115
    1bd4:	00009035 	.word	0x00009035
    1bd8:	000097ab 	.word	0x000097ab
    1bdc:	00009057 	.word	0x00009057
    1be0:	00009063 	.word	0x00009063
    1be4:	00009086 	.word	0x00009086
    1be8:	0000909d 	.word	0x0000909d
    1bec:	000090b3 	.word	0x000090b3
    1bf0:	000090c2 	.word	0x000090c2
				   && !sys_slist_is_empty(&mgr->monitors);
    1bf4:	f04f 0901 	mov.w	r9, #1
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
    1bf8:	f043 0308 	orr.w	r3, r3, #8
			k_spin_unlock(&mgr->lock, key);
    1bfc:	f104 0a14 	add.w	sl, r4, #20
			mgr->flags = flags;
    1c00:	83a3      	strh	r3, [r4, #28]
    1c02:	4650      	mov	r0, sl
    1c04:	f005 fb6a 	bl	72dc <z_spin_unlock_valid>
    1c08:	b968      	cbnz	r0, 1c26 <process_event+0x30e>
    1c0a:	4a3a      	ldr	r2, [pc, #232]	; (1cf4 <process_event+0x3dc>)
    1c0c:	493a      	ldr	r1, [pc, #232]	; (1cf8 <process_event+0x3e0>)
    1c0e:	23ac      	movs	r3, #172	; 0xac
    1c10:	4640      	mov	r0, r8
    1c12:	f006 fa9e 	bl	8152 <printk>
    1c16:	4839      	ldr	r0, [pc, #228]	; (1cfc <process_event+0x3e4>)
    1c18:	4651      	mov	r1, sl
    1c1a:	f006 fa9a 	bl	8152 <printk>
    1c1e:	4835      	ldr	r0, [pc, #212]	; (1cf4 <process_event+0x3dc>)
    1c20:	21ac      	movs	r1, #172	; 0xac
    1c22:	f006 f9c2 	bl	7faa <assert_post_action>
    1c26:	9b03      	ldr	r3, [sp, #12]
    1c28:	f383 8811 	msr	BASEPRI, r3
    1c2c:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
    1c30:	f1b9 0f00 	cmp.w	r9, #0
    1c34:	d138      	bne.n	1ca8 <process_event+0x390>
	while (!sys_slist_is_empty(list)) {
    1c36:	2d00      	cmp	r5, #0
    1c38:	d14b      	bne.n	1cd2 <process_event+0x3ba>
			if (transit != NULL) {
    1c3a:	9b01      	ldr	r3, [sp, #4]
    1c3c:	b113      	cbz	r3, 1c44 <process_event+0x32c>
				transit(mgr, transition_complete);
    1c3e:	4930      	ldr	r1, [pc, #192]	; (1d00 <process_event+0x3e8>)
    1c40:	4620      	mov	r0, r4
    1c42:	4798      	blx	r3
	__asm__ volatile(
    1c44:	f04f 0320 	mov.w	r3, #32
    1c48:	f3ef 8b11 	mrs	fp, BASEPRI
    1c4c:	f383 8812 	msr	BASEPRI_MAX, r3
    1c50:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    1c54:	4650      	mov	r0, sl
	k.key = arch_irq_lock();
    1c56:	f8cd b00c 	str.w	fp, [sp, #12]
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    1c5a:	f005 fb31 	bl	72c0 <z_spin_lock_valid>
    1c5e:	b968      	cbnz	r0, 1c7c <process_event+0x364>
    1c60:	4a24      	ldr	r2, [pc, #144]	; (1cf4 <process_event+0x3dc>)
    1c62:	4928      	ldr	r1, [pc, #160]	; (1d04 <process_event+0x3ec>)
    1c64:	2381      	movs	r3, #129	; 0x81
    1c66:	4640      	mov	r0, r8
    1c68:	f006 fa73 	bl	8152 <printk>
    1c6c:	4826      	ldr	r0, [pc, #152]	; (1d08 <process_event+0x3f0>)
    1c6e:	4651      	mov	r1, sl
    1c70:	f006 fa6f 	bl	8152 <printk>
    1c74:	481f      	ldr	r0, [pc, #124]	; (1cf4 <process_event+0x3dc>)
    1c76:	2181      	movs	r1, #129	; 0x81
    1c78:	f006 f997 	bl	7faa <assert_post_action>
	z_spin_lock_set_owner(l);
    1c7c:	4650      	mov	r0, sl
    1c7e:	f005 fb3d 	bl	72fc <z_spin_lock_set_owner>
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
    1c82:	8ba3      	ldrh	r3, [r4, #28]
    1c84:	f023 0308 	bic.w	r3, r3, #8
    1c88:	83a3      	strh	r3, [r4, #28]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
    1c8a:	8ba3      	ldrh	r3, [r4, #28]
    1c8c:	06da      	lsls	r2, r3, #27
    1c8e:	d528      	bpl.n	1ce2 <process_event+0x3ca>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
    1c90:	f023 0310 	bic.w	r3, r3, #16
    1c94:	83a3      	strh	r3, [r4, #28]
			evt = EVT_COMPLETE;
    1c96:	2101      	movs	r1, #1
		state = mgr->flags & ONOFF_STATE_MASK;
    1c98:	f8b4 901c 	ldrh.w	r9, [r4, #28]
    1c9c:	f009 0907 	and.w	r9, r9, #7
	} while (evt != EVT_NOP);
    1ca0:	2900      	cmp	r1, #0
    1ca2:	f47f ae6b 	bne.w	197c <process_event+0x64>
out:
    1ca6:	e649      	b.n	193c <process_event+0x24>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    1ca8:	68a1      	ldr	r1, [r4, #8]
    1caa:	2900      	cmp	r1, #0
    1cac:	d0c3      	beq.n	1c36 <process_event+0x31e>
	return node->next;
    1cae:	680b      	ldr	r3, [r1, #0]
		mon->callback(mgr, mon, state, res);
    1cb0:	9a02      	ldr	r2, [sp, #8]
    1cb2:	2b00      	cmp	r3, #0
    1cb4:	bf38      	it	cc
    1cb6:	2300      	movcc	r3, #0
    1cb8:	4699      	mov	r9, r3
    1cba:	684b      	ldr	r3, [r1, #4]
    1cbc:	4620      	mov	r0, r4
    1cbe:	461e      	mov	r6, r3
    1cc0:	465b      	mov	r3, fp
    1cc2:	47b0      	blx	r6
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    1cc4:	f1b9 0f00 	cmp.w	r9, #0
    1cc8:	d0b5      	beq.n	1c36 <process_event+0x31e>
    1cca:	f8d9 3000 	ldr.w	r3, [r9]
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    1cce:	4649      	mov	r1, r9
    1cd0:	e7ee      	b.n	1cb0 <process_event+0x398>
 *
 * @return A pointer to the first node of the list
 */
static inline sys_snode_t *sys_slist_get_not_empty(sys_slist_t *list);

Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    1cd2:	4629      	mov	r1, r5
		notify_one(mgr, cli, state, res);
    1cd4:	9a02      	ldr	r2, [sp, #8]
    1cd6:	682d      	ldr	r5, [r5, #0]
    1cd8:	465b      	mov	r3, fp
    1cda:	4620      	mov	r0, r4
    1cdc:	f006 f9ff 	bl	80de <notify_one>
    1ce0:	e7a9      	b.n	1c36 <process_event+0x31e>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
    1ce2:	f013 0120 	ands.w	r1, r3, #32
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
    1ce6:	bf1e      	ittt	ne
    1ce8:	f023 0320 	bicne.w	r3, r3, #32
    1cec:	83a3      	strhne	r3, [r4, #28]
			evt = EVT_RECHECK;
    1cee:	2102      	movne	r1, #2
    1cf0:	e7d2      	b.n	1c98 <process_event+0x380>
    1cf2:	bf00      	nop
    1cf4:	000090d8 	.word	0x000090d8
    1cf8:	000090fe 	.word	0x000090fe
    1cfc:	00009115 	.word	0x00009115
    1d00:	00001d0d 	.word	0x00001d0d
    1d04:	0000912a 	.word	0x0000912a
    1d08:	0000913f 	.word	0x0000913f

00001d0c <transition_complete>:
{
    1d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1d0e:	4604      	mov	r4, r0
    1d10:	460d      	mov	r5, r1
	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
    1d12:	f100 0614 	add.w	r6, r0, #20
    1d16:	f04f 0320 	mov.w	r3, #32
    1d1a:	f3ef 8711 	mrs	r7, BASEPRI
    1d1e:	f383 8812 	msr	BASEPRI_MAX, r3
    1d22:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    1d26:	4630      	mov	r0, r6
    1d28:	f005 faca 	bl	72c0 <z_spin_lock_valid>
    1d2c:	b968      	cbnz	r0, 1d4a <transition_complete+0x3e>
    1d2e:	4a0c      	ldr	r2, [pc, #48]	; (1d60 <transition_complete+0x54>)
    1d30:	490c      	ldr	r1, [pc, #48]	; (1d64 <transition_complete+0x58>)
    1d32:	480d      	ldr	r0, [pc, #52]	; (1d68 <transition_complete+0x5c>)
    1d34:	2381      	movs	r3, #129	; 0x81
    1d36:	f006 fa0c 	bl	8152 <printk>
    1d3a:	480c      	ldr	r0, [pc, #48]	; (1d6c <transition_complete+0x60>)
    1d3c:	4631      	mov	r1, r6
    1d3e:	f006 fa08 	bl	8152 <printk>
    1d42:	4807      	ldr	r0, [pc, #28]	; (1d60 <transition_complete+0x54>)
    1d44:	2181      	movs	r1, #129	; 0x81
    1d46:	f006 f930 	bl	7faa <assert_post_action>
	z_spin_lock_set_owner(l);
    1d4a:	4630      	mov	r0, r6
    1d4c:	f005 fad6 	bl	72fc <z_spin_lock_set_owner>
	mgr->last_res = res;
    1d50:	61a5      	str	r5, [r4, #24]
	process_event(mgr, EVT_COMPLETE, key);
    1d52:	463a      	mov	r2, r7
    1d54:	4620      	mov	r0, r4
    1d56:	2101      	movs	r1, #1
}
    1d58:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	process_event(mgr, EVT_COMPLETE, key);
    1d5c:	f7ff bddc 	b.w	1918 <process_event>
    1d60:	000090d8 	.word	0x000090d8
    1d64:	0000912a 	.word	0x0000912a
    1d68:	00008fc5 	.word	0x00008fc5
    1d6c:	0000913f 	.word	0x0000913f

00001d70 <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    1d70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    1d74:	4604      	mov	r4, r0
    1d76:	460f      	mov	r7, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    1d78:	f006 f9c7 	bl	810a <validate_args>

	if (rv < 0) {
    1d7c:	1e05      	subs	r5, r0, #0
    1d7e:	db5e      	blt.n	1e3e <onoff_request+0xce>
		return rv;
	}

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
    1d80:	f104 0914 	add.w	r9, r4, #20
    1d84:	f04f 0320 	mov.w	r3, #32
    1d88:	f3ef 8a11 	mrs	sl, BASEPRI
    1d8c:	f383 8812 	msr	BASEPRI_MAX, r3
    1d90:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    1d94:	4648      	mov	r0, r9
    1d96:	f005 fa93 	bl	72c0 <z_spin_lock_valid>
    1d9a:	b968      	cbnz	r0, 1db8 <onoff_request+0x48>
    1d9c:	4a38      	ldr	r2, [pc, #224]	; (1e80 <onoff_request+0x110>)
    1d9e:	4939      	ldr	r1, [pc, #228]	; (1e84 <onoff_request+0x114>)
    1da0:	4839      	ldr	r0, [pc, #228]	; (1e88 <onoff_request+0x118>)
    1da2:	2381      	movs	r3, #129	; 0x81
    1da4:	f006 f9d5 	bl	8152 <printk>
    1da8:	4838      	ldr	r0, [pc, #224]	; (1e8c <onoff_request+0x11c>)
    1daa:	4649      	mov	r1, r9
    1dac:	f006 f9d1 	bl	8152 <printk>
    1db0:	4833      	ldr	r0, [pc, #204]	; (1e80 <onoff_request+0x110>)
    1db2:	2181      	movs	r1, #129	; 0x81
    1db4:	f006 f8f9 	bl	7faa <assert_post_action>
	z_spin_lock_set_owner(l);
    1db8:	4648      	mov	r0, r9
    1dba:	f005 fa9f 	bl	72fc <z_spin_lock_set_owner>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    1dbe:	8be3      	ldrh	r3, [r4, #30]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    1dc0:	8ba2      	ldrh	r2, [r4, #28]
	if (mgr->refs == SERVICE_REFS_MAX) {
    1dc2:	f64f 71ff 	movw	r1, #65535	; 0xffff
    1dc6:	428b      	cmp	r3, r1
    1dc8:	f002 0607 	and.w	r6, r2, #7
    1dcc:	d050      	beq.n	1e70 <onoff_request+0x100>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
	if (state == ONOFF_STATE_ON) {
    1dce:	2e02      	cmp	r6, #2
    1dd0:	d124      	bne.n	1e1c <onoff_request+0xac>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
    1dd2:	3301      	adds	r3, #1
    1dd4:	83e3      	strh	r3, [r4, #30]
	rv = state;
    1dd6:	4635      	mov	r5, r6
		notify = true;
    1dd8:	f04f 0801 	mov.w	r8, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    1ddc:	4648      	mov	r0, r9
    1dde:	f005 fa7d 	bl	72dc <z_spin_unlock_valid>
    1de2:	b968      	cbnz	r0, 1e00 <onoff_request+0x90>
    1de4:	4a26      	ldr	r2, [pc, #152]	; (1e80 <onoff_request+0x110>)
    1de6:	492a      	ldr	r1, [pc, #168]	; (1e90 <onoff_request+0x120>)
    1de8:	4827      	ldr	r0, [pc, #156]	; (1e88 <onoff_request+0x118>)
    1dea:	23ac      	movs	r3, #172	; 0xac
    1dec:	f006 f9b1 	bl	8152 <printk>
    1df0:	4828      	ldr	r0, [pc, #160]	; (1e94 <onoff_request+0x124>)
    1df2:	4649      	mov	r1, r9
    1df4:	f006 f9ad 	bl	8152 <printk>
    1df8:	4821      	ldr	r0, [pc, #132]	; (1e80 <onoff_request+0x110>)
    1dfa:	21ac      	movs	r1, #172	; 0xac
    1dfc:	f006 f8d5 	bl	7faa <assert_post_action>
	__asm__ volatile(
    1e00:	f38a 8811 	msr	BASEPRI, sl
    1e04:	f3bf 8f6f 	isb	sy
	if (start) {
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
    1e08:	f1b8 0f00 	cmp.w	r8, #0
    1e0c:	d017      	beq.n	1e3e <onoff_request+0xce>
			notify_one(mgr, cli, state, 0);
    1e0e:	2300      	movs	r3, #0
    1e10:	4632      	mov	r2, r6
    1e12:	4639      	mov	r1, r7
    1e14:	4620      	mov	r0, r4
    1e16:	f006 f962 	bl	80de <notify_one>
    1e1a:	e010      	b.n	1e3e <onoff_request+0xce>
	} else if ((state == ONOFF_STATE_OFF)
    1e1c:	0793      	lsls	r3, r2, #30
    1e1e:	d001      	beq.n	1e24 <onoff_request+0xb4>
		   || (state == ONOFF_STATE_TO_ON)) {
    1e20:	2e06      	cmp	r6, #6
    1e22:	d10f      	bne.n	1e44 <onoff_request+0xd4>
	parent->next = child;
    1e24:	2300      	movs	r3, #0
    1e26:	603b      	str	r3, [r7, #0]
Z_GENLIST_APPEND(slist, snode)
    1e28:	6863      	ldr	r3, [r4, #4]
    1e2a:	b9f3      	cbnz	r3, 1e6a <onoff_request+0xfa>
	list->head = node;
    1e2c:	e9c4 7700 	strd	r7, r7, [r4]
	if (start) {
    1e30:	4635      	mov	r5, r6
    1e32:	b9fe      	cbnz	r6, 1e74 <onoff_request+0x104>
		process_event(mgr, EVT_RECHECK, key);
    1e34:	4652      	mov	r2, sl
    1e36:	2102      	movs	r1, #2
    1e38:	4620      	mov	r0, r4
    1e3a:	f7ff fd6d 	bl	1918 <process_event>
		}
	}

	return rv;
}
    1e3e:	4628      	mov	r0, r5
    1e40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	} else if (state == ONOFF_STATE_RESETTING) {
    1e44:	2e05      	cmp	r6, #5
    1e46:	d018      	beq.n	1e7a <onoff_request+0x10a>
		__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
    1e48:	2e01      	cmp	r6, #1
    1e4a:	d00b      	beq.n	1e64 <onoff_request+0xf4>
    1e4c:	4912      	ldr	r1, [pc, #72]	; (1e98 <onoff_request+0x128>)
    1e4e:	480e      	ldr	r0, [pc, #56]	; (1e88 <onoff_request+0x118>)
    1e50:	4a12      	ldr	r2, [pc, #72]	; (1e9c <onoff_request+0x12c>)
    1e52:	f240 13c9 	movw	r3, #457	; 0x1c9
    1e56:	f006 f97c 	bl	8152 <printk>
    1e5a:	4810      	ldr	r0, [pc, #64]	; (1e9c <onoff_request+0x12c>)
    1e5c:	f240 11c9 	movw	r1, #457	; 0x1c9
    1e60:	f006 f8a3 	bl	7faa <assert_post_action>
		rv = -EIO;
    1e64:	f06f 0504 	mvn.w	r5, #4
    1e68:	e004      	b.n	1e74 <onoff_request+0x104>
	parent->next = child;
    1e6a:	601f      	str	r7, [r3, #0]
	list->tail = node;
    1e6c:	6067      	str	r7, [r4, #4]
}
    1e6e:	e7df      	b.n	1e30 <onoff_request+0xc0>
		rv = -EAGAIN;
    1e70:	f06f 050a 	mvn.w	r5, #10
    1e74:	f04f 0800 	mov.w	r8, #0
    1e78:	e7b0      	b.n	1ddc <onoff_request+0x6c>
		rv = -ENOTSUP;
    1e7a:	f06f 0585 	mvn.w	r5, #133	; 0x85
    1e7e:	e7f9      	b.n	1e74 <onoff_request+0x104>
    1e80:	000090d8 	.word	0x000090d8
    1e84:	0000912a 	.word	0x0000912a
    1e88:	00008fc5 	.word	0x00008fc5
    1e8c:	0000913f 	.word	0x0000913f
    1e90:	000090fe 	.word	0x000090fe
    1e94:	00009115 	.word	0x00009115
    1e98:	000090c2 	.word	0x000090c2
    1e9c:	00009035 	.word	0x00009035

00001ea0 <pm_state_notify>:
/*
 * Function called to notify when the system is entering / exiting a
 * power state
 */
static inline void pm_state_notify(bool entering_state)
{
    1ea0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    1ea4:	4605      	mov	r5, r0
	__asm__ volatile(
    1ea6:	f04f 0320 	mov.w	r3, #32
    1eaa:	f3ef 8611 	mrs	r6, BASEPRI
    1eae:	f383 8812 	msr	BASEPRI_MAX, r3
    1eb2:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    1eb6:	4823      	ldr	r0, [pc, #140]	; (1f44 <pm_state_notify+0xa4>)
    1eb8:	f005 fa02 	bl	72c0 <z_spin_lock_valid>
    1ebc:	b968      	cbnz	r0, 1eda <pm_state_notify+0x3a>
    1ebe:	4a22      	ldr	r2, [pc, #136]	; (1f48 <pm_state_notify+0xa8>)
    1ec0:	4922      	ldr	r1, [pc, #136]	; (1f4c <pm_state_notify+0xac>)
    1ec2:	4823      	ldr	r0, [pc, #140]	; (1f50 <pm_state_notify+0xb0>)
    1ec4:	2381      	movs	r3, #129	; 0x81
    1ec6:	f006 f944 	bl	8152 <printk>
    1eca:	491e      	ldr	r1, [pc, #120]	; (1f44 <pm_state_notify+0xa4>)
    1ecc:	4821      	ldr	r0, [pc, #132]	; (1f54 <pm_state_notify+0xb4>)
    1ece:	f006 f940 	bl	8152 <printk>
    1ed2:	481d      	ldr	r0, [pc, #116]	; (1f48 <pm_state_notify+0xa8>)
    1ed4:	2181      	movs	r1, #129	; 0x81
    1ed6:	f006 f868 	bl	7faa <assert_post_action>
	z_spin_lock_set_owner(l);
    1eda:	481a      	ldr	r0, [pc, #104]	; (1f44 <pm_state_notify+0xa4>)
    1edc:	f005 fa0e 	bl	72fc <z_spin_lock_set_owner>
	struct pm_notifier *notifier;
	k_spinlock_key_t pm_notifier_key;
	void (*callback)(enum pm_state state);

	pm_notifier_key = k_spin_lock(&pm_notifier_lock);
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    1ee0:	4b1d      	ldr	r3, [pc, #116]	; (1f58 <pm_state_notify+0xb8>)
    1ee2:	681c      	ldr	r4, [r3, #0]
    1ee4:	2c00      	cmp	r4, #0
    1ee6:	bf38      	it	cc
    1ee8:	2400      	movcc	r4, #0
    1eea:	b19c      	cbz	r4, 1f14 <pm_state_notify+0x74>
		} else {
			callback = notifier->state_exit;
		}

		if (callback) {
			callback(z_power_states[_current_cpu->id].state);
    1eec:	4f1b      	ldr	r7, [pc, #108]	; (1f5c <pm_state_notify+0xbc>)
    1eee:	f8df 8078 	ldr.w	r8, [pc, #120]	; 1f68 <pm_state_notify+0xc8>
    1ef2:	f04f 090c 	mov.w	r9, #12
			callback = notifier->state_exit;
    1ef6:	e9d4 3201 	ldrd	r3, r2, [r4, #4]
    1efa:	2d00      	cmp	r5, #0
    1efc:	bf08      	it	eq
    1efe:	4613      	moveq	r3, r2
		if (callback) {
    1f00:	b12b      	cbz	r3, 1f0e <pm_state_notify+0x6e>
			callback(z_power_states[_current_cpu->id].state);
    1f02:	f898 2014 	ldrb.w	r2, [r8, #20]
    1f06:	fb09 f202 	mul.w	r2, r9, r2
    1f0a:	5cb8      	ldrb	r0, [r7, r2]
    1f0c:	4798      	blx	r3
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    1f0e:	6824      	ldr	r4, [r4, #0]
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    1f10:	2c00      	cmp	r4, #0
    1f12:	d1f0      	bne.n	1ef6 <pm_state_notify+0x56>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    1f14:	480b      	ldr	r0, [pc, #44]	; (1f44 <pm_state_notify+0xa4>)
    1f16:	f005 f9e1 	bl	72dc <z_spin_unlock_valid>
    1f1a:	b968      	cbnz	r0, 1f38 <pm_state_notify+0x98>
    1f1c:	4a0a      	ldr	r2, [pc, #40]	; (1f48 <pm_state_notify+0xa8>)
    1f1e:	4910      	ldr	r1, [pc, #64]	; (1f60 <pm_state_notify+0xc0>)
    1f20:	480b      	ldr	r0, [pc, #44]	; (1f50 <pm_state_notify+0xb0>)
    1f22:	23ac      	movs	r3, #172	; 0xac
    1f24:	f006 f915 	bl	8152 <printk>
    1f28:	4906      	ldr	r1, [pc, #24]	; (1f44 <pm_state_notify+0xa4>)
    1f2a:	480e      	ldr	r0, [pc, #56]	; (1f64 <pm_state_notify+0xc4>)
    1f2c:	f006 f911 	bl	8152 <printk>
    1f30:	4805      	ldr	r0, [pc, #20]	; (1f48 <pm_state_notify+0xa8>)
    1f32:	21ac      	movs	r1, #172	; 0xac
    1f34:	f006 f839 	bl	7faa <assert_post_action>
	__asm__ volatile(
    1f38:	f386 8811 	msr	BASEPRI, r6
    1f3c:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}
    1f40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    1f44:	20000a34 	.word	0x20000a34
    1f48:	000090d8 	.word	0x000090d8
    1f4c:	0000912a 	.word	0x0000912a
    1f50:	00008fc5 	.word	0x00008fc5
    1f54:	0000913f 	.word	0x0000913f
    1f58:	20000a38 	.word	0x20000a38
    1f5c:	20000a44 	.word	0x20000a44
    1f60:	000090fe 	.word	0x000090fe
    1f64:	00009115 	.word	0x00009115
    1f68:	20000bc4 	.word	0x20000bc4

00001f6c <atomic_test_and_set_bit.constprop.0>:
 *
 * @return true if the bit was set, false if it wasn't.
 */
static inline bool atomic_test_and_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    1f6c:	f000 031f 	and.w	r3, r0, #31
    1f70:	2201      	movs	r2, #1
    1f72:	409a      	lsls	r2, r3
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_or(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    1f74:	4b0a      	ldr	r3, [pc, #40]	; (1fa0 <atomic_test_and_set_bit.constprop.0+0x34>)
    1f76:	f3bf 8f5b 	dmb	ish
	atomic_val_t old;

	old = atomic_or(ATOMIC_ELEM(target, bit), mask);
    1f7a:	0940      	lsrs	r0, r0, #5
    1f7c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    1f80:	e850 3f00 	ldrex	r3, [r0]
    1f84:	ea43 0102 	orr.w	r1, r3, r2
    1f88:	e840 1c00 	strex	ip, r1, [r0]
    1f8c:	f1bc 0f00 	cmp.w	ip, #0
    1f90:	d1f6      	bne.n	1f80 <atomic_test_and_set_bit.constprop.0+0x14>
    1f92:	f3bf 8f5b 	dmb	ish

	return (old & mask) != 0;
    1f96:	421a      	tst	r2, r3
}
    1f98:	bf14      	ite	ne
    1f9a:	2001      	movne	r0, #1
    1f9c:	2000      	moveq	r0, #0
    1f9e:	4770      	bx	lr
    1fa0:	20000a50 	.word	0x20000a50

00001fa4 <pm_system_resume>:

void pm_system_resume(void)
{
    1fa4:	b530      	push	{r4, r5, lr}
	uint8_t id = _current_cpu->id;
    1fa6:	4b1d      	ldr	r3, [pc, #116]	; (201c <pm_system_resume+0x78>)
    1fa8:	7d1d      	ldrb	r5, [r3, #20]
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    1faa:	f3bf 8f5b 	dmb	ish
	atomic_val_t mask = ATOMIC_MASK(bit);
    1fae:	f005 031f 	and.w	r3, r5, #31
    1fb2:	2201      	movs	r2, #1
    1fb4:	409a      	lsls	r2, r3
    1fb6:	4b1a      	ldr	r3, [pc, #104]	; (2020 <pm_system_resume+0x7c>)
	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    1fb8:	0969      	lsrs	r1, r5, #5
{
    1fba:	b085      	sub	sp, #20
    1fbc:	43d0      	mvns	r0, r2
    1fbe:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    1fc2:	e853 1f00 	ldrex	r1, [r3]
    1fc6:	ea01 0400 	and.w	r4, r1, r0
    1fca:	e843 4c00 	strex	ip, r4, [r3]
    1fce:	f1bc 0f00 	cmp.w	ip, #0
    1fd2:	d1f6      	bne.n	1fc2 <pm_system_resume+0x1e>
    1fd4:	f3bf 8f5b 	dmb	ish
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
    1fd8:	4211      	tst	r1, r2
    1fda:	d017      	beq.n	200c <pm_system_resume+0x68>
		exit_pos_ops(z_power_states[id]);
    1fdc:	4c11      	ldr	r4, [pc, #68]	; (2024 <pm_system_resume+0x80>)
    1fde:	220c      	movs	r2, #12
    1fe0:	fb02 4205 	mla	r2, r2, r5, r4
    1fe4:	ca07      	ldmia	r2, {r0, r1, r2}
    1fe6:	ab01      	add	r3, sp, #4
    1fe8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (pm_power_state_exit_post_ops != NULL) {
    1fec:	4a0e      	ldr	r2, [pc, #56]	; (2028 <pm_system_resume+0x84>)
    1fee:	b17a      	cbz	r2, 2010 <pm_system_resume+0x6c>
		pm_power_state_exit_post_ops(info);
    1ff0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
    1ff4:	f006 f92a 	bl	824c <pm_power_state_exit_post_ops>
		pm_state_notify(false);
    1ff8:	2000      	movs	r0, #0
    1ffa:	f7ff ff51 	bl	1ea0 <pm_state_notify>
		z_power_states[id] = (struct pm_state_info){PM_STATE_ACTIVE,
    1ffe:	230c      	movs	r3, #12
    2000:	436b      	muls	r3, r5
    2002:	2200      	movs	r2, #0
    2004:	18e1      	adds	r1, r4, r3
    2006:	50e2      	str	r2, [r4, r3]
    2008:	e9c1 2201 	strd	r2, r2, [r1, #4]
			0, 0};
	}
}
    200c:	b005      	add	sp, #20
    200e:	bd30      	pop	{r4, r5, pc}
    2010:	f382 8811 	msr	BASEPRI, r2
    2014:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    2018:	e7ee      	b.n	1ff8 <pm_system_resume+0x54>
    201a:	bf00      	nop
    201c:	20000bc4 	.word	0x20000bc4
    2020:	20000a40 	.word	0x20000a40
    2024:	20000a44 	.word	0x20000a44
    2028:	0000824d 	.word	0x0000824d

0000202c <pm_system_suspend>:

	return ret;
}

bool pm_system_suspend(int32_t ticks)
{
    202c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	bool ret = true;
	uint8_t id = _current_cpu->id;
    2030:	4b37      	ldr	r3, [pc, #220]	; (2110 <pm_system_suspend+0xe4>)
    2032:	f8df 80f4 	ldr.w	r8, [pc, #244]	; 2128 <pm_system_suspend+0xfc>
    2036:	7d1c      	ldrb	r4, [r3, #20]
{
    2038:	b088      	sub	sp, #32
    203a:	4607      	mov	r7, r0

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	if (!atomic_test_and_set_bit(z_power_states_forced, id)) {
    203c:	4620      	mov	r0, r4
    203e:	f7ff ff95 	bl	1f6c <atomic_test_and_set_bit.constprop.0>
    2042:	b960      	cbnz	r0, 205e <pm_system_suspend+0x32>
		z_power_states[id] = pm_policy_next_state(id, ticks);
    2044:	466e      	mov	r6, sp
    2046:	463a      	mov	r2, r7
    2048:	4621      	mov	r1, r4
    204a:	4630      	mov	r0, r6
    204c:	f006 f88e 	bl	816c <pm_policy_next_state>
    2050:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
    2054:	250c      	movs	r5, #12
    2056:	fb05 8504 	mla	r5, r5, r4, r8
    205a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	}

	if (z_power_states[id].state == PM_STATE_ACTIVE) {
    205e:	230c      	movs	r3, #12
    2060:	4363      	muls	r3, r4
    2062:	eb08 0203 	add.w	r2, r8, r3
    2066:	f818 0003 	ldrb.w	r0, [r8, r3]
    206a:	0965      	lsrs	r5, r4, #5
    206c:	f004 061f 	and.w	r6, r4, #31
    2070:	b3c8      	cbz	r0, 20e6 <pm_system_suspend+0xba>
				   z_power_states[id].state);
		ret = false;
		goto end;
	}

	if (ticks != K_TICKS_FOREVER) {
    2072:	1c7b      	adds	r3, r7, #1
    2074:	d00f      	beq.n	2096 <pm_system_suspend+0x6a>
			return (uint32_t)((t * to_hz + off) / from_hz);
    2076:	f8d2 e008 	ldr.w	lr, [r2, #8]
    207a:	4826      	ldr	r0, [pc, #152]	; (2114 <pm_system_suspend+0xe8>)
    207c:	4a26      	ldr	r2, [pc, #152]	; (2118 <pm_system_suspend+0xec>)
    207e:	f44f 4c00 	mov.w	ip, #32768	; 0x8000
    2082:	2100      	movs	r1, #0
    2084:	2300      	movs	r3, #0
    2086:	fbec 010e 	umlal	r0, r1, ip, lr
    208a:	f7fe fc2f 	bl	8ec <__aeabi_uldivmod>
		/*
		 * We need to set the timer to interrupt a little bit early to
		 * accommodate the time required by the CPU to fully wake up.
		 */
		z_set_timeout_expiry(ticks -
    208e:	2101      	movs	r1, #1
    2090:	1a38      	subs	r0, r7, r0
    2092:	f005 faf5 	bl	7680 <z_set_timeout_expiry>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
    2096:	f003 fea9 	bl	5dec <k_sched_lock>
	pm_stats_start();
	/* Enter power state */
	pm_state_notify(true);
    209a:	2001      	movs	r0, #1
    209c:	f7ff ff00 	bl	1ea0 <pm_state_notify>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    20a0:	f3bf 8f5b 	dmb	ish
    20a4:	4b1d      	ldr	r3, [pc, #116]	; (211c <pm_system_suspend+0xf0>)
 *
 * @return N/A
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    20a6:	2201      	movs	r2, #1
    20a8:	40b2      	lsls	r2, r6
    20aa:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    20ae:	e853 1f00 	ldrex	r1, [r3]
    20b2:	4311      	orrs	r1, r2
    20b4:	e843 1000 	strex	r0, r1, [r3]
    20b8:	2800      	cmp	r0, #0
    20ba:	d1f8      	bne.n	20ae <pm_system_suspend+0x82>
    20bc:	f3bf 8f5b 	dmb	ish
	atomic_set_bit(z_post_ops_required, id);
	pm_state_set(z_power_states[id]);
    20c0:	230c      	movs	r3, #12
    20c2:	fb03 8404 	mla	r4, r3, r4, r8
    20c6:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
    20ca:	ab05      	add	r3, sp, #20
    20cc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (pm_power_state_set != NULL) {
    20d0:	4a13      	ldr	r2, [pc, #76]	; (2120 <pm_system_suspend+0xf4>)
    20d2:	b11a      	cbz	r2, 20dc <pm_system_suspend+0xb0>
		pm_power_state_set(info);
    20d4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
    20d8:	f006 f8a5 	bl	8226 <pm_power_state_set>
	if (atomic_add(&z_cpus_active, 1) == 0) {
		pm_resume_devices();
	}
#endif
	pm_stats_update(z_power_states[id].state);
	pm_system_resume();
    20dc:	f7ff ff62 	bl	1fa4 <pm_system_resume>
	k_sched_unlock();
    20e0:	f004 fb7c 	bl	67dc <k_sched_unlock>
	bool ret = true;
    20e4:	2001      	movs	r0, #1
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    20e6:	4a0f      	ldr	r2, [pc, #60]	; (2124 <pm_system_suspend+0xf8>)
    20e8:	f3bf 8f5b 	dmb	ish
	atomic_val_t mask = ATOMIC_MASK(bit);
    20ec:	2301      	movs	r3, #1
    20ee:	40b3      	lsls	r3, r6
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    20f0:	43db      	mvns	r3, r3
    20f2:	eb02 0585 	add.w	r5, r2, r5, lsl #2
    20f6:	e855 2f00 	ldrex	r2, [r5]
    20fa:	401a      	ands	r2, r3
    20fc:	e845 2100 	strex	r1, r2, [r5]
    2100:	2900      	cmp	r1, #0
    2102:	d1f8      	bne.n	20f6 <pm_system_suspend+0xca>
    2104:	f3bf 8f5b 	dmb	ish
				   z_power_states[id].state);

end:
	atomic_clear_bit(z_power_states_forced, id);
	return ret;
}
    2108:	b008      	add	sp, #32
    210a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    210e:	bf00      	nop
    2110:	20000bc4 	.word	0x20000bc4
    2114:	000f423f 	.word	0x000f423f
    2118:	000f4240 	.word	0x000f4240
    211c:	20000a40 	.word	0x20000a40
    2120:	00008227 	.word	0x00008227
    2124:	20000a50 	.word	0x20000a50
    2128:	20000a44 	.word	0x20000a44

0000212c <char_out>:

static int char_out(int c, void *ctx_p)
{
	struct out_context *ctx = ctx_p;

	ctx->count++;
    212c:	680b      	ldr	r3, [r1, #0]
    212e:	3301      	adds	r3, #1
    2130:	600b      	str	r3, [r1, #0]
	return _char_out(c);
    2132:	4b01      	ldr	r3, [pc, #4]	; (2138 <char_out+0xc>)
    2134:	681b      	ldr	r3, [r3, #0]
    2136:	4718      	bx	r3
    2138:	200000b8 	.word	0x200000b8

0000213c <__printk_hook_install>:
	_char_out = fn;
    213c:	4b01      	ldr	r3, [pc, #4]	; (2144 <__printk_hook_install+0x8>)
    213e:	6018      	str	r0, [r3, #0]
}
    2140:	4770      	bx	lr
    2142:	bf00      	nop
    2144:	200000b8 	.word	0x200000b8

00002148 <vprintk>:
#endif
	}
}
#else
void vprintk(const char *fmt, va_list ap)
{
    2148:	b507      	push	{r0, r1, r2, lr}
    214a:	460b      	mov	r3, r1
	struct out_context ctx = { 0 };
    214c:	2100      	movs	r1, #0
{
    214e:	4602      	mov	r2, r0
	struct out_context ctx = { 0 };
    2150:	9101      	str	r1, [sp, #4]
#ifdef CONFIG_PRINTK_SYNC
	k_spinlock_key_t key = k_spin_lock(&lock);
#endif

	cbvprintf(char_out, &ctx, fmt, ap);
    2152:	4803      	ldr	r0, [pc, #12]	; (2160 <vprintk+0x18>)
    2154:	a901      	add	r1, sp, #4
    2156:	f7fe ff35 	bl	fc4 <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
	k_spin_unlock(&lock, key);
#endif
}
    215a:	b003      	add	sp, #12
    215c:	f85d fb04 	ldr.w	pc, [sp], #4
    2160:	0000212d 	.word	0x0000212d

00002164 <sys_reboot>:
#include <sys/printk.h>

extern void sys_arch_reboot(int type);

FUNC_NORETURN void sys_reboot(int type)
{
    2164:	b508      	push	{r3, lr}
	__asm__ volatile(
    2166:	f04f 0220 	mov.w	r2, #32
    216a:	f3ef 8311 	mrs	r3, BASEPRI
    216e:	f382 8812 	msr	BASEPRI_MAX, r2
    2172:	f3bf 8f6f 	isb	sy
	(void)irq_lock();
	sys_clock_disable();

	sys_arch_reboot(type);
    2176:	f000 fca1 	bl	2abc <sys_arch_reboot>

	/* should never get here */
	printk("Failed to reboot: spinning endlessly...\n");
    217a:	4803      	ldr	r0, [pc, #12]	; (2188 <sys_reboot+0x24>)
    217c:	f005 ffe9 	bl	8152 <printk>
 *
 * @return N/A
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
    2180:	f000 f80a 	bl	2198 <arch_cpu_idle>
    2184:	e7fc      	b.n	2180 <sys_reboot+0x1c>
    2186:	bf00      	nop
    2188:	00009157 	.word	0x00009157

0000218c <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    218c:	4901      	ldr	r1, [pc, #4]	; (2194 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    218e:	2210      	movs	r2, #16
	str	r2, [r1]
    2190:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    2192:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    2194:	e000ed10 	.word	0xe000ed10

00002198 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    2198:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    219a:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    219c:	f380 8811 	msr	BASEPRI, r0
	isb
    21a0:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    21a4:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    21a8:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    21aa:	b662      	cpsie	i
	isb
    21ac:	f3bf 8f6f 	isb	sy

	bx	lr
    21b0:	4770      	bx	lr
    21b2:	bf00      	nop

000021b4 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    21b4:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    21b6:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    21b8:	f381 8811 	msr	BASEPRI, r1

	wfe
    21bc:	bf20      	wfe

	msr	BASEPRI, r0
    21be:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    21c2:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    21c4:	4770      	bx	lr
    21c6:	bf00      	nop

000021c8 <_isr_wrapper>:
 * @return N/A
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    21c8:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    21ca:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    21cc:	4a0b      	ldr	r2, [pc, #44]	; (21fc <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    21ce:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
    21d0:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    21d2:	bf1e      	ittt	ne
	movne	r1, #0
    21d4:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    21d6:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
    21d8:	f006 faed 	blne	87b6 <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    21dc:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    21de:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    21e2:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    21e6:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    21ea:	4905      	ldr	r1, [pc, #20]	; (2200 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    21ec:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    21ee:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    21f0:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    21f2:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    21f6:	4903      	ldr	r1, [pc, #12]	; (2204 <_isr_wrapper+0x3c>)
	bx r1
    21f8:	4708      	bx	r1
    21fa:	0000      	.short	0x0000
	ldr r2, =_kernel
    21fc:	20000bc4 	.word	0x20000bc4
	ldr r1, =_sw_isr_table
    2200:	000089e0 	.word	0x000089e0
	ldr r1, =z_arm_int_exit
    2204:	0000242d 	.word	0x0000242d

00002208 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    2208:	bf30      	wfi
    b z_SysNmiOnReset
    220a:	f7ff bffd 	b.w	2208 <z_SysNmiOnReset>
    220e:	bf00      	nop

00002210 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    2210:	4912      	ldr	r1, [pc, #72]	; (225c <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
    2212:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    2214:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    2218:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    221a:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    221e:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    2222:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    2224:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    2228:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    222c:	4f0c      	ldr	r7, [pc, #48]	; (2260 <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    222e:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    2232:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    2234:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    2236:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    2238:	6f50      	ldr	r0, [r2, #116]	; 0x74
    movs r3, #0
    223a:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    223c:	6753      	str	r3, [r2, #116]	; 0x74
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    223e:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
    2242:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
    2244:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
    2246:	f000 fae7 	bl	2818 <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
    224a:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    224e:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    2252:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    2256:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    225a:	4770      	bx	lr
    ldr r1, =_kernel
    225c:	20000bc4 	.word	0x20000bc4
    ldr v4, =_SCS_ICSR
    2260:	e000ed04 	.word	0xe000ed04

00002264 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    2264:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    2268:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    226a:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    226e:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    2272:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    2274:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    2278:	2902      	cmp	r1, #2
    beq _oops
    227a:	d0ff      	beq.n	227c <_oops>

0000227c <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    227c:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    227e:	f005 ff86 	bl	818e <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    2282:	bd01      	pop	{r0, pc}

00002284 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    2284:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    2286:	2b00      	cmp	r3, #0
    2288:	db08      	blt.n	229c <arch_irq_enable+0x18>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    228a:	2201      	movs	r2, #1
    228c:	f000 001f 	and.w	r0, r0, #31
    2290:	fa02 f000 	lsl.w	r0, r2, r0
    2294:	095b      	lsrs	r3, r3, #5
    2296:	4a02      	ldr	r2, [pc, #8]	; (22a0 <arch_irq_enable+0x1c>)
    2298:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
    229c:	4770      	bx	lr
    229e:	bf00      	nop
    22a0:	e000e100 	.word	0xe000e100

000022a4 <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    22a4:	4b05      	ldr	r3, [pc, #20]	; (22bc <arch_irq_is_enabled+0x18>)
    22a6:	0942      	lsrs	r2, r0, #5
    22a8:	f000 001f 	and.w	r0, r0, #31
    22ac:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    22b0:	2301      	movs	r3, #1
    22b2:	fa03 f000 	lsl.w	r0, r3, r0
}
    22b6:	4010      	ands	r0, r2
    22b8:	4770      	bx	lr
    22ba:	bf00      	nop
    22bc:	e000e100 	.word	0xe000e100

000022c0 <z_arm_irq_priority_set>:
 * priority levels which are reserved.
 *
 * @return N/A
 */
void z_arm_irq_priority_set(unsigned int irq, unsigned int prio, uint32_t flags)
{
    22c0:	b570      	push	{r4, r5, r6, lr}
	 * via flags
	 */
	if (IS_ENABLED(CONFIG_ZERO_LATENCY_IRQS) && (flags & IRQ_ZERO_LATENCY)) {
		prio = _EXC_ZERO_LATENCY_IRQS_PRIO;
	} else {
		prio += _IRQ_PRIO_OFFSET;
    22c2:	1c4c      	adds	r4, r1, #1
	/* The last priority level is also used by PendSV exception, but
	 * allow other interrupts to use the same level, even if it ends up
	 * affecting performance (can still be useful on systems with a
	 * reduced set of priorities, like Cortex-M0/M0+).
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
    22c4:	2c07      	cmp	r4, #7
{
    22c6:	4605      	mov	r5, r0
    22c8:	460e      	mov	r6, r1
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
    22ca:	d90f      	bls.n	22ec <z_arm_irq_priority_set+0x2c>
    22cc:	4a11      	ldr	r2, [pc, #68]	; (2314 <z_arm_irq_priority_set+0x54>)
    22ce:	4912      	ldr	r1, [pc, #72]	; (2318 <z_arm_irq_priority_set+0x58>)
    22d0:	4812      	ldr	r0, [pc, #72]	; (231c <z_arm_irq_priority_set+0x5c>)
    22d2:	2359      	movs	r3, #89	; 0x59
    22d4:	f005 ff3d 	bl	8152 <printk>
    22d8:	4811      	ldr	r0, [pc, #68]	; (2320 <z_arm_irq_priority_set+0x60>)
    22da:	4631      	mov	r1, r6
    22dc:	2307      	movs	r3, #7
    22de:	462a      	mov	r2, r5
    22e0:	f005 ff37 	bl	8152 <printk>
    22e4:	480b      	ldr	r0, [pc, #44]	; (2314 <z_arm_irq_priority_set+0x54>)
    22e6:	2159      	movs	r1, #89	; 0x59
    22e8:	f005 fe5f 	bl	7faa <assert_post_action>
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    22ec:	b26b      	sxtb	r3, r5
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    22ee:	2b00      	cmp	r3, #0
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    22f0:	bfac      	ite	ge
    22f2:	f103 4360 	addge.w	r3, r3, #3758096384	; 0xe0000000
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    22f6:	4b0b      	ldrlt	r3, [pc, #44]	; (2324 <z_arm_irq_priority_set+0x64>)
    22f8:	ea4f 1444 	mov.w	r4, r4, lsl #5
    22fc:	bfb8      	it	lt
    22fe:	f005 050f 	andlt.w	r5, r5, #15
    2302:	b2e4      	uxtb	r4, r4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2304:	bfaa      	itet	ge
    2306:	f503 4361 	addge.w	r3, r3, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    230a:	555c      	strblt	r4, [r3, r5]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    230c:	f883 4300 	strbge.w	r4, [r3, #768]	; 0x300
}
    2310:	bd70      	pop	{r4, r5, r6, pc}
    2312:	bf00      	nop
    2314:	00009180 	.word	0x00009180
    2318:	000091b6 	.word	0x000091b6
    231c:	00008fc5 	.word	0x00008fc5
    2320:	000091d1 	.word	0x000091d1
    2324:	e000ed14 	.word	0xe000ed14

00002328 <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    2328:	4a0b      	ldr	r2, [pc, #44]	; (2358 <z_arm_prep_c+0x30>)
 * This routine prepares for the execution of and runs C code.
 *
 * @return N/A
 */
void z_arm_prep_c(void)
{
    232a:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    232c:	4b0b      	ldr	r3, [pc, #44]	; (235c <z_arm_prep_c+0x34>)
    232e:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    2332:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    2334:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2338:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    233c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    2340:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    2344:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    2348:	f003 f8f8 	bl	553c <z_bss_zero>
	z_data_copy();
    234c:	f005 fc18 	bl	7b80 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    2350:	f000 f9f6 	bl	2740 <z_arm_interrupt_init>
	z_cstart();
    2354:	f003 f8fc 	bl	5550 <z_cstart>
    2358:	00000000 	.word	0x00000000
    235c:	e000ed00 	.word	0xe000ed00

00002360 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    2360:	4a09      	ldr	r2, [pc, #36]	; (2388 <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
    2362:	490a      	ldr	r1, [pc, #40]	; (238c <arch_swap+0x2c>)
	_current->arch.basepri = key;
    2364:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
    2366:	6809      	ldr	r1, [r1, #0]
    2368:	6799      	str	r1, [r3, #120]	; 0x78

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    236a:	4909      	ldr	r1, [pc, #36]	; (2390 <arch_swap+0x30>)
	_current->arch.basepri = key;
    236c:	6758      	str	r0, [r3, #116]	; 0x74
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    236e:	684b      	ldr	r3, [r1, #4]
    2370:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    2374:	604b      	str	r3, [r1, #4]
	__asm__ volatile(
    2376:	2300      	movs	r3, #0
    2378:	f383 8811 	msr	BASEPRI, r3
    237c:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    2380:	6893      	ldr	r3, [r2, #8]
}
    2382:	6f98      	ldr	r0, [r3, #120]	; 0x78
    2384:	4770      	bx	lr
    2386:	bf00      	nop
    2388:	20000bc4 	.word	0x20000bc4
    238c:	00008d0c 	.word	0x00008d0c
    2390:	e000ed00 	.word	0xe000ed00

00002394 <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
    2394:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    2398:	9b00      	ldr	r3, [sp, #0]
    239a:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->pc &= 0xfffffffe;
    239e:	490a      	ldr	r1, [pc, #40]	; (23c8 <arch_new_thread+0x34>)
	iframe->a3 = (uint32_t)p2;
    23a0:	9b01      	ldr	r3, [sp, #4]
    23a2:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    23a6:	9b02      	ldr	r3, [sp, #8]
    23a8:	f842 3c14 	str.w	r3, [r2, #-20]
	iframe->pc &= 0xfffffffe;
    23ac:	f021 0101 	bic.w	r1, r1, #1

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    23b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    23b4:	f842 3c04 	str.w	r3, [r2, #-4]
	iframe->pc &= 0xfffffffe;
    23b8:	f842 1c08 	str.w	r1, [r2, #-8]
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
    23bc:	2300      	movs	r3, #0
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    23be:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
    23c0:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    23c2:	6743      	str	r3, [r0, #116]	; 0x74
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    23c4:	4770      	bx	lr
    23c6:	bf00      	nop
    23c8:	00008177 	.word	0x00008177

000023cc <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
    23cc:	4a0b      	ldr	r2, [pc, #44]	; (23fc <z_check_thread_stack_fail+0x30>)
{
    23ce:	4603      	mov	r3, r0
	const struct k_thread *thread = _current;
    23d0:	6890      	ldr	r0, [r2, #8]

	if (thread == NULL) {
    23d2:	b190      	cbz	r0, 23fa <z_check_thread_stack_fail+0x2e>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    23d4:	f113 0f16 	cmn.w	r3, #22
    23d8:	6e40      	ldr	r0, [r0, #100]	; 0x64
    23da:	d005      	beq.n	23e8 <z_check_thread_stack_fail+0x1c>
    23dc:	f1a0 0220 	sub.w	r2, r0, #32
    23e0:	429a      	cmp	r2, r3
    23e2:	d806      	bhi.n	23f2 <z_check_thread_stack_fail+0x26>
    23e4:	4283      	cmp	r3, r0
    23e6:	d204      	bcs.n	23f2 <z_check_thread_stack_fail+0x26>
    23e8:	4281      	cmp	r1, r0
    23ea:	bf2c      	ite	cs
    23ec:	2100      	movcs	r1, #0
    23ee:	2101      	movcc	r1, #1
    23f0:	e000      	b.n	23f4 <z_check_thread_stack_fail+0x28>
    23f2:	2100      	movs	r1, #0
    23f4:	2900      	cmp	r1, #0
		return (uint32_t)Z_THREAD_STACK_BUFFER(z_main_stack);
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
    23f6:	bf08      	it	eq
    23f8:	2000      	moveq	r0, #0
}
    23fa:	4770      	bx	lr
    23fc:	20000bc4 	.word	0x20000bc4

00002400 <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
    2400:	b508      	push	{r3, lr}
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    2402:	4b09      	ldr	r3, [pc, #36]	; (2428 <arch_switch_to_main_thread+0x28>)
    2404:	6098      	str	r0, [r3, #8]
{
    2406:	460d      	mov	r5, r1
    2408:	4614      	mov	r4, r2
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
    240a:	f000 fa05 	bl	2818 <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    240e:	4620      	mov	r0, r4
    2410:	f385 8809 	msr	PSP, r5
    2414:	2100      	movs	r1, #0
    2416:	b663      	cpsie	if
    2418:	f381 8811 	msr	BASEPRI, r1
    241c:	f3bf 8f6f 	isb	sy
    2420:	2200      	movs	r2, #0
    2422:	2300      	movs	r3, #0
    2424:	f005 fea7 	bl	8176 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    2428:	20000bc4 	.word	0x20000bc4

0000242c <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    242c:	4b04      	ldr	r3, [pc, #16]	; (2440 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    242e:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    2430:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
    2432:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    2434:	d003      	beq.n	243e <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    2436:	4903      	ldr	r1, [pc, #12]	; (2444 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    2438:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    243c:	600a      	str	r2, [r1, #0]

0000243e <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    243e:	4770      	bx	lr
	ldr r3, =_kernel
    2440:	20000bc4 	.word	0x20000bc4
	ldr r1, =_SCS_ICSR
    2444:	e000ed04 	.word	0xe000ed04

00002448 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    2448:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    244c:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    2450:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    2452:	4672      	mov	r2, lr
	bl z_arm_fault
    2454:	f000 f8ae 	bl	25b4 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    2458:	bd01      	pop	{r0, pc}
    245a:	bf00      	nop

0000245c <__start>:
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    245c:	2000      	movs	r0, #0
    msr CONTROL, r0
    245e:	f380 8814 	msr	CONTROL, r0
    isb
    2462:	f3bf 8f6f 	isb	sy
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    2466:	f006 fa29 	bl	88bc <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    246a:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    246c:	490d      	ldr	r1, [pc, #52]	; (24a4 <__start+0x48>)
    str r0, [r1]
    246e:	6008      	str	r0, [r1, #0]
    dsb
    2470:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    2474:	480c      	ldr	r0, [pc, #48]	; (24a8 <__start+0x4c>)
    msr msp, r0
    2476:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    247a:	f000 f97d 	bl	2778 <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    247e:	2020      	movs	r0, #32
    msr BASEPRI, r0
    2480:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    2484:	4809      	ldr	r0, [pc, #36]	; (24ac <__start+0x50>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    2486:	f44f 6102 	mov.w	r1, #2080	; 0x820
    adds r0, r0, r1
    248a:	1840      	adds	r0, r0, r1
    msr PSP, r0
    248c:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    2490:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    2494:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    2496:	4308      	orrs	r0, r1
    msr CONTROL, r0
    2498:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    249c:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    24a0:	f7ff ff42 	bl	2328 <z_arm_prep_c>
    ldr r1, =_SCS_MPU_CTRL
    24a4:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    24a8:	20002260 	.word	0x20002260
    ldr r0, =z_interrupt_stacks
    24ac:	200023e0 	.word	0x200023e0

000024b0 <mem_manage_fault>:
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    24b0:	4b23      	ldr	r3, [pc, #140]	; (2540 <mem_manage_fault+0x90>)
{
    24b2:	b570      	push	{r4, r5, r6, lr}
    24b4:	4615      	mov	r5, r2
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    24b6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    24b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    24ba:	6a9a      	ldr	r2, [r3, #40]	; 0x28
{
    24bc:	4604      	mov	r4, r0
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    24be:	0790      	lsls	r0, r2, #30
    24c0:	d51a      	bpl.n	24f8 <mem_manage_fault+0x48>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		uint32_t temp = SCB->MMFAR;
    24c2:	6b58      	ldr	r0, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    24c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    24c6:	0612      	lsls	r2, r2, #24
    24c8:	d516      	bpl.n	24f8 <mem_manage_fault+0x48>
			mmfar = temp;
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault != 0) {
    24ca:	b119      	cbz	r1, 24d4 <mem_manage_fault+0x24>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    24cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    24ce:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    24d2:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    24d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Instruction Access Violation");
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    24d6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	 * crossed into an area beyond the thread stack.]
	 *
	 * Data Access Violation errors may or may not be caused by
	 * thread stack overflows.
	 */
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    24d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    24da:	06d6      	lsls	r6, r2, #27
    24dc:	d40f      	bmi.n	24fe <mem_manage_fault+0x4e>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    24de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    24e0:	0799      	lsls	r1, r3, #30
    24e2:	d40c      	bmi.n	24fe <mem_manage_fault+0x4e>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    24e4:	2400      	movs	r4, #0
		"without stack guard, user-mode or null-pointer detection\n");
#endif /* CONFIG_MPU_STACK_GUARD || CONFIG_USERSPACE */
	}

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    24e6:	4a16      	ldr	r2, [pc, #88]	; (2540 <mem_manage_fault+0x90>)
    24e8:	6a93      	ldr	r3, [r2, #40]	; 0x28
    24ea:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    24ee:	6293      	str	r3, [r2, #40]	; 0x28

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf, true);
    24f0:	2300      	movs	r3, #0
    24f2:	702b      	strb	r3, [r5, #0]

	return reason;
}
    24f4:	4620      	mov	r0, r4
    24f6:	bd70      	pop	{r4, r5, r6, pc}
	uint32_t mmfar = -EINVAL;
    24f8:	f06f 0015 	mvn.w	r0, #21
    24fc:	e7ea      	b.n	24d4 <mem_manage_fault+0x24>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
    24fe:	4e10      	ldr	r6, [pc, #64]	; (2540 <mem_manage_fault+0x90>)
    2500:	6873      	ldr	r3, [r6, #4]
    2502:	051a      	lsls	r2, r3, #20
    2504:	d5ee      	bpl.n	24e4 <mem_manage_fault+0x34>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
    2506:	4621      	mov	r1, r4
    2508:	f7ff ff60 	bl	23cc <z_check_thread_stack_fail>
			if (min_stack_ptr) {
    250c:	4604      	mov	r4, r0
    250e:	b118      	cbz	r0, 2518 <mem_manage_fault+0x68>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
    2510:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
    2514:	2402      	movs	r4, #2
    2516:	e7e6      	b.n	24e6 <mem_manage_fault+0x36>
				__ASSERT(!(SCB->CFSR & SCB_CFSR_MSTKERR_Msk),
    2518:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    251a:	06db      	lsls	r3, r3, #27
    251c:	d5e2      	bpl.n	24e4 <mem_manage_fault+0x34>
    251e:	4a09      	ldr	r2, [pc, #36]	; (2544 <mem_manage_fault+0x94>)
    2520:	4909      	ldr	r1, [pc, #36]	; (2548 <mem_manage_fault+0x98>)
    2522:	480a      	ldr	r0, [pc, #40]	; (254c <mem_manage_fault+0x9c>)
    2524:	f240 1349 	movw	r3, #329	; 0x149
    2528:	f005 fe13 	bl	8152 <printk>
    252c:	4808      	ldr	r0, [pc, #32]	; (2550 <mem_manage_fault+0xa0>)
    252e:	f005 fe10 	bl	8152 <printk>
    2532:	4804      	ldr	r0, [pc, #16]	; (2544 <mem_manage_fault+0x94>)
    2534:	f240 1149 	movw	r1, #329	; 0x149
    2538:	f005 fd37 	bl	7faa <assert_post_action>
    253c:	e7d3      	b.n	24e6 <mem_manage_fault+0x36>
    253e:	bf00      	nop
    2540:	e000ed00 	.word	0xe000ed00
    2544:	00009211 	.word	0x00009211
    2548:	0000924b 	.word	0x0000924b
    254c:	00008fc5 	.word	0x00008fc5
    2550:	00009295 	.word	0x00009295

00002554 <bus_fault.isra.0>:
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    2554:	4b0d      	ldr	r3, [pc, #52]	; (258c <bus_fault.isra.0+0x38>)
    2556:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    2558:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    255a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    255c:	0592      	lsls	r2, r2, #22
    255e:	d508      	bpl.n	2572 <bus_fault.isra.0+0x1e>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    2560:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    2562:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2564:	0412      	lsls	r2, r2, #16
    2566:	d504      	bpl.n	2572 <bus_fault.isra.0+0x1e>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault != 0) {
    2568:	b118      	cbz	r0, 2572 <bus_fault.isra.0+0x1e>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    256a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    256c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    2570:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    2572:	4b06      	ldr	r3, [pc, #24]	; (258c <bus_fault.isra.0+0x38>)
    2574:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    2576:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2578:	05d2      	lsls	r2, r2, #23
		PR_FAULT_INFO("  Instruction bus error");
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    257a:	bf58      	it	pl
    257c:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    257e:	6a9a      	ldr	r2, [r3, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
    2580:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    2582:	f442 427f 	orr.w	r2, r2, #65280	; 0xff00
    2586:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    2588:	7008      	strb	r0, [r1, #0]

	return reason;
}
    258a:	4770      	bx	lr
    258c:	e000ed00 	.word	0xe000ed00

00002590 <usage_fault.isra.0>:
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    2590:	4b07      	ldr	r3, [pc, #28]	; (25b0 <usage_fault.isra.0+0x20>)
    2592:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Division by zero");
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    2594:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    2596:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  No coprocessor instructions");
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    2598:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    259a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal use of the EPSR");
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    259c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    259e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    25a0:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    25a4:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    25a8:	629a      	str	r2, [r3, #40]	; 0x28

	return reason;
}
    25aa:	2000      	movs	r0, #0
    25ac:	4770      	bx	lr
    25ae:	bf00      	nop
    25b0:	e000ed00 	.word	0xe000ed00

000025b4 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    25b4:	b570      	push	{r4, r5, r6, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    25b6:	4b54      	ldr	r3, [pc, #336]	; (2708 <z_arm_fault+0x154>)
    25b8:	685c      	ldr	r4, [r3, #4]
{
    25ba:	b08a      	sub	sp, #40	; 0x28
    25bc:	460d      	mov	r5, r1
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    25be:	f3c4 0408 	ubfx	r4, r4, #0, #9
    25c2:	2600      	movs	r6, #0
    25c4:	f386 8811 	msr	BASEPRI, r6
    25c8:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    25cc:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
    25d0:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
    25d4:	d108      	bne.n	25e8 <z_arm_fault+0x34>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    25d6:	f002 030c 	and.w	r3, r2, #12
    25da:	2b08      	cmp	r3, #8
    25dc:	d004      	beq.n	25e8 <z_arm_fault+0x34>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    25de:	0712      	lsls	r2, r2, #28
			ptr_esf = (z_arch_esf_t *)msp;
    25e0:	bf5c      	itt	pl
    25e2:	4605      	movpl	r5, r0
			*nested_exc = true;
    25e4:	2601      	movpl	r6, #1

	/* Retrieve the Exception Stack Frame (ESF) to be supplied
	 * as argument to the remainder of the fault handling process.
	 */
	 esf = get_esf(msp, psp, exc_return, &nested_exc);
	__ASSERT(esf != NULL,
    25e6:	b97d      	cbnz	r5, 2608 <z_arm_fault+0x54>
    25e8:	4a48      	ldr	r2, [pc, #288]	; (270c <z_arm_fault+0x158>)
    25ea:	4949      	ldr	r1, [pc, #292]	; (2710 <z_arm_fault+0x15c>)
    25ec:	4849      	ldr	r0, [pc, #292]	; (2714 <z_arm_fault+0x160>)
    25ee:	f240 33f2 	movw	r3, #1010	; 0x3f2
    25f2:	f005 fdae 	bl	8152 <printk>
    25f6:	4848      	ldr	r0, [pc, #288]	; (2718 <z_arm_fault+0x164>)
    25f8:	f005 fdab 	bl	8152 <printk>
    25fc:	4843      	ldr	r0, [pc, #268]	; (270c <z_arm_fault+0x158>)
    25fe:	f240 31f2 	movw	r1, #1010	; 0x3f2
    2602:	f005 fcd2 	bl	7faa <assert_post_action>
    2606:	2500      	movs	r5, #0
	*recoverable = false;
    2608:	2300      	movs	r3, #0
    260a:	f88d 3007 	strb.w	r3, [sp, #7]
	switch (fault) {
    260e:	1ee3      	subs	r3, r4, #3
    2610:	2b03      	cmp	r3, #3
    2612:	d872      	bhi.n	26fa <z_arm_fault+0x146>
    2614:	e8df f003 	tbb	[pc, r3]
    2618:	496d6902 	.word	0x496d6902
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    261c:	4b3a      	ldr	r3, [pc, #232]	; (2708 <z_arm_fault+0x154>)
    261e:	6adc      	ldr	r4, [r3, #44]	; 0x2c
    2620:	f014 0402 	ands.w	r4, r4, #2
    2624:	d169      	bne.n	26fa <z_arm_fault+0x146>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    2626:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    2628:	2a00      	cmp	r2, #0
    262a:	db18      	blt.n	265e <z_arm_fault+0xaa>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    262c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    262e:	005b      	lsls	r3, r3, #1
    2630:	d54e      	bpl.n	26d0 <z_arm_fault+0x11c>
	uint16_t fault_insn = *(ret_addr - 1);
    2632:	69ab      	ldr	r3, [r5, #24]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    2634:	f833 2c02 	ldrh.w	r2, [r3, #-2]
    2638:	f64d 7302 	movw	r3, #57090	; 0xdf02
    263c:	429a      	cmp	r2, r3
    263e:	d00d      	beq.n	265c <z_arm_fault+0xa8>
		} else if (SCB_MMFSR != 0) {
    2640:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    2644:	f603 6326 	addw	r3, r3, #3622	; 0xe26
    2648:	781b      	ldrb	r3, [r3, #0]
    264a:	b30b      	cbz	r3, 2690 <z_arm_fault+0xdc>
			reason = mem_manage_fault(esf, 1, recoverable);
    264c:	f10d 0207 	add.w	r2, sp, #7
    2650:	2101      	movs	r1, #1
		reason = mem_manage_fault(esf, 0, recoverable);
    2652:	4628      	mov	r0, r5
    2654:	f7ff ff2c 	bl	24b0 <mem_manage_fault>
		reason = usage_fault(esf);
    2658:	4604      	mov	r4, r0
		break;
    265a:	e000      	b.n	265e <z_arm_fault+0xaa>
			reason = esf->basic.r0;
    265c:	682c      	ldr	r4, [r5, #0]
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    265e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    2662:	b99b      	cbnz	r3, 268c <z_arm_fault+0xd8>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    2664:	2220      	movs	r2, #32
    2666:	4629      	mov	r1, r5
    2668:	a802      	add	r0, sp, #8
    266a:	f005 fdc8 	bl	81fe <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    266e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2670:	2e00      	cmp	r6, #0
    2672:	d044      	beq.n	26fe <z_arm_fault+0x14a>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    2674:	f3c3 0208 	ubfx	r2, r3, #0, #9
    2678:	b922      	cbnz	r2, 2684 <z_arm_fault+0xd0>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    267a:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    267e:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    2682:	9309      	str	r3, [sp, #36]	; 0x24
	}

	z_arm_fatal_error(reason, &esf_copy);
    2684:	a902      	add	r1, sp, #8
    2686:	4620      	mov	r0, r4
    2688:	f005 fd7f 	bl	818a <z_arm_fatal_error>
}
    268c:	b00a      	add	sp, #40	; 0x28
    268e:	bd70      	pop	{r4, r5, r6, pc}
		} else if (SCB_BFSR != 0) {
    2690:	4b22      	ldr	r3, [pc, #136]	; (271c <z_arm_fault+0x168>)
    2692:	781b      	ldrb	r3, [r3, #0]
    2694:	b12b      	cbz	r3, 26a2 <z_arm_fault+0xee>
			reason = bus_fault(esf, 1, recoverable);
    2696:	f10d 0107 	add.w	r1, sp, #7
    269a:	2001      	movs	r0, #1
		reason = bus_fault(esf, 0, recoverable);
    269c:	f7ff ff5a 	bl	2554 <bus_fault.isra.0>
    26a0:	e7da      	b.n	2658 <z_arm_fault+0xa4>
		} else if (SCB_UFSR != 0) {
    26a2:	4b1f      	ldr	r3, [pc, #124]	; (2720 <z_arm_fault+0x16c>)
    26a4:	881b      	ldrh	r3, [r3, #0]
    26a6:	b29b      	uxth	r3, r3
    26a8:	b113      	cbz	r3, 26b0 <z_arm_fault+0xfc>
		reason = usage_fault(esf);
    26aa:	f7ff ff71 	bl	2590 <usage_fault.isra.0>
    26ae:	e7d3      	b.n	2658 <z_arm_fault+0xa4>
			__ASSERT(0,
    26b0:	491c      	ldr	r1, [pc, #112]	; (2724 <z_arm_fault+0x170>)
    26b2:	4a16      	ldr	r2, [pc, #88]	; (270c <z_arm_fault+0x158>)
    26b4:	4817      	ldr	r0, [pc, #92]	; (2714 <z_arm_fault+0x160>)
    26b6:	f240 23c3 	movw	r3, #707	; 0x2c3
    26ba:	f005 fd4a 	bl	8152 <printk>
    26be:	481a      	ldr	r0, [pc, #104]	; (2728 <z_arm_fault+0x174>)
    26c0:	f005 fd47 	bl	8152 <printk>
    26c4:	f240 21c3 	movw	r1, #707	; 0x2c3
		__ASSERT(0,
    26c8:	4810      	ldr	r0, [pc, #64]	; (270c <z_arm_fault+0x158>)
    26ca:	f005 fc6e 	bl	7faa <assert_post_action>
    26ce:	e7c6      	b.n	265e <z_arm_fault+0xaa>
    26d0:	4914      	ldr	r1, [pc, #80]	; (2724 <z_arm_fault+0x170>)
    26d2:	4a0e      	ldr	r2, [pc, #56]	; (270c <z_arm_fault+0x158>)
    26d4:	480f      	ldr	r0, [pc, #60]	; (2714 <z_arm_fault+0x160>)
    26d6:	f240 23c7 	movw	r3, #711	; 0x2c7
    26da:	f005 fd3a 	bl	8152 <printk>
    26de:	4813      	ldr	r0, [pc, #76]	; (272c <z_arm_fault+0x178>)
    26e0:	f005 fd37 	bl	8152 <printk>
    26e4:	f240 21c7 	movw	r1, #711	; 0x2c7
    26e8:	e7ee      	b.n	26c8 <z_arm_fault+0x114>
		reason = mem_manage_fault(esf, 0, recoverable);
    26ea:	f10d 0207 	add.w	r2, sp, #7
    26ee:	2100      	movs	r1, #0
    26f0:	e7af      	b.n	2652 <z_arm_fault+0x9e>
		reason = bus_fault(esf, 0, recoverable);
    26f2:	f10d 0107 	add.w	r1, sp, #7
    26f6:	2000      	movs	r0, #0
    26f8:	e7d0      	b.n	269c <z_arm_fault+0xe8>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    26fa:	2400      	movs	r4, #0
    26fc:	e7af      	b.n	265e <z_arm_fault+0xaa>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    26fe:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    2702:	f023 0301 	bic.w	r3, r3, #1
    2706:	e7bc      	b.n	2682 <z_arm_fault+0xce>
    2708:	e000ed00 	.word	0xe000ed00
    270c:	00009211 	.word	0x00009211
    2710:	000092b8 	.word	0x000092b8
    2714:	00008fc5 	.word	0x00008fc5
    2718:	000092cb 	.word	0x000092cb
    271c:	e000ed29 	.word	0xe000ed29
    2720:	e000ed2a 	.word	0xe000ed2a
    2724:	000097ab 	.word	0x000097ab
    2728:	00009309 	.word	0x00009309
    272c:	0000932d 	.word	0x0000932d

00002730 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    2730:	4a02      	ldr	r2, [pc, #8]	; (273c <z_arm_fault_init+0xc>)
    2732:	6953      	ldr	r3, [r2, #20]
    2734:	f043 0310 	orr.w	r3, r3, #16
    2738:	6153      	str	r3, [r2, #20]
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
    273a:	4770      	bx	lr
    273c:	e000ed00 	.word	0xe000ed00

00002740 <z_arm_interrupt_init>:
    2740:	4804      	ldr	r0, [pc, #16]	; (2754 <z_arm_interrupt_init+0x14>)
 * @return N/A
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    2742:	2300      	movs	r3, #0
    2744:	2120      	movs	r1, #32
    2746:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    2748:	3301      	adds	r3, #1
    274a:	2b30      	cmp	r3, #48	; 0x30
    274c:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    2750:	d1f9      	bne.n	2746 <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    2752:	4770      	bx	lr
    2754:	e000e100 	.word	0xe000e100

00002758 <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    2758:	4a06      	ldr	r2, [pc, #24]	; (2774 <z_arm_clear_arm_mpu_config+0x1c>)
    275a:	6811      	ldr	r1, [r2, #0]

	for (i = 0; i < num_regions; i++) {
    275c:	2300      	movs	r3, #0
	int num_regions =
    275e:	f3c1 2107 	ubfx	r1, r1, #8, #8
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
  MPU->RASR = 0U;
    2762:	4618      	mov	r0, r3
	for (i = 0; i < num_regions; i++) {
    2764:	428b      	cmp	r3, r1
    2766:	d100      	bne.n	276a <z_arm_clear_arm_mpu_config+0x12>
		ARM_MPU_ClrRegion(i);
	}
}
    2768:	4770      	bx	lr
  MPU->RNR = rnr;
    276a:	6093      	str	r3, [r2, #8]
  MPU->RASR = 0U;
    276c:	6110      	str	r0, [r2, #16]
	for (i = 0; i < num_regions; i++) {
    276e:	3301      	adds	r3, #1
    2770:	e7f8      	b.n	2764 <z_arm_clear_arm_mpu_config+0xc>
    2772:	bf00      	nop
    2774:	e000ed90 	.word	0xe000ed90

00002778 <z_arm_init_arch_hw_at_boot>:
 * components and core registers.
 *
 * @return N/A
 */
void z_arm_init_arch_hw_at_boot(void)
{
    2778:	b508      	push	{r3, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    277a:	b672      	cpsid	i
  \details Assigns the given value to the Fault Mask register.
  \param [in]    faultMask  Fault Mask value to set
 */
__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    277c:	2300      	movs	r3, #0
    277e:	f383 8813 	msr	FAULTMASK, r3

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    2782:	f7ff ffe9 	bl	2758 <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
		NVIC->ICER[i] = 0xFFFFFFFF;
    2786:	4b14      	ldr	r3, [pc, #80]	; (27d8 <z_arm_init_arch_hw_at_boot+0x60>)
    2788:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    278c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    2790:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    2794:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    2798:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    279c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    27a0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    27a4:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    27a8:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
		NVIC->ICPR[i] = 0xFFFFFFFF;
    27ac:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    27b0:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    27b4:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    27b8:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    27bc:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    27c0:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
    27c4:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
    27c8:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
  __ASM volatile ("cpsie i" : : : "memory");
    27cc:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    27ce:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    27d2:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    27d6:	bd08      	pop	{r3, pc}
    27d8:	e000e100 	.word	0xe000e100

000027dc <z_impl_k_thread_abort>:
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
    27dc:	4b06      	ldr	r3, [pc, #24]	; (27f8 <z_impl_k_thread_abort+0x1c>)
    27de:	689b      	ldr	r3, [r3, #8]
    27e0:	4283      	cmp	r3, r0
    27e2:	d107      	bne.n	27f4 <z_impl_k_thread_abort+0x18>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    27e4:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    27e8:	b123      	cbz	r3, 27f4 <z_impl_k_thread_abort+0x18>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    27ea:	4a04      	ldr	r2, [pc, #16]	; (27fc <z_impl_k_thread_abort+0x20>)
    27ec:	6853      	ldr	r3, [r2, #4]
    27ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    27f2:	6053      	str	r3, [r2, #4]
		}
	}

	z_thread_abort(thread);
    27f4:	f004 baa6 	b.w	6d44 <z_thread_abort>
    27f8:	20000bc4 	.word	0x20000bc4
    27fc:	e000ed00 	.word	0xe000ed00

00002800 <z_arm_configure_static_mpu_regions>:
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    2800:	4b02      	ldr	r3, [pc, #8]	; (280c <z_arm_configure_static_mpu_regions+0xc>)
    2802:	4a03      	ldr	r2, [pc, #12]	; (2810 <z_arm_configure_static_mpu_regions+0x10>)
    2804:	4803      	ldr	r0, [pc, #12]	; (2814 <z_arm_configure_static_mpu_regions+0x14>)
    2806:	2101      	movs	r1, #1
    2808:	f000 b868 	b.w	28dc <arm_core_mpu_configure_static_mpu_regions>
    280c:	20040000 	.word	0x20040000
    2810:	20000000 	.word	0x20000000
    2814:	00008bc4 	.word	0x00008bc4

00002818 <z_arm_configure_dynamic_mpu_regions>:
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
    2818:	6e42      	ldr	r2, [r0, #100]	; 0x64
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
    281a:	4b05      	ldr	r3, [pc, #20]	; (2830 <z_arm_configure_dynamic_mpu_regions+0x18>)
		guard_start = thread->stack_info.start - guard_size;
    281c:	3a20      	subs	r2, #32
	dynamic_regions[region_num].start = guard_start;
    281e:	601a      	str	r2, [r3, #0]
	dynamic_regions[region_num].size = guard_size;
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
    2820:	4a04      	ldr	r2, [pc, #16]	; (2834 <z_arm_configure_dynamic_mpu_regions+0x1c>)
    2822:	2120      	movs	r1, #32
    2824:	e9c3 1201 	strd	r1, r2, [r3, #4]

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
    2828:	4618      	mov	r0, r3
    282a:	2101      	movs	r1, #1
    282c:	f000 b87e 	b.w	292c <arm_core_mpu_configure_dynamic_mpu_regions>
    2830:	20000a54 	.word	0x20000a54
    2834:	150b0000 	.word	0x150b0000

00002838 <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
    2838:	b5f0      	push	{r4, r5, r6, r7, lr}
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
    283a:	4f1e      	ldr	r7, [pc, #120]	; (28b4 <mpu_configure_regions+0x7c>)
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
    283c:	2600      	movs	r6, #0
    283e:	428e      	cmp	r6, r1
    2840:	db01      	blt.n	2846 <mpu_configure_regions+0xe>
		/* Increment number of programmed MPU indices. */
		reg_index++;
	}

	return reg_index;
}
    2842:	4610      	mov	r0, r2
    2844:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (regions[i].size == 0U) {
    2846:	6844      	ldr	r4, [r0, #4]
    2848:	b384      	cbz	r4, 28ac <mpu_configure_regions+0x74>
		if (do_sanity_check &&
    284a:	b153      	cbz	r3, 2862 <mpu_configure_regions+0x2a>
	 * and greater or equal to the minimum
	 * MPU region size. Start address of the
	 * partition must align with size.
	 */
	int partition_is_valid =
		((part->size & (part->size - 1U)) == 0U)
    284c:	f104 3cff 	add.w	ip, r4, #4294967295	; 0xffffffff
		&&
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
		&&
    2850:	ea14 0f0c 	tst.w	r4, ip
    2854:	d118      	bne.n	2888 <mpu_configure_regions+0x50>
		&&
    2856:	2c1f      	cmp	r4, #31
    2858:	d916      	bls.n	2888 <mpu_configure_regions+0x50>
		((part->start & (part->size - 1U)) == 0U);
    285a:	6805      	ldr	r5, [r0, #0]
		&&
    285c:	ea1c 0f05 	tst.w	ip, r5
    2860:	d112      	bne.n	2888 <mpu_configure_regions+0x50>
 * to that power-of-two value.
 */
static inline uint32_t size_to_mpu_rasr_size(uint32_t size)
{
	/* The minimal supported region size is 32 bytes */
	if (size <= 32U) {
    2862:	2c20      	cmp	r4, #32
	region_conf.base = new_region->start;
    2864:	6805      	ldr	r5, [r0, #0]
	get_region_attr_from_mpu_partition_info(&region_conf.attr,
    2866:	f8d0 c008 	ldr.w	ip, [r0, #8]
		reg_index = mpu_configure_region(reg_index, &regions[i]);
    286a:	b2d2      	uxtb	r2, r2
    286c:	d90f      	bls.n	288e <mpu_configure_regions+0x56>
	/*
	 * A size value greater than 2^31 could not be handled by
	 * round_up_to_next_power_of_two() properly. We handle
	 * it separately here.
	 */
	if (size > (1UL << 31)) {
    286e:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
    2872:	d80e      	bhi.n	2892 <mpu_configure_regions+0x5a>
		return REGION_4G;
	}

	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
    2874:	3c01      	subs	r4, #1
    2876:	fab4 f484 	clz	r4, r4
    287a:	f1c4 041f 	rsb	r4, r4, #31
    287e:	0064      	lsls	r4, r4, #1
	if (index > (get_num_regions() - 1U)) {
    2880:	2a07      	cmp	r2, #7
#if defined(CONFIG_CPU_CORTEX_R)
	(void) size;

	p_attr->rasr = attr->rasr_attr;
#else
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    2882:	ea4c 0404 	orr.w	r4, ip, r4
    2886:	d906      	bls.n	2896 <mpu_configure_regions+0x5e>
			return -EINVAL;
    2888:	f06f 0215 	mvn.w	r2, #21
    288c:	e7d9      	b.n	2842 <mpu_configure_regions+0xa>
		return REGION_32B;
    288e:	2408      	movs	r4, #8
    2890:	e7f6      	b.n	2880 <mpu_configure_regions+0x48>
		return REGION_4G;
    2892:	243e      	movs	r4, #62	; 0x3e
    2894:	e7f4      	b.n	2880 <mpu_configure_regions+0x48>
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    2896:	f025 051f 	bic.w	r5, r5, #31
				| MPU_RBAR_VALID_Msk | index;
    289a:	4315      	orrs	r5, r2
    289c:	f045 0510 	orr.w	r5, r5, #16
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    28a0:	f044 0401 	orr.w	r4, r4, #1
    28a4:	60ba      	str	r2, [r7, #8]
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    28a6:	60fd      	str	r5, [r7, #12]
		reg_index++;
    28a8:	3201      	adds	r2, #1
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    28aa:	613c      	str	r4, [r7, #16]
	for (i = 0; i < regions_num; i++) {
    28ac:	3601      	adds	r6, #1
    28ae:	300c      	adds	r0, #12
    28b0:	e7c5      	b.n	283e <mpu_configure_regions+0x6>
    28b2:	bf00      	nop
    28b4:	e000ed90 	.word	0xe000ed90

000028b8 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    28b8:	4b03      	ldr	r3, [pc, #12]	; (28c8 <arm_core_mpu_enable+0x10>)
    28ba:	2205      	movs	r2, #5
    28bc:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
    28be:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    28c2:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    28c6:	4770      	bx	lr
    28c8:	e000ed90 	.word	0xe000ed90

000028cc <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    28cc:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    28d0:	4b01      	ldr	r3, [pc, #4]	; (28d8 <arm_core_mpu_disable+0xc>)
    28d2:	2200      	movs	r2, #0
    28d4:	605a      	str	r2, [r3, #4]
}
    28d6:	4770      	bx	lr
    28d8:	e000ed90 	.word	0xe000ed90

000028dc <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
    28dc:	b538      	push	{r3, r4, r5, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    28de:	4d0e      	ldr	r5, [pc, #56]	; (2918 <arm_core_mpu_configure_static_mpu_regions+0x3c>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
    28e0:	2301      	movs	r3, #1
    28e2:	782a      	ldrb	r2, [r5, #0]
    28e4:	460c      	mov	r4, r1
    28e6:	f7ff ffa7 	bl	2838 <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    28ea:	7028      	strb	r0, [r5, #0]
	if (mpu_configure_static_mpu_regions(static_regions, regions_num,
    28ec:	3016      	adds	r0, #22
    28ee:	d111      	bne.n	2914 <arm_core_mpu_configure_static_mpu_regions+0x38>
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
    28f0:	f240 1311 	movw	r3, #273	; 0x111
    28f4:	4a09      	ldr	r2, [pc, #36]	; (291c <arm_core_mpu_configure_static_mpu_regions+0x40>)
    28f6:	490a      	ldr	r1, [pc, #40]	; (2920 <arm_core_mpu_configure_static_mpu_regions+0x44>)
    28f8:	480a      	ldr	r0, [pc, #40]	; (2924 <arm_core_mpu_configure_static_mpu_regions+0x48>)
    28fa:	f005 fc2a 	bl	8152 <printk>
    28fe:	4621      	mov	r1, r4
    2900:	4809      	ldr	r0, [pc, #36]	; (2928 <arm_core_mpu_configure_static_mpu_regions+0x4c>)
    2902:	f005 fc26 	bl	8152 <printk>
			regions_num);
	}
}
    2906:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		__ASSERT(0, "Configuring %u static MPU regions failed\n",
    290a:	4804      	ldr	r0, [pc, #16]	; (291c <arm_core_mpu_configure_static_mpu_regions+0x40>)
    290c:	f240 1111 	movw	r1, #273	; 0x111
    2910:	f005 bb4b 	b.w	7faa <assert_post_action>
}
    2914:	bd38      	pop	{r3, r4, r5, pc}
    2916:	bf00      	nop
    2918:	20000c2c 	.word	0x20000c2c
    291c:	0000935d 	.word	0x0000935d
    2920:	000097ab 	.word	0x000097ab
    2924:	00008fc5 	.word	0x00008fc5
    2928:	00009394 	.word	0x00009394

0000292c <arm_core_mpu_configure_dynamic_mpu_regions>:
/**
 * @brief configure dynamic MPU regions.
 */
void arm_core_mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
    292c:	b510      	push	{r4, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
    292e:	4a12      	ldr	r2, [pc, #72]	; (2978 <arm_core_mpu_configure_dynamic_mpu_regions+0x4c>)
    2930:	2300      	movs	r3, #0
    2932:	7812      	ldrb	r2, [r2, #0]
    2934:	460c      	mov	r4, r1
    2936:	f7ff ff7f 	bl	2838 <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
    293a:	f110 0f16 	cmn.w	r0, #22
    293e:	d008      	beq.n	2952 <arm_core_mpu_configure_dynamic_mpu_regions+0x26>
  MPU->RNR = rnr;
    2940:	4b0e      	ldr	r3, [pc, #56]	; (297c <arm_core_mpu_configure_dynamic_mpu_regions+0x50>)
  MPU->RASR = 0U;
    2942:	2200      	movs	r2, #0

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    2944:	2807      	cmp	r0, #7
    2946:	dd00      	ble.n	294a <arm_core_mpu_configure_dynamic_mpu_regions+0x1e>
		== -EINVAL) {

		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
			regions_num);
	}
}
    2948:	bd10      	pop	{r4, pc}
  MPU->RNR = rnr;
    294a:	6098      	str	r0, [r3, #8]
  MPU->RASR = 0U;
    294c:	611a      	str	r2, [r3, #16]
    294e:	3001      	adds	r0, #1
    2950:	e7f8      	b.n	2944 <arm_core_mpu_configure_dynamic_mpu_regions+0x18>
		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
    2952:	4a0b      	ldr	r2, [pc, #44]	; (2980 <arm_core_mpu_configure_dynamic_mpu_regions+0x54>)
    2954:	490b      	ldr	r1, [pc, #44]	; (2984 <arm_core_mpu_configure_dynamic_mpu_regions+0x58>)
    2956:	480c      	ldr	r0, [pc, #48]	; (2988 <arm_core_mpu_configure_dynamic_mpu_regions+0x5c>)
    2958:	f44f 7398 	mov.w	r3, #304	; 0x130
    295c:	f005 fbf9 	bl	8152 <printk>
    2960:	4621      	mov	r1, r4
    2962:	480a      	ldr	r0, [pc, #40]	; (298c <arm_core_mpu_configure_dynamic_mpu_regions+0x60>)
    2964:	f005 fbf5 	bl	8152 <printk>
}
    2968:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
    296c:	4804      	ldr	r0, [pc, #16]	; (2980 <arm_core_mpu_configure_dynamic_mpu_regions+0x54>)
    296e:	f44f 7198 	mov.w	r1, #304	; 0x130
    2972:	f005 bb1a 	b.w	7faa <assert_post_action>
    2976:	bf00      	nop
    2978:	20000c2c 	.word	0x20000c2c
    297c:	e000ed90 	.word	0xe000ed90
    2980:	0000935d 	.word	0x0000935d
    2984:	000097ab 	.word	0x000097ab
    2988:	00008fc5 	.word	0x00008fc5
    298c:	000093c0 	.word	0x000093c0

00002990 <z_arm_mpu_init>:
 */
int z_arm_mpu_init(void)
{
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    2990:	4925      	ldr	r1, [pc, #148]	; (2a28 <z_arm_mpu_init+0x98>)
{
    2992:	b510      	push	{r4, lr}
	if (mpu_config.num_regions > get_num_regions()) {
    2994:	680c      	ldr	r4, [r1, #0]
    2996:	2c08      	cmp	r4, #8
    2998:	d913      	bls.n	29c2 <z_arm_mpu_init+0x32>
		 * what is supported by hardware. As this operation
		 * is executed during system (pre-kernel) initialization,
		 * we want to ensure we can detect an attempt to
		 * perform invalid configuration.
		 */
		__ASSERT(0,
    299a:	f44f 73a4 	mov.w	r3, #328	; 0x148
    299e:	4a23      	ldr	r2, [pc, #140]	; (2a2c <z_arm_mpu_init+0x9c>)
    29a0:	4923      	ldr	r1, [pc, #140]	; (2a30 <z_arm_mpu_init+0xa0>)
    29a2:	4824      	ldr	r0, [pc, #144]	; (2a34 <z_arm_mpu_init+0xa4>)
    29a4:	f005 fbd5 	bl	8152 <printk>
    29a8:	4823      	ldr	r0, [pc, #140]	; (2a38 <z_arm_mpu_init+0xa8>)
    29aa:	2208      	movs	r2, #8
    29ac:	4621      	mov	r1, r4
    29ae:	f005 fbd0 	bl	8152 <printk>
    29b2:	481e      	ldr	r0, [pc, #120]	; (2a2c <z_arm_mpu_init+0x9c>)
    29b4:	f44f 71a4 	mov.w	r1, #328	; 0x148
    29b8:	f005 faf7 	bl	7faa <assert_post_action>
			"Request to configure: %u regions (supported: %u)\n",
			mpu_config.num_regions,
			get_num_regions()
		);
		return -1;
    29bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
}
    29c0:	bd10      	pop	{r4, pc}
	arm_core_mpu_disable();
    29c2:	f7ff ff83 	bl	28cc <arm_core_mpu_disable>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    29c6:	6848      	ldr	r0, [r1, #4]
    29c8:	491c      	ldr	r1, [pc, #112]	; (2a3c <z_arm_mpu_init+0xac>)
    29ca:	2200      	movs	r2, #0
    29cc:	4294      	cmp	r4, r2
    29ce:	f100 000c 	add.w	r0, r0, #12
    29d2:	d119      	bne.n	2a08 <z_arm_mpu_init+0x78>
	static_regions_num = mpu_config.num_regions;
    29d4:	4b1a      	ldr	r3, [pc, #104]	; (2a40 <z_arm_mpu_init+0xb0>)
    29d6:	701c      	strb	r4, [r3, #0]
	arm_core_mpu_enable();
    29d8:	f7ff ff6e 	bl	28b8 <arm_core_mpu_enable>
	__ASSERT(
    29dc:	680b      	ldr	r3, [r1, #0]
    29de:	f3c3 2307 	ubfx	r3, r3, #8, #8
    29e2:	2b08      	cmp	r3, #8
    29e4:	d00e      	beq.n	2a04 <z_arm_mpu_init+0x74>
    29e6:	4917      	ldr	r1, [pc, #92]	; (2a44 <z_arm_mpu_init+0xb4>)
    29e8:	4a10      	ldr	r2, [pc, #64]	; (2a2c <z_arm_mpu_init+0x9c>)
    29ea:	4812      	ldr	r0, [pc, #72]	; (2a34 <z_arm_mpu_init+0xa4>)
    29ec:	f44f 73d4 	mov.w	r3, #424	; 0x1a8
    29f0:	f005 fbaf 	bl	8152 <printk>
    29f4:	4814      	ldr	r0, [pc, #80]	; (2a48 <z_arm_mpu_init+0xb8>)
    29f6:	f005 fbac 	bl	8152 <printk>
    29fa:	480c      	ldr	r0, [pc, #48]	; (2a2c <z_arm_mpu_init+0x9c>)
    29fc:	f44f 71d4 	mov.w	r1, #424	; 0x1a8
    2a00:	f005 fad3 	bl	7faa <assert_post_action>
	return 0;
    2a04:	2000      	movs	r0, #0
    2a06:	e7db      	b.n	29c0 <z_arm_mpu_init+0x30>
    2a08:	608a      	str	r2, [r1, #8]
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    2a0a:	f850 3c0c 	ldr.w	r3, [r0, #-12]
    2a0e:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
    2a12:	4313      	orrs	r3, r2
    2a14:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    2a18:	60cb      	str	r3, [r1, #12]
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    2a1a:	f850 3c04 	ldr.w	r3, [r0, #-4]
    2a1e:	f043 0301 	orr.w	r3, r3, #1
    2a22:	610b      	str	r3, [r1, #16]
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    2a24:	3201      	adds	r2, #1
    2a26:	e7d1      	b.n	29cc <z_arm_mpu_init+0x3c>
    2a28:	00008bd0 	.word	0x00008bd0
    2a2c:	0000935d 	.word	0x0000935d
    2a30:	000097ab 	.word	0x000097ab
    2a34:	00008fc5 	.word	0x00008fc5
    2a38:	000093ed 	.word	0x000093ed
    2a3c:	e000ed90 	.word	0xe000ed90
    2a40:	20000c2c 	.word	0x20000c2c
    2a44:	00009421 	.word	0x00009421
    2a48:	00009471 	.word	0x00009471

00002a4c <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    2a4c:	4b01      	ldr	r3, [pc, #4]	; (2a54 <__stdout_hook_install+0x8>)
    2a4e:	6018      	str	r0, [r3, #0]
}
    2a50:	4770      	bx	lr
    2a52:	bf00      	nop
    2a54:	200000bc 	.word	0x200000bc

00002a58 <nordicsemi_nrf52_init>:
	__asm__ volatile(
    2a58:	f04f 0320 	mov.w	r3, #32
    2a5c:	f3ef 8111 	mrs	r1, BASEPRI
    2a60:	f383 8812 	msr	BASEPRI_MAX, r3
    2a64:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
    2a68:	4a0f      	ldr	r2, [pc, #60]	; (2aa8 <nordicsemi_nrf52_init+0x50>)
    2a6a:	2301      	movs	r3, #1
    2a6c:	f8c2 3540 	str.w	r3, [r2, #1344]	; 0x540
#endif

#if NRF_POWER_HAS_DCDCEN
NRF_STATIC_INLINE void nrf_power_dcdcen_set(NRF_POWER_Type * p_reg, bool enable)
{
    p_reg->DCDCEN = (enable ? POWER_DCDCEN_DCDCEN_Enabled : POWER_DCDCEN_DCDCEN_Disabled) <<
    2a70:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2a74:	f8c2 3578 	str.w	r3, [r2, #1400]	; 0x578
{
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    2a78:	4a0c      	ldr	r2, [pc, #48]	; (2aac <nordicsemi_nrf52_init+0x54>)
            uint32_t var2 = *(uint32_t *)0x10000134ul;
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    2a7a:	6812      	ldr	r2, [r2, #0]
    2a7c:	2a08      	cmp	r2, #8
    2a7e:	d108      	bne.n	2a92 <nordicsemi_nrf52_init+0x3a>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    2a80:	4a0b      	ldr	r2, [pc, #44]	; (2ab0 <nordicsemi_nrf52_init+0x58>)
    2a82:	6812      	ldr	r2, [r2, #0]
            {
                switch(var2)
    2a84:	2a05      	cmp	r2, #5
    2a86:	d804      	bhi.n	2a92 <nordicsemi_nrf52_init+0x3a>
#endif // defined(POWER_RAM_POWER_S0POWER_Msk)

#if NRF_POWER_HAS_DCDCEN_VDDH
NRF_STATIC_INLINE void nrf_power_dcdcen_vddh_set(NRF_POWER_Type * p_reg, bool enable)
{
    if (enable && nrf52_errata_197())
    2a88:	480a      	ldr	r0, [pc, #40]	; (2ab4 <nordicsemi_nrf52_init+0x5c>)
    2a8a:	5c82      	ldrb	r2, [r0, r2]
    2a8c:	b10a      	cbz	r2, 2a92 <nordicsemi_nrf52_init+0x3a>
    {
        // Workaround for anomaly 197 "POWER: DCDC of REG0 not functional".
        *(volatile uint32_t *)0x40000638ul = 1ul;
    2a8e:	4a0a      	ldr	r2, [pc, #40]	; (2ab8 <nordicsemi_nrf52_init+0x60>)
    2a90:	6013      	str	r3, [r2, #0]
    }
    p_reg->DCDCEN0 = (enable ? POWER_DCDCEN0_DCDCEN_Enabled : POWER_DCDCEN0_DCDCEN_Disabled) <<
    2a92:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2a96:	2201      	movs	r2, #1
    2a98:	f8c3 2580 	str.w	r2, [r3, #1408]	; 0x580
	__asm__ volatile(
    2a9c:	f381 8811 	msr	BASEPRI, r1
    2aa0:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    2aa4:	2000      	movs	r0, #0
    2aa6:	4770      	bx	lr
    2aa8:	4001e000 	.word	0x4001e000
    2aac:	10000130 	.word	0x10000130
    2ab0:	10000134 	.word	0x10000134
    2ab4:	000094a1 	.word	0x000094a1
    2ab8:	40000638 	.word	0x40000638

00002abc <sys_arch_reboot>:
    *p_gpregret = val;
    2abc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2ac0:	b2c0      	uxtb	r0, r0
    2ac2:	f8c3 051c 	str.w	r0, [r3, #1308]	; 0x51c
  __ASM volatile ("dsb 0xF":::"memory");
    2ac6:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    2aca:	4905      	ldr	r1, [pc, #20]	; (2ae0 <sys_arch_reboot+0x24>)
    2acc:	4b05      	ldr	r3, [pc, #20]	; (2ae4 <sys_arch_reboot+0x28>)
    2ace:	68ca      	ldr	r2, [r1, #12]
    2ad0:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    2ad4:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    2ad6:	60cb      	str	r3, [r1, #12]
    2ad8:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    2adc:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    2ade:	e7fd      	b.n	2adc <sys_arch_reboot+0x20>
    2ae0:	e000ed00 	.word	0xe000ed00
    2ae4:	05fa0004 	.word	0x05fa0004

00002ae8 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    2ae8:	b120      	cbz	r0, 2af4 <arch_busy_wait+0xc>
    };

    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    2aea:	4b03      	ldr	r3, [pc, #12]	; (2af8 <arch_busy_wait+0x10>)
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    2aec:	0180      	lsls	r0, r0, #6
    2aee:	f043 0301 	orr.w	r3, r3, #1
    2af2:	4718      	bx	r3

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
    2af4:	4770      	bx	lr
    2af6:	bf00      	nop
    2af8:	00008b90 	.word	0x00008b90

00002afc <adc_context_start_sampling.isra.0>:
    return (p_reg->STATUS == (SAADC_STATUS_STATUS_Busy << SAADC_STATUS_STATUS_Pos));
}

NRF_STATIC_INLINE void nrf_saadc_enable(NRF_SAADC_Type * p_reg)
{
    p_reg->ENABLE = (SAADC_ENABLE_ENABLE_Enabled << SAADC_ENABLE_ENABLE_Pos);
    2afc:	4a05      	ldr	r2, [pc, #20]	; (2b14 <adc_context_start_sampling.isra.0+0x18>)
    2afe:	2301      	movs	r3, #1
    2b00:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500

static void adc_context_start_sampling(struct adc_context *ctx)
{
	nrf_saadc_enable(NRF_SAADC);

	if (ctx->sequence.calibrate) {
    2b04:	b108      	cbz	r0, 2b0a <adc_context_start_sampling.isra.0+0xe>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2b06:	60d3      	str	r3, [r2, #12]
}
    2b08:	4770      	bx	lr
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2b0a:	6013      	str	r3, [r2, #0]
    2b0c:	4a02      	ldr	r2, [pc, #8]	; (2b18 <adc_context_start_sampling.isra.0+0x1c>)
    2b0e:	6013      	str	r3, [r2, #0]
				       NRF_SAADC_TASK_CALIBRATEOFFSET);
	} else {
		nrf_saadc_task_trigger(NRF_SAADC, NRF_SAADC_TASK_START);
		nrf_saadc_task_trigger(NRF_SAADC, NRF_SAADC_TASK_SAMPLE);
	}
}
    2b10:	4770      	bx	lr
    2b12:	bf00      	nop
    2b14:	40007000 	.word	0x40007000
    2b18:	40007004 	.word	0x40007004

00002b1c <adc_nrfx_channel_setup>:
	uint8_t channel_id = channel_cfg->channel_id;
    2b1c:	7908      	ldrb	r0, [r1, #4]
{
    2b1e:	b570      	push	{r4, r5, r6, lr}
	uint8_t channel_id = channel_cfg->channel_id;
    2b20:	f000 041f 	and.w	r4, r0, #31
	if (channel_id >= SAADC_CH_NUM) {
    2b24:	2c07      	cmp	r4, #7
    2b26:	d81f      	bhi.n	2b68 <adc_nrfx_channel_setup+0x4c>
	switch (channel_cfg->gain) {
    2b28:	780b      	ldrb	r3, [r1, #0]
    2b2a:	2b09      	cmp	r3, #9
    2b2c:	d81c      	bhi.n	2b68 <adc_nrfx_channel_setup+0x4c>
    2b2e:	e8df f003 	tbb	[pc, r3]
    2b32:	0606      	.short	0x0606
    2b34:	1b060606 	.word	0x1b060606
    2b38:	201b1e05 	.word	0x201b1e05
		config.gain = NRF_SAADC_GAIN1;
    2b3c:	2305      	movs	r3, #5
	switch (channel_cfg->reference) {
    2b3e:	784a      	ldrb	r2, [r1, #1]
    2b40:	2a03      	cmp	r2, #3
    2b42:	d018      	beq.n	2b76 <adc_nrfx_channel_setup+0x5a>
    2b44:	2a04      	cmp	r2, #4
    2b46:	d10f      	bne.n	2b68 <adc_nrfx_channel_setup+0x4c>
    2b48:	2500      	movs	r5, #0
	switch (channel_cfg->acquisition_time) {
    2b4a:	884a      	ldrh	r2, [r1, #2]
    2b4c:	f244 060a 	movw	r6, #16394	; 0x400a
    2b50:	42b2      	cmp	r2, r6
    2b52:	d044      	beq.n	2bde <adc_nrfx_channel_setup+0xc2>
    2b54:	d811      	bhi.n	2b7a <adc_nrfx_channel_setup+0x5e>
    2b56:	f244 0603 	movw	r6, #16387	; 0x4003
    2b5a:	42b2      	cmp	r2, r6
    2b5c:	d03b      	beq.n	2bd6 <adc_nrfx_channel_setup+0xba>
    2b5e:	f244 0605 	movw	r6, #16389	; 0x4005
    2b62:	42b2      	cmp	r2, r6
    2b64:	d039      	beq.n	2bda <adc_nrfx_channel_setup+0xbe>
    2b66:	b3d2      	cbz	r2, 2bde <adc_nrfx_channel_setup+0xc2>
    2b68:	f06f 0015 	mvn.w	r0, #21
    2b6c:	e032      	b.n	2bd4 <adc_nrfx_channel_setup+0xb8>
		config.gain = NRF_SAADC_GAIN2;
    2b6e:	2306      	movs	r3, #6
		break;
    2b70:	e7e5      	b.n	2b3e <adc_nrfx_channel_setup+0x22>
		config.gain = NRF_SAADC_GAIN4;
    2b72:	2307      	movs	r3, #7
		break;
    2b74:	e7e3      	b.n	2b3e <adc_nrfx_channel_setup+0x22>
		config.reference = NRF_SAADC_REFERENCE_VDD4;
    2b76:	2501      	movs	r5, #1
    2b78:	e7e7      	b.n	2b4a <adc_nrfx_channel_setup+0x2e>
	switch (channel_cfg->acquisition_time) {
    2b7a:	f244 0614 	movw	r6, #16404	; 0x4014
    2b7e:	42b2      	cmp	r2, r6
    2b80:	d02f      	beq.n	2be2 <adc_nrfx_channel_setup+0xc6>
    2b82:	f244 0628 	movw	r6, #16424	; 0x4028
    2b86:	42b2      	cmp	r2, r6
    2b88:	d02d      	beq.n	2be6 <adc_nrfx_channel_setup+0xca>
    2b8a:	f244 060f 	movw	r6, #16399	; 0x400f
    2b8e:	42b2      	cmp	r2, r6
    2b90:	d1ea      	bne.n	2b68 <adc_nrfx_channel_setup+0x4c>
		config.acq_time = NRF_SAADC_ACQTIME_15US;
    2b92:	2203      	movs	r2, #3
            ((config->resistor_p   << SAADC_CH_CONFIG_RESP_Pos)   & SAADC_CH_CONFIG_RESP_Msk)
            | ((config->resistor_n << SAADC_CH_CONFIG_RESN_Pos)   & SAADC_CH_CONFIG_RESN_Msk)
            | ((config->gain       << SAADC_CH_CONFIG_GAIN_Pos)   & SAADC_CH_CONFIG_GAIN_Msk)
            | ((config->reference  << SAADC_CH_CONFIG_REFSEL_Pos) & SAADC_CH_CONFIG_REFSEL_Msk)
            | ((config->acq_time   << SAADC_CH_CONFIG_TACQ_Pos)   & SAADC_CH_CONFIG_TACQ_Msk)
            | ((config->mode       << SAADC_CH_CONFIG_MODE_Pos)   & SAADC_CH_CONFIG_MODE_Msk)
    2b94:	f3c0 1040 	ubfx	r0, r0, #5, #1
            | ((config->gain       << SAADC_CH_CONFIG_GAIN_Pos)   & SAADC_CH_CONFIG_GAIN_Msk)
    2b98:	021b      	lsls	r3, r3, #8
            | ((config->mode       << SAADC_CH_CONFIG_MODE_Pos)   & SAADC_CH_CONFIG_MODE_Msk)
    2b9a:	ea43 5300 	orr.w	r3, r3, r0, lsl #20
    2b9e:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    2ba2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    p_reg->CH[channel].CONFIG =
    2ba6:	0122      	lsls	r2, r4, #4
    2ba8:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    2bac:	f502 42e0 	add.w	r2, r2, #28672	; 0x7000
    p_reg->CH[channel].PSELP = pselp;
    2bb0:	2000      	movs	r0, #0
    p_reg->CH[channel].CONFIG =
    2bb2:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    p_reg->CH[channel].PSELN = pseln;
    2bb6:	0123      	lsls	r3, r4, #4
    2bb8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    2bbc:	f503 43e0 	add.w	r3, r3, #28672	; 0x7000
    2bc0:	798a      	ldrb	r2, [r1, #6]
    2bc2:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
    p_reg->CH[channel].PSELP = pselp;
    2bc6:	f8c3 0510 	str.w	r0, [r3, #1296]	; 0x510
	m_data.positive_inputs[channel_id] = channel_cfg->input_positive;
    2bca:	4b08      	ldr	r3, [pc, #32]	; (2bec <adc_nrfx_channel_setup+0xd0>)
    2bcc:	441c      	add	r4, r3
    2bce:	794b      	ldrb	r3, [r1, #5]
    2bd0:	f884 3090 	strb.w	r3, [r4, #144]	; 0x90
}
    2bd4:	bd70      	pop	{r4, r5, r6, pc}
	switch (channel_cfg->acquisition_time) {
    2bd6:	2200      	movs	r2, #0
    2bd8:	e7dc      	b.n	2b94 <adc_nrfx_channel_setup+0x78>
		config.acq_time = NRF_SAADC_ACQTIME_5US;
    2bda:	2201      	movs	r2, #1
    2bdc:	e7da      	b.n	2b94 <adc_nrfx_channel_setup+0x78>
		config.acq_time = NRF_SAADC_ACQTIME_10US;
    2bde:	2202      	movs	r2, #2
    2be0:	e7d8      	b.n	2b94 <adc_nrfx_channel_setup+0x78>
		config.acq_time = NRF_SAADC_ACQTIME_20US;
    2be2:	2204      	movs	r2, #4
    2be4:	e7d6      	b.n	2b94 <adc_nrfx_channel_setup+0x78>
		config.acq_time = NRF_SAADC_ACQTIME_40US;
    2be6:	2205      	movs	r2, #5
    2be8:	e7d4      	b.n	2b94 <adc_nrfx_channel_setup+0x78>
    2bea:	bf00      	nop
    2bec:	20000000 	.word	0x20000000

00002bf0 <saadc_irq_handler>:
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2bf0:	4b2d      	ldr	r3, [pc, #180]	; (2ca8 <saadc_irq_handler+0xb8>)
    2bf2:	681a      	ldr	r2, [r3, #0]
	return error;
}
#endif /* CONFIG_ADC_ASYNC */

static void saadc_irq_handler(const struct device *dev)
{
    2bf4:	b510      	push	{r4, lr}
	if (nrf_saadc_event_check(NRF_SAADC, NRF_SAADC_EVENT_END)) {
    2bf6:	2a00      	cmp	r2, #0
    2bf8:	d048      	beq.n	2c8c <saadc_irq_handler+0x9c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2bfa:	2200      	movs	r2, #0
    2bfc:	601a      	str	r2, [r3, #0]
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    2bfe:	681b      	ldr	r3, [r3, #0]
 * function if required and takes further actions accordingly.
 */
static inline void adc_context_on_sampling_done(struct adc_context *ctx,
						const struct device *dev)
{
	if (ctx->sequence.options) {
    2c00:	4c2a      	ldr	r4, [pc, #168]	; (2cac <saadc_irq_handler+0xbc>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2c02:	4b2b      	ldr	r3, [pc, #172]	; (2cb0 <saadc_irq_handler+0xc0>)
    2c04:	2101      	movs	r1, #1
    2c06:	6019      	str	r1, [r3, #0]
    p_reg->ENABLE = (SAADC_ENABLE_ENABLE_Disabled << SAADC_ENABLE_ENABLE_Pos);
    2c08:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8
    2c0c:	6e63      	ldr	r3, [r4, #100]	; 0x64
    2c0e:	b3c3      	cbz	r3, 2c82 <saadc_irq_handler+0x92>
		adc_sequence_callback callback = ctx->options.callback;
    2c10:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
		enum adc_action action;
		bool finish = false;
		bool repeat = false;

		if (callback) {
    2c12:	b143      	cbz	r3, 2c26 <saadc_irq_handler+0x36>
			action = callback(dev,
    2c14:	f8b4 2088 	ldrh.w	r2, [r4, #136]	; 0x88
    2c18:	f104 0164 	add.w	r1, r4, #100	; 0x64
    2c1c:	4798      	blx	r3
					  ctx->sampling_index);
		} else {
			action = ADC_ACTION_CONTINUE;
		}

		switch (action) {
    2c1e:	2801      	cmp	r0, #1
    2c20:	d014      	beq.n	2c4c <saadc_irq_handler+0x5c>
    2c22:	2802      	cmp	r0, #2
    2c24:	d028      	beq.n	2c78 <saadc_irq_handler+0x88>
			break;
		case ADC_ACTION_FINISH:
			finish = true;
			break;
		default: /* ADC_ACTION_CONTINUE */
			if (ctx->sampling_index <
    2c26:	f8b4 3088 	ldrh.w	r3, [r4, #136]	; 0x88
    2c2a:	f8b4 2084 	ldrh.w	r2, [r4, #132]	; 0x84
    2c2e:	429a      	cmp	r2, r3
    2c30:	d922      	bls.n	2c78 <saadc_irq_handler+0x88>
			    ctx->options.extra_samplings) {
				++ctx->sampling_index;
    2c32:	3301      	adds	r3, #1
    2c34:	f8a4 3088 	strh.w	r3, [r4, #136]	; 0x88
    return (nrf_saadc_value_t *)p_reg->RESULT.PTR;
    2c38:	4b1e      	ldr	r3, [pc, #120]	; (2cb4 <saadc_irq_handler+0xc4>)
    2c3a:	f8d3 262c 	ldr.w	r2, [r3, #1580]	; 0x62c
    return p_reg->RESULT.AMOUNT;
    2c3e:	f8d3 1634 	ldr.w	r1, [r3, #1588]	; 0x634
			nrf_saadc_buffer_pointer_get(NRF_SAADC) +
    2c42:	b289      	uxth	r1, r1
		nrf_saadc_buffer_pointer_set(
    2c44:	eb02 0241 	add.w	r2, r2, r1, lsl #1
    p_reg->RESULT.PTR = (uint32_t)p_buffer;
    2c48:	f8c3 262c 	str.w	r2, [r3, #1580]	; 0x62c
			/*
			 * Immediately start the next sampling if working with
			 * a zero interval or if the timer expired again while
			 * the current sampling was in progress.
			 */
			if (ctx->options.interval_us == 0U) {
    2c4c:	6fa3      	ldr	r3, [r4, #120]	; 0x78
    2c4e:	b92b      	cbnz	r3, 2c5c <saadc_irq_handler+0x6c>
				adc_context_start_sampling(ctx);
			} else if (atomic_dec(&ctx->sampling_requested) > 1) {
				adc_context_start_sampling(ctx);
    2c50:	f894 0076 	ldrb.w	r0, [r4, #118]	; 0x76
		 */
		nrf_saadc_task_trigger(NRF_SAADC, NRF_SAADC_TASK_STOP);
		nrf_saadc_task_trigger(NRF_SAADC, NRF_SAADC_TASK_START);
		nrf_saadc_task_trigger(NRF_SAADC, NRF_SAADC_TASK_SAMPLE);
	}
}
    2c54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    2c58:	f7ff bf50 	b.w	2afc <adc_context_start_sampling.isra.0>
	return __atomic_fetch_sub(target, value, __ATOMIC_SEQ_CST);
    2c5c:	f3bf 8f5b 	dmb	ish
    2c60:	e854 3f00 	ldrex	r3, [r4]
    2c64:	1e5a      	subs	r2, r3, #1
    2c66:	e844 2100 	strex	r1, r2, [r4]
    2c6a:	2900      	cmp	r1, #0
    2c6c:	d1f8      	bne.n	2c60 <saadc_irq_handler+0x70>
    2c6e:	f3bf 8f5b 	dmb	ish
			} else if (atomic_dec(&ctx->sampling_requested) > 1) {
    2c72:	2b01      	cmp	r3, #1
    2c74:	dcec      	bgt.n	2c50 <saadc_irq_handler+0x60>
    2c76:	bd10      	pop	{r4, pc}
			}

			return;
		}

		if (ctx->options.interval_us != 0U) {
    2c78:	6fa3      	ldr	r3, [r4, #120]	; 0x78
    2c7a:	b113      	cbz	r3, 2c82 <saadc_irq_handler+0x92>
	z_impl_k_timer_stop(timer);
    2c7c:	480e      	ldr	r0, [pc, #56]	; (2cb8 <saadc_irq_handler+0xc8>)
    2c7e:	f005 fe00 	bl	8882 <z_impl_k_timer_stop>
	z_impl_k_sem_give(sem);
    2c82:	480e      	ldr	r0, [pc, #56]	; (2cbc <saadc_irq_handler+0xcc>)
    2c84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    2c88:	f004 b910 	b.w	6eac <z_impl_k_sem_give>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2c8c:	4b0c      	ldr	r3, [pc, #48]	; (2cc0 <saadc_irq_handler+0xd0>)
    2c8e:	6819      	ldr	r1, [r3, #0]
	} else if (nrf_saadc_event_check(NRF_SAADC,
    2c90:	2900      	cmp	r1, #0
    2c92:	d0f0      	beq.n	2c76 <saadc_irq_handler+0x86>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2c94:	601a      	str	r2, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2c96:	4a06      	ldr	r2, [pc, #24]	; (2cb0 <saadc_irq_handler+0xc0>)
    2c98:	681b      	ldr	r3, [r3, #0]
    2c9a:	2301      	movs	r3, #1
    2c9c:	6013      	str	r3, [r2, #0]
    2c9e:	f842 3c08 	str.w	r3, [r2, #-8]
    2ca2:	f842 3c04 	str.w	r3, [r2, #-4]
}
    2ca6:	e7e6      	b.n	2c76 <saadc_irq_handler+0x86>
    2ca8:	40007104 	.word	0x40007104
    2cac:	20000000 	.word	0x20000000
    2cb0:	40007008 	.word	0x40007008
    2cb4:	40007000 	.word	0x40007000
    2cb8:	20000008 	.word	0x20000008
    2cbc:	20000050 	.word	0x20000050
    2cc0:	40007110 	.word	0x40007110

00002cc4 <adc_nrfx_read>:
{
    2cc4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    2cc6:	460d      	mov	r5, r1
	return z_impl_k_sem_take(sem, timeout);
    2cc8:	485d      	ldr	r0, [pc, #372]	; (2e40 <adc_nrfx_read+0x17c>)
    2cca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    2cce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    2cd2:	f004 f929 	bl	6f28 <z_impl_k_sem_take>
	uint32_t selected_channels = sequence->channels;
    2cd6:	6868      	ldr	r0, [r5, #4]
	if (!selected_channels ||
    2cd8:	b910      	cbnz	r0, 2ce0 <adc_nrfx_read+0x1c>
	error = set_resolution(sequence);
    2cda:	f06f 0415 	mvn.w	r4, #21
    2cde:	e097      	b.n	2e10 <adc_nrfx_read+0x14c>
	if (!selected_channels ||
    2ce0:	f030 02ff 	bics.w	r2, r0, #255	; 0xff
    2ce4:	d1f9      	bne.n	2cda <adc_nrfx_read+0x16>
    p_reg->CH[channel].PSELP = pselp;
    2ce6:	4c57      	ldr	r4, [pc, #348]	; (2e44 <adc_nrfx_read+0x180>)
			if (m_data.positive_inputs[channel_id] == 0U) {
    2ce8:	4f57      	ldr	r7, [pc, #348]	; (2e48 <adc_nrfx_read+0x184>)
	active_channels = 0U;
    2cea:	4611      	mov	r1, r2
		if (selected_channels & BIT(channel_id)) {
    2cec:	fa20 f302 	lsr.w	r3, r0, r2
    2cf0:	f013 0301 	ands.w	r3, r3, #1
    2cf4:	d032      	beq.n	2d5c <adc_nrfx_read+0x98>
			if (m_data.positive_inputs[channel_id] == 0U) {
    2cf6:	18bb      	adds	r3, r7, r2
    2cf8:	f893 c090 	ldrb.w	ip, [r3, #144]	; 0x90
    2cfc:	f1bc 0f00 	cmp.w	ip, #0
    2d00:	d0eb      	beq.n	2cda <adc_nrfx_read+0x16>

NRF_STATIC_INLINE void nrf_saadc_burst_set(NRF_SAADC_Type *  p_reg,
                                           uint8_t           channel,
                                           nrf_saadc_burst_t burst)
{
    p_reg->CH[channel].CONFIG = (p_reg->CH[channel].CONFIG & ~SAADC_CH_CONFIG_BURST_Msk) |
    2d02:	eb04 1e02 	add.w	lr, r4, r2, lsl #4
			nrf_saadc_burst_set(NRF_SAADC, channel_id,
    2d06:	7c6e      	ldrb	r6, [r5, #17]
    2d08:	f8de 3518 	ldr.w	r3, [lr, #1304]	; 0x518
    2d0c:	3e00      	subs	r6, #0
    2d0e:	bf18      	it	ne
    2d10:	2601      	movne	r6, #1
    2d12:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
    2d16:	ea43 6306 	orr.w	r3, r3, r6, lsl #24
    2d1a:	f8ce 3518 	str.w	r3, [lr, #1304]	; 0x518
    p_reg->CH[channel].PSELP = pselp;
    2d1e:	f102 0351 	add.w	r3, r2, #81	; 0x51
    2d22:	011b      	lsls	r3, r3, #4
			++active_channels;
    2d24:	3101      	adds	r1, #1
    2d26:	f844 c003 	str.w	ip, [r4, r3]
    2d2a:	b2c9      	uxtb	r1, r1
	} while (++channel_id < SAADC_CH_NUM);
    2d2c:	3201      	adds	r2, #1
    2d2e:	2a08      	cmp	r2, #8
    2d30:	d1dc      	bne.n	2cec <adc_nrfx_read+0x28>
	switch (sequence->resolution) {
    2d32:	7c2b      	ldrb	r3, [r5, #16]
    2d34:	3b08      	subs	r3, #8
    2d36:	2b06      	cmp	r3, #6
    2d38:	d8cf      	bhi.n	2cda <adc_nrfx_read+0x16>
    2d3a:	a201      	add	r2, pc, #4	; (adr r2, 2d40 <adc_nrfx_read+0x7c>)
    2d3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    2d40:	00002e25 	.word	0x00002e25
    2d44:	00002cdb 	.word	0x00002cdb
    2d48:	00002d67 	.word	0x00002d67
    2d4c:	00002cdb 	.word	0x00002cdb
    2d50:	00002e1d 	.word	0x00002e1d
    2d54:	00002cdb 	.word	0x00002cdb
    2d58:	00002e21 	.word	0x00002e21
    2d5c:	f102 0651 	add.w	r6, r2, #81	; 0x51
    2d60:	0136      	lsls	r6, r6, #4
    2d62:	51a3      	str	r3, [r4, r6]
}
    2d64:	e7e2      	b.n	2d2c <adc_nrfx_read+0x68>
	error = set_resolution(sequence);
    2d66:	2201      	movs	r2, #1
    p_reg->RESOLUTION = resolution;
    2d68:	4b36      	ldr	r3, [pc, #216]	; (2e44 <adc_nrfx_read+0x180>)
	if ((active_channels > 1) && (sequence->oversampling > 0)) {
    2d6a:	2901      	cmp	r1, #1
    2d6c:	f8c3 25f0 	str.w	r2, [r3, #1520]	; 0x5f0
	error = set_oversampling(sequence, active_channels);
    2d70:	7c6a      	ldrb	r2, [r5, #17]
	if ((active_channels > 1) && (sequence->oversampling > 0)) {
    2d72:	d959      	bls.n	2e28 <adc_nrfx_read+0x164>
    2d74:	2a00      	cmp	r2, #0
    2d76:	d1b0      	bne.n	2cda <adc_nrfx_read+0x16>
    p_reg->OVERSAMPLE = oversample;
    2d78:	f8c3 25f4 	str.w	r2, [r3, #1524]	; 0x5f4
	if (sequence->options) {
    2d7c:	682a      	ldr	r2, [r5, #0]
	needed_buffer_size = active_channels * sizeof(nrf_saadc_value_t);
    2d7e:	004b      	lsls	r3, r1, #1
	if (sequence->options) {
    2d80:	b112      	cbz	r2, 2d88 <adc_nrfx_read+0xc4>
		needed_buffer_size *= (1 + sequence->options->extra_samplings);
    2d82:	8992      	ldrh	r2, [r2, #12]
    2d84:	fb02 3303 	mla	r3, r2, r3, r3
	if (sequence->buffer_size < needed_buffer_size) {
    2d88:	68ea      	ldr	r2, [r5, #12]
    2d8a:	429a      	cmp	r2, r3
    2d8c:	d354      	bcc.n	2e38 <adc_nrfx_read+0x174>
    p_reg->RESULT.PTR = (uint32_t)p_buffer;
    2d8e:	4b2d      	ldr	r3, [pc, #180]	; (2e44 <adc_nrfx_read+0x180>)
    2d90:	68aa      	ldr	r2, [r5, #8]
    2d92:	f8c3 262c 	str.w	r2, [r3, #1580]	; 0x62c
	ctx->sequence = *sequence;
    2d96:	462f      	mov	r7, r5
    p_reg->RESULT.MAXCNT = size;
    2d98:	f8c3 1630 	str.w	r1, [r3, #1584]	; 0x630
    2d9c:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
    2d9e:	4c2a      	ldr	r4, [pc, #168]	; (2e48 <adc_nrfx_read+0x184>)
    2da0:	f104 0664 	add.w	r6, r4, #100	; 0x64
    2da4:	c60f      	stmia	r6!, {r0, r1, r2, r3}
    2da6:	683b      	ldr	r3, [r7, #0]
    2da8:	6033      	str	r3, [r6, #0]
	if (sequence->options) {
    2daa:	682b      	ldr	r3, [r5, #0]
	ctx->status = 0;
    2dac:	2600      	movs	r6, #0
    2dae:	6626      	str	r6, [r4, #96]	; 0x60
	if (sequence->options) {
    2db0:	2b00      	cmp	r3, #0
    2db2:	d03c      	beq.n	2e2e <adc_nrfx_read+0x16a>
		ctx->options = *sequence->options;
    2db4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    2db6:	f104 0578 	add.w	r5, r4, #120	; 0x78
    2dba:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
		ctx->sequence.options = &ctx->options;
    2dbe:	6665      	str	r5, [r4, #100]	; 0x64
		ctx->sampling_index = 0U;
    2dc0:	f8a4 6088 	strh.w	r6, [r4, #136]	; 0x88
		if (ctx->options.interval_us != 0U) {
    2dc4:	b398      	cbz	r0, 2e2e <adc_nrfx_read+0x16a>
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    2dc6:	f3bf 8f5b 	dmb	ish
    2dca:	e854 3f00 	ldrex	r3, [r4]
    2dce:	e844 6200 	strex	r2, r6, [r4]
    2dd2:	2a00      	cmp	r2, #0
    2dd4:	d1f9      	bne.n	2dca <adc_nrfx_read+0x106>
    2dd6:	f3bf 8f5b 	dmb	ish
			return (t * to_hz + off) / from_hz;
    2dda:	481c      	ldr	r0, [pc, #112]	; (2e4c <adc_nrfx_read+0x188>)
    2ddc:	6fa6      	ldr	r6, [r4, #120]	; 0x78
    2dde:	4a1c      	ldr	r2, [pc, #112]	; (2e50 <adc_nrfx_read+0x18c>)
    2de0:	f44f 4500 	mov.w	r5, #32768	; 0x8000
    2de4:	2100      	movs	r1, #0
    2de6:	2300      	movs	r3, #0
    2de8:	fbe5 0106 	umlal	r0, r1, r5, r6
    2dec:	f7fd fd7e 	bl	8ec <__aeabi_uldivmod>
	z_impl_k_timer_start(timer, duration, period);
    2df0:	2200      	movs	r2, #0
    2df2:	e9cd 0100 	strd	r0, r1, [sp]
    2df6:	2300      	movs	r3, #0
    2df8:	f104 0008 	add.w	r0, r4, #8
    2dfc:	f004 fe60 	bl	7ac0 <z_impl_k_timer_start>
	return z_impl_k_sem_take(sem, timeout);
    2e00:	4814      	ldr	r0, [pc, #80]	; (2e54 <adc_nrfx_read+0x190>)
    2e02:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    2e06:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    2e0a:	f004 f88d 	bl	6f28 <z_impl_k_sem_take>
	return ctx->status;
    2e0e:	6e24      	ldr	r4, [r4, #96]	; 0x60
	z_impl_k_sem_give(sem);
    2e10:	480b      	ldr	r0, [pc, #44]	; (2e40 <adc_nrfx_read+0x17c>)
    2e12:	f004 f84b 	bl	6eac <z_impl_k_sem_give>
}
    2e16:	4620      	mov	r0, r4
    2e18:	b003      	add	sp, #12
    2e1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_resolution = NRF_SAADC_RESOLUTION_12BIT;
    2e1c:	2202      	movs	r2, #2
		break;
    2e1e:	e7a3      	b.n	2d68 <adc_nrfx_read+0xa4>
		nrf_resolution = NRF_SAADC_RESOLUTION_14BIT;
    2e20:	2203      	movs	r2, #3
		break;
    2e22:	e7a1      	b.n	2d68 <adc_nrfx_read+0xa4>
		nrf_resolution = NRF_SAADC_RESOLUTION_8BIT;
    2e24:	2200      	movs	r2, #0
    2e26:	e79f      	b.n	2d68 <adc_nrfx_read+0xa4>
	switch (sequence->oversampling) {
    2e28:	2a08      	cmp	r2, #8
    2e2a:	d9a5      	bls.n	2d78 <adc_nrfx_read+0xb4>
    2e2c:	e755      	b.n	2cda <adc_nrfx_read+0x16>
	adc_context_start_sampling(ctx);
    2e2e:	f894 0076 	ldrb.w	r0, [r4, #118]	; 0x76
    2e32:	f7ff fe63 	bl	2afc <adc_context_start_sampling.isra.0>
    2e36:	e7e3      	b.n	2e00 <adc_nrfx_read+0x13c>
		return -ENOMEM;
    2e38:	f06f 040b 	mvn.w	r4, #11
    2e3c:	e7e8      	b.n	2e10 <adc_nrfx_read+0x14c>
    2e3e:	bf00      	nop
    2e40:	20000040 	.word	0x20000040
    2e44:	40007000 	.word	0x40007000
    2e48:	20000000 	.word	0x20000000
    2e4c:	000f423f 	.word	0x000f423f
    2e50:	000f4240 	.word	0x000f4240
    2e54:	20000050 	.word	0x20000050

00002e58 <init_saadc>:
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2e58:	4b0d      	ldr	r3, [pc, #52]	; (2e90 <init_saadc+0x38>)

static int init_saadc(const struct device *dev)
{
    2e5a:	b510      	push	{r4, lr}
    2e5c:	2400      	movs	r4, #0
    2e5e:	601c      	str	r4, [r3, #0]
    2e60:	681b      	ldr	r3, [r3, #0]
    2e62:	4b0c      	ldr	r3, [pc, #48]	; (2e94 <init_saadc+0x3c>)
    2e64:	601c      	str	r4, [r3, #0]
    2e66:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    2e68:	4b0b      	ldr	r3, [pc, #44]	; (2e98 <init_saadc+0x40>)
    2e6a:	2212      	movs	r2, #18
    2e6c:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
	nrf_saadc_event_clear(NRF_SAADC, NRF_SAADC_EVENT_END);
	nrf_saadc_event_clear(NRF_SAADC, NRF_SAADC_EVENT_CALIBRATEDONE);
	nrf_saadc_int_enable(NRF_SAADC,
			     NRF_SAADC_INT_END | NRF_SAADC_INT_CALIBRATEDONE);
	NRFX_IRQ_ENABLE(DT_INST_IRQN(0));
    2e70:	2007      	movs	r0, #7
    2e72:	f7ff fa07 	bl	2284 <arch_irq_enable>

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    2e76:	4622      	mov	r2, r4
    2e78:	2101      	movs	r1, #1
    2e7a:	2007      	movs	r0, #7
    2e7c:	f7ff fa20 	bl	22c0 <z_arm_irq_priority_set>
		/* coverity[OVERRUN] */
		return (unsigned int) arch_syscall_invoke1(*(uintptr_t *)&sem, K_SYSCALL_K_SEM_COUNT_GET);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_count_get(sem);
    2e80:	4806      	ldr	r0, [pc, #24]	; (2e9c <init_saadc+0x44>)
	if (!k_sem_count_get(&ctx->lock)) {
    2e82:	6c83      	ldr	r3, [r0, #72]	; 0x48
    2e84:	b913      	cbnz	r3, 2e8c <init_saadc+0x34>
	z_impl_k_sem_give(sem);
    2e86:	3040      	adds	r0, #64	; 0x40
    2e88:	f004 f810 	bl	6eac <z_impl_k_sem_give>
		    saadc_irq_handler, DEVICE_DT_INST_GET(0), 0);

	adc_context_unlock_unconditionally(&m_data.ctx);

	return 0;
}
    2e8c:	2000      	movs	r0, #0
    2e8e:	bd10      	pop	{r4, pc}
    2e90:	40007104 	.word	0x40007104
    2e94:	40007110 	.word	0x40007110
    2e98:	40007000 	.word	0x40007000
    2e9c:	20000000 	.word	0x20000000

00002ea0 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    2ea0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    2ea4:	4c10      	ldr	r4, [pc, #64]	; (2ee8 <onoff_start+0x48>)
    2ea6:	1b07      	subs	r7, r0, r4
    2ea8:	f3c7 1747 	ubfx	r7, r7, #5, #8
	err = set_starting_state(&subdata->flags, ctx);
    2eac:	f04f 080c 	mov.w	r8, #12
    2eb0:	fb08 f807 	mul.w	r8, r8, r7
{
    2eb4:	4606      	mov	r6, r0
	err = set_starting_state(&subdata->flags, ctx);
    2eb6:	f108 0048 	add.w	r0, r8, #72	; 0x48
{
    2eba:	460d      	mov	r5, r1
	err = set_starting_state(&subdata->flags, ctx);
    2ebc:	4420      	add	r0, r4
    2ebe:	2140      	movs	r1, #64	; 0x40
    2ec0:	f005 f9e6 	bl	8290 <set_starting_state>
	if (err < 0) {
    2ec4:	1e01      	subs	r1, r0, #0
    2ec6:	db09      	blt.n	2edc <onoff_start+0x3c>
	subdata->cb = cb;
    2ec8:	4b08      	ldr	r3, [pc, #32]	; (2eec <onoff_start+0x4c>)
    2eca:	4444      	add	r4, r8
	subdata->user_data = user_data;
    2ecc:	e9c4 3510 	strd	r3, r5, [r4, #64]	; 0x40
	 get_sub_config(dev, type)->start();
    2ed0:	4b07      	ldr	r3, [pc, #28]	; (2ef0 <onoff_start+0x50>)
    2ed2:	f853 3037 	ldr.w	r3, [r3, r7, lsl #3]
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
		notify(mgr, err);
	}
}
    2ed6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	 get_sub_config(dev, type)->start();
    2eda:	4718      	bx	r3
		notify(mgr, err);
    2edc:	4630      	mov	r0, r6
    2ede:	462b      	mov	r3, r5
}
    2ee0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		notify(mgr, err);
    2ee4:	4718      	bx	r3
    2ee6:	bf00      	nop
    2ee8:	20000a70 	.word	0x20000a70
    2eec:	000082f3 	.word	0x000082f3
    2ef0:	00008c14 	.word	0x00008c14

00002ef4 <get_status>:
{
    2ef4:	b538      	push	{r3, r4, r5, lr}
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    2ef6:	b2cc      	uxtb	r4, r1
    2ef8:	2c01      	cmp	r4, #1
{
    2efa:	4605      	mov	r5, r0
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    2efc:	d909      	bls.n	2f12 <get_status+0x1e>
    2efe:	4909      	ldr	r1, [pc, #36]	; (2f24 <get_status+0x30>)
    2f00:	4809      	ldr	r0, [pc, #36]	; (2f28 <get_status+0x34>)
    2f02:	4a0a      	ldr	r2, [pc, #40]	; (2f2c <get_status+0x38>)
    2f04:	2379      	movs	r3, #121	; 0x79
    2f06:	f005 f924 	bl	8152 <printk>
    2f0a:	4808      	ldr	r0, [pc, #32]	; (2f2c <get_status+0x38>)
    2f0c:	2179      	movs	r1, #121	; 0x79
    2f0e:	f005 f84c 	bl	7faa <assert_post_action>
	return GET_STATUS(get_sub_data(dev, type)->flags);
    2f12:	692b      	ldr	r3, [r5, #16]
    2f14:	210c      	movs	r1, #12
    2f16:	fb04 3401 	mla	r4, r4, r1, r3
    2f1a:	6ca0      	ldr	r0, [r4, #72]	; 0x48
}
    2f1c:	f000 0007 	and.w	r0, r0, #7
    2f20:	bd38      	pop	{r3, r4, r5, pc}
    2f22:	bf00      	nop
    2f24:	000094e4 	.word	0x000094e4
    2f28:	00008fc5 	.word	0x00008fc5
    2f2c:	000094a7 	.word	0x000094a7

00002f30 <stop>:
{
    2f30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2f32:	b2cc      	uxtb	r4, r1
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    2f34:	2c01      	cmp	r4, #1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    2f36:	6907      	ldr	r7, [r0, #16]
{
    2f38:	4605      	mov	r5, r0
    2f3a:	4616      	mov	r6, r2
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    2f3c:	d90b      	bls.n	2f56 <stop+0x26>
    2f3e:	4918      	ldr	r1, [pc, #96]	; (2fa0 <stop+0x70>)
    2f40:	4818      	ldr	r0, [pc, #96]	; (2fa4 <stop+0x74>)
    2f42:	4a19      	ldr	r2, [pc, #100]	; (2fa8 <stop+0x78>)
    2f44:	f240 134d 	movw	r3, #333	; 0x14d
    2f48:	f005 f903 	bl	8152 <printk>
    2f4c:	4816      	ldr	r0, [pc, #88]	; (2fa8 <stop+0x78>)
    2f4e:	f240 114d 	movw	r1, #333	; 0x14d
    2f52:	f005 f82a 	bl	7faa <assert_post_action>
	__asm__ volatile(
    2f56:	f04f 0320 	mov.w	r3, #32
    2f5a:	f3ef 8211 	mrs	r2, BASEPRI
    2f5e:	f383 8812 	msr	BASEPRI_MAX, r3
    2f62:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    2f66:	230c      	movs	r3, #12
    2f68:	fb03 7104 	mla	r1, r3, r4, r7
    2f6c:	6c89      	ldr	r1, [r1, #72]	; 0x48
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    2f6e:	f011 01c0 	ands.w	r1, r1, #192	; 0xc0
    2f72:	d001      	beq.n	2f78 <stop+0x48>
    2f74:	428e      	cmp	r6, r1
    2f76:	d110      	bne.n	2f9a <stop+0x6a>
		*flags = CLOCK_CONTROL_STATUS_OFF;
    2f78:	fb03 7304 	mla	r3, r3, r4, r7
    2f7c:	2101      	movs	r1, #1
    2f7e:	6499      	str	r1, [r3, #72]	; 0x48
	int err = 0;
    2f80:	2000      	movs	r0, #0
	__asm__ volatile(
    2f82:	f382 8811 	msr	BASEPRI, r2
    2f86:	f3bf 8f6f 	isb	sy
	if (err < 0) {
    2f8a:	b928      	cbnz	r0, 2f98 <stop+0x68>
	get_sub_config(dev, type)->stop();
    2f8c:	6869      	ldr	r1, [r5, #4]
    2f8e:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
    2f92:	6863      	ldr	r3, [r4, #4]
    2f94:	4798      	blx	r3
	return 0;
    2f96:	2000      	movs	r0, #0
}
    2f98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		err = -EPERM;
    2f9a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    2f9e:	e7f0      	b.n	2f82 <stop+0x52>
    2fa0:	000094e4 	.word	0x000094e4
    2fa4:	00008fc5 	.word	0x00008fc5
    2fa8:	000094a7 	.word	0x000094a7

00002fac <onoff_stop>:
{
    2fac:	b570      	push	{r4, r5, r6, lr}
    2fae:	460d      	mov	r5, r1
	size_t offset = (size_t)(mgr - data->mgr);
    2fb0:	4906      	ldr	r1, [pc, #24]	; (2fcc <onoff_stop+0x20>)
    2fb2:	1a41      	subs	r1, r0, r1
{
    2fb4:	4604      	mov	r4, r0
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    2fb6:	1149      	asrs	r1, r1, #5
    2fb8:	4805      	ldr	r0, [pc, #20]	; (2fd0 <onoff_stop+0x24>)
    2fba:	2240      	movs	r2, #64	; 0x40
    2fbc:	f7ff ffb8 	bl	2f30 <stop>
	notify(mgr, res);
    2fc0:	462b      	mov	r3, r5
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    2fc2:	4601      	mov	r1, r0
	notify(mgr, res);
    2fc4:	4620      	mov	r0, r4
}
    2fc6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
    2fca:	4718      	bx	r3
    2fcc:	20000a70 	.word	0x20000a70
    2fd0:	00008938 	.word	0x00008938

00002fd4 <clk_init>:
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    2fd4:	2200      	movs	r2, #0
{
    2fd6:	b570      	push	{r4, r5, r6, lr}
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    2fd8:	2101      	movs	r1, #1
{
    2fda:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    2fdc:	4610      	mov	r0, r2
    2fde:	f7ff f96f 	bl	22c0 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);
	irq_enable(DT_INST_IRQN(0));
    2fe2:	2000      	movs	r0, #0
    2fe4:	f7ff f94e 	bl	2284 <arch_irq_enable>

	nrfx_err = nrfx_clock_init(clock_event_handler);
    2fe8:	480f      	ldr	r0, [pc, #60]	; (3028 <clk_init+0x54>)
    2fea:	f001 f8bf 	bl	416c <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    2fee:	4b0f      	ldr	r3, [pc, #60]	; (302c <clk_init+0x58>)
    2ff0:	4298      	cmp	r0, r3
    2ff2:	d115      	bne.n	3020 <clk_init+0x4c>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    2ff4:	f001 f8de 	bl	41b4 <nrfx_clock_enable>

	for (enum clock_control_nrf_type i = 0;
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);
    2ff8:	6926      	ldr	r6, [r4, #16]

		err = onoff_manager_init(get_onoff_manager(dev, i),
    2ffa:	490d      	ldr	r1, [pc, #52]	; (3030 <clk_init+0x5c>)
    2ffc:	4630      	mov	r0, r6
    2ffe:	f005 f893 	bl	8128 <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    3002:	2800      	cmp	r0, #0
    3004:	db0b      	blt.n	301e <clk_init+0x4a>
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    3006:	2501      	movs	r5, #1
    3008:	64b5      	str	r5, [r6, #72]	; 0x48
						get_sub_data(dev, i);
    300a:	6924      	ldr	r4, [r4, #16]
		err = onoff_manager_init(get_onoff_manager(dev, i),
    300c:	4908      	ldr	r1, [pc, #32]	; (3030 <clk_init+0x5c>)
    300e:	f104 0020 	add.w	r0, r4, #32
    3012:	f005 f889 	bl	8128 <onoff_manager_init>
		if (err < 0) {
    3016:	2800      	cmp	r0, #0
    3018:	db01      	blt.n	301e <clk_init+0x4a>
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    301a:	6565      	str	r5, [r4, #84]	; 0x54
	}

	return 0;
    301c:	2000      	movs	r0, #0
}
    301e:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    3020:	f06f 0004 	mvn.w	r0, #4
    3024:	e7fb      	b.n	301e <clk_init+0x4a>
    3026:	bf00      	nop
    3028:	00003069 	.word	0x00003069
    302c:	0bad0000 	.word	0x0bad0000
    3030:	00008c24 	.word	0x00008c24

00003034 <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
    3034:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
    3036:	230c      	movs	r3, #12
    3038:	4809      	ldr	r0, [pc, #36]	; (3060 <clkstarted_handle.constprop.0+0x2c>)
    303a:	434b      	muls	r3, r1
static void clkstarted_handle(const struct device *dev,
    303c:	b570      	push	{r4, r5, r6, lr}
	clock_control_cb_t callback = sub_data->cb;
    303e:	18c4      	adds	r4, r0, r3
	void *user_data = sub_data->user_data;
    3040:	e9d4 5610 	ldrd	r5, r6, [r4, #64]	; 0x40
	sub_data->cb = NULL;
    3044:	2200      	movs	r2, #0
	set_on_state(&sub_data->flags);
    3046:	3348      	adds	r3, #72	; 0x48
	sub_data->cb = NULL;
    3048:	6422      	str	r2, [r4, #64]	; 0x40
	set_on_state(&sub_data->flags);
    304a:	4418      	add	r0, r3
    304c:	f005 f93e 	bl	82cc <set_on_state>
	if (callback) {
    3050:	b12d      	cbz	r5, 305e <clkstarted_handle.constprop.0+0x2a>
		callback(dev, (clock_control_subsys_t)type, user_data);
    3052:	4632      	mov	r2, r6
    3054:	462b      	mov	r3, r5
    3056:	4803      	ldr	r0, [pc, #12]	; (3064 <clkstarted_handle.constprop.0+0x30>)
}
    3058:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
    305c:	4718      	bx	r3
}
    305e:	bd70      	pop	{r4, r5, r6, pc}
    3060:	20000a70 	.word	0x20000a70
    3064:	00008938 	.word	0x00008938

00003068 <clock_event_handler>:
	switch (event) {
    3068:	2801      	cmp	r0, #1
{
    306a:	b508      	push	{r3, lr}
	switch (event) {
    306c:	d006      	beq.n	307c <clock_event_handler+0x14>
    306e:	2803      	cmp	r0, #3
    3070:	d008      	beq.n	3084 <clock_event_handler+0x1c>
    3072:	b9a8      	cbnz	r0, 30a0 <clock_event_handler+0x38>
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    3074:	4b10      	ldr	r3, [pc, #64]	; (30b8 <clock_event_handler+0x50>)
    3076:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    3078:	075b      	lsls	r3, r3, #29
    307a:	d11b      	bne.n	30b4 <clock_event_handler+0x4c>
}
    307c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    3080:	f7ff bfd8 	b.w	3034 <clkstarted_handle.constprop.0>
			__ASSERT_NO_MSG(false);
    3084:	490d      	ldr	r1, [pc, #52]	; (30bc <clock_event_handler+0x54>)
    3086:	4a0e      	ldr	r2, [pc, #56]	; (30c0 <clock_event_handler+0x58>)
    3088:	480e      	ldr	r0, [pc, #56]	; (30c4 <clock_event_handler+0x5c>)
    308a:	f240 235e 	movw	r3, #606	; 0x25e
    308e:	f005 f860 	bl	8152 <printk>
    3092:	f240 215e 	movw	r1, #606	; 0x25e
}
    3096:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		__ASSERT_NO_MSG(0);
    309a:	4809      	ldr	r0, [pc, #36]	; (30c0 <clock_event_handler+0x58>)
    309c:	f004 bf85 	b.w	7faa <assert_post_action>
    30a0:	4906      	ldr	r1, [pc, #24]	; (30bc <clock_event_handler+0x54>)
    30a2:	4a07      	ldr	r2, [pc, #28]	; (30c0 <clock_event_handler+0x58>)
    30a4:	4807      	ldr	r0, [pc, #28]	; (30c4 <clock_event_handler+0x5c>)
    30a6:	f240 2362 	movw	r3, #610	; 0x262
    30aa:	f005 f852 	bl	8152 <printk>
    30ae:	f240 2162 	movw	r1, #610	; 0x262
    30b2:	e7f0      	b.n	3096 <clock_event_handler+0x2e>
}
    30b4:	bd08      	pop	{r3, pc}
    30b6:	bf00      	nop
    30b8:	20000a70 	.word	0x20000a70
    30bc:	000097ab 	.word	0x000097ab
    30c0:	000094a7 	.word	0x000094a7
    30c4:	00008fc5 	.word	0x00008fc5

000030c8 <generic_hfclk_start>:
{
    30c8:	b508      	push	{r3, lr}
	__asm__ volatile(
    30ca:	f04f 0320 	mov.w	r3, #32
    30ce:	f3ef 8111 	mrs	r1, BASEPRI
    30d2:	f383 8812 	msr	BASEPRI_MAX, r3
    30d6:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    30da:	4a12      	ldr	r2, [pc, #72]	; (3124 <generic_hfclk_start+0x5c>)
    30dc:	6813      	ldr	r3, [r2, #0]
    30de:	f043 0002 	orr.w	r0, r3, #2
	if (hfclk_users & HF_USER_BT) {
    30e2:	f013 0301 	ands.w	r3, r3, #1
	hfclk_users |= HF_USER_GENERIC;
    30e6:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    30e8:	d00c      	beq.n	3104 <generic_hfclk_start+0x3c>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    30ea:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    30ee:	f8d2 340c 	ldr.w	r3, [r2, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    30f2:	f8d2 240c 	ldr.w	r2, [r2, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    30f6:	f013 0301 	ands.w	r3, r3, #1
    30fa:	d003      	beq.n	3104 <generic_hfclk_start+0x3c>
			set_on_state(get_hf_flags());
    30fc:	480a      	ldr	r0, [pc, #40]	; (3128 <generic_hfclk_start+0x60>)
    30fe:	f005 f8e5 	bl	82cc <set_on_state>
			already_started = true;
    3102:	2301      	movs	r3, #1
	__asm__ volatile(
    3104:	f381 8811 	msr	BASEPRI, r1
    3108:	f3bf 8f6f 	isb	sy
	if (already_started) {
    310c:	b123      	cbz	r3, 3118 <generic_hfclk_start+0x50>
}
    310e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(CLOCK_DEVICE,
    3112:	2000      	movs	r0, #0
    3114:	f7ff bf8e 	b.w	3034 <clkstarted_handle.constprop.0>
}
    3118:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    311c:	2001      	movs	r0, #1
    311e:	f001 b869 	b.w	41f4 <nrfx_clock_start>
    3122:	bf00      	nop
    3124:	20000ac8 	.word	0x20000ac8
    3128:	20000ab8 	.word	0x20000ab8

0000312c <generic_hfclk_stop>:
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    312c:	4b09      	ldr	r3, [pc, #36]	; (3154 <generic_hfclk_stop+0x28>)
    312e:	f3bf 8f5b 	dmb	ish
    3132:	e853 2f00 	ldrex	r2, [r3]
    3136:	f022 0102 	bic.w	r1, r2, #2
    313a:	e843 1000 	strex	r0, r1, [r3]
    313e:	2800      	cmp	r0, #0
    3140:	d1f7      	bne.n	3132 <generic_hfclk_stop+0x6>
    3142:	f3bf 8f5b 	dmb	ish
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    3146:	07d3      	lsls	r3, r2, #31
    3148:	d402      	bmi.n	3150 <generic_hfclk_stop+0x24>
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    314a:	2001      	movs	r0, #1
    314c:	f001 b8a6 	b.w	429c <nrfx_clock_stop>
}
    3150:	4770      	bx	lr
    3152:	bf00      	nop
    3154:	20000ac8 	.word	0x20000ac8

00003158 <api_blocking_start>:
{
    3158:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    315a:	2200      	movs	r2, #0
    315c:	2301      	movs	r3, #1
    315e:	e9cd 2302 	strd	r2, r3, [sp, #8]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    3162:	4a09      	ldr	r2, [pc, #36]	; (3188 <api_blocking_start+0x30>)
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    3164:	f8cd d000 	str.w	sp, [sp]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    3168:	466b      	mov	r3, sp
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    316a:	f8cd d004 	str.w	sp, [sp, #4]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    316e:	f005 f8d2 	bl	8316 <api_start>
	if (err < 0) {
    3172:	2800      	cmp	r0, #0
    3174:	db05      	blt.n	3182 <api_blocking_start+0x2a>
	return z_impl_k_sem_take(sem, timeout);
    3176:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    317a:	2300      	movs	r3, #0
    317c:	4668      	mov	r0, sp
    317e:	f003 fed3 	bl	6f28 <z_impl_k_sem_take>
}
    3182:	b005      	add	sp, #20
    3184:	f85d fb04 	ldr.w	pc, [sp], #4
    3188:	00008311 	.word	0x00008311

0000318c <z_nrf_clock_control_lf_on>:
{
    318c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    3190:	4949      	ldr	r1, [pc, #292]	; (32b8 <z_nrf_clock_control_lf_on+0x12c>)
    3192:	f3bf 8f5b 	dmb	ish
    3196:	4605      	mov	r5, r0
    3198:	2201      	movs	r2, #1
    319a:	e851 3f00 	ldrex	r3, [r1]
    319e:	e841 2000 	strex	r0, r2, [r1]
    31a2:	2800      	cmp	r0, #0
    31a4:	d1f9      	bne.n	319a <z_nrf_clock_control_lf_on+0xe>
    31a6:	f3bf 8f5b 	dmb	ish
	if (atomic_set(&on, 1) == 0) {
    31aa:	b9a3      	cbnz	r3, 31d6 <z_nrf_clock_control_lf_on+0x4a>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    31ac:	4943      	ldr	r1, [pc, #268]	; (32bc <z_nrf_clock_control_lf_on+0x130>)
		err = onoff_request(mgr, &cli);
    31ae:	4844      	ldr	r0, [pc, #272]	; (32c0 <z_nrf_clock_control_lf_on+0x134>)
    31b0:	604b      	str	r3, [r1, #4]
    31b2:	60cb      	str	r3, [r1, #12]
    31b4:	608a      	str	r2, [r1, #8]
    31b6:	f7fe fddb 	bl	1d70 <onoff_request>
		__ASSERT_NO_MSG(err >= 0);
    31ba:	2800      	cmp	r0, #0
    31bc:	da0b      	bge.n	31d6 <z_nrf_clock_control_lf_on+0x4a>
    31be:	4941      	ldr	r1, [pc, #260]	; (32c4 <z_nrf_clock_control_lf_on+0x138>)
    31c0:	4841      	ldr	r0, [pc, #260]	; (32c8 <z_nrf_clock_control_lf_on+0x13c>)
    31c2:	4a42      	ldr	r2, [pc, #264]	; (32cc <z_nrf_clock_control_lf_on+0x140>)
    31c4:	f44f 7308 	mov.w	r3, #544	; 0x220
    31c8:	f004 ffc3 	bl	8152 <printk>
    31cc:	483f      	ldr	r0, [pc, #252]	; (32cc <z_nrf_clock_control_lf_on+0x140>)
    31ce:	f44f 7108 	mov.w	r1, #544	; 0x220
    31d2:	f004 feea 	bl	7faa <assert_post_action>
	switch (start_mode) {
    31d6:	b3ad      	cbz	r5, 3244 <z_nrf_clock_control_lf_on+0xb8>
    31d8:	1e6b      	subs	r3, r5, #1
    31da:	2b01      	cmp	r3, #1
    31dc:	d856      	bhi.n	328c <z_nrf_clock_control_lf_on+0x100>
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    31de:	2d01      	cmp	r5, #1
    31e0:	d107      	bne.n	31f2 <z_nrf_clock_control_lf_on+0x66>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    31e2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    31e6:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    31ea:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    31ee:	2b01      	cmp	r3, #1
    31f0:	d028      	beq.n	3244 <z_nrf_clock_control_lf_on+0xb8>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    31f2:	f005 fb36 	bl	8862 <k_is_in_isr>
    31f6:	4604      	mov	r4, r0
    31f8:	b918      	cbnz	r0, 3202 <z_nrf_clock_control_lf_on+0x76>
	return !z_sys_post_kernel;
    31fa:	4b35      	ldr	r3, [pc, #212]	; (32d0 <z_nrf_clock_control_lf_on+0x144>)
	int key = isr_mode ? irq_lock() : 0;
    31fc:	781b      	ldrb	r3, [r3, #0]
    31fe:	2b00      	cmp	r3, #0
    3200:	d152      	bne.n	32a8 <z_nrf_clock_control_lf_on+0x11c>
	__asm__ volatile(
    3202:	f04f 0320 	mov.w	r3, #32
    3206:	f3ef 8611 	mrs	r6, BASEPRI
    320a:	f383 8812 	msr	BASEPRI_MAX, r3
    320e:	f3bf 8f6f 	isb	sy
    3212:	2401      	movs	r4, #1
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    3214:	4f2f      	ldr	r7, [pc, #188]	; (32d4 <z_nrf_clock_control_lf_on+0x148>)
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    3216:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 32dc <z_nrf_clock_control_lf_on+0x150>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    321a:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 32e0 <z_nrf_clock_control_lf_on+0x154>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    321e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    3222:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    3226:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
    322a:	03d2      	lsls	r2, r2, #15
    322c:	d50c      	bpl.n	3248 <z_nrf_clock_control_lf_on+0xbc>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    322e:	f003 0303 	and.w	r3, r3, #3
	while (!(nrfx_clock_is_running(d, (void *)&type)
    3232:	2b01      	cmp	r3, #1
    3234:	d001      	beq.n	323a <z_nrf_clock_control_lf_on+0xae>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    3236:	2d01      	cmp	r5, #1
    3238:	d106      	bne.n	3248 <z_nrf_clock_control_lf_on+0xbc>
	if (isr_mode) {
    323a:	b30c      	cbz	r4, 3280 <z_nrf_clock_control_lf_on+0xf4>
	__asm__ volatile(
    323c:	f386 8811 	msr	BASEPRI, r6
    3240:	f3bf 8f6f 	isb	sy
}
    3244:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    3248:	b1ac      	cbz	r4, 3276 <z_nrf_clock_control_lf_on+0xea>
 *
 * @return N/A
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    324a:	4630      	mov	r0, r6
    324c:	f7fe ffb2 	bl	21b4 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    3250:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    3254:	f8d2 3518 	ldr.w	r3, [r2, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    3258:	2b00      	cmp	r3, #0
    325a:	d1e0      	bne.n	321e <z_nrf_clock_control_lf_on+0x92>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    325c:	6839      	ldr	r1, [r7, #0]
		    && nrf_clock_event_check(NRF_CLOCK,
    325e:	2900      	cmp	r1, #0
    3260:	d0dd      	beq.n	321e <z_nrf_clock_control_lf_on+0x92>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3262:	603b      	str	r3, [r7, #0]
    3264:	683b      	ldr	r3, [r7, #0]
    p_reg->LFCLKSRC = (uint32_t)(source);
    3266:	2301      	movs	r3, #1
    3268:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    326c:	f8c8 3180 	str.w	r3, [r8, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3270:	f8c9 3000 	str.w	r3, [r9]
}
    3274:	e7d3      	b.n	321e <z_nrf_clock_control_lf_on+0x92>
	return z_impl_k_sleep(timeout);
    3276:	2100      	movs	r1, #0
    3278:	2021      	movs	r0, #33	; 0x21
    327a:	f003 fd25 	bl	6cc8 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    327e:	e7e7      	b.n	3250 <z_nrf_clock_control_lf_on+0xc4>
    p_reg->INTENSET = mask;
    3280:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3284:	2202      	movs	r2, #2
    3286:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    328a:	e7db      	b.n	3244 <z_nrf_clock_control_lf_on+0xb8>
		__ASSERT_NO_MSG(false);
    328c:	4912      	ldr	r1, [pc, #72]	; (32d8 <z_nrf_clock_control_lf_on+0x14c>)
    328e:	480e      	ldr	r0, [pc, #56]	; (32c8 <z_nrf_clock_control_lf_on+0x13c>)
    3290:	4a0e      	ldr	r2, [pc, #56]	; (32cc <z_nrf_clock_control_lf_on+0x140>)
    3292:	f240 2332 	movw	r3, #562	; 0x232
    3296:	f004 ff5c 	bl	8152 <printk>
}
    329a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		__ASSERT_NO_MSG(false);
    329e:	480b      	ldr	r0, [pc, #44]	; (32cc <z_nrf_clock_control_lf_on+0x140>)
    32a0:	f240 2132 	movw	r1, #562	; 0x232
    32a4:	f004 be81 	b.w	7faa <assert_post_action>
    p_reg->INTENCLR = mask;
    32a8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    32ac:	2202      	movs	r2, #2
    32ae:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
	int key = isr_mode ? irq_lock() : 0;
    32b2:	4606      	mov	r6, r0
}
    32b4:	e7ae      	b.n	3214 <z_nrf_clock_control_lf_on+0x88>
    32b6:	bf00      	nop
    32b8:	20000acc 	.word	0x20000acc
    32bc:	20000a60 	.word	0x20000a60
    32c0:	20000a90 	.word	0x20000a90
    32c4:	00009508 	.word	0x00009508
    32c8:	00008fc5 	.word	0x00008fc5
    32cc:	000094a7 	.word	0x000094a7
    32d0:	2000103d 	.word	0x2000103d
    32d4:	40000104 	.word	0x40000104
    32d8:	000097ab 	.word	0x000097ab
    32dc:	e000e100 	.word	0xe000e100
    32e0:	40000008 	.word	0x40000008

000032e4 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
    32e4:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
    32e6:	4b08      	ldr	r3, [pc, #32]	; (3308 <uart_console_init+0x24>)
    32e8:	4808      	ldr	r0, [pc, #32]	; (330c <uart_console_init+0x28>)
    32ea:	6018      	str	r0, [r3, #0]
 *
 * @return a non-positive integer as documented in device_usable_check().
 */
static inline int z_device_usable_check(const struct device *dev)
{
	return z_device_ready(dev) ? 0 : -ENODEV;
    32ec:	f005 fa59 	bl	87a2 <z_device_ready>
    32f0:	b138      	cbz	r0, 3302 <uart_console_init+0x1e>
	__stdout_hook_install(console_out);
    32f2:	4807      	ldr	r0, [pc, #28]	; (3310 <uart_console_init+0x2c>)
    32f4:	f7ff fbaa 	bl	2a4c <__stdout_hook_install>
	__printk_hook_install(console_out);
    32f8:	4805      	ldr	r0, [pc, #20]	; (3310 <uart_console_init+0x2c>)
    32fa:	f7fe ff1f 	bl	213c <__printk_hook_install>
		return -ENODEV;
	}

	uart_console_hook_install();

	return 0;
    32fe:	2000      	movs	r0, #0
}
    3300:	bd08      	pop	{r3, pc}
		return -ENODEV;
    3302:	f06f 0012 	mvn.w	r0, #18
    3306:	e7fb      	b.n	3300 <uart_console_init+0x1c>
    3308:	20000ad0 	.word	0x20000ad0
    330c:	00008998 	.word	0x00008998
    3310:	00003315 	.word	0x00003315

00003314 <console_out>:
	if ('\n' == c) {
    3314:	280a      	cmp	r0, #10
{
    3316:	b538      	push	{r3, r4, r5, lr}
    3318:	4d07      	ldr	r5, [pc, #28]	; (3338 <console_out+0x24>)
    331a:	4604      	mov	r4, r0
	if ('\n' == c) {
    331c:	d104      	bne.n	3328 <console_out+0x14>
    331e:	6828      	ldr	r0, [r5, #0]
						unsigned char out_char)
{
	const struct uart_driver_api *api =
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
    3320:	6883      	ldr	r3, [r0, #8]
    3322:	210d      	movs	r1, #13
    3324:	685b      	ldr	r3, [r3, #4]
    3326:	4798      	blx	r3
	uart_poll_out(uart_console_dev, c);
    3328:	6828      	ldr	r0, [r5, #0]
    332a:	6883      	ldr	r3, [r0, #8]
    332c:	b2e1      	uxtb	r1, r4
    332e:	685b      	ldr	r3, [r3, #4]
    3330:	4798      	blx	r3
}
    3332:	4620      	mov	r0, r4
    3334:	bd38      	pop	{r3, r4, r5, pc}
    3336:	bf00      	nop
    3338:	20000ad0 	.word	0x20000ad0

0000333c <gpio_nrfx_manage_callback>:
}

static int gpio_nrfx_manage_callback(const struct device *port,
				     struct gpio_callback *callback,
				     bool set)
{
    333c:	b570      	push	{r4, r5, r6, lr}
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    333e:	6905      	ldr	r5, [r0, #16]
{
    3340:	4616      	mov	r6, r2
 */
static inline int gpio_manage_callback(sys_slist_t *callbacks,
					struct gpio_callback *callback,
					bool set)
{
	__ASSERT(callback, "No callback!");
    3342:	460c      	mov	r4, r1
    3344:	b961      	cbnz	r1, 3360 <gpio_nrfx_manage_callback+0x24>
    3346:	4922      	ldr	r1, [pc, #136]	; (33d0 <gpio_nrfx_manage_callback+0x94>)
    3348:	4a22      	ldr	r2, [pc, #136]	; (33d4 <gpio_nrfx_manage_callback+0x98>)
    334a:	4823      	ldr	r0, [pc, #140]	; (33d8 <gpio_nrfx_manage_callback+0x9c>)
    334c:	2324      	movs	r3, #36	; 0x24
    334e:	f004 ff00 	bl	8152 <printk>
    3352:	4822      	ldr	r0, [pc, #136]	; (33dc <gpio_nrfx_manage_callback+0xa0>)
    3354:	f004 fefd 	bl	8152 <printk>
    3358:	481e      	ldr	r0, [pc, #120]	; (33d4 <gpio_nrfx_manage_callback+0x98>)
    335a:	2124      	movs	r1, #36	; 0x24
    335c:	f004 fe25 	bl	7faa <assert_post_action>
	__ASSERT(callback->handler, "No callback handler!");
    3360:	6863      	ldr	r3, [r4, #4]
    3362:	b963      	cbnz	r3, 337e <gpio_nrfx_manage_callback+0x42>
    3364:	491e      	ldr	r1, [pc, #120]	; (33e0 <gpio_nrfx_manage_callback+0xa4>)
    3366:	4a1b      	ldr	r2, [pc, #108]	; (33d4 <gpio_nrfx_manage_callback+0x98>)
    3368:	481b      	ldr	r0, [pc, #108]	; (33d8 <gpio_nrfx_manage_callback+0x9c>)
    336a:	2325      	movs	r3, #37	; 0x25
    336c:	f004 fef1 	bl	8152 <printk>
    3370:	481c      	ldr	r0, [pc, #112]	; (33e4 <gpio_nrfx_manage_callback+0xa8>)
    3372:	f004 feee 	bl	8152 <printk>
    3376:	4817      	ldr	r0, [pc, #92]	; (33d4 <gpio_nrfx_manage_callback+0x98>)
    3378:	2125      	movs	r1, #37	; 0x25
    337a:	f004 fe16 	bl	7faa <assert_post_action>
Z_GENLIST_IS_EMPTY(slist)
    337e:	686b      	ldr	r3, [r5, #4]

	if (!sys_slist_is_empty(callbacks)) {
    3380:	b15b      	cbz	r3, 339a <gpio_nrfx_manage_callback+0x5e>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    3382:	2200      	movs	r2, #0
    3384:	429c      	cmp	r4, r3
    3386:	d113      	bne.n	33b0 <gpio_nrfx_manage_callback+0x74>
Z_GENLIST_REMOVE(slist, snode)
    3388:	6823      	ldr	r3, [r4, #0]
    338a:	b95a      	cbnz	r2, 33a4 <gpio_nrfx_manage_callback+0x68>
    338c:	68aa      	ldr	r2, [r5, #8]
	list->head = node;
    338e:	606b      	str	r3, [r5, #4]
Z_GENLIST_REMOVE(slist, snode)
    3390:	4294      	cmp	r4, r2
    3392:	d100      	bne.n	3396 <gpio_nrfx_manage_callback+0x5a>
	list->tail = node;
    3394:	60ab      	str	r3, [r5, #8]
	parent->next = child;
    3396:	2300      	movs	r3, #0
    3398:	6023      	str	r3, [r4, #0]
				return -EINVAL;
			}
		}
	}

	if (set) {
    339a:	b976      	cbnz	r6, 33ba <gpio_nrfx_manage_callback+0x7e>
		sys_slist_prepend(callbacks, &callback->node);
	}

	return 0;
    339c:	2000      	movs	r0, #0
				     callback, set);
}
    339e:	bd70      	pop	{r4, r5, r6, pc}
    33a0:	460b      	mov	r3, r1
    33a2:	e7ef      	b.n	3384 <gpio_nrfx_manage_callback+0x48>
    33a4:	6013      	str	r3, [r2, #0]
Z_GENLIST_REMOVE(slist, snode)
    33a6:	68ab      	ldr	r3, [r5, #8]
    33a8:	429c      	cmp	r4, r3
	list->tail = node;
    33aa:	bf08      	it	eq
    33ac:	60aa      	streq	r2, [r5, #8]
}
    33ae:	e7f2      	b.n	3396 <gpio_nrfx_manage_callback+0x5a>
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    33b0:	6819      	ldr	r1, [r3, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    33b2:	461a      	mov	r2, r3
    33b4:	2900      	cmp	r1, #0
    33b6:	d1f3      	bne.n	33a0 <gpio_nrfx_manage_callback+0x64>
			if (!set) {
    33b8:	b13e      	cbz	r6, 33ca <gpio_nrfx_manage_callback+0x8e>
Z_GENLIST_PREPEND(slist, snode)
    33ba:	686b      	ldr	r3, [r5, #4]
	parent->next = child;
    33bc:	6023      	str	r3, [r4, #0]
Z_GENLIST_PREPEND(slist, snode)
    33be:	68a8      	ldr	r0, [r5, #8]
	list->head = node;
    33c0:	606c      	str	r4, [r5, #4]
Z_GENLIST_PREPEND(slist, snode)
    33c2:	2800      	cmp	r0, #0
    33c4:	d1ea      	bne.n	339c <gpio_nrfx_manage_callback+0x60>
	list->tail = node;
    33c6:	60ac      	str	r4, [r5, #8]
}
    33c8:	e7e9      	b.n	339e <gpio_nrfx_manage_callback+0x62>
				return -EINVAL;
    33ca:	f06f 0015 	mvn.w	r0, #21
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    33ce:	e7e6      	b.n	339e <gpio_nrfx_manage_callback+0x62>
    33d0:	00009544 	.word	0x00009544
    33d4:	00009517 	.word	0x00009517
    33d8:	00008fc5 	.word	0x00008fc5
    33dc:	0000954d 	.word	0x0000954d
    33e0:	0000955c 	.word	0x0000955c
    33e4:	0000956e 	.word	0x0000956e

000033e8 <nrfx_gpio_handler>:
			dev = DEVICE_DT_INST_GET(i); \
		}

	if (0) {
	} /* Followed by else if from FOREACH macro. Done to avoid return statement in macro.  */
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    33e8:	0943      	lsrs	r3, r0, #5
}

static void nrfx_gpio_handler(nrfx_gpiote_pin_t abs_pin,
			      nrfx_gpiote_trigger_t trigger,
			      void *context)
{
    33ea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    33ee:	d003      	beq.n	33f8 <nrfx_gpio_handler+0x10>
    33f0:	2b01      	cmp	r3, #1
    33f2:	d036      	beq.n	3462 <nrfx_gpio_handler+0x7a>

	struct gpio_nrfx_data *data = get_port_data(port);
	sys_slist_t *list = &data->callbacks;

	gpio_fire_callbacks(list, port, BIT(pin));
}
    33f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    33f8:	4f1b      	ldr	r7, [pc, #108]	; (3468 <nrfx_gpio_handler+0x80>)
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    33fa:	693b      	ldr	r3, [r7, #16]
    33fc:	685c      	ldr	r4, [r3, #4]
    33fe:	2c00      	cmp	r4, #0
    3400:	d0f8      	beq.n	33f4 <nrfx_gpio_handler+0xc>
    3402:	6825      	ldr	r5, [r4, #0]
		if (cb->pin_mask & pins) {
			__ASSERT(cb->handler, "No callback handler!");
    3404:	f8df 806c 	ldr.w	r8, [pc, #108]	; 3474 <nrfx_gpio_handler+0x8c>
    3408:	f8df 906c 	ldr.w	r9, [pc, #108]	; 3478 <nrfx_gpio_handler+0x90>
    340c:	f8df a06c 	ldr.w	sl, [pc, #108]	; 347c <nrfx_gpio_handler+0x94>
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;
    3410:	f000 001f 	and.w	r0, r0, #31
	gpio_fire_callbacks(list, port, BIT(pin));
    3414:	2601      	movs	r6, #1
    3416:	2d00      	cmp	r5, #0
    3418:	fa06 f600 	lsl.w	r6, r6, r0
	return node->next;
    341c:	bf38      	it	cc
    341e:	2500      	movcc	r5, #0
		if (cb->pin_mask & pins) {
    3420:	68a3      	ldr	r3, [r4, #8]
    3422:	421e      	tst	r6, r3
    3424:	d014      	beq.n	3450 <nrfx_gpio_handler+0x68>
			__ASSERT(cb->handler, "No callback handler!");
    3426:	6863      	ldr	r3, [r4, #4]
    3428:	b963      	cbnz	r3, 3444 <nrfx_gpio_handler+0x5c>
    342a:	4649      	mov	r1, r9
    342c:	2345      	movs	r3, #69	; 0x45
    342e:	4642      	mov	r2, r8
    3430:	4650      	mov	r0, sl
    3432:	f004 fe8e 	bl	8152 <printk>
    3436:	480d      	ldr	r0, [pc, #52]	; (346c <nrfx_gpio_handler+0x84>)
    3438:	f004 fe8b 	bl	8152 <printk>
    343c:	2145      	movs	r1, #69	; 0x45
    343e:	4640      	mov	r0, r8
    3440:	f004 fdb3 	bl	7faa <assert_post_action>
			cb->handler(port, cb, cb->pin_mask & pins);
    3444:	e9d4 3201 	ldrd	r3, r2, [r4, #4]
    3448:	4621      	mov	r1, r4
    344a:	4032      	ands	r2, r6
    344c:	4638      	mov	r0, r7
    344e:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    3450:	2d00      	cmp	r5, #0
    3452:	d0cf      	beq.n	33f4 <nrfx_gpio_handler+0xc>
    3454:	682b      	ldr	r3, [r5, #0]
    3456:	2b00      	cmp	r3, #0
    3458:	bf38      	it	cc
    345a:	2300      	movcc	r3, #0
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    345c:	462c      	mov	r4, r5
    345e:	461d      	mov	r5, r3
    3460:	e7de      	b.n	3420 <nrfx_gpio_handler+0x38>
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    3462:	4f03      	ldr	r7, [pc, #12]	; (3470 <nrfx_gpio_handler+0x88>)
    3464:	e7c9      	b.n	33fa <nrfx_gpio_handler+0x12>
    3466:	bf00      	nop
    3468:	00008950 	.word	0x00008950
    346c:	0000956e 	.word	0x0000956e
    3470:	00008968 	.word	0x00008968
    3474:	00009517 	.word	0x00009517
    3478:	00009585 	.word	0x00009585
    347c:	00008fc5 	.word	0x00008fc5

00003480 <gpio_nrfx_pin_interrupt_configure>:
{
    3480:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    3482:	6840      	ldr	r0, [r0, #4]
    3484:	7b05      	ldrb	r5, [r0, #12]
    3486:	f001 041f 	and.w	r4, r1, #31
	if (mode == GPIO_INT_MODE_DISABLED) {
    348a:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    348e:	ea44 1445 	orr.w	r4, r4, r5, lsl #5
	if (mode == GPIO_INT_MODE_DISABLED) {
    3492:	f04f 0500 	mov.w	r5, #0
    3496:	d104      	bne.n	34a2 <gpio_nrfx_pin_interrupt_configure+0x22>
		nrfx_gpiote_trigger_disable(abs_pin);
    3498:	4620      	mov	r0, r4
    349a:	f001 fa97 	bl	49cc <nrfx_gpiote_trigger_disable>
	return 0;
    349e:	2000      	movs	r0, #0
    34a0:	e054      	b.n	354c <gpio_nrfx_pin_interrupt_configure+0xcc>
	if (mode == GPIO_INT_MODE_LEVEL) {
    34a2:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
	nrfx_gpiote_trigger_config_t trigger_config = {
    34a6:	e9cd 5502 	strd	r5, r5, [sp, #8]
	if (mode == GPIO_INT_MODE_LEVEL) {
    34aa:	d151      	bne.n	3550 <gpio_nrfx_pin_interrupt_configure+0xd0>
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
    34ac:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
    34b0:	bf0c      	ite	eq
    34b2:	2304      	moveq	r3, #4
    34b4:	2305      	movne	r3, #5
	nrfx_gpiote_trigger_config_t trigger_config = {
    34b6:	f88d 3008 	strb.w	r3, [sp, #8]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
    34ba:	6883      	ldr	r3, [r0, #8]
    34bc:	fa23 f101 	lsr.w	r1, r3, r1
    34c0:	f011 0101 	ands.w	r1, r1, #1
    34c4:	d155      	bne.n	3572 <gpio_nrfx_pin_interrupt_configure+0xf2>
    34c6:	f5b2 3fa0 	cmp.w	r2, #81920	; 0x14000
    34ca:	d152      	bne.n	3572 <gpio_nrfx_pin_interrupt_configure+0xf2>
    switch (port)
    34cc:	0966      	lsrs	r6, r4, #5
    34ce:	d04a      	beq.n	3566 <gpio_nrfx_pin_interrupt_configure+0xe6>
            mask = P1_FEATURE_PINS_PRESENT;
    34d0:	f64f 73ff 	movw	r3, #65535	; 0xffff
    34d4:	2e01      	cmp	r6, #1
    34d6:	bf08      	it	eq
    34d8:	4619      	moveq	r1, r3
    pin_number &= 0x1F;
    34da:	f004 051f 	and.w	r5, r4, #31
    return (mask & (1UL << pin_number)) ? true : false;
    34de:	40e9      	lsrs	r1, r5
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    34e0:	07ca      	lsls	r2, r1, #31
    34e2:	d40b      	bmi.n	34fc <gpio_nrfx_pin_interrupt_configure+0x7c>
    34e4:	492b      	ldr	r1, [pc, #172]	; (3594 <gpio_nrfx_pin_interrupt_configure+0x114>)
    34e6:	482c      	ldr	r0, [pc, #176]	; (3598 <gpio_nrfx_pin_interrupt_configure+0x118>)
    34e8:	4a2c      	ldr	r2, [pc, #176]	; (359c <gpio_nrfx_pin_interrupt_configure+0x11c>)
    34ea:	f240 2329 	movw	r3, #553	; 0x229
    34ee:	f004 fe30 	bl	8152 <printk>
    34f2:	482a      	ldr	r0, [pc, #168]	; (359c <gpio_nrfx_pin_interrupt_configure+0x11c>)
    34f4:	f240 2129 	movw	r1, #553	; 0x229
    34f8:	f004 fd57 	bl	7faa <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    34fc:	b16e      	cbz	r6, 351a <gpio_nrfx_pin_interrupt_configure+0x9a>
    34fe:	2e01      	cmp	r6, #1
    3500:	d034      	beq.n	356c <gpio_nrfx_pin_interrupt_configure+0xec>
            NRFX_ASSERT(0);
    3502:	4927      	ldr	r1, [pc, #156]	; (35a0 <gpio_nrfx_pin_interrupt_configure+0x120>)
    3504:	4824      	ldr	r0, [pc, #144]	; (3598 <gpio_nrfx_pin_interrupt_configure+0x118>)
    3506:	4a25      	ldr	r2, [pc, #148]	; (359c <gpio_nrfx_pin_interrupt_configure+0x11c>)
    3508:	f240 232e 	movw	r3, #558	; 0x22e
    350c:	f004 fe21 	bl	8152 <printk>
    3510:	4822      	ldr	r0, [pc, #136]	; (359c <gpio_nrfx_pin_interrupt_configure+0x11c>)
    3512:	f240 212e 	movw	r1, #558	; 0x22e
    3516:	f004 fd48 	bl	7faa <assert_post_action>
        case 0: return NRF_P0;
    351a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    351e:	f505 75e0 	add.w	r5, r5, #448	; 0x1c0
    3522:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    3526:	07db      	lsls	r3, r3, #31
    3528:	d423      	bmi.n	3572 <gpio_nrfx_pin_interrupt_configure+0xf2>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
    352a:	f10d 0507 	add.w	r5, sp, #7
    352e:	4629      	mov	r1, r5
    3530:	4620      	mov	r0, r4
    3532:	f001 f975 	bl	4820 <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
    3536:	4b1b      	ldr	r3, [pc, #108]	; (35a4 <gpio_nrfx_pin_interrupt_configure+0x124>)
    3538:	4298      	cmp	r0, r3
    353a:	d119      	bne.n	3570 <gpio_nrfx_pin_interrupt_configure+0xf0>
			err = nrfx_gpiote_channel_alloc(&ch);
    353c:	4628      	mov	r0, r5
    353e:	f001 f9cf 	bl	48e0 <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
    3542:	4b19      	ldr	r3, [pc, #100]	; (35a8 <gpio_nrfx_pin_interrupt_configure+0x128>)
    3544:	4298      	cmp	r0, r3
    3546:	d013      	beq.n	3570 <gpio_nrfx_pin_interrupt_configure+0xf0>
				return -ENOMEM;
    3548:	f06f 000b 	mvn.w	r0, #11
}
    354c:	b004      	add	sp, #16
    354e:	bd70      	pop	{r4, r5, r6, pc}
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    3550:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
    3554:	d005      	beq.n	3562 <gpio_nrfx_pin_interrupt_configure+0xe2>
    3556:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
    355a:	bf0c      	ite	eq
    355c:	2302      	moveq	r3, #2
    355e:	2301      	movne	r3, #1
    3560:	e7a9      	b.n	34b6 <gpio_nrfx_pin_interrupt_configure+0x36>
    3562:	2303      	movs	r3, #3
    3564:	e7a7      	b.n	34b6 <gpio_nrfx_pin_interrupt_configure+0x36>
            mask = P0_FEATURE_PINS_PRESENT;
    3566:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    356a:	e7b6      	b.n	34da <gpio_nrfx_pin_interrupt_configure+0x5a>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    356c:	4b0f      	ldr	r3, [pc, #60]	; (35ac <gpio_nrfx_pin_interrupt_configure+0x12c>)
    356e:	e7d6      	b.n	351e <gpio_nrfx_pin_interrupt_configure+0x9e>
		trigger_config.p_in_channel = &ch;
    3570:	9503      	str	r5, [sp, #12]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    3572:	2300      	movs	r3, #0
    3574:	4619      	mov	r1, r3
    3576:	aa02      	add	r2, sp, #8
    3578:	4620      	mov	r0, r4
    357a:	f001 f833 	bl	45e4 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    357e:	4b0a      	ldr	r3, [pc, #40]	; (35a8 <gpio_nrfx_pin_interrupt_configure+0x128>)
    3580:	4298      	cmp	r0, r3
    3582:	d104      	bne.n	358e <gpio_nrfx_pin_interrupt_configure+0x10e>
	nrfx_gpiote_trigger_enable(abs_pin, true);
    3584:	2101      	movs	r1, #1
    3586:	4620      	mov	r0, r4
    3588:	f001 f9b0 	bl	48ec <nrfx_gpiote_trigger_enable>
    358c:	e787      	b.n	349e <gpio_nrfx_pin_interrupt_configure+0x1e>
		return -EIO;
    358e:	f06f 0004 	mvn.w	r0, #4
    3592:	e7db      	b.n	354c <gpio_nrfx_pin_interrupt_configure+0xcc>
    3594:	000095c4 	.word	0x000095c4
    3598:	00008fc5 	.word	0x00008fc5
    359c:	00009591 	.word	0x00009591
    35a0:	000097ab 	.word	0x000097ab
    35a4:	0bad0004 	.word	0x0bad0004
    35a8:	0bad0000 	.word	0x0bad0000
    35ac:	50000300 	.word	0x50000300

000035b0 <gpio_nrfx_init>:

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    35b0:	b510      	push	{r4, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
    35b2:	f001 f985 	bl	48c0 <nrfx_gpiote_is_init>
    35b6:	4604      	mov	r4, r0
    35b8:	b968      	cbnz	r0, 35d6 <gpio_nrfx_init+0x26>
		return 0;
	}

	err = nrfx_gpiote_init(0/*not used*/);
    35ba:	f001 f959 	bl	4870 <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
    35be:	4b08      	ldr	r3, [pc, #32]	; (35e0 <gpio_nrfx_init+0x30>)
    35c0:	4298      	cmp	r0, r3
    35c2:	d10a      	bne.n	35da <gpio_nrfx_init+0x2a>
		return -EIO;
	}

	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
    35c4:	4807      	ldr	r0, [pc, #28]	; (35e4 <gpio_nrfx_init+0x34>)
    35c6:	4621      	mov	r1, r4
    35c8:	f001 f924 	bl	4814 <nrfx_gpiote_global_callback_set>

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    35cc:	4622      	mov	r2, r4
    35ce:	2105      	movs	r1, #5
    35d0:	2006      	movs	r0, #6
    35d2:	f7fe fe75 	bl	22c0 <z_arm_irq_priority_set>
		return 0;
    35d6:	2000      	movs	r0, #0
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
    35d8:	bd10      	pop	{r4, pc}
		return -EIO;
    35da:	f06f 0004 	mvn.w	r0, #4
    35de:	e7fb      	b.n	35d8 <gpio_nrfx_init+0x28>
    35e0:	0bad0000 	.word	0x0bad0000
    35e4:	000033e9 	.word	0x000033e9

000035e8 <gpio_nrfx_pin_configure>:
{
    35e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	const struct gpio_nrfx_cfg *cfg = get_port_cfg(port);
    35ec:	6847      	ldr	r7, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    35ee:	7b3b      	ldrb	r3, [r7, #12]
    35f0:	f001 051f 	and.w	r5, r1, #31
{
    35f4:	b085      	sub	sp, #20
    35f6:	460e      	mov	r6, r1
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    35f8:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	if (flags == GPIO_DISCONNECTED) {
    35fc:	4614      	mov	r4, r2
    35fe:	b9ca      	cbnz	r2, 3634 <gpio_nrfx_pin_configure+0x4c>
	err = nrfx_gpiote_channel_get(pin, &ch);
    3600:	a902      	add	r1, sp, #8
    3602:	4628      	mov	r0, r5
    3604:	f001 f90c 	bl	4820 <nrfx_gpiote_channel_get>
    3608:	4604      	mov	r4, r0
	err = nrfx_gpiote_pin_uninit(pin);
    360a:	4628      	mov	r0, r5
    360c:	f001 fa00 	bl	4a10 <nrfx_gpiote_pin_uninit>
	if (err != NRFX_SUCCESS) {
    3610:	4b48      	ldr	r3, [pc, #288]	; (3734 <gpio_nrfx_pin_configure+0x14c>)
    3612:	4298      	cmp	r0, r3
    3614:	d004      	beq.n	3620 <gpio_nrfx_pin_configure+0x38>
		return -EIO;
    3616:	f06f 0004 	mvn.w	r0, #4
}
    361a:	b005      	add	sp, #20
    361c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (free_ch) {
    3620:	4284      	cmp	r4, r0
    3622:	d105      	bne.n	3630 <gpio_nrfx_pin_configure+0x48>
		err = nrfx_gpiote_channel_free(ch);
    3624:	f89d 0008 	ldrb.w	r0, [sp, #8]
    3628:	f001 f954 	bl	48d4 <nrfx_gpiote_channel_free>
	return (err != NRFX_SUCCESS) ? -EIO : 0;
    362c:	42a0      	cmp	r0, r4
    362e:	d1f2      	bne.n	3616 <gpio_nrfx_pin_configure+0x2e>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    3630:	2000      	movs	r0, #0
    3632:	e7f2      	b.n	361a <gpio_nrfx_pin_configure+0x32>
	nrfx_gpiote_trigger_config_t trigger_config = {
    3634:	f04f 0900 	mov.w	r9, #0
	err = nrfx_gpiote_channel_get(pin, &ch);
    3638:	f10d 0103 	add.w	r1, sp, #3
    363c:	4630      	mov	r0, r6
	nrfx_gpiote_trigger_config_t trigger_config = {
    363e:	e9cd 9902 	strd	r9, r9, [sp, #8]
	err = nrfx_gpiote_channel_get(pin, &ch);
    3642:	f001 f8ed 	bl	4820 <nrfx_gpiote_channel_get>
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    3646:	464b      	mov	r3, r9
	err = nrfx_gpiote_channel_get(pin, &ch);
    3648:	4680      	mov	r8, r0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    364a:	aa02      	add	r2, sp, #8
    364c:	4649      	mov	r1, r9
    364e:	4628      	mov	r0, r5
    3650:	f000 ffc8 	bl	45e4 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    3654:	4b37      	ldr	r3, [pc, #220]	; (3734 <gpio_nrfx_pin_configure+0x14c>)
    3656:	4298      	cmp	r0, r3
    3658:	d002      	beq.n	3660 <gpio_nrfx_pin_configure+0x78>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    365a:	f06f 0015 	mvn.w	r0, #21
    365e:	e7dc      	b.n	361a <gpio_nrfx_pin_configure+0x32>
	if (free_ch) {
    3660:	4580      	cmp	r8, r0
    3662:	d103      	bne.n	366c <gpio_nrfx_pin_configure+0x84>
		err = nrfx_gpiote_channel_free(ch);
    3664:	f89d 0003 	ldrb.w	r0, [sp, #3]
    3668:	f001 f934 	bl	48d4 <nrfx_gpiote_channel_free>
	if (flags & GPIO_OUTPUT) {
    366c:	05a3      	lsls	r3, r4, #22
    366e:	d54e      	bpl.n	370e <gpio_nrfx_pin_configure+0x126>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    3670:	4b31      	ldr	r3, [pc, #196]	; (3738 <gpio_nrfx_pin_configure+0x150>)
    3672:	4a32      	ldr	r2, [pc, #200]	; (373c <gpio_nrfx_pin_configure+0x154>)
    3674:	4023      	ands	r3, r4
    3676:	4293      	cmp	r3, r2
    3678:	d03a      	beq.n	36f0 <gpio_nrfx_pin_configure+0x108>
    367a:	d80c      	bhi.n	3696 <gpio_nrfx_pin_configure+0xae>
    367c:	2b06      	cmp	r3, #6
    367e:	d014      	beq.n	36aa <gpio_nrfx_pin_configure+0xc2>
    3680:	d804      	bhi.n	368c <gpio_nrfx_pin_configure+0xa4>
    3682:	b193      	cbz	r3, 36aa <gpio_nrfx_pin_configure+0xc2>
    3684:	2b02      	cmp	r3, #2
    3686:	d1e8      	bne.n	365a <gpio_nrfx_pin_configure+0x72>
    3688:	2304      	movs	r3, #4
    368a:	e00e      	b.n	36aa <gpio_nrfx_pin_configure+0xc2>
    368c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    3690:	d1e3      	bne.n	365a <gpio_nrfx_pin_configure+0x72>
		*drive = NRF_GPIO_PIN_H0S1;
    3692:	2301      	movs	r3, #1
    3694:	e009      	b.n	36aa <gpio_nrfx_pin_configure+0xc2>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    3696:	4a2a      	ldr	r2, [pc, #168]	; (3740 <gpio_nrfx_pin_configure+0x158>)
    3698:	4293      	cmp	r3, r2
    369a:	d02b      	beq.n	36f4 <gpio_nrfx_pin_configure+0x10c>
    369c:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
    36a0:	d02a      	beq.n	36f8 <gpio_nrfx_pin_configure+0x110>
    36a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
    36a6:	d1d8      	bne.n	365a <gpio_nrfx_pin_configure+0x72>
		*drive = NRF_GPIO_PIN_S0H1;
    36a8:	2302      	movs	r3, #2
		nrfx_gpiote_output_config_t output_config = {
    36aa:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
    36ae:	f484 7380 	eor.w	r3, r4, #256	; 0x100
    36b2:	f3c3 2300 	ubfx	r3, r3, #8, #1
	if (flags & GPIO_PULL_UP) {
    36b6:	06e0      	lsls	r0, r4, #27
		nrfx_gpiote_output_config_t output_config = {
    36b8:	f88d 3005 	strb.w	r3, [sp, #5]
		return NRF_GPIO_PIN_PULLDOWN;
    36bc:	bf54      	ite	pl
    36be:	f3c4 1340 	ubfxpl	r3, r4, #5, #1
		return NRF_GPIO_PIN_PULLUP;
    36c2:	2303      	movmi	r3, #3
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    36c4:	0521      	lsls	r1, r4, #20
		nrfx_gpiote_output_config_t output_config = {
    36c6:	f88d 3006 	strb.w	r3, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    36ca:	d517      	bpl.n	36fc <gpio_nrfx_pin_configure+0x114>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
    36cc:	687b      	ldr	r3, [r7, #4]
    36ce:	2101      	movs	r1, #1
    36d0:	fa01 f606 	lsl.w	r6, r1, r6
    p_reg->OUTSET = set_mask;
    36d4:	f8c3 6508 	str.w	r6, [r3, #1288]	; 0x508
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
    36d8:	2200      	movs	r2, #0
    36da:	a901      	add	r1, sp, #4
    36dc:	4628      	mov	r0, r5
    36de:	f001 f829 	bl	4734 <nrfx_gpiote_output_configure>
		return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    36e2:	4b14      	ldr	r3, [pc, #80]	; (3734 <gpio_nrfx_pin_configure+0x14c>)
    36e4:	4298      	cmp	r0, r3
    36e6:	bf14      	ite	ne
    36e8:	f06f 0015 	mvnne.w	r0, #21
    36ec:	2000      	moveq	r0, #0
    36ee:	e794      	b.n	361a <gpio_nrfx_pin_configure+0x32>
		*drive = NRF_GPIO_PIN_H0D1;
    36f0:	2307      	movs	r3, #7
    36f2:	e7da      	b.n	36aa <gpio_nrfx_pin_configure+0xc2>
		*drive = NRF_GPIO_PIN_D0H1;
    36f4:	2305      	movs	r3, #5
    36f6:	e7d8      	b.n	36aa <gpio_nrfx_pin_configure+0xc2>
		*drive = NRF_GPIO_PIN_H0H1;
    36f8:	2303      	movs	r3, #3
    36fa:	e7d6      	b.n	36aa <gpio_nrfx_pin_configure+0xc2>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
    36fc:	0562      	lsls	r2, r4, #21
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
    36fe:	bf41      	itttt	mi
    3700:	687b      	ldrmi	r3, [r7, #4]
    3702:	2101      	movmi	r1, #1
    3704:	fa01 f606 	lslmi.w	r6, r1, r6
    p_reg->OUTCLR = clr_mask;
    3708:	f8c3 650c 	strmi.w	r6, [r3, #1292]	; 0x50c
}
    370c:	e7e4      	b.n	36d8 <gpio_nrfx_pin_configure+0xf0>
	if (flags & GPIO_PULL_UP) {
    370e:	06e3      	lsls	r3, r4, #27
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    3710:	f04f 0300 	mov.w	r3, #0
		return NRF_GPIO_PIN_PULLUP;
    3714:	bf54      	ite	pl
    3716:	f3c4 1440 	ubfxpl	r4, r4, #5, #1
    371a:	2403      	movmi	r4, #3
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    371c:	461a      	mov	r2, r3
    371e:	a901      	add	r1, sp, #4
    3720:	4628      	mov	r0, r5
	nrfx_gpiote_input_config_t input_config = {
    3722:	f88d 4004 	strb.w	r4, [sp, #4]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    3726:	f000 ff5d 	bl	45e4 <nrfx_gpiote_input_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    372a:	4b02      	ldr	r3, [pc, #8]	; (3734 <gpio_nrfx_pin_configure+0x14c>)
    372c:	4298      	cmp	r0, r3
    372e:	f43f af7f 	beq.w	3630 <gpio_nrfx_pin_configure+0x48>
    3732:	e792      	b.n	365a <gpio_nrfx_pin_configure+0x72>
    3734:	0bad0000 	.word	0x0bad0000
    3738:	00f00006 	.word	0x00f00006
    373c:	00100006 	.word	0x00100006
    3740:	00400002 	.word	0x00400002

00003744 <pwm_nrfx_get_cycles_per_sec>:
{
	/* TODO: Since this function might be removed, we will always return
	 * 16MHz from this function and handle the conversion with prescaler,
	 * etc, in the pin set function. See issue #6958.
	 */
	*cycles = 16ul * 1000ul * 1000ul;
    3744:	4802      	ldr	r0, [pc, #8]	; (3750 <pwm_nrfx_get_cycles_per_sec+0xc>)
    3746:	2100      	movs	r1, #0
    3748:	e9c2 0100 	strd	r0, r1, [r2]

	return 0;
}
    374c:	2000      	movs	r0, #0
    374e:	4770      	bx	lr
    3750:	00f42400 	.word	0x00f42400

00003754 <pwm_nrfx_init>:
	.pin_set = pwm_nrfx_pin_set,
	.get_cycles_per_sec = pwm_nrfx_get_cycles_per_sec,
};

static int pwm_nrfx_init(const struct device *dev)
{
    3754:	4602      	mov	r2, r0
	const struct pwm_nrfx_config *config = dev->config;
    3756:	6840      	ldr	r0, [r0, #4]
	struct pwm_nrfx_data *data = dev->data;

	for (size_t i = 0; i < ARRAY_SIZE(data->current); i++) {
    3758:	6912      	ldr	r2, [r2, #16]
{
    375a:	b538      	push	{r3, r4, r5, lr}
    375c:	f100 0308 	add.w	r3, r0, #8
    3760:	3204      	adds	r2, #4
    3762:	f100 040c 	add.w	r4, r0, #12
    3766:	4619      	mov	r1, r3
		bool inverted = config->initial_config.output_pins[i] & NRFX_PWM_PIN_INVERTED;
		uint16_t value = (inverted)?(PWM_NRFX_CH_VALUE_INVERTED):(PWM_NRFX_CH_VALUE_NORMAL);
    3768:	f913 5b01 	ldrsb.w	r5, [r3], #1
    376c:	2d00      	cmp	r5, #0
    376e:	bfb4      	ite	lt
    3770:	2500      	movlt	r5, #0
    3772:	f44f 4500 	movge.w	r5, #32768	; 0x8000
	for (size_t i = 0; i < ARRAY_SIZE(data->current); i++) {
    3776:	42a3      	cmp	r3, r4

		data->current[i] = value;
    3778:	f822 5b02 	strh.w	r5, [r2], #2
	for (size_t i = 0; i < ARRAY_SIZE(data->current); i++) {
    377c:	d1f4      	bne.n	3768 <pwm_nrfx_init+0x14>
	};

	nrfx_err_t result = nrfx_pwm_init(&config->pwm,
    377e:	2300      	movs	r3, #0
    3780:	461a      	mov	r2, r3
    3782:	f001 fb07 	bl	4d94 <nrfx_pwm_init>
					  &config->initial_config,
					  NULL,
					  NULL);
	if (result != NRFX_SUCCESS) {
    3786:	4b03      	ldr	r3, [pc, #12]	; (3794 <pwm_nrfx_init+0x40>)
		LOG_ERR("Failed to initialize device: %s", dev->name);
		return -EBUSY;
    3788:	4298      	cmp	r0, r3
	}

	return 0;
}
    378a:	bf14      	ite	ne
    378c:	f06f 000f 	mvnne.w	r0, #15
    3790:	2000      	moveq	r0, #0
    3792:	bd38      	pop	{r3, r4, r5, pc}
    3794:	0bad0000 	.word	0x0bad0000

00003798 <nrf_gpio_pin_port_decode>:
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    3798:	6802      	ldr	r2, [r0, #0]
    switch (port)
    379a:	0953      	lsrs	r3, r2, #5
{
    379c:	b510      	push	{r4, lr}
    379e:	4604      	mov	r4, r0
    switch (port)
    37a0:	d02c      	beq.n	37fc <nrf_gpio_pin_port_decode+0x64>
    37a2:	2b01      	cmp	r3, #1
    uint32_t mask = 0;
    37a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
    37a8:	bf18      	it	ne
    37aa:	2300      	movne	r3, #0
    pin_number &= 0x1F;
    37ac:	f002 021f 	and.w	r2, r2, #31
    return (mask & (1UL << pin_number)) ? true : false;
    37b0:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    37b2:	07db      	lsls	r3, r3, #31
    37b4:	d40b      	bmi.n	37ce <nrf_gpio_pin_port_decode+0x36>
    37b6:	4914      	ldr	r1, [pc, #80]	; (3808 <nrf_gpio_pin_port_decode+0x70>)
    37b8:	4814      	ldr	r0, [pc, #80]	; (380c <nrf_gpio_pin_port_decode+0x74>)
    37ba:	4a15      	ldr	r2, [pc, #84]	; (3810 <nrf_gpio_pin_port_decode+0x78>)
    37bc:	f240 2329 	movw	r3, #553	; 0x229
    37c0:	f004 fcc7 	bl	8152 <printk>
    37c4:	4812      	ldr	r0, [pc, #72]	; (3810 <nrf_gpio_pin_port_decode+0x78>)
    37c6:	f240 2129 	movw	r1, #553	; 0x229
    37ca:	f004 fbee 	bl	7faa <assert_post_action>
    uint32_t pin_number = *p_pin;
    37ce:	6823      	ldr	r3, [r4, #0]
    *p_pin = pin_number & 0x1F;
    37d0:	f003 021f 	and.w	r2, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    37d4:	095b      	lsrs	r3, r3, #5
    *p_pin = pin_number & 0x1F;
    37d6:	6022      	str	r2, [r4, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    37d8:	d00d      	beq.n	37f6 <nrf_gpio_pin_port_decode+0x5e>
    37da:	2b01      	cmp	r3, #1
    37dc:	d011      	beq.n	3802 <nrf_gpio_pin_port_decode+0x6a>
            NRFX_ASSERT(0);
    37de:	490d      	ldr	r1, [pc, #52]	; (3814 <nrf_gpio_pin_port_decode+0x7c>)
    37e0:	480a      	ldr	r0, [pc, #40]	; (380c <nrf_gpio_pin_port_decode+0x74>)
    37e2:	4a0b      	ldr	r2, [pc, #44]	; (3810 <nrf_gpio_pin_port_decode+0x78>)
    37e4:	f240 232e 	movw	r3, #558	; 0x22e
    37e8:	f004 fcb3 	bl	8152 <printk>
    37ec:	4808      	ldr	r0, [pc, #32]	; (3810 <nrf_gpio_pin_port_decode+0x78>)
    37ee:	f240 212e 	movw	r1, #558	; 0x22e
    37f2:	f004 fbda 	bl	7faa <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    37f6:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
}
    37fa:	bd10      	pop	{r4, pc}
    switch (port)
    37fc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    3800:	e7d4      	b.n	37ac <nrf_gpio_pin_port_decode+0x14>
        case 1: return NRF_P1;
    3802:	4805      	ldr	r0, [pc, #20]	; (3818 <nrf_gpio_pin_port_decode+0x80>)
    3804:	e7f9      	b.n	37fa <nrf_gpio_pin_port_decode+0x62>
    3806:	bf00      	nop
    3808:	000095c4 	.word	0x000095c4
    380c:	00008fc5 	.word	0x00008fc5
    3810:	00009591 	.word	0x00009591
    3814:	000097ab 	.word	0x000097ab
    3818:	50000300 	.word	0x50000300

0000381c <uarte_nrfx_configure>:
	return 0;
}

static int uarte_nrfx_configure(const struct device *dev,
				const struct uart_config *cfg)
{
    381c:	b5f0      	push	{r4, r5, r6, r7, lr}
	nrf_uarte_config_t uarte_cfg;

#if defined(UARTE_CONFIG_STOP_Msk)
	switch (cfg->stop_bits) {
    381e:	794b      	ldrb	r3, [r1, #5]
    3820:	2b01      	cmp	r3, #1
    3822:	d026      	beq.n	3872 <uarte_nrfx_configure+0x56>
    3824:	2b03      	cmp	r3, #3
    3826:	d121      	bne.n	386c <uarte_nrfx_configure+0x50>
	case UART_CFG_STOP_BITS_1:
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
		break;
	case UART_CFG_STOP_BITS_2:
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    3828:	2610      	movs	r6, #16
	if (cfg->stop_bits != UART_CFG_STOP_BITS_1) {
		return -ENOTSUP;
	}
#endif

	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    382a:	798b      	ldrb	r3, [r1, #6]
    382c:	2b03      	cmp	r3, #3
    382e:	d11d      	bne.n	386c <uarte_nrfx_configure+0x50>
		return -ENOTSUP;
	}

	switch (cfg->flow_ctrl) {
    3830:	79cc      	ldrb	r4, [r1, #7]
    3832:	b10c      	cbz	r4, 3838 <uarte_nrfx_configure+0x1c>
    3834:	2c01      	cmp	r4, #1
    3836:	d119      	bne.n	386c <uarte_nrfx_configure+0x50>
	}

#if defined(UARTE_CONFIG_PARITYTYPE_Msk)
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
#endif
	switch (cfg->parity) {
    3838:	790a      	ldrb	r2, [r1, #4]
    383a:	b112      	cbz	r2, 3842 <uarte_nrfx_configure+0x26>
    383c:	2a02      	cmp	r2, #2
    383e:	d115      	bne.n	386c <uarte_nrfx_configure+0x50>
	case UART_CFG_PARITY_NONE:
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
		break;
	case UART_CFG_PARITY_EVEN:
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    3840:	220e      	movs	r2, #14
#endif
	default:
		return -ENOTSUP;
	}

	if (baudrate_set(dev, cfg->baudrate) != 0) {
    3842:	680b      	ldr	r3, [r1, #0]
	return config->uarte_regs;
    3844:	6845      	ldr	r5, [r0, #4]
	switch (baudrate) {
    3846:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
	return config->uarte_regs;
    384a:	682d      	ldr	r5, [r5, #0]
	switch (baudrate) {
    384c:	d065      	beq.n	391a <uarte_nrfx_configure+0xfe>
    384e:	d82d      	bhi.n	38ac <uarte_nrfx_configure+0x90>
    3850:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
    3854:	d064      	beq.n	3920 <uarte_nrfx_configure+0x104>
    3856:	d816      	bhi.n	3886 <uarte_nrfx_configure+0x6a>
    3858:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
    385c:	d062      	beq.n	3924 <uarte_nrfx_configure+0x108>
    385e:	d80a      	bhi.n	3876 <uarte_nrfx_configure+0x5a>
    3860:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
    3864:	d061      	beq.n	392a <uarte_nrfx_configure+0x10e>
    3866:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
    386a:	d061      	beq.n	3930 <uarte_nrfx_configure+0x114>
    386c:	f06f 0085 	mvn.w	r0, #133	; 0x85
    3870:	e052      	b.n	3918 <uarte_nrfx_configure+0xfc>
	switch (cfg->stop_bits) {
    3872:	2600      	movs	r6, #0
    3874:	e7d9      	b.n	382a <uarte_nrfx_configure+0xe>
	switch (baudrate) {
    3876:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
    387a:	d05c      	beq.n	3936 <uarte_nrfx_configure+0x11a>
    387c:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
    3880:	d1f4      	bne.n	386c <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    3882:	4b37      	ldr	r3, [pc, #220]	; (3960 <uarte_nrfx_configure+0x144>)
    3884:	e03c      	b.n	3900 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    3886:	f5b3 4fe1 	cmp.w	r3, #28800	; 0x7080
    388a:	d057      	beq.n	393c <uarte_nrfx_configure+0x120>
    388c:	d807      	bhi.n	389e <uarte_nrfx_configure+0x82>
    388e:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
    3892:	d055      	beq.n	3940 <uarte_nrfx_configure+0x124>
    3894:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
    3898:	d1e8      	bne.n	386c <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    389a:	4b32      	ldr	r3, [pc, #200]	; (3964 <uarte_nrfx_configure+0x148>)
    389c:	e030      	b.n	3900 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    389e:	f647 2712 	movw	r7, #31250	; 0x7a12
    38a2:	42bb      	cmp	r3, r7
    38a4:	d1e2      	bne.n	386c <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    38a6:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    38aa:	e029      	b.n	3900 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    38ac:	f5b3 3f61 	cmp.w	r3, #230400	; 0x38400
    38b0:	d048      	beq.n	3944 <uarte_nrfx_configure+0x128>
    38b2:	d813      	bhi.n	38dc <uarte_nrfx_configure+0xc0>
    38b4:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
    38b8:	d047      	beq.n	394a <uarte_nrfx_configure+0x12e>
    38ba:	d809      	bhi.n	38d0 <uarte_nrfx_configure+0xb4>
    38bc:	f64d 27c0 	movw	r7, #56000	; 0xdac0
    38c0:	42bb      	cmp	r3, r7
    38c2:	d044      	beq.n	394e <uarte_nrfx_configure+0x132>
    38c4:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
    38c8:	d1d0      	bne.n	386c <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    38ca:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    38ce:	e017      	b.n	3900 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    38d0:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
    38d4:	d1ca      	bne.n	386c <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    38d6:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    38da:	e011      	b.n	3900 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    38dc:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
    38e0:	d038      	beq.n	3954 <uarte_nrfx_configure+0x138>
    38e2:	d808      	bhi.n	38f6 <uarte_nrfx_configure+0xda>
    38e4:	4f20      	ldr	r7, [pc, #128]	; (3968 <uarte_nrfx_configure+0x14c>)
    38e6:	42bb      	cmp	r3, r7
    38e8:	d037      	beq.n	395a <uarte_nrfx_configure+0x13e>
    38ea:	f5b3 2fe1 	cmp.w	r3, #460800	; 0x70800
    38ee:	d1bd      	bne.n	386c <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    38f0:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    38f4:	e004      	b.n	3900 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    38f6:	4f1d      	ldr	r7, [pc, #116]	; (396c <uarte_nrfx_configure+0x150>)
    38f8:	42bb      	cmp	r3, r7
    38fa:	d1b7      	bne.n	386c <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    38fc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    3900:	f8c5 3524 	str.w	r3, [r5, #1316]	; 0x524
		return -ENOTSUP;
	}

	nrf_uarte_configure(get_uarte_instance(dev), &uarte_cfg);

	get_dev_data(dev)->uart_config = *cfg;
    3904:	6903      	ldr	r3, [r0, #16]
    3906:	c903      	ldmia	r1, {r0, r1}
                    | (uint32_t)p_cfg->hwfc;
    3908:	4334      	orrs	r4, r6
    390a:	4322      	orrs	r2, r4
    390c:	3304      	adds	r3, #4
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    390e:	f8c5 256c 	str.w	r2, [r5, #1388]	; 0x56c
    3912:	e883 0003 	stmia.w	r3, {r0, r1}

	return 0;
    3916:	2000      	movs	r0, #0
}
    3918:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    391a:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    391e:	e7ef      	b.n	3900 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    3920:	4b13      	ldr	r3, [pc, #76]	; (3970 <uarte_nrfx_configure+0x154>)
    3922:	e7ed      	b.n	3900 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    3924:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    3928:	e7ea      	b.n	3900 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = 0x00014000;
    392a:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    392e:	e7e7      	b.n	3900 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    3930:	f44f 331c 	mov.w	r3, #159744	; 0x27000
    3934:	e7e4      	b.n	3900 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    3936:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    393a:	e7e1      	b.n	3900 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    393c:	4b0d      	ldr	r3, [pc, #52]	; (3974 <uarte_nrfx_configure+0x158>)
    393e:	e7df      	b.n	3900 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    3940:	4b0d      	ldr	r3, [pc, #52]	; (3978 <uarte_nrfx_configure+0x15c>)
    3942:	e7dd      	b.n	3900 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    3944:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    3948:	e7da      	b.n	3900 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    394a:	4b0c      	ldr	r3, [pc, #48]	; (397c <uarte_nrfx_configure+0x160>)
    394c:	e7d8      	b.n	3900 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    394e:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    3952:	e7d5      	b.n	3900 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    3954:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    3958:	e7d2      	b.n	3900 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    395a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    395e:	e7cf      	b.n	3900 <uarte_nrfx_configure+0xe4>
    3960:	0013b000 	.word	0x0013b000
    3964:	004ea000 	.word	0x004ea000
    3968:	0003d090 	.word	0x0003d090
    396c:	000f4240 	.word	0x000f4240
    3970:	00275000 	.word	0x00275000
    3974:	0075c000 	.word	0x0075c000
    3978:	003af000 	.word	0x003af000
    397c:	013a9000 	.word	0x013a9000

00003980 <nrf_gpio_pin_port_decode>:
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    3980:	6802      	ldr	r2, [r0, #0]
    switch (port)
    3982:	0953      	lsrs	r3, r2, #5
{
    3984:	b510      	push	{r4, lr}
    3986:	4604      	mov	r4, r0
    switch (port)
    3988:	d02c      	beq.n	39e4 <nrf_gpio_pin_port_decode+0x64>
    398a:	2b01      	cmp	r3, #1
    uint32_t mask = 0;
    398c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    3990:	bf18      	it	ne
    3992:	2300      	movne	r3, #0
    pin_number &= 0x1F;
    3994:	f002 021f 	and.w	r2, r2, #31
    return (mask & (1UL << pin_number)) ? true : false;
    3998:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    399a:	07db      	lsls	r3, r3, #31
    399c:	d40b      	bmi.n	39b6 <nrf_gpio_pin_port_decode+0x36>
    399e:	4914      	ldr	r1, [pc, #80]	; (39f0 <nrf_gpio_pin_port_decode+0x70>)
    39a0:	4814      	ldr	r0, [pc, #80]	; (39f4 <nrf_gpio_pin_port_decode+0x74>)
    39a2:	4a15      	ldr	r2, [pc, #84]	; (39f8 <nrf_gpio_pin_port_decode+0x78>)
    39a4:	f240 2329 	movw	r3, #553	; 0x229
    39a8:	f004 fbd3 	bl	8152 <printk>
    39ac:	4812      	ldr	r0, [pc, #72]	; (39f8 <nrf_gpio_pin_port_decode+0x78>)
    39ae:	f240 2129 	movw	r1, #553	; 0x229
    39b2:	f004 fafa 	bl	7faa <assert_post_action>
    uint32_t pin_number = *p_pin;
    39b6:	6823      	ldr	r3, [r4, #0]
    *p_pin = pin_number & 0x1F;
    39b8:	f003 021f 	and.w	r2, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    39bc:	095b      	lsrs	r3, r3, #5
    *p_pin = pin_number & 0x1F;
    39be:	6022      	str	r2, [r4, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    39c0:	d00d      	beq.n	39de <nrf_gpio_pin_port_decode+0x5e>
    39c2:	2b01      	cmp	r3, #1
    39c4:	d011      	beq.n	39ea <nrf_gpio_pin_port_decode+0x6a>
            NRFX_ASSERT(0);
    39c6:	490d      	ldr	r1, [pc, #52]	; (39fc <nrf_gpio_pin_port_decode+0x7c>)
    39c8:	480a      	ldr	r0, [pc, #40]	; (39f4 <nrf_gpio_pin_port_decode+0x74>)
    39ca:	4a0b      	ldr	r2, [pc, #44]	; (39f8 <nrf_gpio_pin_port_decode+0x78>)
    39cc:	f240 232e 	movw	r3, #558	; 0x22e
    39d0:	f004 fbbf 	bl	8152 <printk>
    39d4:	4808      	ldr	r0, [pc, #32]	; (39f8 <nrf_gpio_pin_port_decode+0x78>)
    39d6:	f240 212e 	movw	r1, #558	; 0x22e
    39da:	f004 fae6 	bl	7faa <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    39de:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
}
    39e2:	bd10      	pop	{r4, pc}
    switch (port)
    39e4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    39e8:	e7d4      	b.n	3994 <nrf_gpio_pin_port_decode+0x14>
        case 1: return NRF_P1;
    39ea:	4805      	ldr	r0, [pc, #20]	; (3a00 <nrf_gpio_pin_port_decode+0x80>)
    39ec:	e7f9      	b.n	39e2 <nrf_gpio_pin_port_decode+0x62>
    39ee:	bf00      	nop
    39f0:	000095c4 	.word	0x000095c4
    39f4:	00008fc5 	.word	0x00008fc5
    39f8:	00009591 	.word	0x00009591
    39fc:	000097ab 	.word	0x000097ab
    3a00:	50000300 	.word	0x50000300

00003a04 <uarte_nrfx_poll_out>:
 *
 * @param dev UARTE device struct
 * @param c Character to send
 */
static void uarte_nrfx_poll_out(const struct device *dev, unsigned char c)
{
    3a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct uarte_nrfx_data *data = get_dev_data(dev);
    3a06:	6906      	ldr	r6, [r0, #16]
{
    3a08:	4605      	mov	r5, r0
    3a0a:	460f      	mov	r7, r1
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    3a0c:	f004 ff29 	bl	8862 <k_is_in_isr>
    3a10:	b910      	cbnz	r0, 3a18 <uarte_nrfx_poll_out+0x14>
	return !z_sys_post_kernel;
    3a12:	4b2c      	ldr	r3, [pc, #176]	; (3ac4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x2c>)
	int key;

	if (isr_mode) {
    3a14:	781b      	ldrb	r3, [r3, #0]
    3a16:	b983      	cbnz	r3, 3a3a <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    3a18:	f04f 0320 	mov.w	r3, #32
    3a1c:	f3ef 8411 	mrs	r4, BASEPRI
    3a20:	f383 8812 	msr	BASEPRI_MAX, r3
    3a24:	f3bf 8f6f 	isb	sy
		while (1) {
			key = irq_lock();
			if (is_tx_ready(dev)) {
    3a28:	4628      	mov	r0, r5
    3a2a:	f004 fdcc 	bl	85c6 <is_tx_ready>
    3a2e:	bb28      	cbnz	r0, 3a7c <uarte_nrfx_poll_out+0x78>
	__asm__ volatile(
    3a30:	f384 8811 	msr	BASEPRI, r4
    3a34:	f3bf 8f6f 	isb	sy
}
    3a38:	e7ee      	b.n	3a18 <uarte_nrfx_poll_out+0x14>
{
    3a3a:	2464      	movs	r4, #100	; 0x64
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    3a3c:	4628      	mov	r0, r5
    3a3e:	f004 fdc2 	bl	85c6 <is_tx_ready>
    3a42:	b970      	cbnz	r0, 3a62 <uarte_nrfx_poll_out+0x5e>
    3a44:	2001      	movs	r0, #1
    3a46:	f004 fe10 	bl	866a <nrfx_busy_wait>
    3a4a:	3c01      	subs	r4, #1
    3a4c:	d1f6      	bne.n	3a3c <uarte_nrfx_poll_out+0x38>
    3a4e:	2100      	movs	r1, #0
    3a50:	2021      	movs	r0, #33	; 0x21
    3a52:	f003 f939 	bl	6cc8 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    3a56:	e7f0      	b.n	3a3a <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    3a58:	f384 8811 	msr	BASEPRI, r4
    3a5c:	f3bf 8f6f 	isb	sy
}
    3a60:	e7f5      	b.n	3a4e <uarte_nrfx_poll_out+0x4a>
	__asm__ volatile(
    3a62:	f04f 0320 	mov.w	r3, #32
    3a66:	f3ef 8411 	mrs	r4, BASEPRI
    3a6a:	f383 8812 	msr	BASEPRI_MAX, r3
    3a6e:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    3a72:	4628      	mov	r0, r5
    3a74:	f004 fda7 	bl	85c6 <is_tx_ready>
    3a78:	2800      	cmp	r0, #0
    3a7a:	d0ed      	beq.n	3a58 <uarte_nrfx_poll_out+0x54>
		}
	} else {
		key = wait_tx_ready(dev);
	}

	data->char_out = c;
    3a7c:	f806 7f10 	strb.w	r7, [r6, #16]!
	const struct uarte_nrfx_config *config = get_dev_config(dev);
    3a80:	6869      	ldr	r1, [r5, #4]
	return config->uarte_regs;
    3a82:	680b      	ldr	r3, [r1, #0]
NRF_STATIC_INLINE void nrf_uarte_tx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t  const * p_buffer,
                                               size_t           length)
{
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    p_reg->TXD.MAXCNT = length;
    3a84:	2201      	movs	r2, #1
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    3a86:	f8c3 6544 	str.w	r6, [r3, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    3a8a:	f8c3 2548 	str.w	r2, [r3, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3a8e:	2200      	movs	r2, #0
    3a90:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    3a94:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    3a98:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
    3a9c:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
    3aa0:	684a      	ldr	r2, [r1, #4]
    3aa2:	06d2      	lsls	r2, r2, #27
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    3aa4:	bf41      	itttt	mi
    3aa6:	2208      	movmi	r2, #8
    3aa8:	f8c3 2500 	strmi.w	r2, [r3, #1280]	; 0x500
    p_reg->INTENSET = mask;
    3aac:	f44f 0280 	movmi.w	r2, #4194304	; 0x400000
    3ab0:	f8c3 2304 	strmi.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3ab4:	2201      	movs	r2, #1
    3ab6:	609a      	str	r2, [r3, #8]
	__asm__ volatile(
    3ab8:	f384 8811 	msr	BASEPRI, r4
    3abc:	f3bf 8f6f 	isb	sy
	tx_start(dev, &data->char_out, 1);

	irq_unlock(key);
}
    3ac0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3ac2:	bf00      	nop
    3ac4:	2000103d 	.word	0x2000103d

00003ac8 <uarte_instance_init.isra.0>:
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));

	return 0;
}

static int uarte_instance_init(const struct device *dev,
    3ac8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
	const struct uarte_nrfx_config *config = get_dev_config(dev);
    3acc:	f8d0 8004 	ldr.w	r8, [r0, #4]
			       uint8_t interrupts_active)
{
	int err;
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);
	struct uarte_nrfx_data *data = get_dev_data(dev);
    3ad0:	6907      	ldr	r7, [r0, #16]
	return config->uarte_regs;
    3ad2:	f8d8 4000 	ldr.w	r4, [r8]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    3ad6:	2300      	movs	r3, #0
    3ad8:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
	const struct uarte_nrfx_config *cfg = get_dev_config(dev);

	nrf_uarte_disable(uarte);

	data->dev = dev;
    3adc:	6038      	str	r0, [r7, #0]
	const struct uarte_nrfx_config *cfg = get_dev_config(dev);
    3ade:	6845      	ldr	r5, [r0, #4]
		if (cfg->tx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    3ae0:	68eb      	ldr	r3, [r5, #12]
static int uarte_instance_init(const struct device *dev,
    3ae2:	4606      	mov	r6, r0
		if (cfg->tx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    3ae4:	1c58      	adds	r0, r3, #1
    3ae6:	d013      	beq.n	3b10 <uarte_instance_init.isra.0+0x48>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3ae8:	a801      	add	r0, sp, #4
    3aea:	9301      	str	r3, [sp, #4]
    3aec:	f7ff ff48 	bl	3980 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    3af0:	9a01      	ldr	r2, [sp, #4]
    3af2:	2301      	movs	r3, #1
    3af4:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
    3af6:	f8c0 3508 	str.w	r3, [r0, #1288]	; 0x508
    nrf_gpio_cfg(
    3afa:	68eb      	ldr	r3, [r5, #12]
    3afc:	9301      	str	r3, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3afe:	a801      	add	r0, sp, #4
    3b00:	f7ff ff3e 	bl	3980 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    3b04:	9b01      	ldr	r3, [sp, #4]
    3b06:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    3b0a:	2203      	movs	r2, #3
    3b0c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		if (cfg->rx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    3b10:	692b      	ldr	r3, [r5, #16]
    3b12:	1c59      	adds	r1, r3, #1
    3b14:	d011      	beq.n	3b3a <uarte_instance_init.isra.0+0x72>
			nrf_gpio_cfg_input(cfg->rx_pin,
    3b16:	7f2a      	ldrb	r2, [r5, #28]
    3b18:	9301      	str	r3, [sp, #4]
    3b1a:	2a00      	cmp	r2, #0
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3b1c:	a801      	add	r0, sp, #4
    3b1e:	bf14      	ite	ne
    3b20:	f04f 0903 	movne.w	r9, #3
    3b24:	f04f 0900 	moveq.w	r9, #0
    3b28:	f7ff ff2a 	bl	3980 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    3b2c:	9b01      	ldr	r3, [sp, #4]
    3b2e:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    3b32:	ea4f 0289 	mov.w	r2, r9, lsl #2
    reg->PIN_CNF[pin_number] = cnf;
    3b36:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		if (cfg->rts_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    3b3a:	696b      	ldr	r3, [r5, #20]
    3b3c:	1c5a      	adds	r2, r3, #1
    3b3e:	d013      	beq.n	3b68 <uarte_instance_init.isra.0+0xa0>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3b40:	a801      	add	r0, sp, #4
    3b42:	9301      	str	r3, [sp, #4]
    3b44:	f7ff ff1c 	bl	3980 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    3b48:	9a01      	ldr	r2, [sp, #4]
    3b4a:	2301      	movs	r3, #1
    3b4c:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
    3b4e:	f8c0 3508 	str.w	r3, [r0, #1288]	; 0x508
    nrf_gpio_cfg(
    3b52:	696b      	ldr	r3, [r5, #20]
    3b54:	9301      	str	r3, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3b56:	a801      	add	r0, sp, #4
    3b58:	f7ff ff12 	bl	3980 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    3b5c:	9b01      	ldr	r3, [sp, #4]
    3b5e:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    3b62:	2203      	movs	r2, #3
    3b64:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		if (cfg->cts_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    3b68:	69ab      	ldr	r3, [r5, #24]
    3b6a:	1c58      	adds	r0, r3, #1
    3b6c:	d011      	beq.n	3b92 <uarte_instance_init.isra.0+0xca>
			nrf_gpio_cfg_input(cfg->cts_pin,
    3b6e:	7f6a      	ldrb	r2, [r5, #29]
    3b70:	9301      	str	r3, [sp, #4]
    3b72:	2a00      	cmp	r2, #0
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3b74:	a801      	add	r0, sp, #4
    3b76:	bf14      	ite	ne
    3b78:	f04f 0903 	movne.w	r9, #3
    3b7c:	f04f 0900 	moveq.w	r9, #0
    3b80:	f7ff fefe 	bl	3980 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    3b84:	9b01      	ldr	r3, [sp, #4]
    3b86:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    3b8a:	ea4f 0289 	mov.w	r2, r9, lsl #2
    reg->PIN_CNF[pin_number] = cnf;
    3b8e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
	nrf_uarte_txrx_pins_set(cfg->uarte_regs, cfg->tx_pin, cfg->rx_pin);
    3b92:	e9d5 1203 	ldrd	r1, r2, [r5, #12]
    3b96:	682b      	ldr	r3, [r5, #0]
    p_reg->PSEL.TXD = pseltxd;
    3b98:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    p_reg->PSEL.RXD = pselrxd;
    3b9c:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
	nrf_uarte_hwfc_pins_set(cfg->uarte_regs, cfg->rts_pin, cfg->cts_pin);
    3ba0:	e9d5 1205 	ldrd	r1, r2, [r5, #20]
    p_reg->PSEL.RTS = pselrts;
    3ba4:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
	}
#else
	uarte_nrfx_pins_configure(dev, false);
#endif /* CONFIG_PINCTRL */

	err = uarte_nrfx_configure(dev, &get_dev_data(dev)->uart_config);
    3ba8:	6931      	ldr	r1, [r6, #16]
    p_reg->PSEL.CTS = pselcts;
    3baa:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
    3bae:	3104      	adds	r1, #4
    3bb0:	4630      	mov	r0, r6
    3bb2:	f7ff fe33 	bl	381c <uarte_nrfx_configure>
	if (err) {
    3bb6:	4605      	mov	r5, r0
    3bb8:	2800      	cmp	r0, #0
    3bba:	d146      	bne.n	3c4a <uarte_instance_init.isra.0+0x182>
		return err;
	}

	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
    3bbc:	f8d8 3004 	ldr.w	r3, [r8, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
    3bc0:	0799      	lsls	r1, r3, #30
    3bc2:	d519      	bpl.n	3bf8 <uarte_instance_init.isra.0+0x130>
	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    3bc4:	f107 0012 	add.w	r0, r7, #18
    3bc8:	f001 f820 	bl	4c0c <nrfx_ppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    3bcc:	4b22      	ldr	r3, [pc, #136]	; (3c58 <uarte_instance_init.isra.0+0x190>)
    3bce:	4298      	cmp	r0, r3
    3bd0:	d13f      	bne.n	3c52 <uarte_instance_init.isra.0+0x18a>
	nrfx_gppi_channel_endpoints_setup(data->ppi_ch_endtx,
    3bd2:	7cb8      	ldrb	r0, [r7, #18]
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    3bd4:	00c3      	lsls	r3, r0, #3
    3bd6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    3bda:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    return (uint32_t)p_reg + (uint32_t)task;
    3bde:	f104 020c 	add.w	r2, r4, #12
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    3be2:	f504 7190 	add.w	r1, r4, #288	; 0x120
NRF_STATIC_INLINE void nrf_ppi_channel_endpoint_setup(NRF_PPI_Type *    p_reg,
                                                      nrf_ppi_channel_t channel,
                                                      uint32_t          eep,
                                                      uint32_t          tep)
{
    p_reg->CH[(uint32_t) channel].EEP = eep;
    3be6:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    3bea:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
    p_reg->CHENSET = mask;
    3bee:	4a1b      	ldr	r2, [pc, #108]	; (3c5c <uarte_instance_init.isra.0+0x194>)
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    3bf0:	2301      	movs	r3, #1
    3bf2:	4083      	lsls	r3, r0
    3bf4:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    3bf8:	2308      	movs	r3, #8
    3bfa:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
#endif
	{
		/* Enable receiver and transmitter */
		nrf_uarte_enable(uarte);

		if (!cfg->disable_rx) {
    3bfe:	f898 3008 	ldrb.w	r3, [r8, #8]
    3c02:	b95b      	cbnz	r3, 3c1c <uarte_instance_init.isra.0+0x154>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3c04:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
    3c08:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
			nrf_uarte_event_clear(uarte, NRF_UARTE_EVENT_ENDRX);

			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    3c0c:	f107 0311 	add.w	r3, r7, #17

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    3c10:	f8c4 3534 	str.w	r3, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    3c14:	2301      	movs	r3, #1
    3c16:	f8c4 3538 	str.w	r3, [r4, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3c1a:	6023      	str	r3, [r4, #0]
			nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STARTRX);
		}
	}

	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    3c1c:	f8d8 3004 	ldr.w	r3, [r8, #4]
    3c20:	079a      	lsls	r2, r3, #30
    p_reg->INTENSET = mask;
    3c22:	bf5c      	itt	pl
    3c24:	f44f 7280 	movpl.w	r2, #256	; 0x100
    3c28:	f8c4 2304 	strpl.w	r2, [r4, #772]	; 0x304
		nrf_uarte_int_enable(uarte, NRF_UARTE_INT_ENDTX_MASK);
	}

	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    3c2c:	06db      	lsls	r3, r3, #27
    3c2e:	bf44      	itt	mi
    3c30:	f44f 0380 	movmi.w	r3, #4194304	; 0x400000
    3c34:	f8c4 3304 	strmi.w	r3, [r4, #772]	; 0x304

	/* Set TXSTOPPED event by requesting fake (zero-length) transfer.
	 * Pointer to RAM variable (data->tx_buffer) is set because otherwise
	 * such operation may result in HardFault or RAM corruption.
	 */
	nrf_uarte_tx_buffer_set(uarte, &data->char_out, 0);
    3c38:	3710      	adds	r7, #16
    p_reg->TXD.MAXCNT = length;
    3c3a:	2300      	movs	r3, #0
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    3c3c:	f8c4 7544 	str.w	r7, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    3c40:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3c44:	2301      	movs	r3, #1
    3c46:	60a3      	str	r3, [r4, #8]
    3c48:	60e3      	str	r3, [r4, #12]

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
    3c4a:	4628      	mov	r0, r5
    3c4c:	b003      	add	sp, #12
    3c4e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		return -EIO;
    3c52:	f06f 0504 	mvn.w	r5, #4
    3c56:	e7f8      	b.n	3c4a <uarte_instance_init.isra.0+0x182>
    3c58:	0bad0000 	.word	0x0bad0000
    3c5c:	4001f000 	.word	0x4001f000

00003c60 <sys_clock_timeout_handler>:
static void sys_clock_timeout_handler(int32_t chan,
				      uint64_t expire_time,
				      void *user_data)
{
	uint32_t cc_value = absolute_time_to_cc(expire_time);
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    3c60:	4919      	ldr	r1, [pc, #100]	; (3cc8 <sys_clock_timeout_handler+0x68>)
{
    3c62:	b570      	push	{r4, r5, r6, lr}
    3c64:	4604      	mov	r4, r0
	return absolute_time & COUNTER_MAX;
    3c66:	f022 467f 	bic.w	r6, r2, #4278190080	; 0xff000000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    3c6a:	6808      	ldr	r0, [r1, #0]

	last_count += dticks * CYC_PER_TICK;
    3c6c:	e9c1 2300 	strd	r2, r3, [r1]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    3c70:	f5a6 1300 	sub.w	r3, r6, #2097152	; 0x200000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    3c74:	1a10      	subs	r0, r2, r0
	if (in_anchor_range(cc_value)) {
    3c76:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    3c7a:	f04f 0500 	mov.w	r5, #0
    3c7e:	d20a      	bcs.n	3c96 <sys_clock_timeout_handler+0x36>
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    3c80:	4b12      	ldr	r3, [pc, #72]	; (3ccc <sys_clock_timeout_handler+0x6c>)
    3c82:	6819      	ldr	r1, [r3, #0]
    3c84:	060a      	lsls	r2, r1, #24
    3c86:	0a0b      	lsrs	r3, r1, #8
    3c88:	1992      	adds	r2, r2, r6
    3c8a:	4911      	ldr	r1, [pc, #68]	; (3cd0 <sys_clock_timeout_handler+0x70>)
    3c8c:	f143 0300 	adc.w	r3, r3, #0
    3c90:	e9c1 2300 	strd	r2, r3, [r1]
		return true;
    3c94:	2501      	movs	r5, #1
		 */
		compare_set(chan, last_count + CYC_PER_TICK,
					  sys_clock_timeout_handler, NULL);
	}

	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    3c96:	f003 fd43 	bl	7720 <sys_clock_announce>
    p_reg->CC[ch] = cc_val;
}

NRF_STATIC_INLINE  uint32_t nrf_rtc_cc_get(NRF_RTC_Type const * p_reg, uint32_t ch)
{
    return p_reg->CC[ch];
    3c9a:	00a3      	lsls	r3, r4, #2
    3c9c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    3ca0:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    3ca4:	f8d3 2540 	ldr.w	r2, [r3, #1344]	; 0x540
			   (int32_t)dticks : (dticks > 0));

	if (cc_value == get_comparator(chan)) {
    3ca8:	42b2      	cmp	r2, r6
    3caa:	d10b      	bne.n	3cc4 <sys_clock_timeout_handler+0x64>
		 * If anchor was updated we can enable same CC value to trigger
		 * interrupt after full cycle. Else set event in anchor update
		 * range. Since anchor was not updated we know that it's very
		 * far from mid point so setting is done without any protection.
		 */
		if (!anchor_updated) {
    3cac:	b91d      	cbnz	r5, 3cb6 <sys_clock_timeout_handler+0x56>
    p_reg->CC[ch] = cc_val;
    3cae:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
    3cb2:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    3cb6:	4b07      	ldr	r3, [pc, #28]	; (3cd4 <sys_clock_timeout_handler+0x74>)
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    3cb8:	f44f 3080 	mov.w	r0, #65536	; 0x10000
    3cbc:	fa00 f404 	lsl.w	r4, r0, r4
    3cc0:	f8c3 4344 	str.w	r4, [r3, #836]	; 0x344
			set_comparator(chan, COUNTER_HALF_SPAN);
		}
		event_enable(chan);
	}
}
    3cc4:	bd70      	pop	{r4, r5, r6, pc}
    3cc6:	bf00      	nop
    3cc8:	200003d8 	.word	0x200003d8
    3ccc:	20000b04 	.word	0x20000b04
    3cd0:	200003c0 	.word	0x200003c0
    3cd4:	40011000 	.word	0x40011000

00003cd8 <compare_int_lock>:
{
    3cd8:	b510      	push	{r4, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    3cda:	2301      	movs	r3, #1
    3cdc:	4083      	lsls	r3, r0
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    3cde:	4a11      	ldr	r2, [pc, #68]	; (3d24 <compare_int_lock+0x4c>)
    3ce0:	f3bf 8f5b 	dmb	ish
    3ce4:	43dc      	mvns	r4, r3
    3ce6:	e852 1f00 	ldrex	r1, [r2]
    3cea:	ea01 0c04 	and.w	ip, r1, r4
    3cee:	e842 ce00 	strex	lr, ip, [r2]
    3cf2:	f1be 0f00 	cmp.w	lr, #0
    3cf6:	d1f6      	bne.n	3ce6 <compare_int_lock+0xe>
    3cf8:	f3bf 8f5b 	dmb	ish
	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    3cfc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    3d00:	fa02 f000 	lsl.w	r0, r2, r0
    p_reg->INTENCLR = mask;
    3d04:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    3d08:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
    3d0c:	f8c2 0308 	str.w	r0, [r2, #776]	; 0x308
  __ASM volatile ("dmb 0xF":::"memory");
    3d10:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    3d14:	f3bf 8f6f 	isb	sy
	return prev & BIT(chan);
    3d18:	420b      	tst	r3, r1
}
    3d1a:	bf14      	ite	ne
    3d1c:	2001      	movne	r0, #1
    3d1e:	2000      	moveq	r0, #0
    3d20:	bd10      	pop	{r4, pc}
    3d22:	bf00      	nop
    3d24:	20000b00 	.word	0x20000b00

00003d28 <compare_int_unlock.part.0>:
		atomic_or(&int_mask, BIT(chan));
    3d28:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    3d2a:	4a12      	ldr	r2, [pc, #72]	; (3d74 <compare_int_unlock.part.0+0x4c>)
    3d2c:	f3bf 8f5b 	dmb	ish
    3d30:	4083      	lsls	r3, r0
    3d32:	e852 1f00 	ldrex	r1, [r2]
    3d36:	4319      	orrs	r1, r3
    3d38:	e842 1c00 	strex	ip, r1, [r2]
    3d3c:	f1bc 0f00 	cmp.w	ip, #0
    3d40:	d1f7      	bne.n	3d32 <compare_int_unlock.part.0+0xa>
    3d42:	f3bf 8f5b 	dmb	ish
    p_reg->INTENSET = mask;
    3d46:	4a0c      	ldr	r2, [pc, #48]	; (3d78 <compare_int_unlock.part.0+0x50>)
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    3d48:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    3d4c:	4083      	lsls	r3, r0
    3d4e:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    3d52:	4b0a      	ldr	r3, [pc, #40]	; (3d7c <compare_int_unlock.part.0+0x54>)
    3d54:	f3bf 8f5b 	dmb	ish
    3d58:	681b      	ldr	r3, [r3, #0]
    3d5a:	f3bf 8f5b 	dmb	ish
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    3d5e:	fa23 f000 	lsr.w	r0, r3, r0
    3d62:	07c3      	lsls	r3, r0, #31
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    3d64:	bf42      	ittt	mi
    3d66:	4b06      	ldrmi	r3, [pc, #24]	; (3d80 <compare_int_unlock.part.0+0x58>)
    3d68:	f44f 3200 	movmi.w	r2, #131072	; 0x20000
    3d6c:	f8c3 2100 	strmi.w	r2, [r3, #256]	; 0x100
}
    3d70:	4770      	bx	lr
    3d72:	bf00      	nop
    3d74:	20000b00 	.word	0x20000b00
    3d78:	40011000 	.word	0x40011000
    3d7c:	20000afc 	.word	0x20000afc
    3d80:	e000e100 	.word	0xe000e100

00003d84 <z_nrf_rtc_timer_read>:
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    3d84:	4b0d      	ldr	r3, [pc, #52]	; (3dbc <z_nrf_rtc_timer_read+0x38>)
    3d86:	681b      	ldr	r3, [r3, #0]
    3d88:	0a19      	lsrs	r1, r3, #8
    3d8a:	0618      	lsls	r0, r3, #24
  __ASM volatile ("dmb 0xF":::"memory");
    3d8c:	f3bf 8f5f 	dmb	sy
     return p_reg->COUNTER;
    3d90:	4b0b      	ldr	r3, [pc, #44]	; (3dc0 <z_nrf_rtc_timer_read+0x3c>)
    3d92:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
	val += cntr;
    3d96:	18c0      	adds	r0, r0, r3
    3d98:	f141 0100 	adc.w	r1, r1, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    3d9c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    3da0:	d20a      	bcs.n	3db8 <z_nrf_rtc_timer_read+0x34>
		if (val < anchor) {
    3da2:	4b08      	ldr	r3, [pc, #32]	; (3dc4 <z_nrf_rtc_timer_read+0x40>)
    3da4:	e9d3 2300 	ldrd	r2, r3, [r3]
    3da8:	4299      	cmp	r1, r3
    3daa:	bf08      	it	eq
    3dac:	4290      	cmpeq	r0, r2
    3dae:	d203      	bcs.n	3db8 <z_nrf_rtc_timer_read+0x34>
			val += COUNTER_SPAN;
    3db0:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    3db4:	f141 0100 	adc.w	r1, r1, #0
}
    3db8:	4770      	bx	lr
    3dba:	bf00      	nop
    3dbc:	20000b04 	.word	0x20000b04
    3dc0:	40011000 	.word	0x40011000
    3dc4:	200003c0 	.word	0x200003c0

00003dc8 <compare_set>:
{
    3dc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3dcc:	b085      	sub	sp, #20
    3dce:	4616      	mov	r6, r2
    3dd0:	461f      	mov	r7, r3
    3dd2:	4605      	mov	r5, r0
	key = compare_int_lock(chan);
    3dd4:	f7ff ff80 	bl	3cd8 <compare_int_lock>
    3dd8:	9001      	str	r0, [sp, #4]
	uint64_t curr_time = z_nrf_rtc_timer_read();
    3dda:	f7ff ffd3 	bl	3d84 <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    3dde:	42b9      	cmp	r1, r7
    3de0:	bf08      	it	eq
    3de2:	42b0      	cmpeq	r0, r6
    3de4:	d27f      	bcs.n	3ee6 <compare_set+0x11e>
		if (target_time - curr_time > COUNTER_SPAN) {
    3de6:	ebb6 0800 	subs.w	r8, r6, r0
    3dea:	eb67 0901 	sbc.w	r9, r7, r1
    3dee:	2300      	movs	r3, #0
    3df0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    3df4:	454b      	cmp	r3, r9
    3df6:	bf08      	it	eq
    3df8:	4542      	cmpeq	r2, r8
    3dfa:	f0c0 8085 	bcc.w	3f08 <compare_set+0x140>
		if (target_time != cc_data[chan].target_time) {
    3dfe:	4b44      	ldr	r3, [pc, #272]	; (3f10 <compare_set+0x148>)
    3e00:	eb03 1305 	add.w	r3, r3, r5, lsl #4
    3e04:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    3e08:	429f      	cmp	r7, r3
    3e0a:	bf08      	it	eq
    3e0c:	4296      	cmpeq	r6, r2
    3e0e:	d054      	beq.n	3eba <compare_set+0xf2>
    3e10:	ea4f 0985 	mov.w	r9, r5, lsl #2
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    3e14:	f44f 3b80 	mov.w	fp, #65536	; 0x10000
    3e18:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    3e1c:	f105 0850 	add.w	r8, r5, #80	; 0x50
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    3e20:	fa0b f205 	lsl.w	r2, fp, r5
    3e24:	f509 3988 	add.w	r9, r9, #69632	; 0x11000
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    3e28:	ea4f 0888 	mov.w	r8, r8, lsl #2
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    3e2c:	fa1f f888 	uxth.w	r8, r8
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    3e30:	9202      	str	r2, [sp, #8]
     return p_reg->COUNTER;
    3e32:	4a38      	ldr	r2, [pc, #224]	; (3f14 <compare_set+0x14c>)
    return p_reg->CC[ch];
    3e34:	f8d9 0540 	ldr.w	r0, [r9, #1344]	; 0x540
	return absolute_time & COUNTER_MAX;
    3e38:	f026 437f 	bic.w	r3, r6, #4278190080	; 0xff000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    3e3c:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
    3e40:	f508 3888 	add.w	r8, r8, #69632	; 0x11000
	uint32_t cc_val = abs_val & COUNTER_MAX;
    3e44:	461c      	mov	r4, r3
    3e46:	4693      	mov	fp, r2
     return p_reg->COUNTER;
    3e48:	f8d2 a504 	ldr.w	sl, [r2, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    3e4c:	eba0 000a 	sub.w	r0, r0, sl
    3e50:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    3e54:	f02a 417f 	bic.w	r1, sl, #4278190080	; 0xff000000
		if (counter_sub(prev_cc, now) == 1) {
    3e58:	2801      	cmp	r0, #1
    p_reg->CC[ch] = cc_val;
    3e5a:	f8c9 1540 	str.w	r1, [r9, #1344]	; 0x540
    3e5e:	d105      	bne.n	3e6c <compare_set+0xa4>
    3e60:	9303      	str	r3, [sp, #12]
	z_impl_k_busy_wait(usec_to_wait);
    3e62:	2013      	movs	r0, #19
    3e64:	f004 fd09 	bl	887a <z_impl_k_busy_wait>
    3e68:	4a2a      	ldr	r2, [pc, #168]	; (3f14 <compare_set+0x14c>)
    3e6a:	9b03      	ldr	r3, [sp, #12]
    p_reg->EVTENSET = mask;
    3e6c:	9902      	ldr	r1, [sp, #8]
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
    3e6e:	f10a 0c02 	add.w	ip, sl, #2
	return (a - b) & COUNTER_MAX;
    3e72:	eba4 000c 	sub.w	r0, r4, ip
    3e76:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
			cc_val = now + 2;
    3e7a:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    3e7e:	bf88      	it	hi
    3e80:	4664      	movhi	r4, ip
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    3e82:	2000      	movs	r0, #0
    3e84:	f8c8 0000 	str.w	r0, [r8]
    3e88:	f8d8 0000 	ldr.w	r0, [r8]
    p_reg->EVTENSET = mask;
    3e8c:	f8cb 1344 	str.w	r1, [fp, #836]	; 0x344
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    3e90:	f024 407f 	bic.w	r0, r4, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
    3e94:	f8c9 0540 	str.w	r0, [r9, #1344]	; 0x540
     return p_reg->COUNTER;
    3e98:	f8db 0504 	ldr.w	r0, [fp, #1284]	; 0x504
		 (counter_sub(cc_val, now2 + 2) > COUNTER_HALF_SPAN));
    3e9c:	4582      	cmp	sl, r0
    3e9e:	d006      	beq.n	3eae <compare_set+0xe6>
	return (a - b) & COUNTER_MAX;
    3ea0:	1a20      	subs	r0, r4, r0
    3ea2:	3802      	subs	r0, #2
    3ea4:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	} while ((now2 != now) &&
    3ea8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    3eac:	d819      	bhi.n	3ee2 <compare_set+0x11a>
	return (a - b) & COUNTER_MAX;
    3eae:	1ae4      	subs	r4, r4, r3
    3eb0:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
			target_time += counter_sub(cc_set, cc_value);
    3eb4:	1932      	adds	r2, r6, r4
    3eb6:	f147 0300 	adc.w	r3, r7, #0
	cc_data[chan].target_time = target_time;
    3eba:	4c15      	ldr	r4, [pc, #84]	; (3f10 <compare_set+0x148>)
    3ebc:	0129      	lsls	r1, r5, #4
    3ebe:	eb04 1005 	add.w	r0, r4, r5, lsl #4
    3ec2:	e9c0 2302 	strd	r2, r3, [r0, #8]
	cc_data[chan].callback = handler;
    3ec6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
	cc_data[chan].user_context = user_data;
    3ec8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
	cc_data[chan].callback = handler;
    3eca:	5062      	str	r2, [r4, r1]
	cc_data[chan].user_context = user_data;
    3ecc:	6043      	str	r3, [r0, #4]
	return ret;
    3ece:	2400      	movs	r4, #0
	if (key) {
    3ed0:	9b01      	ldr	r3, [sp, #4]
    3ed2:	b113      	cbz	r3, 3eda <compare_set+0x112>
    3ed4:	4628      	mov	r0, r5
    3ed6:	f7ff ff27 	bl	3d28 <compare_int_unlock.part.0>
}
    3eda:	4620      	mov	r0, r4
    3edc:	b005      	add	sp, #20
    3ede:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3ee2:	4620      	mov	r0, r4
    3ee4:	e7b0      	b.n	3e48 <compare_set+0x80>
		atomic_or(&force_isr_mask, BIT(chan));
    3ee6:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    3ee8:	4a0b      	ldr	r2, [pc, #44]	; (3f18 <compare_set+0x150>)
    3eea:	f3bf 8f5b 	dmb	ish
    3eee:	40ab      	lsls	r3, r5
    3ef0:	e852 1f00 	ldrex	r1, [r2]
    3ef4:	4319      	orrs	r1, r3
    3ef6:	e842 1000 	strex	r0, r1, [r2]
    3efa:	2800      	cmp	r0, #0
    3efc:	d1f8      	bne.n	3ef0 <compare_set+0x128>
    3efe:	f3bf 8f5b 	dmb	ish
    3f02:	4632      	mov	r2, r6
    3f04:	463b      	mov	r3, r7
    3f06:	e7d8      	b.n	3eba <compare_set+0xf2>
			return -EINVAL;
    3f08:	f06f 0415 	mvn.w	r4, #21
    3f0c:	e7e0      	b.n	3ed0 <compare_set+0x108>
    3f0e:	bf00      	nop
    3f10:	200003c8 	.word	0x200003c8
    3f14:	40011000 	.word	0x40011000
    3f18:	20000afc 	.word	0x20000afc

00003f1c <sys_clock_driver_init>:
{
	return (uint32_t)z_nrf_rtc_timer_read();
}

static int sys_clock_driver_init(const struct device *dev)
{
    3f1c:	b573      	push	{r0, r1, r4, r5, r6, lr}
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    3f1e:	4b19      	ldr	r3, [pc, #100]	; (3f84 <sys_clock_driver_init+0x68>)
    p_reg->PRESCALER = val;
    3f20:	4d19      	ldr	r5, [pc, #100]	; (3f88 <sys_clock_driver_init+0x6c>)
    3f22:	2400      	movs	r4, #0
    3f24:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    3f28:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    3f2c:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    3f30:	e9c3 0102 	strd	r0, r1, [r3, #8]
    p_reg->INTENSET = mask;
    3f34:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    3f38:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    3f3c:	4b13      	ldr	r3, [pc, #76]	; (3f8c <sys_clock_driver_init+0x70>)
    3f3e:	2602      	movs	r6, #2
    3f40:	f44f 3200 	mov.w	r2, #131072	; 0x20000

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    3f44:	2101      	movs	r1, #1
    3f46:	f8c5 6304 	str.w	r6, [r5, #772]	; 0x304
    3f4a:	2011      	movs	r0, #17
    3f4c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    3f50:	4622      	mov	r2, r4
    3f52:	f7fe f9b5 	bl	22c0 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    3f56:	2011      	movs	r0, #17
    3f58:	f7fe f994 	bl	2284 <arch_irq_enable>
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    3f5c:	4a0c      	ldr	r2, [pc, #48]	; (3f90 <sys_clock_driver_init+0x74>)
    3f5e:	2301      	movs	r3, #1
    3f60:	6013      	str	r3, [r2, #0]

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    3f62:	4a0c      	ldr	r2, [pc, #48]	; (3f94 <sys_clock_driver_init+0x78>)
    3f64:	602b      	str	r3, [r5, #0]
    3f66:	6013      	str	r3, [r2, #0]

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		(COUNTER_HALF_SPAN - 1) :
		(counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    3f68:	4b0b      	ldr	r3, [pc, #44]	; (3f98 <sys_clock_driver_init+0x7c>)
    3f6a:	4a0c      	ldr	r2, [pc, #48]	; (3f9c <sys_clock_driver_init+0x80>)
    3f6c:	9300      	str	r3, [sp, #0]
    3f6e:	9401      	str	r4, [sp, #4]
    3f70:	2300      	movs	r3, #0
    3f72:	4620      	mov	r0, r4
    3f74:	f7ff ff28 	bl	3dc8 <compare_set>

	z_nrf_clock_control_lf_on(mode);
    3f78:	4630      	mov	r0, r6
    3f7a:	f7ff f907 	bl	318c <z_nrf_clock_control_lf_on>

	return 0;
}
    3f7e:	4620      	mov	r0, r4
    3f80:	b002      	add	sp, #8
    3f82:	bd70      	pop	{r4, r5, r6, pc}
    3f84:	200003c8 	.word	0x200003c8
    3f88:	40011000 	.word	0x40011000
    3f8c:	e000e100 	.word	0xe000e100
    3f90:	40011008 	.word	0x40011008
    3f94:	20000b00 	.word	0x20000b00
    3f98:	00003c61 	.word	0x00003c61
    3f9c:	007fffff 	.word	0x007fffff

00003fa0 <rtc_nrf_isr>:
{
    3fa0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    return p_reg->INTENSET & mask;
    3fa4:	4c34      	ldr	r4, [pc, #208]	; (4078 <rtc_nrf_isr+0xd8>)
    3fa6:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    3faa:	079a      	lsls	r2, r3, #30
    3fac:	d509      	bpl.n	3fc2 <rtc_nrf_isr+0x22>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3fae:	4b33      	ldr	r3, [pc, #204]	; (407c <rtc_nrf_isr+0xdc>)
    3fb0:	681a      	ldr	r2, [r3, #0]
    3fb2:	b132      	cbz	r2, 3fc2 <rtc_nrf_isr+0x22>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    3fb4:	2200      	movs	r2, #0
    3fb6:	601a      	str	r2, [r3, #0]
		overflow_cnt++;
    3fb8:	4a31      	ldr	r2, [pc, #196]	; (4080 <rtc_nrf_isr+0xe0>)
    3fba:	681b      	ldr	r3, [r3, #0]
    3fbc:	6813      	ldr	r3, [r2, #0]
    3fbe:	3301      	adds	r3, #1
    3fc0:	6013      	str	r3, [r2, #0]
	__asm__ volatile(
    3fc2:	f04f 0320 	mov.w	r3, #32
    3fc6:	f3ef 8211 	mrs	r2, BASEPRI
    3fca:	f383 8812 	msr	BASEPRI_MAX, r3
    3fce:	f3bf 8f6f 	isb	sy
    return p_reg->INTENSET & mask;
    3fd2:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    3fd6:	03db      	lsls	r3, r3, #15
    3fd8:	d512      	bpl.n	4000 <rtc_nrf_isr+0x60>
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    3fda:	f3bf 8f5b 	dmb	ish
    3fde:	4b29      	ldr	r3, [pc, #164]	; (4084 <rtc_nrf_isr+0xe4>)
    3fe0:	e853 1f00 	ldrex	r1, [r3]
    3fe4:	f021 0001 	bic.w	r0, r1, #1
    3fe8:	e843 0600 	strex	r6, r0, [r3]
    3fec:	2e00      	cmp	r6, #0
    3fee:	d1f7      	bne.n	3fe0 <rtc_nrf_isr+0x40>
    3ff0:	f3bf 8f5b 	dmb	ish
    3ff4:	4b24      	ldr	r3, [pc, #144]	; (4088 <rtc_nrf_isr+0xe8>)
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    3ff6:	2900      	cmp	r1, #0
    3ff8:	d136      	bne.n	4068 <rtc_nrf_isr+0xc8>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3ffa:	6819      	ldr	r1, [r3, #0]
		if (result) {
    3ffc:	2900      	cmp	r1, #0
    3ffe:	d133      	bne.n	4068 <rtc_nrf_isr+0xc8>
{
    4000:	2300      	movs	r3, #0
	__asm__ volatile(
    4002:	f382 8811 	msr	BASEPRI, r2
    4006:	f3bf 8f6f 	isb	sy
	if (channel_processing_check_and_clear(chan)) {
    400a:	b353      	cbz	r3, 4062 <rtc_nrf_isr+0xc2>
		curr_time = z_nrf_rtc_timer_read();
    400c:	f7ff feba 	bl	3d84 <z_nrf_rtc_timer_read>
    4010:	4606      	mov	r6, r0
	__asm__ volatile(
    4012:	f04f 0320 	mov.w	r3, #32
    4016:	f3ef 8011 	mrs	r0, BASEPRI
    401a:	f383 8812 	msr	BASEPRI_MAX, r3
    401e:	f3bf 8f6f 	isb	sy
		expire_time = cc_data[chan].target_time;
    4022:	4b1a      	ldr	r3, [pc, #104]	; (408c <rtc_nrf_isr+0xec>)
    4024:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
		if (curr_time >= expire_time) {
    4028:	4549      	cmp	r1, r9
    402a:	bf08      	it	eq
    402c:	4546      	cmpeq	r6, r8
    402e:	f04f 0200 	mov.w	r2, #0
    4032:	d31e      	bcc.n	4072 <rtc_nrf_isr+0xd2>
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    4034:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
    4038:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
			user_context = cc_data[chan].user_context;
    403c:	e9d3 1500 	ldrd	r1, r5, [r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    4040:	e9c3 6702 	strd	r6, r7, [r3, #8]
			cc_data[chan].callback = NULL;
    4044:	601a      	str	r2, [r3, #0]
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    4046:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    404a:	f8c4 3348 	str.w	r3, [r4, #840]	; 0x348
	__asm__ volatile(
    404e:	f380 8811 	msr	BASEPRI, r0
    4052:	f3bf 8f6f 	isb	sy
		if (handler) {
    4056:	b121      	cbz	r1, 4062 <rtc_nrf_isr+0xc2>
			handler(chan, expire_time, user_context);
    4058:	9500      	str	r5, [sp, #0]
    405a:	4642      	mov	r2, r8
    405c:	464b      	mov	r3, r9
    405e:	2000      	movs	r0, #0
    4060:	4788      	blx	r1
}
    4062:	b003      	add	sp, #12
    4064:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    4068:	2100      	movs	r1, #0
    406a:	6019      	str	r1, [r3, #0]
    406c:	681b      	ldr	r3, [r3, #0]
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    406e:	2301      	movs	r3, #1
}
    4070:	e7c7      	b.n	4002 <rtc_nrf_isr+0x62>
		z_nrf_rtc_timer_compare_handler_t handler = NULL;
    4072:	4611      	mov	r1, r2
    4074:	e7eb      	b.n	404e <rtc_nrf_isr+0xae>
    4076:	bf00      	nop
    4078:	40011000 	.word	0x40011000
    407c:	40011104 	.word	0x40011104
    4080:	20000b04 	.word	0x20000b04
    4084:	20000afc 	.word	0x20000afc
    4088:	40011140 	.word	0x40011140
    408c:	200003c8 	.word	0x200003c8

00004090 <sys_clock_set_timeout>:
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    4090:	4b14      	ldr	r3, [pc, #80]	; (40e4 <sys_clock_set_timeout+0x54>)
{
    4092:	b513      	push	{r0, r1, r4, lr}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    4094:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
    4098:	bf08      	it	eq
    409a:	4618      	moveq	r0, r3
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    409c:	1e44      	subs	r4, r0, #1
    409e:	2c00      	cmp	r4, #0
    40a0:	dd1e      	ble.n	40e0 <sys_clock_set_timeout+0x50>
    40a2:	429c      	cmp	r4, r3
    40a4:	bfa8      	it	ge
    40a6:	461c      	movge	r4, r3
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    40a8:	f7ff fe6c 	bl	3d84 <z_nrf_rtc_timer_read>
    40ac:	4b0e      	ldr	r3, [pc, #56]	; (40e8 <sys_clock_set_timeout+0x58>)
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    40ae:	490f      	ldr	r1, [pc, #60]	; (40ec <sys_clock_set_timeout+0x5c>)
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    40b0:	e9d3 2300 	ldrd	r2, r3, [r3]
    40b4:	1a80      	subs	r0, r0, r2
		ticks = 0;
    40b6:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    40ba:	bf28      	it	cs
    40bc:	2400      	movcs	r4, #0
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    40be:	3001      	adds	r0, #1
    40c0:	4404      	add	r4, r0
	uint64_t target_time = cyc + last_count;
    40c2:	4808      	ldr	r0, [pc, #32]	; (40e4 <sys_clock_set_timeout+0x54>)
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    40c4:	9100      	str	r1, [sp, #0]
	uint64_t target_time = cyc + last_count;
    40c6:	4284      	cmp	r4, r0
    40c8:	bf28      	it	cs
    40ca:	4604      	movcs	r4, r0
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    40cc:	1912      	adds	r2, r2, r4
    40ce:	f04f 0000 	mov.w	r0, #0
    40d2:	9001      	str	r0, [sp, #4]
    40d4:	f143 0300 	adc.w	r3, r3, #0
    40d8:	f7ff fe76 	bl	3dc8 <compare_set>
}
    40dc:	b002      	add	sp, #8
    40de:	bd10      	pop	{r4, pc}
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    40e0:	2400      	movs	r4, #0
    40e2:	e7e1      	b.n	40a8 <sys_clock_set_timeout+0x18>
    40e4:	007fffff 	.word	0x007fffff
    40e8:	200003d8 	.word	0x200003d8
    40ec:	00003c61 	.word	0x00003c61

000040f0 <sys_clock_elapsed>:
{
    40f0:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    40f2:	f7ff fe47 	bl	3d84 <z_nrf_rtc_timer_read>
    40f6:	4b02      	ldr	r3, [pc, #8]	; (4100 <sys_clock_elapsed+0x10>)
    40f8:	681b      	ldr	r3, [r3, #0]
}
    40fa:	1ac0      	subs	r0, r0, r3
    40fc:	bd08      	pop	{r3, pc}
    40fe:	bf00      	nop
    4100:	200003d8 	.word	0x200003d8

00004104 <nrf_clock_is_running.constprop.0>:
NRF_STATIC_INLINE bool nrf_clock_is_running(NRF_CLOCK_Type const * p_reg,
    4104:	b508      	push	{r3, lr}
    switch (domain)
    4106:	b178      	cbz	r0, 4128 <nrf_clock_is_running.constprop.0+0x24>
    4108:	2801      	cmp	r0, #1
    410a:	d01c      	beq.n	4146 <nrf_clock_is_running.constprop.0+0x42>
            NRFX_ASSERT(0);
    410c:	4a14      	ldr	r2, [pc, #80]	; (4160 <nrf_clock_is_running.constprop.0+0x5c>)
    410e:	4915      	ldr	r1, [pc, #84]	; (4164 <nrf_clock_is_running.constprop.0+0x60>)
    4110:	4815      	ldr	r0, [pc, #84]	; (4168 <nrf_clock_is_running.constprop.0+0x64>)
    4112:	f44f 734f 	mov.w	r3, #828	; 0x33c
    4116:	f004 f81c 	bl	8152 <printk>
    411a:	4811      	ldr	r0, [pc, #68]	; (4160 <nrf_clock_is_running.constprop.0+0x5c>)
    411c:	f44f 714f 	mov.w	r1, #828	; 0x33c
    4120:	f003 ff43 	bl	7faa <assert_post_action>
            return false;
    4124:	2000      	movs	r0, #0
    4126:	e00d      	b.n	4144 <nrf_clock_is_running.constprop.0+0x40>
            if (p_clk_src != NULL)
    4128:	b131      	cbz	r1, 4138 <nrf_clock_is_running.constprop.0+0x34>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    412a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    412e:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    4132:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    4136:	600b      	str	r3, [r1, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    4138:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    413c:	f8d3 0418 	ldr.w	r0, [r3, #1048]	; 0x418
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    4140:	f3c0 4000 	ubfx	r0, r0, #16, #1
}
    4144:	bd08      	pop	{r3, pc}
            if (p_clk_src != NULL)
    4146:	b131      	cbz	r1, 4156 <nrf_clock_is_running.constprop.0+0x52>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    4148:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    414c:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
    4150:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    4154:	700b      	strb	r3, [r1, #0]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    4156:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    415a:	f8d3 040c 	ldr.w	r0, [r3, #1036]	; 0x40c
    415e:	e7ef      	b.n	4140 <nrf_clock_is_running.constprop.0+0x3c>
    4160:	00009603 	.word	0x00009603
    4164:	000097ab 	.word	0x000097ab
    4168:	00008fc5 	.word	0x00008fc5

0000416c <nrfx_clock_init>:
    CoreDebug->DEMCR = core_debug;
}
#endif // NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_132)

nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    416c:	b510      	push	{r4, lr}
    NRFX_ASSERT(event_handler);
    416e:	4604      	mov	r4, r0
    4170:	b948      	cbnz	r0, 4186 <nrfx_clock_init+0x1a>
    4172:	490a      	ldr	r1, [pc, #40]	; (419c <nrfx_clock_init+0x30>)
    4174:	480a      	ldr	r0, [pc, #40]	; (41a0 <nrfx_clock_init+0x34>)
    4176:	4a0b      	ldr	r2, [pc, #44]	; (41a4 <nrfx_clock_init+0x38>)
    4178:	23bd      	movs	r3, #189	; 0xbd
    417a:	f003 ffea 	bl	8152 <printk>
    417e:	4809      	ldr	r0, [pc, #36]	; (41a4 <nrfx_clock_init+0x38>)
    4180:	21bd      	movs	r1, #189	; 0xbd
    4182:	f003 ff12 	bl	7faa <assert_post_action>

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    4186:	4b08      	ldr	r3, [pc, #32]	; (41a8 <nrfx_clock_init+0x3c>)
    4188:	791a      	ldrb	r2, [r3, #4]
    418a:	b922      	cbnz	r2, 4196 <nrfx_clock_init+0x2a>
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
    418c:	2201      	movs	r2, #1
    nrfx_err_t err_code = NRFX_SUCCESS;
    418e:	4807      	ldr	r0, [pc, #28]	; (41ac <nrfx_clock_init+0x40>)
        m_clock_cb.event_handler = event_handler;
    4190:	601c      	str	r4, [r3, #0]
        m_clock_cb.module_initialized = true;
    4192:	809a      	strh	r2, [r3, #4]
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    4194:	bd10      	pop	{r4, pc}
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    4196:	4806      	ldr	r0, [pc, #24]	; (41b0 <nrfx_clock_init+0x44>)
    return err_code;
    4198:	e7fc      	b.n	4194 <nrfx_clock_init+0x28>
    419a:	bf00      	nop
    419c:	00009674 	.word	0x00009674
    41a0:	00008fc5 	.word	0x00008fc5
    41a4:	00009637 	.word	0x00009637
    41a8:	20000b08 	.word	0x20000b08
    41ac:	0bad0000 	.word	0x0bad0000
    41b0:	0bad000c 	.word	0x0bad000c

000041b4 <nrfx_clock_enable>:

void nrfx_clock_enable(void)
{
    41b4:	b508      	push	{r3, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    41b6:	4b0b      	ldr	r3, [pc, #44]	; (41e4 <nrfx_clock_enable+0x30>)
    41b8:	791b      	ldrb	r3, [r3, #4]
    41ba:	b94b      	cbnz	r3, 41d0 <nrfx_clock_enable+0x1c>
    41bc:	490a      	ldr	r1, [pc, #40]	; (41e8 <nrfx_clock_enable+0x34>)
    41be:	480b      	ldr	r0, [pc, #44]	; (41ec <nrfx_clock_enable+0x38>)
    41c0:	4a0b      	ldr	r2, [pc, #44]	; (41f0 <nrfx_clock_enable+0x3c>)
    41c2:	23d6      	movs	r3, #214	; 0xd6
    41c4:	f003 ffc5 	bl	8152 <printk>
    41c8:	4809      	ldr	r0, [pc, #36]	; (41f0 <nrfx_clock_enable+0x3c>)
    41ca:	21d6      	movs	r1, #214	; 0xd6
    41cc:	f003 feed 	bl	7faa <assert_post_action>
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    41d0:	2000      	movs	r0, #0
    41d2:	f7fe f867 	bl	22a4 <arch_irq_is_enabled>
    41d6:	b918      	cbnz	r0, 41e0 <nrfx_clock_enable+0x2c>
#if NRFX_CHECK(NRFX_POWER_ENABLED)
    nrfx_clock_irq_enabled = true;
#endif

    NRFX_LOG_INFO("Module enabled.");
}
    41d8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    41dc:	f7fe b852 	b.w	2284 <arch_irq_enable>
    41e0:	bd08      	pop	{r3, pc}
    41e2:	bf00      	nop
    41e4:	20000b08 	.word	0x20000b08
    41e8:	00009682 	.word	0x00009682
    41ec:	00008fc5 	.word	0x00008fc5
    41f0:	00009637 	.word	0x00009637

000041f4 <nrfx_clock_start>:
    NRFX_LOG_INFO("Uninitialized.");
}

void nrfx_clock_start(nrf_clock_domain_t domain)
{
    NRFX_ASSERT(m_clock_cb.module_initialized);
    41f4:	4b22      	ldr	r3, [pc, #136]	; (4280 <nrfx_clock_start+0x8c>)
    41f6:	791b      	ldrb	r3, [r3, #4]
{
    41f8:	b513      	push	{r0, r1, r4, lr}
    41fa:	4604      	mov	r4, r0
    NRFX_ASSERT(m_clock_cb.module_initialized);
    41fc:	b95b      	cbnz	r3, 4216 <nrfx_clock_start+0x22>
    41fe:	4921      	ldr	r1, [pc, #132]	; (4284 <nrfx_clock_start+0x90>)
    4200:	4821      	ldr	r0, [pc, #132]	; (4288 <nrfx_clock_start+0x94>)
    4202:	4a22      	ldr	r2, [pc, #136]	; (428c <nrfx_clock_start+0x98>)
    4204:	f44f 7389 	mov.w	r3, #274	; 0x112
    4208:	f003 ffa3 	bl	8152 <printk>
    420c:	481f      	ldr	r0, [pc, #124]	; (428c <nrfx_clock_start+0x98>)
    420e:	f44f 7189 	mov.w	r1, #274	; 0x112
    4212:	f003 feca 	bl	7faa <assert_post_action>
    switch (domain)
    4216:	b174      	cbz	r4, 4236 <nrfx_clock_start+0x42>
    4218:	2c01      	cmp	r4, #1
    421a:	d027      	beq.n	426c <nrfx_clock_start+0x78>
            nrf_clock_int_enable(NRF_CLOCK, NRF_CLOCK_INT_HFAUDIO_STARTED_MASK);
            nrf_clock_task_trigger(NRF_CLOCK, NRF_CLOCK_TASK_HFCLKAUDIOSTART);
            break;
#endif
        default:
            NRFX_ASSERT(0);
    421c:	4a1b      	ldr	r2, [pc, #108]	; (428c <nrfx_clock_start+0x98>)
    421e:	491c      	ldr	r1, [pc, #112]	; (4290 <nrfx_clock_start+0x9c>)
    4220:	4819      	ldr	r0, [pc, #100]	; (4288 <nrfx_clock_start+0x94>)
    4222:	f44f 73a2 	mov.w	r3, #324	; 0x144
    4226:	f003 ff94 	bl	8152 <printk>
    422a:	4818      	ldr	r0, [pc, #96]	; (428c <nrfx_clock_start+0x98>)
    422c:	f44f 71a2 	mov.w	r1, #324	; 0x144
    4230:	f003 febb 	bl	7faa <assert_post_action>
            break;
    }
}
    4234:	e016      	b.n	4264 <nrfx_clock_start+0x70>
                if (nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc) &&
    4236:	a901      	add	r1, sp, #4
    4238:	4620      	mov	r0, r4
    423a:	f7ff ff63 	bl	4104 <nrf_clock_is_running.constprop.0>
    423e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4242:	b188      	cbz	r0, 4268 <nrfx_clock_start+0x74>
    4244:	9a01      	ldr	r2, [sp, #4]
    4246:	2a01      	cmp	r2, #1
    4248:	d10e      	bne.n	4268 <nrfx_clock_start+0x74>
    p_reg->LFCLKSRC = (uint32_t)(source);
    424a:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    424e:	4b11      	ldr	r3, [pc, #68]	; (4294 <nrfx_clock_start+0xa0>)
    4250:	2200      	movs	r2, #0
    4252:	601a      	str	r2, [r3, #0]
    4254:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    4256:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    425a:	2202      	movs	r2, #2
    425c:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4260:	2201      	movs	r2, #1
    4262:	609a      	str	r2, [r3, #8]
}
    4264:	b002      	add	sp, #8
    4266:	bd10      	pop	{r4, pc}
    p_reg->LFCLKSRC = (uint32_t)(source);
    4268:	2200      	movs	r2, #0
    426a:	e7ee      	b.n	424a <nrfx_clock_start+0x56>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    426c:	4b0a      	ldr	r3, [pc, #40]	; (4298 <nrfx_clock_start+0xa4>)
    426e:	2200      	movs	r2, #0
    4270:	601a      	str	r2, [r3, #0]
    4272:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    4274:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4278:	f8c3 4304 	str.w	r4, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    427c:	601c      	str	r4, [r3, #0]
}
    427e:	e7f1      	b.n	4264 <nrfx_clock_start+0x70>
    4280:	20000b08 	.word	0x20000b08
    4284:	00009682 	.word	0x00009682
    4288:	00008fc5 	.word	0x00008fc5
    428c:	00009637 	.word	0x00009637
    4290:	000097ab 	.word	0x000097ab
    4294:	40000104 	.word	0x40000104
    4298:	40000100 	.word	0x40000100

0000429c <nrfx_clock_stop>:

void nrfx_clock_stop(nrf_clock_domain_t domain)
{
    429c:	b537      	push	{r0, r1, r2, r4, r5, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    429e:	4d2f      	ldr	r5, [pc, #188]	; (435c <nrfx_clock_stop+0xc0>)
    42a0:	792a      	ldrb	r2, [r5, #4]
{
    42a2:	4604      	mov	r4, r0
    NRFX_ASSERT(m_clock_cb.module_initialized);
    42a4:	b95a      	cbnz	r2, 42be <nrfx_clock_stop+0x22>
    42a6:	492e      	ldr	r1, [pc, #184]	; (4360 <nrfx_clock_stop+0xc4>)
    42a8:	482e      	ldr	r0, [pc, #184]	; (4364 <nrfx_clock_stop+0xc8>)
    42aa:	4a2f      	ldr	r2, [pc, #188]	; (4368 <nrfx_clock_stop+0xcc>)
    42ac:	f240 134b 	movw	r3, #331	; 0x14b
    42b0:	f003 ff4f 	bl	8152 <printk>
    42b4:	482c      	ldr	r0, [pc, #176]	; (4368 <nrfx_clock_stop+0xcc>)
    42b6:	f240 114b 	movw	r1, #331	; 0x14b
    42ba:	f003 fe76 	bl	7faa <assert_post_action>
    switch (domain)
    42be:	b17c      	cbz	r4, 42e0 <nrfx_clock_stop+0x44>
    42c0:	2c01      	cmp	r4, #1
    42c2:	d028      	beq.n	4316 <nrfx_clock_stop+0x7a>
            nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED);
            nrf_clock_task_trigger(NRF_CLOCK, NRF_CLOCK_TASK_HFCLKAUDIOSTOP);
            break;
#endif
        default:
            NRFX_ASSERT(0);
    42c4:	4929      	ldr	r1, [pc, #164]	; (436c <nrfx_clock_stop+0xd0>)
    42c6:	4827      	ldr	r0, [pc, #156]	; (4364 <nrfx_clock_stop+0xc8>)
    42c8:	4a27      	ldr	r2, [pc, #156]	; (4368 <nrfx_clock_stop+0xcc>)
    42ca:	f240 1367 	movw	r3, #359	; 0x167
    42ce:	f003 ff40 	bl	8152 <printk>
    42d2:	4825      	ldr	r0, [pc, #148]	; (4368 <nrfx_clock_stop+0xcc>)
    42d4:	f240 1167 	movw	r1, #359	; 0x167
    42d8:	f003 fe67 	bl	7faa <assert_post_action>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    42dc:	b003      	add	sp, #12
    42de:	bd30      	pop	{r4, r5, pc}
    p_reg->INTENCLR = mask;
    42e0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    42e4:	2202      	movs	r2, #2
    42e6:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    42ea:	f8c3 4104 	str.w	r4, [r3, #260]	; 0x104
    42ee:	f503 7382 	add.w	r3, r3, #260	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    42f2:	2201      	movs	r2, #1
    42f4:	681b      	ldr	r3, [r3, #0]
    42f6:	4b1e      	ldr	r3, [pc, #120]	; (4370 <nrfx_clock_stop+0xd4>)
    42f8:	f242 7410 	movw	r4, #10000	; 0x2710
    42fc:	601a      	str	r2, [r3, #0]
    return nrf_clock_event_address_get(NRF_CLOCK, event);
}

NRFX_STATIC_INLINE bool nrfx_clock_is_running(nrf_clock_domain_t domain, void * p_clk_src)
{
    return nrf_clock_is_running(NRF_CLOCK, domain, p_clk_src);
    42fe:	2100      	movs	r1, #0
    4300:	4608      	mov	r0, r1
    4302:	f7ff feff 	bl	4104 <nrf_clock_is_running.constprop.0>
        NRFX_WAIT_FOR(!nrfx_clock_is_running(domain, NULL), 10000, 1, stopped);
    4306:	2800      	cmp	r0, #0
    4308:	d0e8      	beq.n	42dc <nrfx_clock_stop+0x40>
    430a:	2001      	movs	r0, #1
    430c:	f004 f9ad 	bl	866a <nrfx_busy_wait>
    4310:	3c01      	subs	r4, #1
    4312:	d1f4      	bne.n	42fe <nrfx_clock_stop+0x62>
    4314:	e7e2      	b.n	42dc <nrfx_clock_stop+0x40>
    p_reg->INTENCLR = mask;
    4316:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    431a:	2200      	movs	r2, #0
    p_reg->INTENCLR = mask;
    431c:	f8c3 4308 	str.w	r4, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4320:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    4324:	f503 7380 	add.w	r3, r3, #256	; 0x100
    4328:	681b      	ldr	r3, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    432a:	4b12      	ldr	r3, [pc, #72]	; (4374 <nrfx_clock_stop+0xd8>)
    432c:	601c      	str	r4, [r3, #0]
        nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    432e:	f88d 4007 	strb.w	r4, [sp, #7]
    4332:	f242 7410 	movw	r4, #10000	; 0x2710
    4336:	f10d 0107 	add.w	r1, sp, #7
    433a:	2001      	movs	r0, #1
    433c:	f7ff fee2 	bl	4104 <nrf_clock_is_running.constprop.0>
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
    4340:	b910      	cbnz	r0, 4348 <nrfx_clock_stop+0xac>
            m_clock_cb.hfclk_started = false;
    4342:	2300      	movs	r3, #0
    4344:	716b      	strb	r3, [r5, #5]
    4346:	e7c9      	b.n	42dc <nrfx_clock_stop+0x40>
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
    4348:	f89d 0007 	ldrb.w	r0, [sp, #7]
    434c:	2801      	cmp	r0, #1
    434e:	d1f8      	bne.n	4342 <nrfx_clock_stop+0xa6>
    4350:	f004 f98b 	bl	866a <nrfx_busy_wait>
    4354:	3c01      	subs	r4, #1
    4356:	d1ee      	bne.n	4336 <nrfx_clock_stop+0x9a>
    4358:	e7f3      	b.n	4342 <nrfx_clock_stop+0xa6>
    435a:	bf00      	nop
    435c:	20000b08 	.word	0x20000b08
    4360:	00009682 	.word	0x00009682
    4364:	00008fc5 	.word	0x00008fc5
    4368:	00009637 	.word	0x00009637
    436c:	000097ab 	.word	0x000097ab
    4370:	4000000c 	.word	0x4000000c
    4374:	40000004 	.word	0x40000004

00004378 <nrfx_power_clock_irq_handler>:
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    4378:	4b16      	ldr	r3, [pc, #88]	; (43d4 <nrfx_power_clock_irq_handler+0x5c>)
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    437a:	b507      	push	{r0, r1, r2, lr}
    437c:	681a      	ldr	r2, [r3, #0]
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    437e:	b16a      	cbz	r2, 439c <nrfx_power_clock_irq_handler+0x24>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4380:	2200      	movs	r2, #0
    4382:	601a      	str	r2, [r3, #0]
    4384:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    4386:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    438a:	2201      	movs	r2, #1
    438c:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF_STARTED_MASK);

#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        if (!m_clock_cb.hfclk_started)
    4390:	4b11      	ldr	r3, [pc, #68]	; (43d8 <nrfx_power_clock_irq_handler+0x60>)
    4392:	7958      	ldrb	r0, [r3, #5]
    4394:	b910      	cbnz	r0, 439c <nrfx_power_clock_irq_handler+0x24>
        {
            m_clock_cb.hfclk_started = true;
    4396:	715a      	strb	r2, [r3, #5]
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    4398:	681b      	ldr	r3, [r3, #0]
    439a:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    439c:	4b0f      	ldr	r3, [pc, #60]	; (43dc <nrfx_power_clock_irq_handler+0x64>)
    439e:	681a      	ldr	r2, [r3, #0]
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    43a0:	b16a      	cbz	r2, 43be <nrfx_power_clock_irq_handler+0x46>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    43a2:	2000      	movs	r0, #0
    43a4:	6018      	str	r0, [r3, #0]
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
    43a6:	a901      	add	r1, sp, #4
    43a8:	681b      	ldr	r3, [r3, #0]
    43aa:	f7ff feab 	bl	4104 <nrf_clock_is_running.constprop.0>
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    43ae:	9a01      	ldr	r2, [sp, #4]
    43b0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    43b4:	b932      	cbnz	r2, 43c4 <nrfx_power_clock_irq_handler+0x4c>
    p_reg->LFCLKSRC = (uint32_t)(source);
    43b6:	2201      	movs	r2, #1
    43b8:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    43bc:	609a      	str	r2, [r3, #8]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    43be:	b003      	add	sp, #12
    43c0:	f85d fb04 	ldr.w	pc, [sp], #4
    p_reg->INTENCLR = mask;
    43c4:	2202      	movs	r2, #2
    43c6:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    43ca:	4b03      	ldr	r3, [pc, #12]	; (43d8 <nrfx_power_clock_irq_handler+0x60>)
    43cc:	2001      	movs	r0, #1
    43ce:	681b      	ldr	r3, [r3, #0]
    43d0:	4798      	blx	r3
}
    43d2:	e7f4      	b.n	43be <nrfx_power_clock_irq_handler+0x46>
    43d4:	40000100 	.word	0x40000100
    43d8:	20000b08 	.word	0x20000b08
    43dc:	40000104 	.word	0x40000104

000043e0 <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
    43e0:	b570      	push	{r4, r5, r6, lr}
        idx = 31 - NRF_CLZ(prev_mask);
        if (idx < 0) {
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
    43e2:	2501      	movs	r5, #1
        prev_mask = *p_mask;
    43e4:	6803      	ldr	r3, [r0, #0]
        idx = 31 - NRF_CLZ(prev_mask);
    43e6:	fab3 f283 	clz	r2, r3
        if (idx < 0) {
    43ea:	2a20      	cmp	r2, #32
        idx = 31 - NRF_CLZ(prev_mask);
    43ec:	f1c2 041f 	rsb	r4, r2, #31
        if (idx < 0) {
    43f0:	d014      	beq.n	441c <nrfx_flag32_alloc+0x3c>
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    43f2:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask & ~NRFX_BIT(idx);
    43f6:	fa05 f204 	lsl.w	r2, r5, r4
    43fa:	ea23 0202 	bic.w	r2, r3, r2
    43fe:	e850 6f00 	ldrex	r6, [r0]
    4402:	429e      	cmp	r6, r3
    4404:	d104      	bne.n	4410 <nrfx_flag32_alloc+0x30>
    4406:	e840 2c00 	strex	ip, r2, [r0]
    440a:	f1bc 0f00 	cmp.w	ip, #0
    440e:	d1f6      	bne.n	43fe <nrfx_flag32_alloc+0x1e>
    4410:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    4414:	d1e6      	bne.n	43e4 <nrfx_flag32_alloc+0x4>

    *p_flag = idx;

    return NRFX_SUCCESS;
    4416:	4802      	ldr	r0, [pc, #8]	; (4420 <nrfx_flag32_alloc+0x40>)
    *p_flag = idx;
    4418:	700c      	strb	r4, [r1, #0]
}
    441a:	bd70      	pop	{r4, r5, r6, pc}
            return NRFX_ERROR_NO_MEM;
    441c:	4801      	ldr	r0, [pc, #4]	; (4424 <nrfx_flag32_alloc+0x44>)
    441e:	e7fc      	b.n	441a <nrfx_flag32_alloc+0x3a>
    4420:	0bad0000 	.word	0x0bad0000
    4424:	0bad0002 	.word	0x0bad0002

00004428 <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
    4428:	6803      	ldr	r3, [r0, #0]
    442a:	40cb      	lsrs	r3, r1
    442c:	07db      	lsls	r3, r3, #31
{
    442e:	b510      	push	{r4, lr}
    if ((NRFX_BIT(flag) & *p_mask))
    4430:	d415      	bmi.n	445e <nrfx_flag32_free+0x36>
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
        new_mask = prev_mask | NRFX_BIT(flag);
    4432:	2301      	movs	r3, #1
    4434:	fa03 f101 	lsl.w	r1, r3, r1
        prev_mask = *p_mask;
    4438:	6803      	ldr	r3, [r0, #0]
    443a:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask | NRFX_BIT(flag);
    443e:	ea41 0203 	orr.w	r2, r1, r3
    4442:	e850 4f00 	ldrex	r4, [r0]
    4446:	429c      	cmp	r4, r3
    4448:	d104      	bne.n	4454 <nrfx_flag32_free+0x2c>
    444a:	e840 2c00 	strex	ip, r2, [r0]
    444e:	f1bc 0f00 	cmp.w	ip, #0
    4452:	d1f6      	bne.n	4442 <nrfx_flag32_free+0x1a>
    4454:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    4458:	d1ee      	bne.n	4438 <nrfx_flag32_free+0x10>

    return NRFX_SUCCESS;
    445a:	4802      	ldr	r0, [pc, #8]	; (4464 <nrfx_flag32_free+0x3c>)
}
    445c:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    445e:	4802      	ldr	r0, [pc, #8]	; (4468 <nrfx_flag32_free+0x40>)
    4460:	e7fc      	b.n	445c <nrfx_flag32_free+0x34>
    4462:	bf00      	nop
    4464:	0bad0000 	.word	0x0bad0000
    4468:	0bad0004 	.word	0x0bad0004

0000446c <pin_is_task_output>:
 *
 * @return True if pin is task output.
 */
static bool pin_is_task_output(uint32_t pin)
{
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    446c:	4b05      	ldr	r3, [pc, #20]	; (4484 <pin_is_task_output+0x18>)
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    446e:	3008      	adds	r0, #8
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    4470:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
    4474:	f000 0022 	and.w	r0, r0, #34	; 0x22
}
    4478:	f1a0 0322 	sub.w	r3, r0, #34	; 0x22
    447c:	4258      	negs	r0, r3
    447e:	4158      	adcs	r0, r3
    4480:	4770      	bx	lr
    4482:	bf00      	nop
    4484:	200000e8 	.word	0x200000e8

00004488 <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
    4488:	b570      	push	{r4, r5, r6, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    448a:	f100 0308 	add.w	r3, r0, #8
    448e:	4c0c      	ldr	r4, [pc, #48]	; (44c0 <call_handler+0x38>)
    4490:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
    4494:	05da      	lsls	r2, r3, #23
{
    4496:	4605      	mov	r5, r0
    4498:	460e      	mov	r6, r1
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    449a:	d507      	bpl.n	44ac <call_handler+0x24>
    449c:	f3c3 2343 	ubfx	r3, r3, #9, #4
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);

    if (handler)
    {
        handler->handler(pin, trigger, handler->p_context);
    44a0:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
    44a4:	f854 3033 	ldr.w	r3, [r4, r3, lsl #3]
    44a8:	6852      	ldr	r2, [r2, #4]
    44aa:	4798      	blx	r3
    }
    if (m_cb.global_handler.handler)
    44ac:	68a3      	ldr	r3, [r4, #8]
    44ae:	b12b      	cbz	r3, 44bc <call_handler+0x34>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    44b0:	68e2      	ldr	r2, [r4, #12]
    44b2:	4631      	mov	r1, r6
    44b4:	4628      	mov	r0, r5
    }
}
    44b6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    44ba:	4718      	bx	r3
}
    44bc:	bd70      	pop	{r4, r5, r6, pc}
    44be:	bf00      	nop
    44c0:	200000e8 	.word	0x200000e8

000044c4 <release_handler>:
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    44c4:	4b19      	ldr	r3, [pc, #100]	; (452c <release_handler+0x68>)
    44c6:	3008      	adds	r0, #8
{
    44c8:	b510      	push	{r4, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    44ca:	f833 2010 	ldrh.w	r2, [r3, r0, lsl #1]
    44ce:	05d1      	lsls	r1, r2, #23
    44d0:	d51d      	bpl.n	450e <release_handler+0x4a>
    44d2:	f3c2 2143 	ubfx	r1, r2, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
    44d6:	f422 52f8 	bic.w	r2, r2, #7936	; 0x1f00
    44da:	f823 2010 	strh.w	r2, [r3, r0, lsl #1]
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    44de:	f103 0410 	add.w	r4, r3, #16
    44e2:	2000      	movs	r0, #0
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    44e4:	f834 2b02 	ldrh.w	r2, [r4], #2
    44e8:	f412 7f80 	tst.w	r2, #256	; 0x100
    44ec:	d003      	beq.n	44f6 <release_handler+0x32>
    44ee:	f3c2 2243 	ubfx	r2, r2, #9, #4
    44f2:	4291      	cmp	r1, r2
    44f4:	d00b      	beq.n	450e <release_handler+0x4a>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    44f6:	3001      	adds	r0, #1
    44f8:	2830      	cmp	r0, #48	; 0x30
    44fa:	d1f3      	bne.n	44e4 <release_handler+0x20>
        m_cb.handlers[handler_id].handler = NULL;
    44fc:	2200      	movs	r2, #0
    44fe:	f843 2031 	str.w	r2, [r3, r1, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    4502:	480b      	ldr	r0, [pc, #44]	; (4530 <release_handler+0x6c>)
    4504:	f7ff ff90 	bl	4428 <nrfx_flag32_free>
        NRFX_ASSERT(err == NRFX_SUCCESS);
    4508:	4b0a      	ldr	r3, [pc, #40]	; (4534 <release_handler+0x70>)
    450a:	4298      	cmp	r0, r3
    450c:	d100      	bne.n	4510 <release_handler+0x4c>
}
    450e:	bd10      	pop	{r4, pc}
        NRFX_ASSERT(err == NRFX_SUCCESS);
    4510:	4909      	ldr	r1, [pc, #36]	; (4538 <release_handler+0x74>)
    4512:	480a      	ldr	r0, [pc, #40]	; (453c <release_handler+0x78>)
    4514:	4a0a      	ldr	r2, [pc, #40]	; (4540 <release_handler+0x7c>)
    4516:	f44f 7399 	mov.w	r3, #306	; 0x132
    451a:	f003 fe1a 	bl	8152 <printk>
}
    451e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        NRFX_ASSERT(err == NRFX_SUCCESS);
    4522:	4807      	ldr	r0, [pc, #28]	; (4540 <release_handler+0x7c>)
    4524:	f44f 7199 	mov.w	r1, #306	; 0x132
    4528:	f003 bd3f 	b.w	7faa <assert_post_action>
    452c:	200000e8 	.word	0x200000e8
    4530:	2000015c 	.word	0x2000015c
    4534:	0bad0000 	.word	0x0bad0000
    4538:	00009704 	.word	0x00009704
    453c:	00008fc5 	.word	0x00008fc5
    4540:	000096a0 	.word	0x000096a0

00004544 <pin_handler_trigger_uninit>:
{
    4544:	b538      	push	{r3, r4, r5, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    4546:	4c0a      	ldr	r4, [pc, #40]	; (4570 <pin_handler_trigger_uninit+0x2c>)
    4548:	f100 0508 	add.w	r5, r0, #8
    454c:	f834 3015 	ldrh.w	r3, [r4, r5, lsl #1]
    if (pin_in_use_by_te(pin))
    4550:	069a      	lsls	r2, r3, #26
    4552:	d506      	bpl.n	4562 <pin_handler_trigger_uninit+0x1e>
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
    4554:	0b5b      	lsrs	r3, r3, #13
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
    4556:	4a07      	ldr	r2, [pc, #28]	; (4574 <pin_handler_trigger_uninit+0x30>)
    4558:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    455c:	2100      	movs	r1, #0
    455e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    release_handler(pin);
    4562:	f7ff ffaf 	bl	44c4 <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
    4566:	2300      	movs	r3, #0
    4568:	f824 3015 	strh.w	r3, [r4, r5, lsl #1]
}
    456c:	bd38      	pop	{r3, r4, r5, pc}
    456e:	bf00      	nop
    4570:	200000e8 	.word	0x200000e8
    4574:	40006000 	.word	0x40006000

00004578 <nrf_gpio_pin_port_decode>:
{
    4578:	b510      	push	{r4, lr}
    457a:	4604      	mov	r4, r0
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    457c:	6800      	ldr	r0, [r0, #0]
    457e:	f004 f876 	bl	866e <nrf_gpio_pin_present_check>
    4582:	b958      	cbnz	r0, 459c <nrf_gpio_pin_port_decode+0x24>
    4584:	4912      	ldr	r1, [pc, #72]	; (45d0 <nrf_gpio_pin_port_decode+0x58>)
    4586:	4813      	ldr	r0, [pc, #76]	; (45d4 <nrf_gpio_pin_port_decode+0x5c>)
    4588:	4a13      	ldr	r2, [pc, #76]	; (45d8 <nrf_gpio_pin_port_decode+0x60>)
    458a:	f240 2329 	movw	r3, #553	; 0x229
    458e:	f003 fde0 	bl	8152 <printk>
    4592:	4811      	ldr	r0, [pc, #68]	; (45d8 <nrf_gpio_pin_port_decode+0x60>)
    4594:	f240 2129 	movw	r1, #553	; 0x229
    4598:	f003 fd07 	bl	7faa <assert_post_action>
    uint32_t pin_number = *p_pin;
    459c:	6823      	ldr	r3, [r4, #0]
    *p_pin = pin_number & 0x1F;
    459e:	f003 021f 	and.w	r2, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    45a2:	095b      	lsrs	r3, r3, #5
    *p_pin = pin_number & 0x1F;
    45a4:	6022      	str	r2, [r4, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    45a6:	d00d      	beq.n	45c4 <nrf_gpio_pin_port_decode+0x4c>
    45a8:	2b01      	cmp	r3, #1
    45aa:	d00e      	beq.n	45ca <nrf_gpio_pin_port_decode+0x52>
            NRFX_ASSERT(0);
    45ac:	490b      	ldr	r1, [pc, #44]	; (45dc <nrf_gpio_pin_port_decode+0x64>)
    45ae:	4809      	ldr	r0, [pc, #36]	; (45d4 <nrf_gpio_pin_port_decode+0x5c>)
    45b0:	4a09      	ldr	r2, [pc, #36]	; (45d8 <nrf_gpio_pin_port_decode+0x60>)
    45b2:	f240 232e 	movw	r3, #558	; 0x22e
    45b6:	f003 fdcc 	bl	8152 <printk>
    45ba:	4807      	ldr	r0, [pc, #28]	; (45d8 <nrf_gpio_pin_port_decode+0x60>)
    45bc:	f240 212e 	movw	r1, #558	; 0x22e
    45c0:	f003 fcf3 	bl	7faa <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    45c4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
}
    45c8:	bd10      	pop	{r4, pc}
        case 1: return NRF_P1;
    45ca:	4805      	ldr	r0, [pc, #20]	; (45e0 <nrf_gpio_pin_port_decode+0x68>)
    45cc:	e7fc      	b.n	45c8 <nrf_gpio_pin_port_decode+0x50>
    45ce:	bf00      	nop
    45d0:	000095c4 	.word	0x000095c4
    45d4:	00008fc5 	.word	0x00008fc5
    45d8:	00009591 	.word	0x00009591
    45dc:	000097ab 	.word	0x000097ab
    45e0:	50000300 	.word	0x50000300

000045e4 <nrfx_gpiote_input_configure>:
{
    45e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    45e6:	4604      	mov	r4, r0
    45e8:	b085      	sub	sp, #20
    45ea:	4617      	mov	r7, r2
    45ec:	461d      	mov	r5, r3
    if (p_input_config)
    45ee:	b1f1      	cbz	r1, 462e <nrfx_gpiote_input_configure+0x4a>
        if (pin_is_task_output(pin))
    45f0:	f7ff ff3c 	bl	446c <pin_is_task_output>
    45f4:	b110      	cbz	r0, 45fc <nrfx_gpiote_input_configure+0x18>
                return NRFX_ERROR_INVALID_PARAM;
    45f6:	484a      	ldr	r0, [pc, #296]	; (4720 <nrfx_gpiote_input_configure+0x13c>)
}
    45f8:	b005      	add	sp, #20
    45fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    45fc:	460b      	mov	r3, r1
    45fe:	e9cd 0000 	strd	r0, r0, [sp]
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
    4602:	f88d 000e 	strb.w	r0, [sp, #14]
        nrf_gpio_pin_input_t input_connect = NRF_GPIO_PIN_INPUT_CONNECT;
    4606:	f88d 000f 	strb.w	r0, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    460a:	f10d 020f 	add.w	r2, sp, #15
    460e:	f10d 010e 	add.w	r1, sp, #14
    4612:	4620      	mov	r0, r4
    4614:	f004 f840 	bl	8698 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    4618:	4a42      	ldr	r2, [pc, #264]	; (4724 <nrfx_gpiote_input_configure+0x140>)
    461a:	f104 0108 	add.w	r1, r4, #8
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
    461e:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    4622:	f023 0302 	bic.w	r3, r3, #2
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    4626:	f043 0301 	orr.w	r3, r3, #1
    462a:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_trigger_config)
    462e:	b197      	cbz	r7, 4656 <nrfx_gpiote_input_configure+0x72>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    4630:	4b3c      	ldr	r3, [pc, #240]	; (4724 <nrfx_gpiote_input_configure+0x140>)
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
    4632:	783e      	ldrb	r6, [r7, #0]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
    4634:	687a      	ldr	r2, [r7, #4]
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    4636:	f104 0008 	add.w	r0, r4, #8
    463a:	f833 1010 	ldrh.w	r1, [r3, r0, lsl #1]
        if (pin_is_output(pin))
    463e:	078f      	lsls	r7, r1, #30
    4640:	d50c      	bpl.n	465c <nrfx_gpiote_input_configure+0x78>
            if (use_evt)
    4642:	2a00      	cmp	r2, #0
    4644:	d1d7      	bne.n	45f6 <nrfx_gpiote_input_configure+0x12>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
    4646:	f833 2010 	ldrh.w	r2, [r3, r0, lsl #1]
    464a:	f022 021c 	bic.w	r2, r2, #28
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    464e:	ea42 0286 	orr.w	r2, r2, r6, lsl #2
    4652:	f823 2010 	strh.w	r2, [r3, r0, lsl #1]
    if (p_handler_config)
    4656:	bbcd      	cbnz	r5, 46cc <nrfx_gpiote_input_configure+0xe8>
    return NRFX_SUCCESS;
    4658:	4833      	ldr	r0, [pc, #204]	; (4728 <nrfx_gpiote_input_configure+0x144>)
    465a:	e7cd      	b.n	45f8 <nrfx_gpiote_input_configure+0x14>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
    465c:	f021 0120 	bic.w	r1, r1, #32
    4660:	04c9      	lsls	r1, r1, #19
    4662:	0cc9      	lsrs	r1, r1, #19
    4664:	f823 1010 	strh.w	r1, [r3, r0, lsl #1]
            if (use_evt)
    4668:	2a00      	cmp	r2, #0
    466a:	d0ec      	beq.n	4646 <nrfx_gpiote_input_configure+0x62>
                if (!edge)
    466c:	2e03      	cmp	r6, #3
    466e:	d8c2      	bhi.n	45f6 <nrfx_gpiote_input_configure+0x12>
                uint8_t ch = *p_trigger_config->p_in_channel;
    4670:	7817      	ldrb	r7, [r2, #0]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
    4672:	b92e      	cbnz	r6, 4680 <nrfx_gpiote_input_configure+0x9c>
    4674:	4a2d      	ldr	r2, [pc, #180]	; (472c <nrfx_gpiote_input_configure+0x148>)
    4676:	f507 71a2 	add.w	r1, r7, #324	; 0x144
    467a:	f842 6021 	str.w	r6, [r2, r1, lsl #2]
#if defined(NRF9160_XXAA) || defined(NRF5340_XXAA)
    p_reg->CONFIG[idx] = 0;
#endif
}
    467e:	e7e2      	b.n	4646 <nrfx_gpiote_input_configure+0x62>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    4680:	00ba      	lsls	r2, r7, #2
    4682:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    4686:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    468a:	ea41 3147 	orr.w	r1, r1, r7, lsl #13
    468e:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
    4692:	f02c 0c03 	bic.w	ip, ip, #3
    4696:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    469a:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
    469e:	f42c 3c4f 	bic.w	ip, ip, #211968	; 0x33c00
    46a2:	f42c 7c40 	bic.w	ip, ip, #768	; 0x300
    46a6:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    46aa:	f8d2 e510 	ldr.w	lr, [r2, #1296]	; 0x510
    46ae:	ea4f 2c04 	mov.w	ip, r4, lsl #8
    46b2:	f40c 5c7c 	and.w	ip, ip, #16128	; 0x3f00
    46b6:	ea4e 4e06 	orr.w	lr, lr, r6, lsl #16
    46ba:	ea4c 0c0e 	orr.w	ip, ip, lr
    46be:	f041 0120 	orr.w	r1, r1, #32
    46c2:	f823 1010 	strh.w	r1, [r3, r0, lsl #1]
    46c6:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
    46ca:	e7bc      	b.n	4646 <nrfx_gpiote_input_configure+0x62>
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
    46cc:	e9d5 6700 	ldrd	r6, r7, [r5]
    release_handler(pin);
    46d0:	4620      	mov	r0, r4
    46d2:	f7ff fef7 	bl	44c4 <release_handler>
    if (!handler)
    46d6:	2e00      	cmp	r6, #0
    46d8:	d0be      	beq.n	4658 <nrfx_gpiote_input_configure+0x74>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    46da:	4d12      	ldr	r5, [pc, #72]	; (4724 <nrfx_gpiote_input_configure+0x140>)
    46dc:	682b      	ldr	r3, [r5, #0]
    46de:	429e      	cmp	r6, r3
    46e0:	d104      	bne.n	46ec <nrfx_gpiote_input_configure+0x108>
    46e2:	686b      	ldr	r3, [r5, #4]
    46e4:	429f      	cmp	r7, r3
    46e6:	d101      	bne.n	46ec <nrfx_gpiote_input_configure+0x108>
    46e8:	2200      	movs	r2, #0
    46ea:	e00a      	b.n	4702 <nrfx_gpiote_input_configure+0x11e>
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
    46ec:	4810      	ldr	r0, [pc, #64]	; (4730 <nrfx_gpiote_input_configure+0x14c>)
    46ee:	f10d 010f 	add.w	r1, sp, #15
    46f2:	f7ff fe75 	bl	43e0 <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
    46f6:	4b0c      	ldr	r3, [pc, #48]	; (4728 <nrfx_gpiote_input_configure+0x144>)
    46f8:	4298      	cmp	r0, r3
    46fa:	f47f af7d 	bne.w	45f8 <nrfx_gpiote_input_configure+0x14>
        handler_id = (int32_t)id;
    46fe:	f89d 200f 	ldrb.w	r2, [sp, #15]
    m_cb.handlers[handler_id].handler = handler;
    4702:	f845 6032 	str.w	r6, [r5, r2, lsl #3]
    m_cb.handlers[handler_id].p_context = p_context;
    4706:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    470a:	3408      	adds	r4, #8
    m_cb.handlers[handler_id].p_context = p_context;
    470c:	605f      	str	r7, [r3, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    470e:	f835 3014 	ldrh.w	r3, [r5, r4, lsl #1]
    4712:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
    4716:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    471a:	f825 3014 	strh.w	r3, [r5, r4, lsl #1]
    471e:	e79b      	b.n	4658 <nrfx_gpiote_input_configure+0x74>
    4720:	0bad0004 	.word	0x0bad0004
    4724:	200000e8 	.word	0x200000e8
    4728:	0bad0000 	.word	0x0bad0000
    472c:	40006000 	.word	0x40006000
    4730:	2000015c 	.word	0x2000015c

00004734 <nrfx_gpiote_output_configure>:
{
    4734:	b5f0      	push	{r4, r5, r6, r7, lr}
    4736:	4604      	mov	r4, r0
    4738:	b085      	sub	sp, #20
    473a:	4615      	mov	r5, r2
    if (p_config)
    473c:	b309      	cbz	r1, 4782 <nrfx_gpiote_output_configure+0x4e>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    473e:	f100 0708 	add.w	r7, r0, #8
    4742:	4e31      	ldr	r6, [pc, #196]	; (4808 <nrfx_gpiote_output_configure+0xd4>)
    4744:	f836 3017 	ldrh.w	r3, [r6, r7, lsl #1]
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
    4748:	0798      	lsls	r0, r3, #30
    474a:	d401      	bmi.n	4750 <nrfx_gpiote_output_configure+0x1c>
    474c:	069a      	lsls	r2, r3, #26
    474e:	d458      	bmi.n	4802 <nrfx_gpiote_output_configure+0xce>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    4750:	f013 0f1c 	tst.w	r3, #28
    4754:	d002      	beq.n	475c <nrfx_gpiote_output_configure+0x28>
    4756:	784b      	ldrb	r3, [r1, #1]
    4758:	2b01      	cmp	r3, #1
    475a:	d052      	beq.n	4802 <nrfx_gpiote_output_configure+0xce>
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_OUTPUT;
    475c:	2301      	movs	r3, #1
    475e:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &p_config->input_connect, &p_config->pull,
    4762:	2300      	movs	r3, #0
    4764:	e9cd 1300 	strd	r1, r3, [sp]
    4768:	1c4a      	adds	r2, r1, #1
    476a:	1c8b      	adds	r3, r1, #2
    476c:	4620      	mov	r0, r4
    476e:	f10d 010f 	add.w	r1, sp, #15
    4772:	f003 ff91 	bl	8698 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    4776:	f836 3017 	ldrh.w	r3, [r6, r7, lsl #1]
    477a:	f043 0303 	orr.w	r3, r3, #3
    477e:	f826 3017 	strh.w	r3, [r6, r7, lsl #1]
    if (p_task_config)
    4782:	b915      	cbnz	r5, 478a <nrfx_gpiote_output_configure+0x56>
    return NRFX_SUCCESS;
    4784:	4821      	ldr	r0, [pc, #132]	; (480c <nrfx_gpiote_output_configure+0xd8>)
}
    4786:	b005      	add	sp, #20
    4788:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    478a:	4e1f      	ldr	r6, [pc, #124]	; (4808 <nrfx_gpiote_output_configure+0xd4>)
    478c:	f104 0708 	add.w	r7, r4, #8
    4790:	f836 0017 	ldrh.w	r0, [r6, r7, lsl #1]
        if (pin_is_input(pin))
    4794:	0783      	lsls	r3, r0, #30
    4796:	d534      	bpl.n	4802 <nrfx_gpiote_output_configure+0xce>
        uint32_t ch = p_task_config->task_ch;
    4798:	f895 c000 	ldrb.w	ip, [r5]
    p_reg->CONFIG[idx] = 0;
    479c:	4661      	mov	r1, ip
    479e:	0089      	lsls	r1, r1, #2
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    47a0:	f020 0020 	bic.w	r0, r0, #32
    47a4:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    47a8:	04c0      	lsls	r0, r0, #19
    47aa:	f501 41c0 	add.w	r1, r1, #24576	; 0x6000
    47ae:	0cc0      	lsrs	r0, r0, #19
    47b0:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    47b4:	2300      	movs	r3, #0
    47b6:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
    47ba:	786a      	ldrb	r2, [r5, #1]
    47bc:	2a00      	cmp	r2, #0
    47be:	d0e1      	beq.n	4784 <nrfx_gpiote_output_configure+0x50>
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
    47c0:	f8d1 3510 	ldr.w	r3, [r1, #1296]	; 0x510
            nrf_gpiote_task_configure(NRF_GPIOTE, ch, pin,
    47c4:	78ad      	ldrb	r5, [r5, #2]
    47c6:	f423 1399 	bic.w	r3, r3, #1253376	; 0x132000
    47ca:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    47ce:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    47d2:	f8d1 e510 	ldr.w	lr, [r1, #1296]	; 0x510
    47d6:	0223      	lsls	r3, r4, #8
    47d8:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    47dc:	0412      	lsls	r2, r2, #16
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    47de:	ea43 030e 	orr.w	r3, r3, lr
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    47e2:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    47e6:	052d      	lsls	r5, r5, #20
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    47e8:	4313      	orrs	r3, r2
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    47ea:	f405 1580 	and.w	r5, r5, #1048576	; 0x100000
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    47ee:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    47f2:	432b      	orrs	r3, r5
    47f4:	f040 0020 	orr.w	r0, r0, #32
    47f8:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    47fc:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
    4800:	e7c0      	b.n	4784 <nrfx_gpiote_output_configure+0x50>
            return NRFX_ERROR_INVALID_PARAM;
    4802:	4803      	ldr	r0, [pc, #12]	; (4810 <nrfx_gpiote_output_configure+0xdc>)
    4804:	e7bf      	b.n	4786 <nrfx_gpiote_output_configure+0x52>
    4806:	bf00      	nop
    4808:	200000e8 	.word	0x200000e8
    480c:	0bad0000 	.word	0x0bad0000
    4810:	0bad0004 	.word	0x0bad0004

00004814 <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
    4814:	4b01      	ldr	r3, [pc, #4]	; (481c <nrfx_gpiote_global_callback_set+0x8>)
    m_cb.global_handler.p_context = p_context;
    4816:	e9c3 0102 	strd	r0, r1, [r3, #8]
}
    481a:	4770      	bx	lr
    481c:	200000e8 	.word	0x200000e8

00004820 <nrfx_gpiote_channel_get>:
{
    4820:	b538      	push	{r3, r4, r5, lr}
    4822:	4604      	mov	r4, r0
    NRFX_ASSERT(p_channel);
    4824:	460d      	mov	r5, r1
    4826:	b959      	cbnz	r1, 4840 <nrfx_gpiote_channel_get+0x20>
    4828:	490b      	ldr	r1, [pc, #44]	; (4858 <nrfx_gpiote_channel_get+0x38>)
    482a:	480c      	ldr	r0, [pc, #48]	; (485c <nrfx_gpiote_channel_get+0x3c>)
    482c:	4a0c      	ldr	r2, [pc, #48]	; (4860 <nrfx_gpiote_channel_get+0x40>)
    482e:	f240 2335 	movw	r3, #565	; 0x235
    4832:	f003 fc8e 	bl	8152 <printk>
    4836:	480a      	ldr	r0, [pc, #40]	; (4860 <nrfx_gpiote_channel_get+0x40>)
    4838:	f240 2135 	movw	r1, #565	; 0x235
    483c:	f003 fbb5 	bl	7faa <assert_post_action>
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    4840:	3408      	adds	r4, #8
    4842:	4b08      	ldr	r3, [pc, #32]	; (4864 <nrfx_gpiote_channel_get+0x44>)
    4844:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
    if (pin_in_use_by_te(pin))
    4848:	069a      	lsls	r2, r3, #26
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    484a:	bf43      	ittte	mi
    484c:	0b5b      	lsrmi	r3, r3, #13
    484e:	702b      	strbmi	r3, [r5, #0]
        return NRFX_SUCCESS;
    4850:	4805      	ldrmi	r0, [pc, #20]	; (4868 <nrfx_gpiote_channel_get+0x48>)
        return NRFX_ERROR_INVALID_PARAM;
    4852:	4806      	ldrpl	r0, [pc, #24]	; (486c <nrfx_gpiote_channel_get+0x4c>)
}
    4854:	bd38      	pop	{r3, r4, r5, pc}
    4856:	bf00      	nop
    4858:	00009718 	.word	0x00009718
    485c:	00008fc5 	.word	0x00008fc5
    4860:	000096a0 	.word	0x000096a0
    4864:	200000e8 	.word	0x200000e8
    4868:	0bad0000 	.word	0x0bad0000
    486c:	0bad0004 	.word	0x0bad0004

00004870 <nrfx_gpiote_init>:
{
    4870:	b538      	push	{r3, r4, r5, lr}
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
    4872:	4c0e      	ldr	r4, [pc, #56]	; (48ac <nrfx_gpiote_init+0x3c>)
    4874:	f894 5078 	ldrb.w	r5, [r4, #120]	; 0x78
    4878:	b9b5      	cbnz	r5, 48a8 <nrfx_gpiote_init+0x38>
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
    487a:	2260      	movs	r2, #96	; 0x60
    487c:	4629      	mov	r1, r5
    487e:	f104 0010 	add.w	r0, r4, #16
    4882:	f003 fcc7 	bl	8214 <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
    4886:	2006      	movs	r0, #6
    4888:	f7fd fcfc 	bl	2284 <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    488c:	4b08      	ldr	r3, [pc, #32]	; (48b0 <nrfx_gpiote_init+0x40>)
    return err_code;
    488e:	4809      	ldr	r0, [pc, #36]	; (48b4 <nrfx_gpiote_init+0x44>)
    4890:	601d      	str	r5, [r3, #0]
    4892:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    4894:	4b08      	ldr	r3, [pc, #32]	; (48b8 <nrfx_gpiote_init+0x48>)
    4896:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    489a:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
    489e:	2301      	movs	r3, #1
    48a0:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
    48a4:	6763      	str	r3, [r4, #116]	; 0x74
}
    48a6:	bd38      	pop	{r3, r4, r5, pc}
        return err_code;
    48a8:	4804      	ldr	r0, [pc, #16]	; (48bc <nrfx_gpiote_init+0x4c>)
    48aa:	e7fc      	b.n	48a6 <nrfx_gpiote_init+0x36>
    48ac:	200000e8 	.word	0x200000e8
    48b0:	4000617c 	.word	0x4000617c
    48b4:	0bad0000 	.word	0x0bad0000
    48b8:	40006000 	.word	0x40006000
    48bc:	0bad0005 	.word	0x0bad0005

000048c0 <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
    48c0:	4b03      	ldr	r3, [pc, #12]	; (48d0 <nrfx_gpiote_is_init+0x10>)
    48c2:	f893 0078 	ldrb.w	r0, [r3, #120]	; 0x78
}
    48c6:	3800      	subs	r0, #0
    48c8:	bf18      	it	ne
    48ca:	2001      	movne	r0, #1
    48cc:	4770      	bx	lr
    48ce:	bf00      	nop
    48d0:	200000e8 	.word	0x200000e8

000048d4 <nrfx_gpiote_channel_free>:
{
    48d4:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
    48d6:	4801      	ldr	r0, [pc, #4]	; (48dc <nrfx_gpiote_channel_free+0x8>)
    48d8:	f7ff bda6 	b.w	4428 <nrfx_flag32_free>
    48dc:	20000158 	.word	0x20000158

000048e0 <nrfx_gpiote_channel_alloc>:
{
    48e0:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
    48e2:	4801      	ldr	r0, [pc, #4]	; (48e8 <nrfx_gpiote_channel_alloc+0x8>)
    48e4:	f7ff bd7c 	b.w	43e0 <nrfx_flag32_alloc>
    48e8:	20000158 	.word	0x20000158

000048ec <nrfx_gpiote_trigger_enable>:
{
    48ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    return PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]) != NRFX_GPIOTE_TRIGGER_NONE;
    48ee:	4d31      	ldr	r5, [pc, #196]	; (49b4 <nrfx_gpiote_trigger_enable+0xc8>)
    48f0:	f100 0708 	add.w	r7, r0, #8
{
    48f4:	4604      	mov	r4, r0
    return PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]) != NRFX_GPIOTE_TRIGGER_NONE;
    48f6:	f835 3017 	ldrh.w	r3, [r5, r7, lsl #1]
    NRFX_ASSERT(pin_has_trigger(pin));
    48fa:	f013 0f1c 	tst.w	r3, #28
{
    48fe:	460e      	mov	r6, r1
    NRFX_ASSERT(pin_has_trigger(pin));
    4900:	d10b      	bne.n	491a <nrfx_gpiote_trigger_enable+0x2e>
    4902:	492d      	ldr	r1, [pc, #180]	; (49b8 <nrfx_gpiote_trigger_enable+0xcc>)
    4904:	482d      	ldr	r0, [pc, #180]	; (49bc <nrfx_gpiote_trigger_enable+0xd0>)
    4906:	4a2e      	ldr	r2, [pc, #184]	; (49c0 <nrfx_gpiote_trigger_enable+0xd4>)
    4908:	f240 33df 	movw	r3, #991	; 0x3df
    490c:	f003 fc21 	bl	8152 <printk>
    4910:	482b      	ldr	r0, [pc, #172]	; (49c0 <nrfx_gpiote_trigger_enable+0xd4>)
    4912:	f240 31df 	movw	r1, #991	; 0x3df
    4916:	f003 fb48 	bl	7faa <assert_post_action>
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    491a:	f835 0017 	ldrh.w	r0, [r5, r7, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    491e:	0683      	lsls	r3, r0, #26
    4920:	d51f      	bpl.n	4962 <nrfx_gpiote_trigger_enable+0x76>
    4922:	f010 0302 	ands.w	r3, r0, #2
    4926:	d11c      	bne.n	4962 <nrfx_gpiote_trigger_enable+0x76>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    4928:	0b41      	lsrs	r1, r0, #13
        nrf_gpiote_event_clear(NRF_GPIOTE, nrf_gpiote_in_event_get(ch));
    492a:	4608      	mov	r0, r1
    492c:	f003 feb0 	bl	8690 <nrf_gpiote_in_event_get>
    return ((uint32_t)p_reg + event);
    4930:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
    4934:	f500 40c0 	add.w	r0, r0, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    4938:	6003      	str	r3, [r0, #0]
    493a:	6803      	ldr	r3, [r0, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    493c:	008b      	lsls	r3, r1, #2
    493e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    4942:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    4946:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    494a:	f042 0201 	orr.w	r2, r2, #1
    494e:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
        if (int_enable)
    4952:	b126      	cbz	r6, 495e <nrfx_gpiote_trigger_enable+0x72>
    p_reg->INTENSET = mask;
    4954:	4a1b      	ldr	r2, [pc, #108]	; (49c4 <nrfx_gpiote_trigger_enable+0xd8>)
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
    4956:	2301      	movs	r3, #1
    4958:	408b      	lsls	r3, r1
    495a:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
    495e:	b003      	add	sp, #12
    4960:	bdf0      	pop	{r4, r5, r6, r7, pc}
        NRFX_ASSERT(int_enable);
    4962:	b95e      	cbnz	r6, 497c <nrfx_gpiote_trigger_enable+0x90>
    4964:	4918      	ldr	r1, [pc, #96]	; (49c8 <nrfx_gpiote_trigger_enable+0xdc>)
    4966:	4815      	ldr	r0, [pc, #84]	; (49bc <nrfx_gpiote_trigger_enable+0xd0>)
    4968:	4a15      	ldr	r2, [pc, #84]	; (49c0 <nrfx_gpiote_trigger_enable+0xd4>)
    496a:	f240 33ee 	movw	r3, #1006	; 0x3ee
    496e:	f003 fbf0 	bl	8152 <printk>
    4972:	4813      	ldr	r0, [pc, #76]	; (49c0 <nrfx_gpiote_trigger_enable+0xd4>)
    4974:	f240 31ee 	movw	r1, #1006	; 0x3ee
    4978:	f003 fb17 	bl	7faa <assert_post_action>
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    497c:	f835 3017 	ldrh.w	r3, [r5, r7, lsl #1]
    4980:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
    4984:	2b04      	cmp	r3, #4
    4986:	d010      	beq.n	49aa <nrfx_gpiote_trigger_enable+0xbe>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
    4988:	2b05      	cmp	r3, #5
    498a:	d010      	beq.n	49ae <nrfx_gpiote_trigger_enable+0xc2>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    498c:	a801      	add	r0, sp, #4
    498e:	9401      	str	r4, [sp, #4]
    4990:	f7ff fdf2 	bl	4578 <nrf_gpio_pin_port_decode>
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    4994:	9b01      	ldr	r3, [sp, #4]
    return p_reg->IN;
    4996:	f8d0 1510 	ldr.w	r1, [r0, #1296]	; 0x510
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    499a:	40d9      	lsrs	r1, r3
    499c:	f001 0101 	and.w	r1, r1, #1
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    49a0:	3102      	adds	r1, #2
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    49a2:	4620      	mov	r0, r4
    49a4:	f003 fec3 	bl	872e <nrf_gpio_cfg_sense_set>
}
    49a8:	e7d9      	b.n	495e <nrfx_gpiote_trigger_enable+0x72>
        sense = NRF_GPIO_PIN_SENSE_LOW;
    49aa:	2103      	movs	r1, #3
    49ac:	e7f9      	b.n	49a2 <nrfx_gpiote_trigger_enable+0xb6>
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    49ae:	2102      	movs	r1, #2
    49b0:	e7f7      	b.n	49a2 <nrfx_gpiote_trigger_enable+0xb6>
    49b2:	bf00      	nop
    49b4:	200000e8 	.word	0x200000e8
    49b8:	00009722 	.word	0x00009722
    49bc:	00008fc5 	.word	0x00008fc5
    49c0:	000096a0 	.word	0x000096a0
    49c4:	40006000 	.word	0x40006000
    49c8:	00009737 	.word	0x00009737

000049cc <nrfx_gpiote_trigger_disable>:
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    49cc:	4b0e      	ldr	r3, [pc, #56]	; (4a08 <nrfx_gpiote_trigger_disable+0x3c>)
    49ce:	f100 0208 	add.w	r2, r0, #8
    49d2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    49d6:	0699      	lsls	r1, r3, #26
    49d8:	d513      	bpl.n	4a02 <nrfx_gpiote_trigger_disable+0x36>
    49da:	079a      	lsls	r2, r3, #30
    49dc:	d411      	bmi.n	4a02 <nrfx_gpiote_trigger_disable+0x36>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    49de:	0b5b      	lsrs	r3, r3, #13
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    49e0:	2201      	movs	r2, #1
    49e2:	409a      	lsls	r2, r3
    p_reg->INTENCLR = mask;
    49e4:	009b      	lsls	r3, r3, #2
    49e6:	4909      	ldr	r1, [pc, #36]	; (4a0c <nrfx_gpiote_trigger_disable+0x40>)
    49e8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    49ec:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    49f0:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    49f4:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    49f8:	f022 0203 	bic.w	r2, r2, #3
    49fc:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
}
    4a00:	4770      	bx	lr
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    4a02:	2100      	movs	r1, #0
    4a04:	f003 be93 	b.w	872e <nrf_gpio_cfg_sense_set>
    4a08:	200000e8 	.word	0x200000e8
    4a0c:	40006000 	.word	0x40006000

00004a10 <nrfx_gpiote_pin_uninit>:
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    4a10:	4b0e      	ldr	r3, [pc, #56]	; (4a4c <nrfx_gpiote_pin_uninit+0x3c>)
    4a12:	f100 0208 	add.w	r2, r0, #8
{
    4a16:	b513      	push	{r0, r1, r4, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    4a18:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
    if (!pin_in_use(pin))
    4a1c:	07db      	lsls	r3, r3, #31
{
    4a1e:	4604      	mov	r4, r0
    if (!pin_in_use(pin))
    4a20:	d511      	bpl.n	4a46 <nrfx_gpiote_pin_uninit+0x36>
    nrfx_gpiote_trigger_disable(pin);
    4a22:	f7ff ffd3 	bl	49cc <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
    4a26:	4620      	mov	r0, r4
    4a28:	f7ff fd8c 	bl	4544 <pin_handler_trigger_uninit>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4a2c:	a801      	add	r0, sp, #4
    4a2e:	9401      	str	r4, [sp, #4]
    4a30:	f7ff fda2 	bl	4578 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    4a34:	9b01      	ldr	r3, [sp, #4]
    4a36:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    4a3a:	2202      	movs	r2, #2
    4a3c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
    nrf_gpio_cfg(
    4a40:	4803      	ldr	r0, [pc, #12]	; (4a50 <nrfx_gpiote_pin_uninit+0x40>)
}
    4a42:	b002      	add	sp, #8
    4a44:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    4a46:	4803      	ldr	r0, [pc, #12]	; (4a54 <nrfx_gpiote_pin_uninit+0x44>)
    4a48:	e7fb      	b.n	4a42 <nrfx_gpiote_pin_uninit+0x32>
    4a4a:	bf00      	nop
    4a4c:	200000e8 	.word	0x200000e8
    4a50:	0bad0000 	.word	0x0bad0000
    4a54:	0bad0004 	.word	0x0bad0004

00004a58 <nrfx_gpiote_irq_handler>:
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    }
}

void nrfx_gpiote_irq_handler(void)
{
    4a58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4a5c:	4b65      	ldr	r3, [pc, #404]	; (4bf4 <nrfx_gpiote_irq_handler+0x19c>)
    return p_reg->INTENSET & mask;
    4a5e:	4866      	ldr	r0, [pc, #408]	; (4bf8 <nrfx_gpiote_irq_handler+0x1a0>)
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    4a60:	4966      	ldr	r1, [pc, #408]	; (4bfc <nrfx_gpiote_irq_handler+0x1a4>)
    uint32_t status = 0;
    4a62:	2500      	movs	r5, #0
{
    4a64:	b089      	sub	sp, #36	; 0x24
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
    4a66:	2201      	movs	r2, #1
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    4a68:	462c      	mov	r4, r5
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4a6a:	681e      	ldr	r6, [r3, #0]
    {
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
    4a6c:	b136      	cbz	r6, 4a7c <nrfx_gpiote_irq_handler+0x24>
    return p_reg->INTENSET & mask;
    4a6e:	f8d0 6304 	ldr.w	r6, [r0, #772]	; 0x304
    4a72:	4216      	tst	r6, r2
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    4a74:	bf1e      	ittt	ne
    4a76:	601c      	strne	r4, [r3, #0]
    4a78:	681e      	ldrne	r6, [r3, #0]
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
    4a7a:	4315      	orrne	r5, r2
        }
        mask <<= 1;
    4a7c:	3304      	adds	r3, #4
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    4a7e:	428b      	cmp	r3, r1
        mask <<= 1;
    4a80:	ea4f 0242 	mov.w	r2, r2, lsl #1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    4a84:	d1f1      	bne.n	4a6a <nrfx_gpiote_irq_handler+0x12>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4a86:	4f5e      	ldr	r7, [pc, #376]	; (4c00 <nrfx_gpiote_irq_handler+0x1a8>)
    4a88:	683b      	ldr	r3, [r7, #0]
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
    4a8a:	b37b      	cbz	r3, 4aec <nrfx_gpiote_irq_handler+0x94>
        *p_masks = gpio_regs[i]->LATCH;
    4a8c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    4a90:	4e5c      	ldr	r6, [pc, #368]	; (4c04 <nrfx_gpiote_irq_handler+0x1ac>)
    4a92:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
    4a96:	9206      	str	r2, [sp, #24]
        gpio_regs[i]->LATCH = *p_masks;
    4a98:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    4a9c:	f8d6 3520 	ldr.w	r3, [r6, #1312]	; 0x520
    4aa0:	9307      	str	r3, [sp, #28]
        gpio_regs[i]->LATCH = *p_masks;
    4aa2:	f8c6 3520 	str.w	r3, [r6, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    4aa6:	9601      	str	r6, [sp, #4]
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    4aa8:	f10d 0918 	add.w	r9, sp, #24
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    4aac:	f04f 0800 	mov.w	r8, #0
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    bit = BITMASK_RELBIT_GET(bit);
    p_mask8[byte_idx] &= ~(1 << bit);
    4ab0:	f04f 0b01 	mov.w	fp, #1
            while (latch[i])
    4ab4:	f8d9 3000 	ldr.w	r3, [r9]
    4ab8:	b9f3      	cbnz	r3, 4af8 <nrfx_gpiote_irq_handler+0xa0>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    4aba:	f108 0820 	add.w	r8, r8, #32
    4abe:	f1b8 0f40 	cmp.w	r8, #64	; 0x40
    4ac2:	f109 0904 	add.w	r9, r9, #4
    4ac6:	d1f5      	bne.n	4ab4 <nrfx_gpiote_irq_handler+0x5c>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    4ac8:	603b      	str	r3, [r7, #0]
    4aca:	683b      	ldr	r3, [r7, #0]
        gpio_regs[i]->LATCH = *p_masks;
    4acc:	9901      	ldr	r1, [sp, #4]
        *p_masks = gpio_regs[i]->LATCH;
    4ace:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    4ad2:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
    4ad6:	9206      	str	r2, [sp, #24]
        gpio_regs[i]->LATCH = *p_masks;
    4ad8:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    4adc:	9b01      	ldr	r3, [sp, #4]
    4ade:	f8d3 3520 	ldr.w	r3, [r3, #1312]	; 0x520
    4ae2:	9307      	str	r3, [sp, #28]
        gpio_regs[i]->LATCH = *p_masks;
    4ae4:	f8c1 3520 	str.w	r3, [r1, #1312]	; 0x520
        if (latch[port_idx])
    4ae8:	4313      	orrs	r3, r2
    4aea:	d1dd      	bne.n	4aa8 <nrfx_gpiote_irq_handler+0x50>
        mask &= ~NRFX_BIT(ch);
    4aec:	2401      	movs	r4, #1
    while (mask)
    4aee:	2d00      	cmp	r5, #0
    4af0:	d168      	bne.n	4bc4 <nrfx_gpiote_irq_handler+0x16c>
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
}
    4af2:	b009      	add	sp, #36	; 0x24
    4af4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                uint32_t pin = NRF_CTZ(latch[i]);
    4af8:	fa93 f3a3 	rbit	r3, r3
    4afc:	fab3 f383 	clz	r3, r3
                pin += 32 * i;
    4b00:	eb08 0603 	add.w	r6, r8, r3
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    4b04:	f106 0208 	add.w	r2, r6, #8
    4b08:	4b3f      	ldr	r3, [pc, #252]	; (4c08 <nrfx_gpiote_irq_handler+0x1b0>)
    4b0a:	9605      	str	r6, [sp, #20]
    4b0c:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
    4b10:	f3c2 0382 	ubfx	r3, r2, #2, #3
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    4b14:	08f4      	lsrs	r4, r6, #3
    4b16:	9302      	str	r3, [sp, #8]
    4b18:	469a      	mov	sl, r3
    p_mask8[byte_idx] &= ~(1 << bit);
    4b1a:	ab06      	add	r3, sp, #24
    bit = BITMASK_RELBIT_GET(bit);
    4b1c:	f006 0007 	and.w	r0, r6, #7
    p_mask8[byte_idx] &= ~(1 << bit);
    4b20:	fa0b fc00 	lsl.w	ip, fp, r0
    4b24:	5d18      	ldrb	r0, [r3, r4]
    4b26:	ea20 000c 	bic.w	r0, r0, ip
    4b2a:	5518      	strb	r0, [r3, r4]
    4b2c:	0891      	lsrs	r1, r2, #2
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4b2e:	a805      	add	r0, sp, #20
    4b30:	9103      	str	r1, [sp, #12]
    4b32:	f7ff fd21 	bl	4578 <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    4b36:	9c05      	ldr	r4, [sp, #20]
    if (is_level(trigger))
    4b38:	9903      	ldr	r1, [sp, #12]
    4b3a:	f504 74e0 	add.w	r4, r4, #448	; 0x1c0
    4b3e:	074b      	lsls	r3, r1, #29
    4b40:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
    4b44:	f3c4 4401 	ubfx	r4, r4, #16, #2
    4b48:	d523      	bpl.n	4b92 <nrfx_gpiote_irq_handler+0x13a>
        call_handler(pin, trigger);
    4b4a:	4651      	mov	r1, sl
    4b4c:	4630      	mov	r0, r6
    4b4e:	f7ff fc9b 	bl	4488 <call_handler>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4b52:	a805      	add	r0, sp, #20
    4b54:	9605      	str	r6, [sp, #20]
    4b56:	f7ff fd0f 	bl	4578 <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    4b5a:	9a05      	ldr	r2, [sp, #20]
    4b5c:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    4b60:	b2e4      	uxtb	r4, r4
    4b62:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
        if (nrf_gpio_pin_sense_get(pin) == sense)
    4b66:	f3c2 4201 	ubfx	r2, r2, #16, #2
    4b6a:	4294      	cmp	r4, r2
    4b6c:	d107      	bne.n	4b7e <nrfx_gpiote_irq_handler+0x126>
            nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    4b6e:	2100      	movs	r1, #0
    4b70:	4630      	mov	r0, r6
    4b72:	f003 fddc 	bl	872e <nrf_gpio_cfg_sense_set>
            nrf_gpio_cfg_sense_set(pin, sense);
    4b76:	4621      	mov	r1, r4
    4b78:	4630      	mov	r0, r6
    4b7a:	f003 fdd8 	bl	872e <nrf_gpio_cfg_sense_set>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4b7e:	a805      	add	r0, sp, #20
    4b80:	9605      	str	r6, [sp, #20]
    4b82:	f7ff fcf9 	bl	4578 <nrf_gpio_pin_port_decode>
    reg->LATCH = (1 << pin_number);
    4b86:	9b05      	ldr	r3, [sp, #20]
    4b88:	fa0b f303 	lsl.w	r3, fp, r3
    4b8c:	f8c0 3520 	str.w	r3, [r0, #1312]	; 0x520
    4b90:	e790      	b.n	4ab4 <nrfx_gpiote_irq_handler+0x5c>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    4b92:	2c02      	cmp	r4, #2
        nrf_gpio_cfg_sense_set(pin, next_sense);
    4b94:	bf0c      	ite	eq
    4b96:	2103      	moveq	r1, #3
    4b98:	2102      	movne	r1, #2
    4b9a:	4630      	mov	r0, r6
    4b9c:	f003 fdc7 	bl	872e <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    4ba0:	9b02      	ldr	r3, [sp, #8]
    4ba2:	2b03      	cmp	r3, #3
    4ba4:	d004      	beq.n	4bb0 <nrfx_gpiote_irq_handler+0x158>
    4ba6:	2c02      	cmp	r4, #2
    4ba8:	d107      	bne.n	4bba <nrfx_gpiote_irq_handler+0x162>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    4baa:	f1ba 0f01 	cmp.w	sl, #1
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    4bae:	d1e6      	bne.n	4b7e <nrfx_gpiote_irq_handler+0x126>
            call_handler(pin, trigger);
    4bb0:	4651      	mov	r1, sl
    4bb2:	4630      	mov	r0, r6
    4bb4:	f7ff fc68 	bl	4488 <call_handler>
    4bb8:	e7e1      	b.n	4b7e <nrfx_gpiote_irq_handler+0x126>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    4bba:	2c03      	cmp	r4, #3
    4bbc:	d1df      	bne.n	4b7e <nrfx_gpiote_irq_handler+0x126>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    4bbe:	f1ba 0f02 	cmp.w	sl, #2
    4bc2:	e7f4      	b.n	4bae <nrfx_gpiote_irq_handler+0x156>
        uint32_t ch = NRF_CTZ(mask);
    4bc4:	fa95 f3a5 	rbit	r3, r5
    4bc8:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
    4bcc:	fa04 f203 	lsl.w	r2, r4, r3
    4bd0:	009b      	lsls	r3, r3, #2
    4bd2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    4bd6:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    4bda:	ea25 0502 	bic.w	r5, r5, r2
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    4bde:	f8d3 0510 	ldr.w	r0, [r3, #1296]	; 0x510
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
    4be2:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    4be6:	f3c0 2005 	ubfx	r0, r0, #8, #6
    4bea:	f3c1 4101 	ubfx	r1, r1, #16, #2
    4bee:	f7ff fc4b 	bl	4488 <call_handler>
    4bf2:	e77c      	b.n	4aee <nrfx_gpiote_irq_handler+0x96>
    4bf4:	40006100 	.word	0x40006100
    4bf8:	40006000 	.word	0x40006000
    4bfc:	40006120 	.word	0x40006120
    4c00:	4000617c 	.word	0x4000617c
    4c04:	50000300 	.word	0x50000300
    4c08:	200000e8 	.word	0x200000e8

00004c0c <nrfx_ppi_channel_alloc>:
    nrfx_flag32_init(&m_groups_allocated, NRFX_PPI_ALL_APP_GROUPS_MASK);
}


nrfx_err_t nrfx_ppi_channel_alloc(nrf_ppi_channel_t * p_channel)
{
    4c0c:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_channels_allocated, (uint8_t *)p_channel);
    4c0e:	4801      	ldr	r0, [pc, #4]	; (4c14 <nrfx_ppi_channel_alloc+0x8>)
    4c10:	f7ff bbe6 	b.w	43e0 <nrfx_flag32_alloc>
    4c14:	20000164 	.word	0x20000164

00004c18 <nrf_pwm_sequence_set>:
}

NRF_STATIC_INLINE void nrf_pwm_sequence_set(NRF_PWM_Type *             p_reg,
                                            uint8_t                    seq_id,
                                            nrf_pwm_sequence_t const * p_seq)
{
    4c18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4c1c:	4604      	mov	r4, r0
    4c1e:	460e      	mov	r6, r1
    NRFX_ASSERT(p_seq != NULL);
    4c20:	4615      	mov	r5, r2
    4c22:	b95a      	cbnz	r2, 4c3c <nrf_pwm_sequence_set+0x24>
    4c24:	4932      	ldr	r1, [pc, #200]	; (4cf0 <nrf_pwm_sequence_set+0xd8>)
    4c26:	4833      	ldr	r0, [pc, #204]	; (4cf4 <nrf_pwm_sequence_set+0xdc>)
    4c28:	4a33      	ldr	r2, [pc, #204]	; (4cf8 <nrf_pwm_sequence_set+0xe0>)
    4c2a:	f240 23a7 	movw	r3, #679	; 0x2a7
    4c2e:	f003 fa90 	bl	8152 <printk>
    4c32:	4831      	ldr	r0, [pc, #196]	; (4cf8 <nrf_pwm_sequence_set+0xe0>)
    4c34:	f240 21a7 	movw	r1, #679	; 0x2a7
    4c38:	f003 f9b7 	bl	7faa <assert_post_action>

    nrf_pwm_seq_ptr_set(      p_reg, seq_id, p_seq->values.p_raw);
    4c3c:	682f      	ldr	r7, [r5, #0]
NRF_STATIC_INLINE void nrf_pwm_seq_ptr_set(NRF_PWM_Type *   p_reg,
                                           uint8_t          seq_id,
                                           uint16_t const * p_values)
{
    NRFX_ASSERT(seq_id <= 1);
    NRFX_ASSERT(p_values != NULL);
    4c3e:	b95f      	cbnz	r7, 4c58 <nrf_pwm_sequence_set+0x40>
    4c40:	492e      	ldr	r1, [pc, #184]	; (4cfc <nrf_pwm_sequence_set+0xe4>)
    4c42:	482c      	ldr	r0, [pc, #176]	; (4cf4 <nrf_pwm_sequence_set+0xdc>)
    4c44:	4a2c      	ldr	r2, [pc, #176]	; (4cf8 <nrf_pwm_sequence_set+0xe0>)
    4c46:	f44f 732d 	mov.w	r3, #692	; 0x2b4
    4c4a:	f003 fa82 	bl	8152 <printk>
    4c4e:	482a      	ldr	r0, [pc, #168]	; (4cf8 <nrf_pwm_sequence_set+0xe0>)
    4c50:	f44f 712d 	mov.w	r1, #692	; 0x2b4
    4c54:	f003 f9a9 	bl	7faa <assert_post_action>
    p_reg->SEQ[seq_id].PTR = (uint32_t)p_values;
    4c58:	eb04 1846 	add.w	r8, r4, r6, lsl #5
    4c5c:	f8c8 7520 	str.w	r7, [r8, #1312]	; 0x520
    nrf_pwm_seq_cnt_set(      p_reg, seq_id, p_seq->length);
    4c60:	88af      	ldrh	r7, [r5, #4]
NRF_STATIC_INLINE void nrf_pwm_seq_cnt_set(NRF_PWM_Type * p_reg,
                                           uint8_t        seq_id,
                                           uint16_t       length)
{
    NRFX_ASSERT(seq_id <= 1);
    NRFX_ASSERT(length != 0);
    4c62:	2f00      	cmp	r7, #0
    4c64:	d138      	bne.n	4cd8 <nrf_pwm_sequence_set+0xc0>
    4c66:	4926      	ldr	r1, [pc, #152]	; (4d00 <nrf_pwm_sequence_set+0xe8>)
    4c68:	4a23      	ldr	r2, [pc, #140]	; (4cf8 <nrf_pwm_sequence_set+0xe0>)
    4c6a:	4822      	ldr	r0, [pc, #136]	; (4cf4 <nrf_pwm_sequence_set+0xdc>)
    4c6c:	f240 23bd 	movw	r3, #701	; 0x2bd
    4c70:	f003 fa6f 	bl	8152 <printk>
    4c74:	f240 21bd 	movw	r1, #701	; 0x2bd
    NRFX_ASSERT(length <= PWM_SEQ_CNT_CNT_Msk);
    4c78:	481f      	ldr	r0, [pc, #124]	; (4cf8 <nrf_pwm_sequence_set+0xe0>)
    4c7a:	f003 f996 	bl	7faa <assert_post_action>
    p_reg->SEQ[seq_id].CNT = length;
    4c7e:	f8c8 7524 	str.w	r7, [r8, #1316]	; 0x524
    nrf_pwm_seq_refresh_set(  p_reg, seq_id, p_seq->repeats);
    4c82:	68af      	ldr	r7, [r5, #8]
NRF_STATIC_INLINE void nrf_pwm_seq_refresh_set(NRF_PWM_Type * p_reg,
                                               uint8_t        seq_id,
                                               uint32_t       refresh)
{
    NRFX_ASSERT(seq_id <= 1);
    NRFX_ASSERT(refresh <= PWM_SEQ_REFRESH_CNT_Msk);
    4c84:	f1b7 7f80 	cmp.w	r7, #16777216	; 0x1000000
    4c88:	d30b      	bcc.n	4ca2 <nrf_pwm_sequence_set+0x8a>
    4c8a:	491e      	ldr	r1, [pc, #120]	; (4d04 <nrf_pwm_sequence_set+0xec>)
    4c8c:	4819      	ldr	r0, [pc, #100]	; (4cf4 <nrf_pwm_sequence_set+0xdc>)
    4c8e:	4a1a      	ldr	r2, [pc, #104]	; (4cf8 <nrf_pwm_sequence_set+0xe0>)
    4c90:	f240 23c7 	movw	r3, #711	; 0x2c7
    4c94:	f003 fa5d 	bl	8152 <printk>
    4c98:	4817      	ldr	r0, [pc, #92]	; (4cf8 <nrf_pwm_sequence_set+0xe0>)
    4c9a:	f240 21c7 	movw	r1, #711	; 0x2c7
    4c9e:	f003 f984 	bl	7faa <assert_post_action>
    nrf_pwm_seq_end_delay_set(p_reg, seq_id, p_seq->end_delay);
    4ca2:	68ed      	ldr	r5, [r5, #12]
    p_reg->SEQ[seq_id].REFRESH  = refresh;
    4ca4:	ea4f 1846 	mov.w	r8, r6, lsl #5
    4ca8:	eb04 1646 	add.w	r6, r4, r6, lsl #5
NRF_STATIC_INLINE void nrf_pwm_seq_end_delay_set(NRF_PWM_Type * p_reg,
                                                 uint8_t        seq_id,
                                                 uint32_t       end_delay)
{
    NRFX_ASSERT(seq_id <= 1);
    NRFX_ASSERT(end_delay <= PWM_SEQ_ENDDELAY_CNT_Msk);
    4cac:	f1b5 7f80 	cmp.w	r5, #16777216	; 0x1000000
    p_reg->SEQ[seq_id].REFRESH  = refresh;
    4cb0:	f8c6 7528 	str.w	r7, [r6, #1320]	; 0x528
    NRFX_ASSERT(end_delay <= PWM_SEQ_ENDDELAY_CNT_Msk);
    4cb4:	d30b      	bcc.n	4cce <nrf_pwm_sequence_set+0xb6>
    4cb6:	4914      	ldr	r1, [pc, #80]	; (4d08 <nrf_pwm_sequence_set+0xf0>)
    4cb8:	480e      	ldr	r0, [pc, #56]	; (4cf4 <nrf_pwm_sequence_set+0xdc>)
    4cba:	4a0f      	ldr	r2, [pc, #60]	; (4cf8 <nrf_pwm_sequence_set+0xe0>)
    4cbc:	f44f 7334 	mov.w	r3, #720	; 0x2d0
    4cc0:	f003 fa47 	bl	8152 <printk>
    4cc4:	480c      	ldr	r0, [pc, #48]	; (4cf8 <nrf_pwm_sequence_set+0xe0>)
    4cc6:	f44f 7134 	mov.w	r1, #720	; 0x2d0
    4cca:	f003 f96e 	bl	7faa <assert_post_action>
    p_reg->SEQ[seq_id].ENDDELAY = end_delay;
    4cce:	4444      	add	r4, r8
    4cd0:	f8c4 552c 	str.w	r5, [r4, #1324]	; 0x52c
}
    4cd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    NRFX_ASSERT(length <= PWM_SEQ_CNT_CNT_Msk);
    4cd8:	043b      	lsls	r3, r7, #16
    4cda:	d5d0      	bpl.n	4c7e <nrf_pwm_sequence_set+0x66>
    4cdc:	490b      	ldr	r1, [pc, #44]	; (4d0c <nrf_pwm_sequence_set+0xf4>)
    4cde:	4a06      	ldr	r2, [pc, #24]	; (4cf8 <nrf_pwm_sequence_set+0xe0>)
    4ce0:	4804      	ldr	r0, [pc, #16]	; (4cf4 <nrf_pwm_sequence_set+0xdc>)
    4ce2:	f240 23be 	movw	r3, #702	; 0x2be
    4ce6:	f003 fa34 	bl	8152 <printk>
    4cea:	f240 21be 	movw	r1, #702	; 0x2be
    4cee:	e7c3      	b.n	4c78 <nrf_pwm_sequence_set+0x60>
    4cf0:	00009774 	.word	0x00009774
    4cf4:	00008fc5 	.word	0x00008fc5
    4cf8:	00009742 	.word	0x00009742
    4cfc:	00009789 	.word	0x00009789
    4d00:	000097a1 	.word	0x000097a1
    4d04:	000097cb 	.word	0x000097cb
    4d08:	000097ec 	.word	0x000097ec
    4d0c:	000097ad 	.word	0x000097ad

00004d10 <nrf_gpio_pin_port_decode>:
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    4d10:	6802      	ldr	r2, [r0, #0]
    switch (port)
    4d12:	0953      	lsrs	r3, r2, #5
{
    4d14:	b510      	push	{r4, lr}
    4d16:	4604      	mov	r4, r0
    switch (port)
    4d18:	d02c      	beq.n	4d74 <nrf_gpio_pin_port_decode+0x64>
    4d1a:	2b01      	cmp	r3, #1
    uint32_t mask = 0;
    4d1c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    4d20:	bf18      	it	ne
    4d22:	2300      	movne	r3, #0
    pin_number &= 0x1F;
    4d24:	f002 021f 	and.w	r2, r2, #31
    return (mask & (1UL << pin_number)) ? true : false;
    4d28:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    4d2a:	07db      	lsls	r3, r3, #31
    4d2c:	d40b      	bmi.n	4d46 <nrf_gpio_pin_port_decode+0x36>
    4d2e:	4914      	ldr	r1, [pc, #80]	; (4d80 <nrf_gpio_pin_port_decode+0x70>)
    4d30:	4814      	ldr	r0, [pc, #80]	; (4d84 <nrf_gpio_pin_port_decode+0x74>)
    4d32:	4a15      	ldr	r2, [pc, #84]	; (4d88 <nrf_gpio_pin_port_decode+0x78>)
    4d34:	f240 2329 	movw	r3, #553	; 0x229
    4d38:	f003 fa0b 	bl	8152 <printk>
    4d3c:	4812      	ldr	r0, [pc, #72]	; (4d88 <nrf_gpio_pin_port_decode+0x78>)
    4d3e:	f240 2129 	movw	r1, #553	; 0x229
    4d42:	f003 f932 	bl	7faa <assert_post_action>
    uint32_t pin_number = *p_pin;
    4d46:	6823      	ldr	r3, [r4, #0]
    *p_pin = pin_number & 0x1F;
    4d48:	f003 021f 	and.w	r2, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4d4c:	095b      	lsrs	r3, r3, #5
    *p_pin = pin_number & 0x1F;
    4d4e:	6022      	str	r2, [r4, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4d50:	d00d      	beq.n	4d6e <nrf_gpio_pin_port_decode+0x5e>
    4d52:	2b01      	cmp	r3, #1
    4d54:	d011      	beq.n	4d7a <nrf_gpio_pin_port_decode+0x6a>
            NRFX_ASSERT(0);
    4d56:	490d      	ldr	r1, [pc, #52]	; (4d8c <nrf_gpio_pin_port_decode+0x7c>)
    4d58:	480a      	ldr	r0, [pc, #40]	; (4d84 <nrf_gpio_pin_port_decode+0x74>)
    4d5a:	4a0b      	ldr	r2, [pc, #44]	; (4d88 <nrf_gpio_pin_port_decode+0x78>)
    4d5c:	f240 232e 	movw	r3, #558	; 0x22e
    4d60:	f003 f9f7 	bl	8152 <printk>
    4d64:	4808      	ldr	r0, [pc, #32]	; (4d88 <nrf_gpio_pin_port_decode+0x78>)
    4d66:	f240 212e 	movw	r1, #558	; 0x22e
    4d6a:	f003 f91e 	bl	7faa <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4d6e:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
}
    4d72:	bd10      	pop	{r4, pc}
    switch (port)
    4d74:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    4d78:	e7d4      	b.n	4d24 <nrf_gpio_pin_port_decode+0x14>
        case 1: return NRF_P1;
    4d7a:	4805      	ldr	r0, [pc, #20]	; (4d90 <nrf_gpio_pin_port_decode+0x80>)
    4d7c:	e7f9      	b.n	4d72 <nrf_gpio_pin_port_decode+0x62>
    4d7e:	bf00      	nop
    4d80:	000095c4 	.word	0x000095c4
    4d84:	00008fc5 	.word	0x00008fc5
    4d88:	00009591 	.word	0x00009591
    4d8c:	000097ab 	.word	0x000097ab
    4d90:	50000300 	.word	0x50000300

00004d94 <nrfx_pwm_init>:

nrfx_err_t nrfx_pwm_init(nrfx_pwm_t const *        p_instance,
                         nrfx_pwm_config_t const * p_config,
                         nrfx_pwm_handler_t        handler,
                         void *                    p_context)
{
    4d94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4d98:	4606      	mov	r6, r0
    4d9a:	b087      	sub	sp, #28
    4d9c:	4691      	mov	r9, r2
    4d9e:	4698      	mov	r8, r3
    NRFX_ASSERT(p_config);
    4da0:	460c      	mov	r4, r1
    4da2:	b949      	cbnz	r1, 4db8 <nrfx_pwm_init+0x24>
    4da4:	4959      	ldr	r1, [pc, #356]	; (4f0c <nrfx_pwm_init+0x178>)
    4da6:	485a      	ldr	r0, [pc, #360]	; (4f10 <nrfx_pwm_init+0x17c>)
    4da8:	4a5a      	ldr	r2, [pc, #360]	; (4f14 <nrfx_pwm_init+0x180>)
    4daa:	238c      	movs	r3, #140	; 0x8c
    4dac:	f003 f9d1 	bl	8152 <printk>
    4db0:	4858      	ldr	r0, [pc, #352]	; (4f14 <nrfx_pwm_init+0x180>)
    4db2:	218c      	movs	r1, #140	; 0x8c
    4db4:	f003 f8f9 	bl	7faa <assert_post_action>

    nrfx_err_t err_code;

    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    4db8:	7937      	ldrb	r7, [r6, #4]

    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
    4dba:	4d57      	ldr	r5, [pc, #348]	; (4f18 <nrfx_pwm_init+0x184>)
    4dbc:	210c      	movs	r1, #12
    4dbe:	4379      	muls	r1, r7
    4dc0:	186b      	adds	r3, r5, r1
    4dc2:	7a1a      	ldrb	r2, [r3, #8]
    4dc4:	2a00      	cmp	r2, #0
    4dc6:	f040 809f 	bne.w	4f08 <nrfx_pwm_init+0x174>
        return err_code;
    }

    p_cb->handler = handler;
    p_cb->p_context = p_context;
    p_cb->skip_gpio_cfg = p_config->skip_gpio_cfg;
    4dca:	7b22      	ldrb	r2, [r4, #12]
    p_cb->handler = handler;
    4dcc:	f845 9001 	str.w	r9, [r5, r1]
    p_cb->p_context = p_context;
    4dd0:	f8c3 8004 	str.w	r8, [r3, #4]
    p_cb->skip_gpio_cfg = p_config->skip_gpio_cfg;
    4dd4:	729a      	strb	r2, [r3, #10]
    if (p_config->skip_gpio_cfg && p_config->skip_psel_cfg)
    4dd6:	2a00      	cmp	r2, #0
    4dd8:	d04d      	beq.n	4e76 <nrfx_pwm_init+0xe2>
    4dda:	7b63      	ldrb	r3, [r4, #13]
    4ddc:	2b00      	cmp	r3, #0
    4dde:	d04a      	beq.n	4e76 <nrfx_pwm_init+0xe2>

    configure_pins(p_instance, p_config);

    nrf_pwm_enable(p_instance->p_registers);
    4de0:	f8d6 8000 	ldr.w	r8, [r6]
    nrf_pwm_configure(p_instance->p_registers,
    4de4:	f8b4 9008 	ldrh.w	r9, [r4, #8]
    p_reg->ENABLE = (PWM_ENABLE_ENABLE_Enabled << PWM_ENABLE_ENABLE_Pos);
    4de8:	2301      	movs	r3, #1
    4dea:	f8c8 3500 	str.w	r3, [r8, #1280]	; 0x500
    NRFX_ASSERT(top_value <= PWM_COUNTERTOP_COUNTERTOP_Msk);
    4dee:	f9b4 3008 	ldrsh.w	r3, [r4, #8]
    4df2:	f894 b005 	ldrb.w	fp, [r4, #5]
    4df6:	f894 a006 	ldrb.w	sl, [r4, #6]
    4dfa:	2b00      	cmp	r3, #0
    4dfc:	da0b      	bge.n	4e16 <nrfx_pwm_init+0x82>
    4dfe:	4947      	ldr	r1, [pc, #284]	; (4f1c <nrfx_pwm_init+0x188>)
    4e00:	4843      	ldr	r0, [pc, #268]	; (4f10 <nrfx_pwm_init+0x17c>)
    4e02:	4a47      	ldr	r2, [pc, #284]	; (4f20 <nrfx_pwm_init+0x18c>)
    4e04:	f44f 7327 	mov.w	r3, #668	; 0x29c
    4e08:	f003 f9a3 	bl	8152 <printk>
    4e0c:	4844      	ldr	r0, [pc, #272]	; (4f20 <nrfx_pwm_init+0x18c>)
    4e0e:	f44f 7127 	mov.w	r1, #668	; 0x29c
    4e12:	f003 f8ca 	bl	7faa <assert_post_action>
    p_reg->PRESCALER  = base_clock;
    4e16:	f8c8 b50c 	str.w	fp, [r8, #1292]	; 0x50c
        p_config->base_clock, p_config->count_mode, p_config->top_value);
    nrf_pwm_decoder_set(p_instance->p_registers,
    4e1a:	6830      	ldr	r0, [r6, #0]
    p_reg->MODE       = mode;
    4e1c:	f8c8 a504 	str.w	sl, [r8, #1284]	; 0x504
    p_reg->COUNTERTOP = top_value;
    4e20:	f8c8 9508 	str.w	r9, [r8, #1288]	; 0x508

NRF_STATIC_INLINE void nrf_pwm_decoder_set(NRF_PWM_Type *     p_reg,
                                           nrf_pwm_dec_load_t dec_load,
                                           nrf_pwm_dec_step_t dec_step)
{
    p_reg->DECODER = ((uint32_t)dec_load << PWM_DECODER_LOAD_Pos) |
    4e24:	8963      	ldrh	r3, [r4, #10]
    4e26:	f8c0 3510 	str.w	r3, [r0, #1296]	; 0x510
    p_reg->SHORTS = mask;
    4e2a:	2300      	movs	r3, #0
    4e2c:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
    p_reg->INTEN = mask;
    4e30:	f8c0 3300 	str.w	r3, [r0, #768]	; 0x300
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4e34:	f8c0 311c 	str.w	r3, [r0, #284]	; 0x11c
    4e38:	f8d0 211c 	ldr.w	r2, [r0, #284]	; 0x11c
    4e3c:	f8c0 3110 	str.w	r3, [r0, #272]	; 0x110
    4e40:	f8d0 2110 	ldr.w	r2, [r0, #272]	; 0x110
    4e44:	f8c0 3114 	str.w	r3, [r0, #276]	; 0x114
    4e48:	f8d0 2114 	ldr.w	r2, [r0, #276]	; 0x114
    4e4c:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
    4e50:	f8d0 3104 	ldr.w	r3, [r0, #260]	; 0x104
    // handler is not used.
#if defined(USE_DMA_ISSUE_WORKAROUND)
    NRFX_IRQ_PRIORITY_SET(DMA_ISSUE_EGU_IRQn, p_config->irq_priority);
    NRFX_IRQ_ENABLE(DMA_ISSUE_EGU_IRQn);
#else
    if (p_cb->handler)
    4e54:	230c      	movs	r3, #12
    4e56:	437b      	muls	r3, r7
    4e58:	58eb      	ldr	r3, [r5, r3]
    4e5a:	b11b      	cbz	r3, 4e64 <nrfx_pwm_init+0xd0>
#endif
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(p_instance->p_registers),
            p_config->irq_priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(p_instance->p_registers));
    4e5c:	f340 3007 	sbfx	r0, r0, #12, #8
    4e60:	f7fd fa10 	bl	2284 <arch_irq_enable>
    }

    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    4e64:	230c      	movs	r3, #12
    4e66:	fb03 5507 	mla	r5, r3, r7, r5

    err_code = NRFX_SUCCESS;
    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
    4e6a:	482e      	ldr	r0, [pc, #184]	; (4f24 <nrfx_pwm_init+0x190>)
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    4e6c:	2301      	movs	r3, #1
    4e6e:	722b      	strb	r3, [r5, #8]
}
    4e70:	b007      	add	sp, #28
    4e72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4e76:	f104 39ff 	add.w	r9, r4, #4294967295	; 0xffffffff
    4e7a:	f10d 0808 	add.w	r8, sp, #8
    4e7e:	f104 0a03 	add.w	sl, r4, #3
        uint8_t output_pin = p_config->output_pins[i];
    4e82:	f819 2f01 	ldrb.w	r2, [r9, #1]!
        if (output_pin != NRFX_PWM_PIN_NOT_USED)
    4e86:	2aff      	cmp	r2, #255	; 0xff
    4e88:	d039      	beq.n	4efe <nrfx_pwm_init+0x16a>
            if (!p_config->skip_gpio_cfg)
    4e8a:	7b21      	ldrb	r1, [r4, #12]
            out_pins[i]   = output_pin & ~NRFX_PWM_PIN_INVERTED;
    4e8c:	f022 0b80 	bic.w	fp, r2, #128	; 0x80
    4e90:	f8c8 b000 	str.w	fp, [r8]
            if (!p_config->skip_gpio_cfg)
    4e94:	b9b1      	cbnz	r1, 4ec4 <nrfx_pwm_init+0x130>
    if (value == 0)
    4e96:	0613      	lsls	r3, r2, #24
    4e98:	f8cd b004 	str.w	fp, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4e9c:	a801      	add	r0, sp, #4
    if (value == 0)
    4e9e:	d426      	bmi.n	4eee <nrfx_pwm_init+0x15a>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4ea0:	f7ff ff36 	bl	4d10 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    4ea4:	9901      	ldr	r1, [sp, #4]
    4ea6:	2201      	movs	r2, #1
    4ea8:	408a      	lsls	r2, r1
    p_reg->OUTCLR = clr_mask;
    4eaa:	f8c0 250c 	str.w	r2, [r0, #1292]	; 0x50c
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4eae:	a801      	add	r0, sp, #4
    4eb0:	f8cd b004 	str.w	fp, [sp, #4]
    4eb4:	f7ff ff2c 	bl	4d10 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    4eb8:	9b01      	ldr	r3, [sp, #4]
    4eba:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    4ebe:	2203      	movs	r2, #3
    4ec0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
    for (i = 0; i < NRF_PWM_CHANNEL_COUNT; ++i)
    4ec4:	45d1      	cmp	r9, sl
    4ec6:	f108 0804 	add.w	r8, r8, #4
    4eca:	d1da      	bne.n	4e82 <nrfx_pwm_init+0xee>
    if (!p_config->skip_psel_cfg)
    4ecc:	7b63      	ldrb	r3, [r4, #13]
    4ece:	2b00      	cmp	r3, #0
    4ed0:	d186      	bne.n	4de0 <nrfx_pwm_init+0x4c>
    4ed2:	6833      	ldr	r3, [r6, #0]
        p_reg->PSEL.OUT[i] = out_pins[i];
    4ed4:	9a02      	ldr	r2, [sp, #8]
    4ed6:	f8c3 2560 	str.w	r2, [r3, #1376]	; 0x560
    4eda:	9a03      	ldr	r2, [sp, #12]
    4edc:	f8c3 2564 	str.w	r2, [r3, #1380]	; 0x564
    4ee0:	9a04      	ldr	r2, [sp, #16]
    4ee2:	f8c3 2568 	str.w	r2, [r3, #1384]	; 0x568
    4ee6:	9a05      	ldr	r2, [sp, #20]
    4ee8:	f8c3 256c 	str.w	r2, [r3, #1388]	; 0x56c
    for (i = 0; i < NRF_PWM_CHANNEL_COUNT; ++i)
    4eec:	e778      	b.n	4de0 <nrfx_pwm_init+0x4c>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4eee:	f7ff ff0f 	bl	4d10 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    4ef2:	9901      	ldr	r1, [sp, #4]
    4ef4:	2201      	movs	r2, #1
    4ef6:	408a      	lsls	r2, r1
    p_reg->OUTSET = set_mask;
    4ef8:	f8c0 2508 	str.w	r2, [r0, #1288]	; 0x508
    4efc:	e7d7      	b.n	4eae <nrfx_pwm_init+0x11a>
            out_pins[i] = NRF_PWM_PIN_NOT_CONNECTED;
    4efe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    4f02:	f8c8 3000 	str.w	r3, [r8]
    4f06:	e7dd      	b.n	4ec4 <nrfx_pwm_init+0x130>
        return err_code;
    4f08:	4807      	ldr	r0, [pc, #28]	; (4f28 <nrfx_pwm_init+0x194>)
    4f0a:	e7b1      	b.n	4e70 <nrfx_pwm_init+0xdc>
    4f0c:	0000984a 	.word	0x0000984a
    4f10:	00008fc5 	.word	0x00008fc5
    4f14:	0000980f 	.word	0x0000980f
    4f18:	20000b10 	.word	0x20000b10
    4f1c:	00009853 	.word	0x00009853
    4f20:	00009742 	.word	0x00009742
    4f24:	0bad0000 	.word	0x0bad0000
    4f28:	0bad0005 	.word	0x0bad0005

00004f2c <nrfx_pwm_simple_playback>:

uint32_t nrfx_pwm_simple_playback(nrfx_pwm_t const *         p_instance,
                                  nrf_pwm_sequence_t const * p_sequence,
                                  uint16_t                   playback_count,
                                  uint32_t                   flags)
{
    4f2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4f30:	4698      	mov	r8, r3
    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    4f32:	7903      	ldrb	r3, [r0, #4]
{
    4f34:	4614      	mov	r4, r2
    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    4f36:	4a31      	ldr	r2, [pc, #196]	; (4ffc <nrfx_pwm_simple_playback+0xd0>)
{
    4f38:	460e      	mov	r6, r1
    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    4f3a:	eb03 0143 	add.w	r1, r3, r3, lsl #1
    4f3e:	eb02 0781 	add.w	r7, r2, r1, lsl #2
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
    4f42:	210c      	movs	r1, #12
    4f44:	fb01 2303 	mla	r3, r1, r3, r2
{
    4f48:	4605      	mov	r5, r0
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
    4f4a:	7a1b      	ldrb	r3, [r3, #8]
    4f4c:	b95b      	cbnz	r3, 4f66 <nrfx_pwm_simple_playback+0x3a>
    4f4e:	492c      	ldr	r1, [pc, #176]	; (5000 <nrfx_pwm_simple_playback+0xd4>)
    4f50:	482c      	ldr	r0, [pc, #176]	; (5004 <nrfx_pwm_simple_playback+0xd8>)
    4f52:	4a2d      	ldr	r2, [pc, #180]	; (5008 <nrfx_pwm_simple_playback+0xdc>)
    4f54:	f44f 7396 	mov.w	r3, #300	; 0x12c
    4f58:	f003 f8fb 	bl	8152 <printk>
    4f5c:	482a      	ldr	r0, [pc, #168]	; (5008 <nrfx_pwm_simple_playback+0xdc>)
    4f5e:	f44f 7196 	mov.w	r1, #300	; 0x12c
    4f62:	f003 f822 	bl	7faa <assert_post_action>
    NRFX_ASSERT(playback_count > 0);
    4f66:	b95c      	cbnz	r4, 4f80 <nrfx_pwm_simple_playback+0x54>
    4f68:	4928      	ldr	r1, [pc, #160]	; (500c <nrfx_pwm_simple_playback+0xe0>)
    4f6a:	4826      	ldr	r0, [pc, #152]	; (5004 <nrfx_pwm_simple_playback+0xd8>)
    4f6c:	4a26      	ldr	r2, [pc, #152]	; (5008 <nrfx_pwm_simple_playback+0xdc>)
    4f6e:	f240 132d 	movw	r3, #301	; 0x12d
    4f72:	f003 f8ee 	bl	8152 <printk>
    4f76:	4824      	ldr	r0, [pc, #144]	; (5008 <nrfx_pwm_simple_playback+0xdc>)
    4f78:	f240 112d 	movw	r1, #301	; 0x12d
    4f7c:	f003 f815 	bl	7faa <assert_post_action>

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE bool nrfx_is_in_ram(void const * p_object)
{
    return ((((uint32_t)p_object) & 0xE0000000u) == 0x20000000u);
    4f80:	6833      	ldr	r3, [r6, #0]
    4f82:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
    NRFX_ASSERT(nrfx_is_in_ram(p_sequence->values.p_raw));
    4f86:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
    4f8a:	d00b      	beq.n	4fa4 <nrfx_pwm_simple_playback+0x78>
    4f8c:	4920      	ldr	r1, [pc, #128]	; (5010 <nrfx_pwm_simple_playback+0xe4>)
    4f8e:	481d      	ldr	r0, [pc, #116]	; (5004 <nrfx_pwm_simple_playback+0xd8>)
    4f90:	4a1d      	ldr	r2, [pc, #116]	; (5008 <nrfx_pwm_simple_playback+0xdc>)
    4f92:	f44f 7397 	mov.w	r3, #302	; 0x12e
    4f96:	f003 f8dc 	bl	8152 <printk>
    4f9a:	481b      	ldr	r0, [pc, #108]	; (5008 <nrfx_pwm_simple_playback+0xdc>)
    4f9c:	f44f 7197 	mov.w	r1, #302	; 0x12e
    4fa0:	f003 f803 	bl	7faa <assert_post_action>

    // To take advantage of the looping mechanism, we need to use both sequences
    // (single sequence can be played back only once).
    nrf_pwm_sequence_set(p_instance->p_registers, 0, p_sequence);
    4fa4:	6828      	ldr	r0, [r5, #0]
    4fa6:	4632      	mov	r2, r6
    4fa8:	2100      	movs	r1, #0
    4faa:	f7ff fe35 	bl	4c18 <nrf_pwm_sequence_set>
    nrf_pwm_sequence_set(p_instance->p_registers, 1, p_sequence);
    4fae:	6828      	ldr	r0, [r5, #0]
    4fb0:	4632      	mov	r2, r6
    4fb2:	2101      	movs	r1, #1
    4fb4:	f7ff fe30 	bl	4c18 <nrf_pwm_sequence_set>
    bool odd = (playback_count & 1);
    nrf_pwm_loop_set(p_instance->p_registers,
    4fb8:	6828      	ldr	r0, [r5, #0]
    4fba:	f004 0301 	and.w	r3, r4, #1
}

NRF_STATIC_INLINE void nrf_pwm_loop_set(NRF_PWM_Type * p_reg,
                                        uint16_t       loop_count)
{
    p_reg->LOOP = loop_count;
    4fbe:	eb03 0454 	add.w	r4, r3, r4, lsr #1
        (playback_count / 2) + (odd ? 1 : 0));

    uint32_t shorts_mask;
    if (flags & NRFX_PWM_FLAG_STOP)
    4fc2:	f018 0f01 	tst.w	r8, #1
    4fc6:	f8c0 4514 	str.w	r4, [r0, #1300]	; 0x514
    4fca:	d114      	bne.n	4ff6 <nrfx_pwm_simple_playback+0xca>
    {
        shorts_mask = NRF_PWM_SHORT_LOOPSDONE_STOP_MASK;
    }
    else if (flags & NRFX_PWM_FLAG_LOOP)
    4fcc:	f018 0202 	ands.w	r2, r8, #2
    4fd0:	d003      	beq.n	4fda <nrfx_pwm_simple_playback+0xae>
    {
        shorts_mask = odd ? NRF_PWM_SHORT_LOOPSDONE_SEQSTART1_MASK
                          : NRF_PWM_SHORT_LOOPSDONE_SEQSTART0_MASK;
    4fd2:	2b00      	cmp	r3, #0
    4fd4:	bf14      	ite	ne
    4fd6:	2208      	movne	r2, #8
    4fd8:	2204      	moveq	r2, #4
                  __func__,
                  p_sequence->length);
    NRFX_LOG_DEBUG("Sequence data:");
    NRFX_LOG_HEXDUMP_DEBUG((uint8_t *)p_sequence->values.p_raw,
                           p_sequence->length * sizeof(uint16_t));
    return start_playback(p_instance, p_cb, flags,
    4fda:	2b00      	cmp	r3, #0
    p_reg->SHORTS = mask;
    4fdc:	f8c0 2200 	str.w	r2, [r0, #512]	; 0x200
    4fe0:	4639      	mov	r1, r7
    4fe2:	fa5f f288 	uxtb.w	r2, r8
    4fe6:	bf18      	it	ne
    4fe8:	230c      	movne	r3, #12
        odd ? NRF_PWM_TASK_SEQSTART1 : NRF_PWM_TASK_SEQSTART0);
}
    4fea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    return start_playback(p_instance, p_cb, flags,
    4fee:	bf08      	it	eq
    4ff0:	2308      	moveq	r3, #8
    4ff2:	f003 bbab 	b.w	874c <start_playback.isra.0>
        shorts_mask = NRF_PWM_SHORT_LOOPSDONE_STOP_MASK;
    4ff6:	2210      	movs	r2, #16
    4ff8:	e7ef      	b.n	4fda <nrfx_pwm_simple_playback+0xae>
    4ffa:	bf00      	nop
    4ffc:	20000b10 	.word	0x20000b10
    5000:	00009874 	.word	0x00009874
    5004:	00008fc5 	.word	0x00008fc5
    5008:	0000980f 	.word	0x0000980f
    500c:	000098a0 	.word	0x000098a0
    5010:	000098b3 	.word	0x000098b3

00005014 <nrfx_pwm_is_stopped>:
    return ret_val;
}


bool nrfx_pwm_is_stopped(nrfx_pwm_t const * p_instance)
{
    5014:	b570      	push	{r4, r5, r6, lr}
    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
    5016:	4e12      	ldr	r6, [pc, #72]	; (5060 <nrfx_pwm_is_stopped+0x4c>)
    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    5018:	7904      	ldrb	r4, [r0, #4]
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
    501a:	220c      	movs	r2, #12
    501c:	fb02 6204 	mla	r2, r2, r4, r6
{
    5020:	4605      	mov	r5, r0
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
    5022:	7a12      	ldrb	r2, [r2, #8]
    5024:	b95a      	cbnz	r2, 503e <nrfx_pwm_is_stopped+0x2a>
    5026:	490f      	ldr	r1, [pc, #60]	; (5064 <nrfx_pwm_is_stopped+0x50>)
    5028:	480f      	ldr	r0, [pc, #60]	; (5068 <nrfx_pwm_is_stopped+0x54>)
    502a:	4a10      	ldr	r2, [pc, #64]	; (506c <nrfx_pwm_is_stopped+0x58>)
    502c:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
    5030:	f003 f88f 	bl	8152 <printk>
    5034:	480d      	ldr	r0, [pc, #52]	; (506c <nrfx_pwm_is_stopped+0x58>)
    5036:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
    503a:	f002 ffb6 	bl	7faa <assert_post_action>

    bool ret_val = false;

    // If the event handler is used (interrupts are enabled), the state will
    // be changed in interrupt handler when the STOPPED event occurs.
    if (p_cb->state != NRFX_DRV_STATE_POWERED_ON)
    503e:	230c      	movs	r3, #12
    {
        ret_val = true;
    }
    // If interrupts are disabled, we must check the STOPPED event here.
    if (nrf_pwm_event_check(p_instance->p_registers, NRF_PWM_EVENT_STOPPED))
    5040:	682a      	ldr	r2, [r5, #0]
    if (p_cb->state != NRFX_DRV_STATE_POWERED_ON)
    5042:	fb03 6404 	mla	r4, r3, r4, r6
    5046:	7a23      	ldrb	r3, [r4, #8]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5048:	f8d2 2104 	ldr.w	r2, [r2, #260]	; 0x104
    504c:	b2db      	uxtb	r3, r3
    if (nrf_pwm_event_check(p_instance->p_registers, NRF_PWM_EVENT_STOPPED))
    504e:	b91a      	cbnz	r2, 5058 <nrfx_pwm_is_stopped+0x44>
    if (p_cb->state != NRFX_DRV_STATE_POWERED_ON)
    5050:	1e98      	subs	r0, r3, #2
    5052:	bf18      	it	ne
    5054:	2001      	movne	r0, #1
        ret_val = true;
    }

    NRFX_LOG_INFO("%s returned %d.", __func__, ret_val);
    return ret_val;
}
    5056:	bd70      	pop	{r4, r5, r6, pc}
        p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    5058:	2001      	movs	r0, #1
    505a:	7220      	strb	r0, [r4, #8]
        ret_val = true;
    505c:	e7fb      	b.n	5056 <nrfx_pwm_is_stopped+0x42>
    505e:	bf00      	nop
    5060:	20000b10 	.word	0x20000b10
    5064:	00009874 	.word	0x00009874
    5068:	00008fc5 	.word	0x00008fc5
    506c:	0000980f 	.word	0x0000980f

00005070 <nrfx_pwm_stop>:
{
    5070:	b538      	push	{r3, r4, r5, lr}
    NRFX_ASSERT(m_cb[p_instance->drv_inst_idx].state != NRFX_DRV_STATE_UNINITIALIZED);
    5072:	4a14      	ldr	r2, [pc, #80]	; (50c4 <nrfx_pwm_stop+0x54>)
    5074:	7903      	ldrb	r3, [r0, #4]
{
    5076:	460d      	mov	r5, r1
    NRFX_ASSERT(m_cb[p_instance->drv_inst_idx].state != NRFX_DRV_STATE_UNINITIALIZED);
    5078:	210c      	movs	r1, #12
    507a:	fb01 2303 	mla	r3, r1, r3, r2
{
    507e:	4604      	mov	r4, r0
    NRFX_ASSERT(m_cb[p_instance->drv_inst_idx].state != NRFX_DRV_STATE_UNINITIALIZED);
    5080:	7a1b      	ldrb	r3, [r3, #8]
    5082:	b95b      	cbnz	r3, 509c <nrfx_pwm_stop+0x2c>
    5084:	4910      	ldr	r1, [pc, #64]	; (50c8 <nrfx_pwm_stop+0x58>)
    5086:	4811      	ldr	r0, [pc, #68]	; (50cc <nrfx_pwm_stop+0x5c>)
    5088:	4a11      	ldr	r2, [pc, #68]	; (50d0 <nrfx_pwm_stop+0x60>)
    508a:	f240 1385 	movw	r3, #389	; 0x185
    508e:	f003 f860 	bl	8152 <printk>
    5092:	480f      	ldr	r0, [pc, #60]	; (50d0 <nrfx_pwm_stop+0x60>)
    5094:	f240 1185 	movw	r1, #389	; 0x185
    5098:	f002 ff87 	bl	7faa <assert_post_action>
    nrf_pwm_shorts_set(p_instance->p_registers, 0);
    509c:	6823      	ldr	r3, [r4, #0]
    p_reg->SHORTS = mask;
    509e:	2200      	movs	r2, #0
    50a0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    50a4:	2201      	movs	r2, #1
    50a6:	605a      	str	r2, [r3, #4]
    if (nrfx_pwm_is_stopped(p_instance))
    50a8:	4620      	mov	r0, r4
    50aa:	f7ff ffb3 	bl	5014 <nrfx_pwm_is_stopped>
    50ae:	b938      	cbnz	r0, 50c0 <nrfx_pwm_stop+0x50>
            if (nrfx_pwm_is_stopped(p_instance))
    50b0:	4620      	mov	r0, r4
    50b2:	f7ff ffaf 	bl	5014 <nrfx_pwm_is_stopped>
    50b6:	b918      	cbnz	r0, 50c0 <nrfx_pwm_stop+0x50>
        } while (wait_until_stopped);
    50b8:	2d00      	cmp	r5, #0
    50ba:	d1f9      	bne.n	50b0 <nrfx_pwm_stop+0x40>
}
    50bc:	4628      	mov	r0, r5
    50be:	bd38      	pop	{r3, r4, r5, pc}
        ret_val = true;
    50c0:	2501      	movs	r5, #1
    50c2:	e7fb      	b.n	50bc <nrfx_pwm_stop+0x4c>
    50c4:	20000b10 	.word	0x20000b10
    50c8:	000098dc 	.word	0x000098dc
    50cc:	00008fc5 	.word	0x00008fc5
    50d0:	0000980f 	.word	0x0000980f

000050d4 <nrf52_errata_136>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    50d4:	4b03      	ldr	r3, [pc, #12]	; (50e4 <nrf52_errata_136+0x10>)
            if (var1 == 0x08)
    50d6:	6818      	ldr	r0, [r3, #0]
}
    50d8:	f1a0 0308 	sub.w	r3, r0, #8
    50dc:	4258      	negs	r0, r3
    50de:	4158      	adcs	r0, r3
    50e0:	4770      	bx	lr
    50e2:	bf00      	nop
    50e4:	10000130 	.word	0x10000130

000050e8 <nrf52_errata_103>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    50e8:	4b06      	ldr	r3, [pc, #24]	; (5104 <nrf52_errata_103+0x1c>)
            if (var1 == 0x08)
    50ea:	681b      	ldr	r3, [r3, #0]
    50ec:	2b08      	cmp	r3, #8
    50ee:	d106      	bne.n	50fe <nrf52_errata_103+0x16>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    50f0:	4b05      	ldr	r3, [pc, #20]	; (5108 <nrf52_errata_103+0x20>)
    50f2:	681b      	ldr	r3, [r3, #0]
                switch(var2)
    50f4:	2b05      	cmp	r3, #5
    50f6:	d802      	bhi.n	50fe <nrf52_errata_103+0x16>
    50f8:	4a04      	ldr	r2, [pc, #16]	; (510c <nrf52_errata_103+0x24>)
    50fa:	5cd0      	ldrb	r0, [r2, r3]
    50fc:	4770      	bx	lr
        return false;
    50fe:	2000      	movs	r0, #0
}
    5100:	4770      	bx	lr
    5102:	bf00      	nop
    5104:	10000130 	.word	0x10000130
    5108:	10000134 	.word	0x10000134
    510c:	00009927 	.word	0x00009927

00005110 <nvmc_wait>:

/* -- NVMC utility functions -- */
/* Waits until NVMC is done with the current pending action */
void nvmc_wait(void)
{
    while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    5110:	4a02      	ldr	r2, [pc, #8]	; (511c <nvmc_wait+0xc>)
    5112:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    5116:	2b00      	cmp	r3, #0
    5118:	d0fb      	beq.n	5112 <nvmc_wait+0x2>
}
    511a:	4770      	bx	lr
    511c:	4001e000 	.word	0x4001e000

00005120 <SystemInit>:
{
    SystemCoreClock = __SYSTEM_CLOCK_64M;
}

void SystemInit(void)
{
    5120:	b510      	push	{r4, lr}
    #endif

    #if NRF52_ERRATA_36_ENABLE_WORKAROUND
        /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_36()){
    5122:	f7ff ffd7 	bl	50d4 <nrf52_errata_136>
    5126:	b140      	cbz	r0, 513a <SystemInit+0x1a>
            NRF_CLOCK->EVENTS_DONE = 0;
    5128:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    512c:	2200      	movs	r2, #0
    512e:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
            NRF_CLOCK->EVENTS_CTTO = 0;
    5132:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
            NRF_CLOCK->CTIV = 0;
    5136:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    #endif

    #if NRF52_ERRATA_66_ENABLE_WORKAROUND
        /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_66()){
    513a:	f7ff ffcb 	bl	50d4 <nrf52_errata_136>
    513e:	2800      	cmp	r0, #0
    5140:	d046      	beq.n	51d0 <SystemInit+0xb0>
            NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
    5142:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    5146:	4b5b      	ldr	r3, [pc, #364]	; (52b4 <SystemInit+0x194>)
    5148:	f8d2 1404 	ldr.w	r1, [r2, #1028]	; 0x404
    514c:	f8c3 1520 	str.w	r1, [r3, #1312]	; 0x520
            NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
    5150:	f8d2 1408 	ldr.w	r1, [r2, #1032]	; 0x408
    5154:	f8c3 1524 	str.w	r1, [r3, #1316]	; 0x524
            NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
    5158:	f8d2 140c 	ldr.w	r1, [r2, #1036]	; 0x40c
    515c:	f8c3 1528 	str.w	r1, [r3, #1320]	; 0x528
            NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
    5160:	f8d2 1410 	ldr.w	r1, [r2, #1040]	; 0x410
    5164:	f8c3 152c 	str.w	r1, [r3, #1324]	; 0x52c
            NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
    5168:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
    516c:	f8c3 1530 	str.w	r1, [r3, #1328]	; 0x530
            NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
    5170:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    5174:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
            NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
    5178:	f8d2 141c 	ldr.w	r1, [r2, #1052]	; 0x41c
    517c:	f8c3 1540 	str.w	r1, [r3, #1344]	; 0x540
            NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
    5180:	f8d2 1420 	ldr.w	r1, [r2, #1056]	; 0x420
    5184:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
            NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
    5188:	f8d2 1424 	ldr.w	r1, [r2, #1060]	; 0x424
    518c:	f8c3 1548 	str.w	r1, [r3, #1352]	; 0x548
            NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
    5190:	f8d2 1428 	ldr.w	r1, [r2, #1064]	; 0x428
    5194:	f8c3 154c 	str.w	r1, [r3, #1356]	; 0x54c
            NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
    5198:	f8d2 142c 	ldr.w	r1, [r2, #1068]	; 0x42c
    519c:	f8c3 1550 	str.w	r1, [r3, #1360]	; 0x550
            NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
    51a0:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
    51a4:	f8c3 1554 	str.w	r1, [r3, #1364]	; 0x554
            NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
    51a8:	f8d2 1434 	ldr.w	r1, [r2, #1076]	; 0x434
    51ac:	f8c3 1560 	str.w	r1, [r3, #1376]	; 0x560
            NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
    51b0:	f8d2 1438 	ldr.w	r1, [r2, #1080]	; 0x438
    51b4:	f8c3 1564 	str.w	r1, [r3, #1380]	; 0x564
            NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
    51b8:	f8d2 143c 	ldr.w	r1, [r2, #1084]	; 0x43c
    51bc:	f8c3 1568 	str.w	r1, [r3, #1384]	; 0x568
            NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
    51c0:	f8d2 1440 	ldr.w	r1, [r2, #1088]	; 0x440
    51c4:	f8c3 156c 	str.w	r1, [r3, #1388]	; 0x56c
            NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
    51c8:	f8d2 2444 	ldr.w	r2, [r2, #1092]	; 0x444
    51cc:	f8c3 2570 	str.w	r2, [r3, #1392]	; 0x570
    #endif

    #if NRF52_ERRATA_98_ENABLE_WORKAROUND
        /* Workaround for Errata 98 "NFCT: Not able to communicate with the peer" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_98()){
    51d0:	f7ff ff8a 	bl	50e8 <nrf52_errata_103>
    51d4:	b110      	cbz	r0, 51dc <SystemInit+0xbc>
            *(volatile uint32_t *)0x4000568Cul = 0x00038148ul;
    51d6:	4b38      	ldr	r3, [pc, #224]	; (52b8 <SystemInit+0x198>)
    51d8:	4a38      	ldr	r2, [pc, #224]	; (52bc <SystemInit+0x19c>)
    51da:	601a      	str	r2, [r3, #0]
    #endif

    #if NRF52_ERRATA_103_ENABLE_WORKAROUND && defined(CCM_MAXPACKETSIZE_MAXPACKETSIZE_Pos)
        /* Workaround for Errata 103 "CCM: Wrong reset value of CCM MAXPACKETSIZE" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_103()){
    51dc:	f7ff ff84 	bl	50e8 <nrf52_errata_103>
    51e0:	b118      	cbz	r0, 51ea <SystemInit+0xca>
            NRF_CCM->MAXPACKETSIZE = 0xFBul;
    51e2:	4b37      	ldr	r3, [pc, #220]	; (52c0 <SystemInit+0x1a0>)
    51e4:	22fb      	movs	r2, #251	; 0xfb
    51e6:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    #endif

    #if NRF52_ERRATA_115_ENABLE_WORKAROUND
        /* Workaround for Errata 115 "RAM: RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_115()){
    51ea:	f7ff ff7d 	bl	50e8 <nrf52_errata_103>
    51ee:	b148      	cbz	r0, 5204 <SystemInit+0xe4>
            *(volatile uint32_t *)0x40000EE4 = (*(volatile uint32_t *)0x40000EE4 & 0xFFFFFFF0) | (*(uint32_t *)0x10000258 & 0x0000000F);
    51f0:	4934      	ldr	r1, [pc, #208]	; (52c4 <SystemInit+0x1a4>)
    51f2:	4b35      	ldr	r3, [pc, #212]	; (52c8 <SystemInit+0x1a8>)
    51f4:	680a      	ldr	r2, [r1, #0]
    51f6:	681b      	ldr	r3, [r3, #0]
    51f8:	f022 020f 	bic.w	r2, r2, #15
    51fc:	f003 030f 	and.w	r3, r3, #15
    5200:	4313      	orrs	r3, r2
    5202:	600b      	str	r3, [r1, #0]
    #endif

    #if NRF52_ERRATA_120_ENABLE_WORKAROUND
        /* Workaround for Errata 120 "QSPI: Data read or written is corrupted" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_120()){
    5204:	f7ff ff70 	bl	50e8 <nrf52_errata_103>
    5208:	b118      	cbz	r0, 5212 <SystemInit+0xf2>
            *(volatile uint32_t *)0x40029640ul = 0x200ul;
    520a:	4b30      	ldr	r3, [pc, #192]	; (52cc <SystemInit+0x1ac>)
    520c:	f44f 7200 	mov.w	r2, #512	; 0x200
    5210:	601a      	str	r2, [r3, #0]
    #endif

    #if NRF52_ERRATA_136_ENABLE_WORKAROUND
        /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_136()){
    5212:	f7ff ff5f 	bl	50d4 <nrf52_errata_136>
    5216:	b148      	cbz	r0, 522c <SystemInit+0x10c>
            if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
    5218:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    521c:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    5220:	07d2      	lsls	r2, r2, #31
                NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
    5222:	bf44      	itt	mi
    5224:	f06f 0201 	mvnmi.w	r2, #1
    5228:	f8c3 2400 	strmi.w	r2, [r3, #1024]	; 0x400
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    522c:	4b28      	ldr	r3, [pc, #160]	; (52d0 <SystemInit+0x1b0>)
                        return true;
                }
            }
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    522e:	681b      	ldr	r3, [r3, #0]
    5230:	2b08      	cmp	r3, #8
    5232:	d10e      	bne.n	5252 <SystemInit+0x132>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    5234:	4b27      	ldr	r3, [pc, #156]	; (52d4 <SystemInit+0x1b4>)
    5236:	681b      	ldr	r3, [r3, #0]
            {
                switch(var2)
    5238:	2b05      	cmp	r3, #5
    523a:	d802      	bhi.n	5242 <SystemInit+0x122>
            {
                /* Prevent processor from unlocking APPROTECT soft branch after this point. */
                NRF_APPROTECT->FORCEPROTECT = APPROTECT_FORCEPROTECT_FORCEPROTECT_Force;
            }
        #else
            if (nrf52_configuration_249())
    523c:	4a26      	ldr	r2, [pc, #152]	; (52d8 <SystemInit+0x1b8>)
    523e:	5cd3      	ldrb	r3, [r2, r3]
    5240:	b13b      	cbz	r3, 5252 <SystemInit+0x132>
            {
                /* Load APPROTECT soft branch from UICR.
                   If UICR->APPROTECT is disabled, POWER->APPROTECT will be disabled. */
                NRF_APPROTECT->DISABLE = NRF_UICR->APPROTECT;
    5242:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    5246:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
    524a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    524e:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    5252:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    5256:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    525a:	2a00      	cmp	r2, #0
    525c:	db03      	blt.n	5266 <SystemInit+0x146>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
    525e:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    5262:	2b00      	cmp	r3, #0
    5264:	da22      	bge.n	52ac <SystemInit+0x18c>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    5266:	491d      	ldr	r1, [pc, #116]	; (52dc <SystemInit+0x1bc>)
    5268:	2301      	movs	r3, #1
    526a:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    526e:	f7ff ff4f 	bl	5110 <nvmc_wait>
            nvmc_config(NVMC_CONFIG_WEN_Wen);
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    5272:	f04f 2010 	mov.w	r0, #268439552	; 0x10001000
    5276:	2412      	movs	r4, #18
    5278:	f8c0 4200 	str.w	r4, [r0, #512]	; 0x200
            nvmc_wait();
    527c:	f7ff ff48 	bl	5110 <nvmc_wait>
            NRF_UICR->PSELRESET[1] = RESET_PIN;
    5280:	f8c0 4204 	str.w	r4, [r0, #516]	; 0x204
            nvmc_wait();
    5284:	f7ff ff44 	bl	5110 <nvmc_wait>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    5288:	2300      	movs	r3, #0
    528a:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    528e:	f7ff ff3f 	bl	5110 <nvmc_wait>
  __ASM volatile ("dsb 0xF":::"memory");
    5292:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    5296:	4912      	ldr	r1, [pc, #72]	; (52e0 <SystemInit+0x1c0>)
    5298:	4b12      	ldr	r3, [pc, #72]	; (52e4 <SystemInit+0x1c4>)
    529a:	68ca      	ldr	r2, [r1, #12]
    529c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    52a0:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    52a2:	60cb      	str	r3, [r1, #12]
    52a4:	f3bf 8f4f 	dsb	sy
    __NOP();
    52a8:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    52aa:	e7fd      	b.n	52a8 <SystemInit+0x188>
    SystemCoreClock = __SYSTEM_CLOCK_64M;
    52ac:	4b0e      	ldr	r3, [pc, #56]	; (52e8 <SystemInit+0x1c8>)
    52ae:	4a0f      	ldr	r2, [pc, #60]	; (52ec <SystemInit+0x1cc>)
    52b0:	601a      	str	r2, [r3, #0]
            NVIC_SystemReset();
        }
    #endif

    SystemCoreClockUpdate();
}
    52b2:	bd10      	pop	{r4, pc}
    52b4:	4000c000 	.word	0x4000c000
    52b8:	4000568c 	.word	0x4000568c
    52bc:	00038148 	.word	0x00038148
    52c0:	4000f000 	.word	0x4000f000
    52c4:	40000ee4 	.word	0x40000ee4
    52c8:	10000258 	.word	0x10000258
    52cc:	40029640 	.word	0x40029640
    52d0:	10000130 	.word	0x10000130
    52d4:	10000134 	.word	0x10000134
    52d8:	00009921 	.word	0x00009921
    52dc:	4001e000 	.word	0x4001e000
    52e0:	e000ed00 	.word	0xe000ed00
    52e4:	05fa0004 	.word	0x05fa0004
    52e8:	20000168 	.word	0x20000168
    52ec:	03d09000 	.word	0x03d09000

000052f0 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
    52f0:	b510      	push	{r4, lr}
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    52f2:	4c14      	ldr	r4, [pc, #80]	; (5344 <_DoInit+0x54>)
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
    52f4:	4a14      	ldr	r2, [pc, #80]	; (5348 <_DoInit+0x58>)
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
    52f6:	4915      	ldr	r1, [pc, #84]	; (534c <_DoInit+0x5c>)
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    52f8:	2303      	movs	r3, #3
    52fa:	6123      	str	r3, [r4, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
    52fc:	6163      	str	r3, [r4, #20]
  p->aUp[0].pBuffer       = _acUpBuffer;
    52fe:	4b14      	ldr	r3, [pc, #80]	; (5350 <_DoInit+0x60>)
  p->aUp[0].sName         = "Terminal";
    5300:	61a2      	str	r2, [r4, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
    5302:	61e3      	str	r3, [r4, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
    5304:	f44f 6380 	mov.w	r3, #1024	; 0x400
    5308:	6223      	str	r3, [r4, #32]
  p->aUp[0].RdOff         = 0u;
    530a:	2300      	movs	r3, #0
    530c:	62a3      	str	r3, [r4, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
    530e:	6263      	str	r3, [r4, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    5310:	62e3      	str	r3, [r4, #44]	; 0x2c
  p->aDown[0].sName         = "Terminal";
    5312:	6622      	str	r2, [r4, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
    5314:	4a0f      	ldr	r2, [pc, #60]	; (5354 <_DoInit+0x64>)
    5316:	6662      	str	r2, [r4, #100]	; 0x64
  STRCPY((char*)&p->acID[7], "RTT");
    5318:	1de0      	adds	r0, r4, #7
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
    531a:	2210      	movs	r2, #16
    531c:	66a2      	str	r2, [r4, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
    531e:	6723      	str	r3, [r4, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
    5320:	66e3      	str	r3, [r4, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    5322:	6763      	str	r3, [r4, #116]	; 0x74
  STRCPY((char*)&p->acID[7], "RTT");
    5324:	f002 ff45 	bl	81b2 <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    5328:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
    532c:	490a      	ldr	r1, [pc, #40]	; (5358 <_DoInit+0x68>)
    532e:	4620      	mov	r0, r4
    5330:	f002 ff3f 	bl	81b2 <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    5334:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
    5338:	2320      	movs	r3, #32
    533a:	71a3      	strb	r3, [r4, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    533c:	f3bf 8f5f 	dmb	sy
}
    5340:	bd10      	pop	{r4, pc}
    5342:	bf00      	nop
    5344:	20000b1c 	.word	0x20000b1c
    5348:	0000992d 	.word	0x0000992d
    534c:	00009936 	.word	0x00009936
    5350:	20000c3d 	.word	0x20000c3d
    5354:	20000c2d 	.word	0x20000c2d
    5358:	0000993a 	.word	0x0000993a

0000535c <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    535c:	4b0e      	ldr	r3, [pc, #56]	; (5398 <z_sys_init_run_level+0x3c>)
{
    535e:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    5360:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    5364:	3001      	adds	r0, #1
    5366:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
    536a:	42a6      	cmp	r6, r4
    536c:	d800      	bhi.n	5370 <z_sys_init_run_level+0x14>
				dev->state->init_res = rc;
			}
			dev->state->initialized = true;
		}
	}
}
    536e:	bd70      	pop	{r4, r5, r6, pc}
		int rc = entry->init(dev);
    5370:	e9d4 3500 	ldrd	r3, r5, [r4]
    5374:	4628      	mov	r0, r5
    5376:	4798      	blx	r3
		if (dev != NULL) {
    5378:	b165      	cbz	r5, 5394 <z_sys_init_run_level+0x38>
			if (rc != 0) {
    537a:	68eb      	ldr	r3, [r5, #12]
    537c:	b130      	cbz	r0, 538c <z_sys_init_run_level+0x30>
				if (rc < 0) {
    537e:	2800      	cmp	r0, #0
    5380:	bfb8      	it	lt
    5382:	4240      	neglt	r0, r0
				dev->state->init_res = rc;
    5384:	28ff      	cmp	r0, #255	; 0xff
    5386:	bfa8      	it	ge
    5388:	20ff      	movge	r0, #255	; 0xff
    538a:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
    538c:	785a      	ldrb	r2, [r3, #1]
    538e:	f042 0201 	orr.w	r2, r2, #1
    5392:	705a      	strb	r2, [r3, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    5394:	3408      	adds	r4, #8
    5396:	e7e8      	b.n	536a <z_sys_init_run_level+0xe>
    5398:	00008cf8 	.word	0x00008cf8

0000539c <z_impl_device_get_binding>:

const struct device *z_impl_device_get_binding(const char *name)
{
    539c:	b570      	push	{r4, r5, r6, lr}
	const struct device *dev;

	/* A null string identifies no device.  So does an empty
	 * string.
	 */
	if ((name == NULL) || (name[0] == '\0')) {
    539e:	4605      	mov	r5, r0
    53a0:	b910      	cbnz	r0, 53a8 <z_impl_device_get_binding+0xc>
		return NULL;
    53a2:	2400      	movs	r4, #0
			return dev;
		}
	}

	return NULL;
}
    53a4:	4620      	mov	r0, r4
    53a6:	bd70      	pop	{r4, r5, r6, pc}
	if ((name == NULL) || (name[0] == '\0')) {
    53a8:	7803      	ldrb	r3, [r0, #0]
    53aa:	2b00      	cmp	r3, #0
    53ac:	d0f9      	beq.n	53a2 <z_impl_device_get_binding+0x6>
	for (dev = __device_start; dev != __device_end; dev++) {
    53ae:	4a0f      	ldr	r2, [pc, #60]	; (53ec <z_impl_device_get_binding+0x50>)
    53b0:	4c0f      	ldr	r4, [pc, #60]	; (53f0 <z_impl_device_get_binding+0x54>)
    53b2:	4616      	mov	r6, r2
    53b4:	4294      	cmp	r4, r2
    53b6:	d108      	bne.n	53ca <z_impl_device_get_binding+0x2e>
	for (dev = __device_start; dev != __device_end; dev++) {
    53b8:	4c0d      	ldr	r4, [pc, #52]	; (53f0 <z_impl_device_get_binding+0x54>)
    53ba:	42b4      	cmp	r4, r6
    53bc:	d0f1      	beq.n	53a2 <z_impl_device_get_binding+0x6>
		if (z_device_ready(dev) && (strcmp(name, dev->name) == 0)) {
    53be:	4620      	mov	r0, r4
    53c0:	f003 f9ef 	bl	87a2 <z_device_ready>
    53c4:	b950      	cbnz	r0, 53dc <z_impl_device_get_binding+0x40>
	for (dev = __device_start; dev != __device_end; dev++) {
    53c6:	3418      	adds	r4, #24
    53c8:	e7f7      	b.n	53ba <z_impl_device_get_binding+0x1e>
		if (z_device_ready(dev) && (dev->name == name)) {
    53ca:	4620      	mov	r0, r4
    53cc:	f003 f9e9 	bl	87a2 <z_device_ready>
    53d0:	b110      	cbz	r0, 53d8 <z_impl_device_get_binding+0x3c>
    53d2:	6823      	ldr	r3, [r4, #0]
    53d4:	42ab      	cmp	r3, r5
    53d6:	d0e5      	beq.n	53a4 <z_impl_device_get_binding+0x8>
	for (dev = __device_start; dev != __device_end; dev++) {
    53d8:	3418      	adds	r4, #24
    53da:	e7eb      	b.n	53b4 <z_impl_device_get_binding+0x18>
		if (z_device_ready(dev) && (strcmp(name, dev->name) == 0)) {
    53dc:	6821      	ldr	r1, [r4, #0]
    53de:	4628      	mov	r0, r5
    53e0:	f002 ff01 	bl	81e6 <strcmp>
    53e4:	2800      	cmp	r0, #0
    53e6:	d1ee      	bne.n	53c6 <z_impl_device_get_binding+0x2a>
    53e8:	e7dc      	b.n	53a4 <z_impl_device_get_binding+0x8>
    53ea:	bf00      	nop
    53ec:	000089e0 	.word	0x000089e0
    53f0:	00008938 	.word	0x00008938

000053f4 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    53f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    53f6:	4604      	mov	r4, r0
    53f8:	460e      	mov	r6, r1
	__asm__ volatile(
    53fa:	f04f 0320 	mov.w	r3, #32
    53fe:	f3ef 8711 	mrs	r7, BASEPRI
    5402:	f383 8812 	msr	BASEPRI_MAX, r3
    5406:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    540a:	f001 fc95 	bl	6d38 <z_impl_z_current_get>
	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
    540e:	4631      	mov	r1, r6
    5410:	4605      	mov	r5, r0
    5412:	4620      	mov	r0, r4
    5414:	f003 f919 	bl	864a <k_sys_fatal_error_handler>
	 *
	 * Note that k_thread_abort() returns on some architectures but
	 * not others; e.g. on ARC, x86_64, Xtensa with ASM2, ARM
	 */
	if (!IS_ENABLED(CONFIG_TEST)) {
		__ASSERT(reason != K_ERR_KERNEL_PANIC,
    5418:	2c04      	cmp	r4, #4
    541a:	d10c      	bne.n	5436 <z_fatal_error+0x42>
    541c:	490a      	ldr	r1, [pc, #40]	; (5448 <z_fatal_error+0x54>)
    541e:	4a0b      	ldr	r2, [pc, #44]	; (544c <z_fatal_error+0x58>)
    5420:	480b      	ldr	r0, [pc, #44]	; (5450 <z_fatal_error+0x5c>)
    5422:	238f      	movs	r3, #143	; 0x8f
    5424:	f002 fe95 	bl	8152 <printk>
    5428:	480a      	ldr	r0, [pc, #40]	; (5454 <z_fatal_error+0x60>)
    542a:	f002 fe92 	bl	8152 <printk>
    542e:	4807      	ldr	r0, [pc, #28]	; (544c <z_fatal_error+0x58>)
    5430:	218f      	movs	r1, #143	; 0x8f
    5432:	f002 fdba 	bl	7faa <assert_post_action>
	__asm__ volatile(
    5436:	f387 8811 	msr	BASEPRI, r7
    543a:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    543e:	4628      	mov	r0, r5
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    5440:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    5444:	f7fd b9ca 	b.w	27dc <z_impl_k_thread_abort>
    5448:	00009963 	.word	0x00009963
    544c:	00009941 	.word	0x00009941
    5450:	00008fc5 	.word	0x00008fc5
    5454:	00009980 	.word	0x00009980

00005458 <idle>:
{
	ARG_UNUSED(unused1);
	ARG_UNUSED(unused2);
	ARG_UNUSED(unused3);

	__ASSERT_NO_MSG(_current->base.prio >= 0);
    5458:	4c11      	ldr	r4, [pc, #68]	; (54a0 <idle+0x48>)
    545a:	68a2      	ldr	r2, [r4, #8]
    545c:	f992 200e 	ldrsb.w	r2, [r2, #14]
    5460:	2a00      	cmp	r2, #0
{
    5462:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(_current->base.prio >= 0);
    5464:	da09      	bge.n	547a <idle+0x22>
    5466:	490f      	ldr	r1, [pc, #60]	; (54a4 <idle+0x4c>)
    5468:	480f      	ldr	r0, [pc, #60]	; (54a8 <idle+0x50>)
    546a:	4a10      	ldr	r2, [pc, #64]	; (54ac <idle+0x54>)
    546c:	2327      	movs	r3, #39	; 0x27
    546e:	f002 fe70 	bl	8152 <printk>
    5472:	480e      	ldr	r0, [pc, #56]	; (54ac <idle+0x54>)
    5474:	2127      	movs	r1, #39	; 0x27
    5476:	f002 fd98 	bl	7faa <assert_post_action>
	__asm__ volatile(
    547a:	f04f 0220 	mov.w	r2, #32
    547e:	f3ef 8311 	mrs	r3, BASEPRI
    5482:	f382 8812 	msr	BASEPRI_MAX, r2
    5486:	f3bf 8f6f 	isb	sy
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
    548a:	f002 f8b1 	bl	75f0 <z_get_next_timeout_expiry>
    548e:	61a0      	str	r0, [r4, #24]
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (pm_system_suspend(_kernel.idle) == false) {
    5490:	f7fc fdcc 	bl	202c <pm_system_suspend>
    5494:	2800      	cmp	r0, #0
    5496:	d1f0      	bne.n	547a <idle+0x22>
	arch_cpu_idle();
    5498:	f7fc fe7e 	bl	2198 <arch_cpu_idle>
}
    549c:	e7ed      	b.n	547a <idle+0x22>
    549e:	bf00      	nop
    54a0:	20000bc4 	.word	0x20000bc4
    54a4:	000099d6 	.word	0x000099d6
    54a8:	00008fc5 	.word	0x00008fc5
    54ac:	000099b5 	.word	0x000099b5

000054b0 <init_idle_thread>:
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */

#if defined(CONFIG_MULTITHREADING)
__boot_func
static void init_idle_thread(int i)
{
    54b0:	b530      	push	{r4, r5, lr}
	snprintk(tname, 8, "idle %02d", i);
#else
	char *tname = NULL;
#endif /* CONFIG_THREAD_NAME */

	z_setup_new_thread(thread, stack,
    54b2:	2300      	movs	r3, #0
{
    54b4:	b087      	sub	sp, #28
	z_setup_new_thread(thread, stack,
    54b6:	2201      	movs	r2, #1
    54b8:	e9cd 2304 	strd	r2, r3, [sp, #16]
    54bc:	220f      	movs	r2, #15
    54be:	e9cd 3202 	strd	r3, r2, [sp, #8]
	struct k_thread *thread = &z_idle_threads[i];
    54c2:	4c0d      	ldr	r4, [pc, #52]	; (54f8 <init_idle_thread+0x48>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    54c4:	4a0d      	ldr	r2, [pc, #52]	; (54fc <init_idle_thread+0x4c>)
	z_setup_new_thread(thread, stack,
    54c6:	9301      	str	r3, [sp, #4]
    54c8:	490d      	ldr	r1, [pc, #52]	; (5500 <init_idle_thread+0x50>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    54ca:	2318      	movs	r3, #24
	struct k_thread *thread = &z_idle_threads[i];
    54cc:	eb04 14c0 	add.w	r4, r4, r0, lsl #7
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    54d0:	fb03 2300 	mla	r3, r3, r0, r2
	z_setup_new_thread(thread, stack,
    54d4:	f44f 75b0 	mov.w	r5, #352	; 0x160
    54d8:	9300      	str	r3, [sp, #0]
    54da:	fb05 1100 	mla	r1, r5, r0, r1
    54de:	4b09      	ldr	r3, [pc, #36]	; (5504 <init_idle_thread+0x54>)
    54e0:	f44f 72a0 	mov.w	r2, #320	; 0x140
    54e4:	4620      	mov	r0, r4
    54e6:	f001 fda9 	bl	703c <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    54ea:	7b63      	ldrb	r3, [r4, #13]
    54ec:	f023 0304 	bic.w	r3, r3, #4
    54f0:	7363      	strb	r3, [r4, #13]
	z_mark_thread_as_started(thread);

#ifdef CONFIG_SMP
	thread->base.is_idle = 1U;
#endif
}
    54f2:	b007      	add	sp, #28
    54f4:	bd30      	pop	{r4, r5, pc}
    54f6:	bf00      	nop
    54f8:	200003e0 	.word	0x200003e0
    54fc:	20000bc4 	.word	0x20000bc4
    5500:	20002280 	.word	0x20002280
    5504:	00005459 	.word	0x00005459

00005508 <bg_thread_main>:
{
    5508:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
    550a:	4b0a      	ldr	r3, [pc, #40]	; (5534 <bg_thread_main+0x2c>)
    550c:	2201      	movs	r2, #1
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    550e:	2002      	movs	r0, #2
	z_sys_post_kernel = true;
    5510:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    5512:	f7ff ff23 	bl	535c <z_sys_init_run_level>
	boot_banner();
    5516:	f002 fb4d 	bl	7bb4 <boot_banner>
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    551a:	2003      	movs	r0, #3
    551c:	f7ff ff1e 	bl	535c <z_sys_init_run_level>
	z_init_static_threads();
    5520:	f001 fe3e 	bl	71a0 <z_init_static_threads>
	main();
    5524:	f7fb fcd0 	bl	ec8 <main>
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    5528:	4a03      	ldr	r2, [pc, #12]	; (5538 <bg_thread_main+0x30>)
    552a:	7b13      	ldrb	r3, [r2, #12]
    552c:	f023 0301 	bic.w	r3, r3, #1
    5530:	7313      	strb	r3, [r2, #12]
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    5532:	bd08      	pop	{r3, pc}
    5534:	2000103d 	.word	0x2000103d
    5538:	20000460 	.word	0x20000460

0000553c <z_bss_zero>:
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
    553c:	4802      	ldr	r0, [pc, #8]	; (5548 <z_bss_zero+0xc>)
    553e:	4a03      	ldr	r2, [pc, #12]	; (554c <z_bss_zero+0x10>)
    5540:	2100      	movs	r1, #0
    5542:	1a12      	subs	r2, r2, r0
    5544:	f002 be66 	b.w	8214 <memset>
    5548:	20000240 	.word	0x20000240
    554c:	200011fc 	.word	0x200011fc

00005550 <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    5550:	b580      	push	{r7, lr}
 *
 * @return N/A
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
    5552:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 562c <z_cstart+0xdc>
    5556:	b0a6      	sub	sp, #152	; 0x98
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    5558:	f388 8808 	msr	MSP, r8
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    555c:	4d2d      	ldr	r5, [pc, #180]	; (5614 <z_cstart+0xc4>)
#endif
#ifdef CONFIG_USERSPACE
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif

	_current_cpu->current = dummy_thread;
    555e:	4e2e      	ldr	r6, [pc, #184]	; (5618 <z_cstart+0xc8>)
    5560:	696b      	ldr	r3, [r5, #20]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    5562:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 5630 <z_cstart+0xe0>
    5566:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    556a:	2400      	movs	r4, #0
    556c:	616b      	str	r3, [r5, #20]
    556e:	23e0      	movs	r3, #224	; 0xe0
    5570:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
    5574:	77ec      	strb	r4, [r5, #31]
    5576:	762c      	strb	r4, [r5, #24]
    5578:	766c      	strb	r4, [r5, #25]
    557a:	76ac      	strb	r4, [r5, #26]
    557c:	f885 4020 	strb.w	r4, [r5, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    5580:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    5582:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    5586:	626b      	str	r3, [r5, #36]	; 0x24
    5588:	f885 4023 	strb.w	r4, [r5, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    558c:	f7fd f8d0 	bl	2730 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    5590:	f7fc fdfc 	bl	218c <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    5594:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    5598:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    559a:	62eb      	str	r3, [r5, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    559c:	f7fd f9f8 	bl	2990 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    55a0:	f7fd f92e 	bl	2800 <z_arm_configure_static_mpu_regions>
	dummy_thread->base.user_options = K_ESSENTIAL;
    55a4:	f240 1301 	movw	r3, #257	; 0x101
    55a8:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	_current_cpu->current = dummy_thread;
    55ac:	ab06      	add	r3, sp, #24
    55ae:	60b3      	str	r3, [r6, #8]
	dummy_thread->stack_info.size = 0U;
    55b0:	e9cd 441f 	strd	r4, r4, [sp, #124]	; 0x7c
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    55b4:	f003 f8f4 	bl	87a0 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    55b8:	4620      	mov	r0, r4
    55ba:	f7ff fecf 	bl	535c <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    55be:	2001      	movs	r0, #1
	_kernel.ready_q.cache = &z_main_thread;
    55c0:	4d16      	ldr	r5, [pc, #88]	; (561c <z_cstart+0xcc>)
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    55c2:	f7ff fecb 	bl	535c <z_sys_init_run_level>
	z_sched_init();
    55c6:	f001 fa21 	bl	6a0c <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    55ca:	4b15      	ldr	r3, [pc, #84]	; (5620 <z_cstart+0xd0>)
    55cc:	9305      	str	r3, [sp, #20]
    55ce:	2301      	movs	r3, #1
    55d0:	4914      	ldr	r1, [pc, #80]	; (5624 <z_cstart+0xd4>)
    55d2:	9400      	str	r4, [sp, #0]
    55d4:	e9cd 4303 	strd	r4, r3, [sp, #12]
    55d8:	f44f 6280 	mov.w	r2, #1024	; 0x400
    55dc:	464b      	mov	r3, r9
    55de:	e9cd 4401 	strd	r4, r4, [sp, #4]
    55e2:	4628      	mov	r0, r5
	_kernel.ready_q.cache = &z_main_thread;
    55e4:	61f5      	str	r5, [r6, #28]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    55e6:	f001 fd29 	bl	703c <z_setup_new_thread>
    55ea:	7b6a      	ldrb	r2, [r5, #13]
    55ec:	f022 0204 	bic.w	r2, r2, #4
    55f0:	736a      	strb	r2, [r5, #13]
    55f2:	4607      	mov	r7, r0
	z_ready_thread(&z_main_thread);
    55f4:	4628      	mov	r0, r5
    55f6:	f000 fe09 	bl	620c <z_ready_thread>
		init_idle_thread(i);
    55fa:	4620      	mov	r0, r4
    55fc:	f7ff ff58 	bl	54b0 <init_idle_thread>
		_kernel.cpus[i].idle_thread = &z_idle_threads[i];
    5600:	4b09      	ldr	r3, [pc, #36]	; (5628 <z_cstart+0xd8>)
    5602:	60f3      	str	r3, [r6, #12]
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    5604:	464a      	mov	r2, r9
    5606:	4639      	mov	r1, r7
    5608:	4628      	mov	r0, r5
		_kernel.cpus[i].id = i;
    560a:	7534      	strb	r4, [r6, #20]
		_kernel.cpus[i].irq_stack =
    560c:	f8c6 8004 	str.w	r8, [r6, #4]
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    5610:	f7fc fef6 	bl	2400 <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    5614:	e000ed00 	.word	0xe000ed00
    5618:	20000bc4 	.word	0x20000bc4
    561c:	20000460 	.word	0x20000460
    5620:	000099fe 	.word	0x000099fe
    5624:	20001e60 	.word	0x20001e60
    5628:	200003e0 	.word	0x200003e0
    562c:	20002c00 	.word	0x20002c00
    5630:	00005509 	.word	0x00005509

00005634 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return N/A
 */
static int init_mem_slab_module(const struct device *dev)
{
    5634:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    5638:	4d16      	ldr	r5, [pc, #88]	; (5694 <init_mem_slab_module+0x60>)
    563a:	4c17      	ldr	r4, [pc, #92]	; (5698 <init_mem_slab_module+0x64>)
    563c:	4e17      	ldr	r6, [pc, #92]	; (569c <init_mem_slab_module+0x68>)
    563e:	46a8      	mov	r8, r5
    5640:	42ac      	cmp	r4, r5
    5642:	d90c      	bls.n	565e <init_mem_slab_module+0x2a>
    5644:	4916      	ldr	r1, [pc, #88]	; (56a0 <init_mem_slab_module+0x6c>)
    5646:	4817      	ldr	r0, [pc, #92]	; (56a4 <init_mem_slab_module+0x70>)
    5648:	233c      	movs	r3, #60	; 0x3c
    564a:	4632      	mov	r2, r6
    564c:	f002 fd81 	bl	8152 <printk>
    5650:	4815      	ldr	r0, [pc, #84]	; (56a8 <init_mem_slab_module+0x74>)
    5652:	f002 fd7e 	bl	8152 <printk>
    5656:	213c      	movs	r1, #60	; 0x3c
    5658:	4630      	mov	r0, r6
    565a:	f002 fca6 	bl	7faa <assert_post_action>
    565e:	4544      	cmp	r4, r8
    5660:	d302      	bcc.n	5668 <init_mem_slab_module+0x34>
			goto out;
		}
		z_object_init(slab);
	}

out:
    5662:	2000      	movs	r0, #0
	return rc;
}
    5664:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    5668:	e9d4 2104 	ldrd	r2, r1, [r4, #16]
    566c:	ea41 0302 	orr.w	r3, r1, r2
    5670:	f013 0303 	ands.w	r3, r3, #3
    5674:	d10b      	bne.n	568e <init_mem_slab_module+0x5a>
	for (j = 0U; j < slab->num_blocks; j++) {
    5676:	68e0      	ldr	r0, [r4, #12]
	slab->free_list = NULL;
    5678:	61a3      	str	r3, [r4, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
    567a:	4283      	cmp	r3, r0
    567c:	d101      	bne.n	5682 <init_mem_slab_module+0x4e>
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    567e:	3420      	adds	r4, #32
    5680:	e7de      	b.n	5640 <init_mem_slab_module+0xc>
		*(char **)p = slab->free_list;
    5682:	69a7      	ldr	r7, [r4, #24]
    5684:	600f      	str	r7, [r1, #0]
	for (j = 0U; j < slab->num_blocks; j++) {
    5686:	3301      	adds	r3, #1
		slab->free_list = p;
    5688:	61a1      	str	r1, [r4, #24]
		p += slab->block_size;
    568a:	4411      	add	r1, r2
	for (j = 0U; j < slab->num_blocks; j++) {
    568c:	e7f5      	b.n	567a <init_mem_slab_module+0x46>
		return -EINVAL;
    568e:	f06f 0015 	mvn.w	r0, #21
	return rc;
    5692:	e7e7      	b.n	5664 <init_mem_slab_module+0x30>
    5694:	200001f0 	.word	0x200001f0
    5698:	200001f0 	.word	0x200001f0
    569c:	00009a03 	.word	0x00009a03
    56a0:	00009a28 	.word	0x00009a28
    56a4:	00008fc5 	.word	0x00008fc5
    56a8:	00009a45 	.word	0x00009a45

000056ac <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    56ac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    56b0:	4604      	mov	r4, r0
    56b2:	460e      	mov	r6, r1
    56b4:	4690      	mov	r8, r2
    56b6:	4699      	mov	r9, r3
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
    56b8:	f100 0508 	add.w	r5, r0, #8
    56bc:	f04f 0320 	mov.w	r3, #32
    56c0:	f3ef 8711 	mrs	r7, BASEPRI
    56c4:	f383 8812 	msr	BASEPRI_MAX, r3
    56c8:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    56cc:	4628      	mov	r0, r5
    56ce:	f001 fdf7 	bl	72c0 <z_spin_lock_valid>
    56d2:	b968      	cbnz	r0, 56f0 <k_mem_slab_alloc+0x44>
    56d4:	4a24      	ldr	r2, [pc, #144]	; (5768 <k_mem_slab_alloc+0xbc>)
    56d6:	4925      	ldr	r1, [pc, #148]	; (576c <k_mem_slab_alloc+0xc0>)
    56d8:	4825      	ldr	r0, [pc, #148]	; (5770 <k_mem_slab_alloc+0xc4>)
    56da:	2381      	movs	r3, #129	; 0x81
    56dc:	f002 fd39 	bl	8152 <printk>
    56e0:	4824      	ldr	r0, [pc, #144]	; (5774 <k_mem_slab_alloc+0xc8>)
    56e2:	4629      	mov	r1, r5
    56e4:	f002 fd35 	bl	8152 <printk>
    56e8:	481f      	ldr	r0, [pc, #124]	; (5768 <k_mem_slab_alloc+0xbc>)
    56ea:	2181      	movs	r1, #129	; 0x81
    56ec:	f002 fc5d 	bl	7faa <assert_post_action>
	z_spin_lock_set_owner(l);
    56f0:	4628      	mov	r0, r5
    56f2:	f001 fe03 	bl	72fc <z_spin_lock_set_owner>
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
    56f6:	69a3      	ldr	r3, [r4, #24]
    56f8:	b1eb      	cbz	r3, 5736 <k_mem_slab_alloc+0x8a>
		/* take a free block */
		*mem = slab->free_list;
    56fa:	6033      	str	r3, [r6, #0]
		slab->free_list = *(char **)(slab->free_list);
    56fc:	681b      	ldr	r3, [r3, #0]
    56fe:	61a3      	str	r3, [r4, #24]
		slab->num_used++;
    5700:	69e3      	ldr	r3, [r4, #28]
    5702:	3301      	adds	r3, #1
    5704:	61e3      	str	r3, [r4, #28]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
    5706:	2400      	movs	r4, #0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5708:	4628      	mov	r0, r5
    570a:	f001 fde7 	bl	72dc <z_spin_unlock_valid>
    570e:	b968      	cbnz	r0, 572c <k_mem_slab_alloc+0x80>
    5710:	4a15      	ldr	r2, [pc, #84]	; (5768 <k_mem_slab_alloc+0xbc>)
    5712:	4919      	ldr	r1, [pc, #100]	; (5778 <k_mem_slab_alloc+0xcc>)
    5714:	4816      	ldr	r0, [pc, #88]	; (5770 <k_mem_slab_alloc+0xc4>)
    5716:	23ac      	movs	r3, #172	; 0xac
    5718:	f002 fd1b 	bl	8152 <printk>
    571c:	4817      	ldr	r0, [pc, #92]	; (577c <k_mem_slab_alloc+0xd0>)
    571e:	4629      	mov	r1, r5
    5720:	f002 fd17 	bl	8152 <printk>
    5724:	4810      	ldr	r0, [pc, #64]	; (5768 <k_mem_slab_alloc+0xbc>)
    5726:	21ac      	movs	r1, #172	; 0xac
    5728:	f002 fc3f 	bl	7faa <assert_post_action>
	__asm__ volatile(
    572c:	f387 8811 	msr	BASEPRI, r7
    5730:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
    5734:	e013      	b.n	575e <k_mem_slab_alloc+0xb2>
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
    5736:	ea58 0209 	orrs.w	r2, r8, r9
    573a:	d103      	bne.n	5744 <k_mem_slab_alloc+0x98>
		*mem = NULL;
    573c:	6033      	str	r3, [r6, #0]
		result = -ENOMEM;
    573e:	f06f 040b 	mvn.w	r4, #11
    5742:	e7e1      	b.n	5708 <k_mem_slab_alloc+0x5c>
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
    5744:	4622      	mov	r2, r4
    5746:	e9cd 8900 	strd	r8, r9, [sp]
    574a:	4639      	mov	r1, r7
    574c:	4628      	mov	r0, r5
    574e:	f000 ff0f 	bl	6570 <z_pend_curr>
		if (result == 0) {
    5752:	4604      	mov	r4, r0
    5754:	b918      	cbnz	r0, 575e <k_mem_slab_alloc+0xb2>
			*mem = _current->base.swap_data;
    5756:	4b0a      	ldr	r3, [pc, #40]	; (5780 <k_mem_slab_alloc+0xd4>)
    5758:	689b      	ldr	r3, [r3, #8]
    575a:	695b      	ldr	r3, [r3, #20]
    575c:	6033      	str	r3, [r6, #0]
}
    575e:	4620      	mov	r0, r4
    5760:	b003      	add	sp, #12
    5762:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    5766:	bf00      	nop
    5768:	000090d8 	.word	0x000090d8
    576c:	0000912a 	.word	0x0000912a
    5770:	00008fc5 	.word	0x00008fc5
    5774:	0000913f 	.word	0x0000913f
    5778:	000090fe 	.word	0x000090fe
    577c:	00009115 	.word	0x00009115
    5780:	20000bc4 	.word	0x20000bc4

00005784 <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    5784:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5788:	4604      	mov	r4, r0
    578a:	460e      	mov	r6, r1
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
    578c:	f100 0508 	add.w	r5, r0, #8
	__asm__ volatile(
    5790:	f04f 0320 	mov.w	r3, #32
    5794:	f3ef 8711 	mrs	r7, BASEPRI
    5798:	f383 8812 	msr	BASEPRI_MAX, r3
    579c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    57a0:	4628      	mov	r0, r5
    57a2:	f001 fd8d 	bl	72c0 <z_spin_lock_valid>
    57a6:	b968      	cbnz	r0, 57c4 <k_mem_slab_free+0x40>
    57a8:	4a22      	ldr	r2, [pc, #136]	; (5834 <k_mem_slab_free+0xb0>)
    57aa:	4923      	ldr	r1, [pc, #140]	; (5838 <k_mem_slab_free+0xb4>)
    57ac:	4823      	ldr	r0, [pc, #140]	; (583c <k_mem_slab_free+0xb8>)
    57ae:	2381      	movs	r3, #129	; 0x81
    57b0:	f002 fccf 	bl	8152 <printk>
    57b4:	4822      	ldr	r0, [pc, #136]	; (5840 <k_mem_slab_free+0xbc>)
    57b6:	4629      	mov	r1, r5
    57b8:	f002 fccb 	bl	8152 <printk>
    57bc:	481d      	ldr	r0, [pc, #116]	; (5834 <k_mem_slab_free+0xb0>)
    57be:	2181      	movs	r1, #129	; 0x81
    57c0:	f002 fbf3 	bl	7faa <assert_post_action>
	z_spin_lock_set_owner(l);
    57c4:	4628      	mov	r0, r5
    57c6:	f001 fd99 	bl	72fc <z_spin_lock_set_owner>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
    57ca:	f8d4 8018 	ldr.w	r8, [r4, #24]
    57ce:	f1b8 0f00 	cmp.w	r8, #0
    57d2:	d10f      	bne.n	57f4 <k_mem_slab_free+0x70>
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    57d4:	4620      	mov	r0, r4
    57d6:	f001 f8c9 	bl	696c <z_unpend_first_thread>

		if (pending_thread != NULL) {
    57da:	b158      	cbz	r0, 57f4 <k_mem_slab_free+0x70>
			SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    57dc:	6832      	ldr	r2, [r6, #0]
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    57de:	6142      	str	r2, [r0, #20]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    57e0:	f8c0 8078 	str.w	r8, [r0, #120]	; 0x78
			z_ready_thread(pending_thread);
    57e4:	f000 fd12 	bl	620c <z_ready_thread>
			z_reschedule(&slab->lock, key);
    57e8:	4639      	mov	r1, r7
    57ea:	4628      	mov	r0, r5
	slab->num_used--;

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
    57ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
			z_reschedule(&slab->lock, key);
    57f0:	f000 bab8 	b.w	5d64 <z_reschedule>
	**(char ***) mem = slab->free_list;
    57f4:	6833      	ldr	r3, [r6, #0]
    57f6:	69a2      	ldr	r2, [r4, #24]
    57f8:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
    57fa:	6833      	ldr	r3, [r6, #0]
    57fc:	61a3      	str	r3, [r4, #24]
	slab->num_used--;
    57fe:	69e3      	ldr	r3, [r4, #28]
    5800:	3b01      	subs	r3, #1
    5802:	61e3      	str	r3, [r4, #28]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5804:	4628      	mov	r0, r5
    5806:	f001 fd69 	bl	72dc <z_spin_unlock_valid>
    580a:	b968      	cbnz	r0, 5828 <k_mem_slab_free+0xa4>
    580c:	4a09      	ldr	r2, [pc, #36]	; (5834 <k_mem_slab_free+0xb0>)
    580e:	490d      	ldr	r1, [pc, #52]	; (5844 <k_mem_slab_free+0xc0>)
    5810:	480a      	ldr	r0, [pc, #40]	; (583c <k_mem_slab_free+0xb8>)
    5812:	23ac      	movs	r3, #172	; 0xac
    5814:	f002 fc9d 	bl	8152 <printk>
    5818:	480b      	ldr	r0, [pc, #44]	; (5848 <k_mem_slab_free+0xc4>)
    581a:	4629      	mov	r1, r5
    581c:	f002 fc99 	bl	8152 <printk>
    5820:	4804      	ldr	r0, [pc, #16]	; (5834 <k_mem_slab_free+0xb0>)
    5822:	21ac      	movs	r1, #172	; 0xac
    5824:	f002 fbc1 	bl	7faa <assert_post_action>
	__asm__ volatile(
    5828:	f387 8811 	msr	BASEPRI, r7
    582c:	f3bf 8f6f 	isb	sy
}
    5830:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    5834:	000090d8 	.word	0x000090d8
    5838:	0000912a 	.word	0x0000912a
    583c:	00008fc5 	.word	0x00008fc5
    5840:	0000913f 	.word	0x0000913f
    5844:	000090fe 	.word	0x000090fe
    5848:	00009115 	.word	0x00009115

0000584c <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    584c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    5850:	4604      	mov	r4, r0
    5852:	4616      	mov	r6, r2
    5854:	461f      	mov	r7, r3
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    5856:	f3ef 8305 	mrs	r3, IPSR
	int new_prio;
	k_spinlock_key_t key;
	bool resched = false;

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");
    585a:	b163      	cbz	r3, 5876 <z_impl_k_mutex_lock+0x2a>
    585c:	4970      	ldr	r1, [pc, #448]	; (5a20 <z_impl_k_mutex_lock+0x1d4>)
    585e:	4a71      	ldr	r2, [pc, #452]	; (5a24 <z_impl_k_mutex_lock+0x1d8>)
    5860:	4871      	ldr	r0, [pc, #452]	; (5a28 <z_impl_k_mutex_lock+0x1dc>)
    5862:	2365      	movs	r3, #101	; 0x65
    5864:	f002 fc75 	bl	8152 <printk>
    5868:	4870      	ldr	r0, [pc, #448]	; (5a2c <z_impl_k_mutex_lock+0x1e0>)
    586a:	f002 fc72 	bl	8152 <printk>
    586e:	486d      	ldr	r0, [pc, #436]	; (5a24 <z_impl_k_mutex_lock+0x1d8>)
    5870:	2165      	movs	r1, #101	; 0x65
    5872:	f002 fb9a 	bl	7faa <assert_post_action>
	__asm__ volatile(
    5876:	f04f 0320 	mov.w	r3, #32
    587a:	f3ef 8811 	mrs	r8, BASEPRI
    587e:	f383 8812 	msr	BASEPRI_MAX, r3
    5882:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5886:	486a      	ldr	r0, [pc, #424]	; (5a30 <z_impl_k_mutex_lock+0x1e4>)
    5888:	f001 fd1a 	bl	72c0 <z_spin_lock_valid>
    588c:	b968      	cbnz	r0, 58aa <z_impl_k_mutex_lock+0x5e>
    588e:	4a69      	ldr	r2, [pc, #420]	; (5a34 <z_impl_k_mutex_lock+0x1e8>)
    5890:	4969      	ldr	r1, [pc, #420]	; (5a38 <z_impl_k_mutex_lock+0x1ec>)
    5892:	4865      	ldr	r0, [pc, #404]	; (5a28 <z_impl_k_mutex_lock+0x1dc>)
    5894:	2381      	movs	r3, #129	; 0x81
    5896:	f002 fc5c 	bl	8152 <printk>
    589a:	4965      	ldr	r1, [pc, #404]	; (5a30 <z_impl_k_mutex_lock+0x1e4>)
    589c:	4867      	ldr	r0, [pc, #412]	; (5a3c <z_impl_k_mutex_lock+0x1f0>)
    589e:	f002 fc58 	bl	8152 <printk>
    58a2:	4864      	ldr	r0, [pc, #400]	; (5a34 <z_impl_k_mutex_lock+0x1e8>)
    58a4:	2181      	movs	r1, #129	; 0x81
    58a6:	f002 fb80 	bl	7faa <assert_post_action>
	z_spin_lock_set_owner(l);
    58aa:	4861      	ldr	r0, [pc, #388]	; (5a30 <z_impl_k_mutex_lock+0x1e4>)
    58ac:	f001 fd26 	bl	72fc <z_spin_lock_set_owner>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    58b0:	68e3      	ldr	r3, [r4, #12]
    58b2:	4a63      	ldr	r2, [pc, #396]	; (5a40 <z_impl_k_mutex_lock+0x1f4>)
    58b4:	b1fb      	cbz	r3, 58f6 <z_impl_k_mutex_lock+0xaa>
    58b6:	68a0      	ldr	r0, [r4, #8]
    58b8:	6891      	ldr	r1, [r2, #8]
    58ba:	4288      	cmp	r0, r1
    58bc:	d03d      	beq.n	593a <z_impl_k_mutex_lock+0xee>
		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
	}

	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    58be:	ea56 0307 	orrs.w	r3, r6, r7
    58c2:	d13c      	bne.n	593e <z_impl_k_mutex_lock+0xf2>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    58c4:	485a      	ldr	r0, [pc, #360]	; (5a30 <z_impl_k_mutex_lock+0x1e4>)
    58c6:	f001 fd09 	bl	72dc <z_spin_unlock_valid>
    58ca:	b968      	cbnz	r0, 58e8 <z_impl_k_mutex_lock+0x9c>
    58cc:	4a59      	ldr	r2, [pc, #356]	; (5a34 <z_impl_k_mutex_lock+0x1e8>)
    58ce:	495d      	ldr	r1, [pc, #372]	; (5a44 <z_impl_k_mutex_lock+0x1f8>)
    58d0:	4855      	ldr	r0, [pc, #340]	; (5a28 <z_impl_k_mutex_lock+0x1dc>)
    58d2:	23ac      	movs	r3, #172	; 0xac
    58d4:	f002 fc3d 	bl	8152 <printk>
    58d8:	4955      	ldr	r1, [pc, #340]	; (5a30 <z_impl_k_mutex_lock+0x1e4>)
    58da:	485b      	ldr	r0, [pc, #364]	; (5a48 <z_impl_k_mutex_lock+0x1fc>)
    58dc:	f002 fc39 	bl	8152 <printk>
    58e0:	4854      	ldr	r0, [pc, #336]	; (5a34 <z_impl_k_mutex_lock+0x1e8>)
    58e2:	21ac      	movs	r1, #172	; 0xac
    58e4:	f002 fb61 	bl	7faa <assert_post_action>
	__asm__ volatile(
    58e8:	f388 8811 	msr	BASEPRI, r8
    58ec:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EBUSY);

		return -EBUSY;
    58f0:	f06f 000f 	mvn.w	r0, #15
    58f4:	e01e      	b.n	5934 <z_impl_k_mutex_lock+0xe8>
					_current->base.prio :
    58f6:	6891      	ldr	r1, [r2, #8]
    58f8:	f991 100e 	ldrsb.w	r1, [r1, #14]
    58fc:	484c      	ldr	r0, [pc, #304]	; (5a30 <z_impl_k_mutex_lock+0x1e4>)
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    58fe:	6121      	str	r1, [r4, #16]
		mutex->lock_count++;
    5900:	3301      	adds	r3, #1
    5902:	60e3      	str	r3, [r4, #12]
		mutex->owner = _current;
    5904:	6893      	ldr	r3, [r2, #8]
    5906:	60a3      	str	r3, [r4, #8]
    5908:	f001 fce8 	bl	72dc <z_spin_unlock_valid>
    590c:	b968      	cbnz	r0, 592a <z_impl_k_mutex_lock+0xde>
    590e:	4a49      	ldr	r2, [pc, #292]	; (5a34 <z_impl_k_mutex_lock+0x1e8>)
    5910:	494c      	ldr	r1, [pc, #304]	; (5a44 <z_impl_k_mutex_lock+0x1f8>)
    5912:	4845      	ldr	r0, [pc, #276]	; (5a28 <z_impl_k_mutex_lock+0x1dc>)
    5914:	23ac      	movs	r3, #172	; 0xac
    5916:	f002 fc1c 	bl	8152 <printk>
    591a:	4945      	ldr	r1, [pc, #276]	; (5a30 <z_impl_k_mutex_lock+0x1e4>)
    591c:	484a      	ldr	r0, [pc, #296]	; (5a48 <z_impl_k_mutex_lock+0x1fc>)
    591e:	f002 fc18 	bl	8152 <printk>
    5922:	4844      	ldr	r0, [pc, #272]	; (5a34 <z_impl_k_mutex_lock+0x1e8>)
    5924:	21ac      	movs	r1, #172	; 0xac
    5926:	f002 fb40 	bl	7faa <assert_post_action>
    592a:	f388 8811 	msr	BASEPRI, r8
    592e:	f3bf 8f6f 	isb	sy
		return 0;
    5932:	2000      	movs	r0, #0
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
    5934:	b002      	add	sp, #8
    5936:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					_current->base.prio :
    593a:	6921      	ldr	r1, [r4, #16]
    593c:	e7de      	b.n	58fc <z_impl_k_mutex_lock+0xb0>
	new_prio = new_prio_for_inheritance(_current->base.prio,
    593e:	f991 100e 	ldrsb.w	r1, [r1, #14]
    5942:	f990 300e 	ldrsb.w	r3, [r0, #14]
	thread->base.thread_state &= ~states;
}

static inline bool z_is_under_prio_ceiling(int prio)
{
	return prio >= CONFIG_PRIORITY_CEILING;
    5946:	4299      	cmp	r1, r3
    5948:	bfa8      	it	ge
    594a:	4619      	movge	r1, r3
    594c:	f06f 027e 	mvn.w	r2, #126	; 0x7e
    5950:	4291      	cmp	r1, r2
    5952:	bfb8      	it	lt
    5954:	4611      	movlt	r1, r2
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    5956:	428b      	cmp	r3, r1
    5958:	dd44      	ble.n	59e4 <z_impl_k_mutex_lock+0x198>
		return z_set_prio(mutex->owner, new_prio);
    595a:	f000 fe39 	bl	65d0 <z_set_prio>
    595e:	4605      	mov	r5, r0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    5960:	e9cd 6700 	strd	r6, r7, [sp]
    5964:	4832      	ldr	r0, [pc, #200]	; (5a30 <z_impl_k_mutex_lock+0x1e4>)
    5966:	4622      	mov	r2, r4
    5968:	4641      	mov	r1, r8
    596a:	f000 fe01 	bl	6570 <z_pend_curr>
	if (got_mutex == 0) {
    596e:	2800      	cmp	r0, #0
    5970:	d0e0      	beq.n	5934 <z_impl_k_mutex_lock+0xe8>
	__asm__ volatile(
    5972:	f04f 0320 	mov.w	r3, #32
    5976:	f3ef 8611 	mrs	r6, BASEPRI
    597a:	f383 8812 	msr	BASEPRI_MAX, r3
    597e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5982:	482b      	ldr	r0, [pc, #172]	; (5a30 <z_impl_k_mutex_lock+0x1e4>)
    5984:	f001 fc9c 	bl	72c0 <z_spin_lock_valid>
    5988:	b968      	cbnz	r0, 59a6 <z_impl_k_mutex_lock+0x15a>
    598a:	4a2a      	ldr	r2, [pc, #168]	; (5a34 <z_impl_k_mutex_lock+0x1e8>)
    598c:	492a      	ldr	r1, [pc, #168]	; (5a38 <z_impl_k_mutex_lock+0x1ec>)
    598e:	4826      	ldr	r0, [pc, #152]	; (5a28 <z_impl_k_mutex_lock+0x1dc>)
    5990:	2381      	movs	r3, #129	; 0x81
    5992:	f002 fbde 	bl	8152 <printk>
    5996:	4926      	ldr	r1, [pc, #152]	; (5a30 <z_impl_k_mutex_lock+0x1e4>)
    5998:	4828      	ldr	r0, [pc, #160]	; (5a3c <z_impl_k_mutex_lock+0x1f0>)
    599a:	f002 fbda 	bl	8152 <printk>
    599e:	4825      	ldr	r0, [pc, #148]	; (5a34 <z_impl_k_mutex_lock+0x1e8>)
    59a0:	2181      	movs	r1, #129	; 0x81
    59a2:	f002 fb02 	bl	7faa <assert_post_action>
	z_spin_lock_set_owner(l);
    59a6:	4822      	ldr	r0, [pc, #136]	; (5a30 <z_impl_k_mutex_lock+0x1e4>)
    59a8:	f001 fca8 	bl	72fc <z_spin_lock_set_owner>
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    59ac:	6823      	ldr	r3, [r4, #0]
    59ae:	6921      	ldr	r1, [r4, #16]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    59b0:	429c      	cmp	r4, r3
    59b2:	d00a      	beq.n	59ca <z_impl_k_mutex_lock+0x17e>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    59b4:	b14b      	cbz	r3, 59ca <z_impl_k_mutex_lock+0x17e>
    59b6:	f993 300e 	ldrsb.w	r3, [r3, #14]
    59ba:	4299      	cmp	r1, r3
    59bc:	bfa8      	it	ge
    59be:	4619      	movge	r1, r3
    59c0:	f06f 037e 	mvn.w	r3, #126	; 0x7e
    59c4:	4299      	cmp	r1, r3
    59c6:	bfb8      	it	lt
    59c8:	4619      	movlt	r1, r3
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    59ca:	68a0      	ldr	r0, [r4, #8]
	if (mutex->owner->base.prio != new_prio) {
    59cc:	f990 300e 	ldrsb.w	r3, [r0, #14]
    59d0:	4299      	cmp	r1, r3
    59d2:	d109      	bne.n	59e8 <z_impl_k_mutex_lock+0x19c>
	if (resched) {
    59d4:	b16d      	cbz	r5, 59f2 <z_impl_k_mutex_lock+0x1a6>
		z_reschedule(&lock, key);
    59d6:	4816      	ldr	r0, [pc, #88]	; (5a30 <z_impl_k_mutex_lock+0x1e4>)
    59d8:	4631      	mov	r1, r6
    59da:	f000 f9c3 	bl	5d64 <z_reschedule>
	return -EAGAIN;
    59de:	f06f 000a 	mvn.w	r0, #10
    59e2:	e7a7      	b.n	5934 <z_impl_k_mutex_lock+0xe8>
	bool resched = false;
    59e4:	2500      	movs	r5, #0
    59e6:	e7bb      	b.n	5960 <z_impl_k_mutex_lock+0x114>
		return z_set_prio(mutex->owner, new_prio);
    59e8:	f000 fdf2 	bl	65d0 <z_set_prio>
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    59ec:	2800      	cmp	r0, #0
    59ee:	d1f2      	bne.n	59d6 <z_impl_k_mutex_lock+0x18a>
    59f0:	e7f0      	b.n	59d4 <z_impl_k_mutex_lock+0x188>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    59f2:	480f      	ldr	r0, [pc, #60]	; (5a30 <z_impl_k_mutex_lock+0x1e4>)
    59f4:	f001 fc72 	bl	72dc <z_spin_unlock_valid>
    59f8:	b968      	cbnz	r0, 5a16 <z_impl_k_mutex_lock+0x1ca>
    59fa:	4a0e      	ldr	r2, [pc, #56]	; (5a34 <z_impl_k_mutex_lock+0x1e8>)
    59fc:	4911      	ldr	r1, [pc, #68]	; (5a44 <z_impl_k_mutex_lock+0x1f8>)
    59fe:	480a      	ldr	r0, [pc, #40]	; (5a28 <z_impl_k_mutex_lock+0x1dc>)
    5a00:	23ac      	movs	r3, #172	; 0xac
    5a02:	f002 fba6 	bl	8152 <printk>
    5a06:	490a      	ldr	r1, [pc, #40]	; (5a30 <z_impl_k_mutex_lock+0x1e4>)
    5a08:	480f      	ldr	r0, [pc, #60]	; (5a48 <z_impl_k_mutex_lock+0x1fc>)
    5a0a:	f002 fba2 	bl	8152 <printk>
    5a0e:	4809      	ldr	r0, [pc, #36]	; (5a34 <z_impl_k_mutex_lock+0x1e8>)
    5a10:	21ac      	movs	r1, #172	; 0xac
    5a12:	f002 faca 	bl	7faa <assert_post_action>
	__asm__ volatile(
    5a16:	f386 8811 	msr	BASEPRI, r6
    5a1a:	f3bf 8f6f 	isb	sy
    5a1e:	e7de      	b.n	59de <z_impl_k_mutex_lock+0x192>
    5a20:	00009a86 	.word	0x00009a86
    5a24:	00009a64 	.word	0x00009a64
    5a28:	00008fc5 	.word	0x00008fc5
    5a2c:	00009a98 	.word	0x00009a98
    5a30:	20000bec 	.word	0x20000bec
    5a34:	000090d8 	.word	0x000090d8
    5a38:	0000912a 	.word	0x0000912a
    5a3c:	0000913f 	.word	0x0000913f
    5a40:	20000bc4 	.word	0x20000bc4
    5a44:	000090fe 	.word	0x000090fe
    5a48:	00009115 	.word	0x00009115

00005a4c <z_impl_k_mutex_unlock>:
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

int z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
    5a4c:	b538      	push	{r3, r4, r5, lr}
    5a4e:	4604      	mov	r4, r0
    5a50:	f3ef 8305 	mrs	r3, IPSR
	struct k_thread *new_owner;

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");
    5a54:	b163      	cbz	r3, 5a70 <z_impl_k_mutex_unlock+0x24>
    5a56:	4952      	ldr	r1, [pc, #328]	; (5ba0 <z_impl_k_mutex_unlock+0x154>)
    5a58:	4a52      	ldr	r2, [pc, #328]	; (5ba4 <z_impl_k_mutex_unlock+0x158>)
    5a5a:	4853      	ldr	r0, [pc, #332]	; (5ba8 <z_impl_k_mutex_unlock+0x15c>)
    5a5c:	23c7      	movs	r3, #199	; 0xc7
    5a5e:	f002 fb78 	bl	8152 <printk>
    5a62:	4852      	ldr	r0, [pc, #328]	; (5bac <z_impl_k_mutex_unlock+0x160>)
    5a64:	f002 fb75 	bl	8152 <printk>
    5a68:	484e      	ldr	r0, [pc, #312]	; (5ba4 <z_impl_k_mutex_unlock+0x158>)
    5a6a:	21c7      	movs	r1, #199	; 0xc7
    5a6c:	f002 fa9d 	bl	7faa <assert_post_action>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
    5a70:	68a3      	ldr	r3, [r4, #8]
    5a72:	2b00      	cmp	r3, #0
    5a74:	f000 808d 	beq.w	5b92 <z_impl_k_mutex_unlock+0x146>
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    5a78:	4d4d      	ldr	r5, [pc, #308]	; (5bb0 <z_impl_k_mutex_unlock+0x164>)
    5a7a:	68aa      	ldr	r2, [r5, #8]
    5a7c:	4293      	cmp	r3, r2
    5a7e:	f040 808b 	bne.w	5b98 <z_impl_k_mutex_unlock+0x14c>
	 * Attempt to unlock a mutex which is unlocked. mutex->lock_count
	 * cannot be zero if the current thread is equal to mutex->owner,
	 * therefore no underflow check is required. Use assert to catch
	 * undefined behavior.
	 */
	__ASSERT_NO_MSG(mutex->lock_count > 0U);
    5a82:	68e3      	ldr	r3, [r4, #12]
    5a84:	b94b      	cbnz	r3, 5a9a <z_impl_k_mutex_unlock+0x4e>
    5a86:	494b      	ldr	r1, [pc, #300]	; (5bb4 <z_impl_k_mutex_unlock+0x168>)
    5a88:	4847      	ldr	r0, [pc, #284]	; (5ba8 <z_impl_k_mutex_unlock+0x15c>)
    5a8a:	4a46      	ldr	r2, [pc, #280]	; (5ba4 <z_impl_k_mutex_unlock+0x158>)
    5a8c:	23df      	movs	r3, #223	; 0xdf
    5a8e:	f002 fb60 	bl	8152 <printk>
    5a92:	4844      	ldr	r0, [pc, #272]	; (5ba4 <z_impl_k_mutex_unlock+0x158>)
    5a94:	21df      	movs	r1, #223	; 0xdf
    5a96:	f002 fa88 	bl	7faa <assert_post_action>
    5a9a:	f3ef 8305 	mrs	r3, IPSR
	}
}

static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
    5a9e:	b163      	cbz	r3, 5aba <z_impl_k_mutex_unlock+0x6e>
    5aa0:	493f      	ldr	r1, [pc, #252]	; (5ba0 <z_impl_k_mutex_unlock+0x154>)
    5aa2:	4a45      	ldr	r2, [pc, #276]	; (5bb8 <z_impl_k_mutex_unlock+0x16c>)
    5aa4:	4840      	ldr	r0, [pc, #256]	; (5ba8 <z_impl_k_mutex_unlock+0x15c>)
    5aa6:	23fd      	movs	r3, #253	; 0xfd
    5aa8:	f002 fb53 	bl	8152 <printk>
    5aac:	4843      	ldr	r0, [pc, #268]	; (5bbc <z_impl_k_mutex_unlock+0x170>)
    5aae:	f002 fb50 	bl	8152 <printk>
    5ab2:	4841      	ldr	r0, [pc, #260]	; (5bb8 <z_impl_k_mutex_unlock+0x16c>)
    5ab4:	21fd      	movs	r1, #253	; 0xfd
    5ab6:	f002 fa78 	bl	7faa <assert_post_action>
	__ASSERT(_current->base.sched_locked != 1U, "");
    5aba:	68ab      	ldr	r3, [r5, #8]
    5abc:	7bdb      	ldrb	r3, [r3, #15]
    5abe:	2b01      	cmp	r3, #1
    5ac0:	d10c      	bne.n	5adc <z_impl_k_mutex_unlock+0x90>
    5ac2:	493f      	ldr	r1, [pc, #252]	; (5bc0 <z_impl_k_mutex_unlock+0x174>)
    5ac4:	4a3c      	ldr	r2, [pc, #240]	; (5bb8 <z_impl_k_mutex_unlock+0x16c>)
    5ac6:	4838      	ldr	r0, [pc, #224]	; (5ba8 <z_impl_k_mutex_unlock+0x15c>)
    5ac8:	23fe      	movs	r3, #254	; 0xfe
    5aca:	f002 fb42 	bl	8152 <printk>
    5ace:	483b      	ldr	r0, [pc, #236]	; (5bbc <z_impl_k_mutex_unlock+0x170>)
    5ad0:	f002 fb3f 	bl	8152 <printk>
    5ad4:	4838      	ldr	r0, [pc, #224]	; (5bb8 <z_impl_k_mutex_unlock+0x16c>)
    5ad6:	21fe      	movs	r1, #254	; 0xfe
    5ad8:	f002 fa67 	bl	7faa <assert_post_action>

	--_current->base.sched_locked;
    5adc:	68aa      	ldr	r2, [r5, #8]
    5ade:	7bd3      	ldrb	r3, [r2, #15]
    5ae0:	3b01      	subs	r3, #1
    5ae2:	73d3      	strb	r3, [r2, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
    5ae4:	68e3      	ldr	r3, [r4, #12]
    5ae6:	2b01      	cmp	r3, #1
    5ae8:	d905      	bls.n	5af6 <z_impl_k_mutex_unlock+0xaa>
		mutex->lock_count--;
    5aea:	3b01      	subs	r3, #1
    5aec:	60e3      	str	r3, [r4, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	k_sched_unlock();
    5aee:	f000 fe75 	bl	67dc <k_sched_unlock>

	return 0;
    5af2:	2000      	movs	r0, #0
}
    5af4:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    5af6:	f04f 0320 	mov.w	r3, #32
    5afa:	f3ef 8511 	mrs	r5, BASEPRI
    5afe:	f383 8812 	msr	BASEPRI_MAX, r3
    5b02:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5b06:	482f      	ldr	r0, [pc, #188]	; (5bc4 <z_impl_k_mutex_unlock+0x178>)
    5b08:	f001 fbda 	bl	72c0 <z_spin_lock_valid>
    5b0c:	b968      	cbnz	r0, 5b2a <z_impl_k_mutex_unlock+0xde>
    5b0e:	4a2e      	ldr	r2, [pc, #184]	; (5bc8 <z_impl_k_mutex_unlock+0x17c>)
    5b10:	492e      	ldr	r1, [pc, #184]	; (5bcc <z_impl_k_mutex_unlock+0x180>)
    5b12:	4825      	ldr	r0, [pc, #148]	; (5ba8 <z_impl_k_mutex_unlock+0x15c>)
    5b14:	2381      	movs	r3, #129	; 0x81
    5b16:	f002 fb1c 	bl	8152 <printk>
    5b1a:	492a      	ldr	r1, [pc, #168]	; (5bc4 <z_impl_k_mutex_unlock+0x178>)
    5b1c:	482c      	ldr	r0, [pc, #176]	; (5bd0 <z_impl_k_mutex_unlock+0x184>)
    5b1e:	f002 fb18 	bl	8152 <printk>
    5b22:	4829      	ldr	r0, [pc, #164]	; (5bc8 <z_impl_k_mutex_unlock+0x17c>)
    5b24:	2181      	movs	r1, #129	; 0x81
    5b26:	f002 fa40 	bl	7faa <assert_post_action>
	z_spin_lock_set_owner(l);
    5b2a:	4826      	ldr	r0, [pc, #152]	; (5bc4 <z_impl_k_mutex_unlock+0x178>)
    5b2c:	f001 fbe6 	bl	72fc <z_spin_lock_set_owner>
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    5b30:	68a0      	ldr	r0, [r4, #8]
    5b32:	6921      	ldr	r1, [r4, #16]
	if (mutex->owner->base.prio != new_prio) {
    5b34:	f990 300e 	ldrsb.w	r3, [r0, #14]
    5b38:	4299      	cmp	r1, r3
    5b3a:	d001      	beq.n	5b40 <z_impl_k_mutex_unlock+0xf4>
		return z_set_prio(mutex->owner, new_prio);
    5b3c:	f000 fd48 	bl	65d0 <z_set_prio>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    5b40:	4620      	mov	r0, r4
    5b42:	f000 ff13 	bl	696c <z_unpend_first_thread>
	mutex->owner = new_owner;
    5b46:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    5b48:	b158      	cbz	r0, 5b62 <z_impl_k_mutex_unlock+0x116>
		mutex->owner_orig_prio = new_owner->base.prio;
    5b4a:	f990 200e 	ldrsb.w	r2, [r0, #14]
    5b4e:	6122      	str	r2, [r4, #16]
    5b50:	2200      	movs	r2, #0
    5b52:	6782      	str	r2, [r0, #120]	; 0x78
		z_ready_thread(new_owner);
    5b54:	f000 fb5a 	bl	620c <z_ready_thread>
		z_reschedule(&lock, key);
    5b58:	481a      	ldr	r0, [pc, #104]	; (5bc4 <z_impl_k_mutex_unlock+0x178>)
    5b5a:	4629      	mov	r1, r5
    5b5c:	f000 f902 	bl	5d64 <z_reschedule>
    5b60:	e7c5      	b.n	5aee <z_impl_k_mutex_unlock+0xa2>
		mutex->lock_count = 0U;
    5b62:	60e0      	str	r0, [r4, #12]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5b64:	4817      	ldr	r0, [pc, #92]	; (5bc4 <z_impl_k_mutex_unlock+0x178>)
    5b66:	f001 fbb9 	bl	72dc <z_spin_unlock_valid>
    5b6a:	b968      	cbnz	r0, 5b88 <z_impl_k_mutex_unlock+0x13c>
    5b6c:	4a16      	ldr	r2, [pc, #88]	; (5bc8 <z_impl_k_mutex_unlock+0x17c>)
    5b6e:	4919      	ldr	r1, [pc, #100]	; (5bd4 <z_impl_k_mutex_unlock+0x188>)
    5b70:	480d      	ldr	r0, [pc, #52]	; (5ba8 <z_impl_k_mutex_unlock+0x15c>)
    5b72:	23ac      	movs	r3, #172	; 0xac
    5b74:	f002 faed 	bl	8152 <printk>
    5b78:	4912      	ldr	r1, [pc, #72]	; (5bc4 <z_impl_k_mutex_unlock+0x178>)
    5b7a:	4817      	ldr	r0, [pc, #92]	; (5bd8 <z_impl_k_mutex_unlock+0x18c>)
    5b7c:	f002 fae9 	bl	8152 <printk>
    5b80:	4811      	ldr	r0, [pc, #68]	; (5bc8 <z_impl_k_mutex_unlock+0x17c>)
    5b82:	21ac      	movs	r1, #172	; 0xac
    5b84:	f002 fa11 	bl	7faa <assert_post_action>
	__asm__ volatile(
    5b88:	f385 8811 	msr	BASEPRI, r5
    5b8c:	f3bf 8f6f 	isb	sy
    5b90:	e7ad      	b.n	5aee <z_impl_k_mutex_unlock+0xa2>
		return -EINVAL;
    5b92:	f06f 0015 	mvn.w	r0, #21
    5b96:	e7ad      	b.n	5af4 <z_impl_k_mutex_unlock+0xa8>
		return -EPERM;
    5b98:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    5b9c:	e7aa      	b.n	5af4 <z_impl_k_mutex_unlock+0xa8>
    5b9e:	bf00      	nop
    5ba0:	00009a86 	.word	0x00009a86
    5ba4:	00009a64 	.word	0x00009a64
    5ba8:	00008fc5 	.word	0x00008fc5
    5bac:	00009a98 	.word	0x00009a98
    5bb0:	20000bc4 	.word	0x20000bc4
    5bb4:	00009abd 	.word	0x00009abd
    5bb8:	00009ad4 	.word	0x00009ad4
    5bbc:	00009aff 	.word	0x00009aff
    5bc0:	00009b02 	.word	0x00009b02
    5bc4:	20000bec 	.word	0x20000bec
    5bc8:	000090d8 	.word	0x000090d8
    5bcc:	0000912a 	.word	0x0000912a
    5bd0:	0000913f 	.word	0x0000913f
    5bd4:	000090fe 	.word	0x000090fe
    5bd8:	00009115 	.word	0x00009115

00005bdc <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(void)
{
    5bdc:	b510      	push	{r4, lr}
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time != 0) {
    5bde:	4c08      	ldr	r4, [pc, #32]	; (5c00 <z_reset_time_slice+0x24>)
    5be0:	6823      	ldr	r3, [r4, #0]
    5be2:	b15b      	cbz	r3, 5bfc <z_reset_time_slice+0x20>
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
    5be4:	f7fe fa84 	bl	40f0 <sys_clock_elapsed>
    5be8:	4603      	mov	r3, r0
    5bea:	6820      	ldr	r0, [r4, #0]
    5bec:	4a05      	ldr	r2, [pc, #20]	; (5c04 <z_reset_time_slice+0x28>)
    5bee:	4403      	add	r3, r0
		z_set_timeout_expiry(slice_time, false);
	}
}
    5bf0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
    5bf4:	6113      	str	r3, [r2, #16]
		z_set_timeout_expiry(slice_time, false);
    5bf6:	2100      	movs	r1, #0
    5bf8:	f001 bd42 	b.w	7680 <z_set_timeout_expiry>
}
    5bfc:	bd10      	pop	{r4, pc}
    5bfe:	bf00      	nop
    5c00:	20000bfc 	.word	0x20000bfc
    5c04:	20000bc4 	.word	0x20000bc4

00005c08 <k_sched_time_slice_set>:

void k_sched_time_slice_set(int32_t slice, int prio)
{
    5c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5c0a:	4604      	mov	r4, r0
    5c0c:	460d      	mov	r5, r1
	__asm__ volatile(
    5c0e:	f04f 0320 	mov.w	r3, #32
    5c12:	f3ef 8611 	mrs	r6, BASEPRI
    5c16:	f383 8812 	msr	BASEPRI_MAX, r3
    5c1a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5c1e:	4823      	ldr	r0, [pc, #140]	; (5cac <k_sched_time_slice_set+0xa4>)
    5c20:	f001 fb4e 	bl	72c0 <z_spin_lock_valid>
    5c24:	b968      	cbnz	r0, 5c42 <k_sched_time_slice_set+0x3a>
    5c26:	4a22      	ldr	r2, [pc, #136]	; (5cb0 <k_sched_time_slice_set+0xa8>)
    5c28:	4922      	ldr	r1, [pc, #136]	; (5cb4 <k_sched_time_slice_set+0xac>)
    5c2a:	4823      	ldr	r0, [pc, #140]	; (5cb8 <k_sched_time_slice_set+0xb0>)
    5c2c:	2381      	movs	r3, #129	; 0x81
    5c2e:	f002 fa90 	bl	8152 <printk>
    5c32:	491e      	ldr	r1, [pc, #120]	; (5cac <k_sched_time_slice_set+0xa4>)
    5c34:	4821      	ldr	r0, [pc, #132]	; (5cbc <k_sched_time_slice_set+0xb4>)
    5c36:	f002 fa8c 	bl	8152 <printk>
    5c3a:	481d      	ldr	r0, [pc, #116]	; (5cb0 <k_sched_time_slice_set+0xa8>)
    5c3c:	2181      	movs	r1, #129	; 0x81
    5c3e:	f002 f9b4 	bl	7faa <assert_post_action>
	z_spin_lock_set_owner(l);
    5c42:	481a      	ldr	r0, [pc, #104]	; (5cac <k_sched_time_slice_set+0xa4>)
    5c44:	f001 fb5a 	bl	72fc <z_spin_lock_set_owner>
	LOCKED(&sched_spinlock) {
		_current_cpu->slice_ticks = 0;
    5c48:	4b1d      	ldr	r3, [pc, #116]	; (5cc0 <k_sched_time_slice_set+0xb8>)
    5c4a:	2200      	movs	r2, #0
			return (uint32_t)((t * to_hz + off) / from_hz);
    5c4c:	f44f 4700 	mov.w	r7, #32768	; 0x8000
    5c50:	f240 30e7 	movw	r0, #999	; 0x3e7
    5c54:	2100      	movs	r1, #0
    5c56:	611a      	str	r2, [r3, #16]
    5c58:	fbe7 0104 	umlal	r0, r1, r7, r4
    5c5c:	2300      	movs	r3, #0
    5c5e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    5c62:	f7fa fe43 	bl	8ec <__aeabi_uldivmod>
		slice_time = k_ms_to_ticks_ceil32(slice);
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
    5c66:	2c00      	cmp	r4, #0
    5c68:	4b16      	ldr	r3, [pc, #88]	; (5cc4 <k_sched_time_slice_set+0xbc>)
    5c6a:	dc1b      	bgt.n	5ca4 <k_sched_time_slice_set+0x9c>
			/* It's not possible to reliably set a 1-tick
			 * timeout if ticks aren't regular.
			 */
			slice_time = MAX(2, slice_time);
    5c6c:	6018      	str	r0, [r3, #0]
		}
		slice_max_prio = prio;
    5c6e:	4b16      	ldr	r3, [pc, #88]	; (5cc8 <k_sched_time_slice_set+0xc0>)
    5c70:	601d      	str	r5, [r3, #0]
		z_reset_time_slice();
    5c72:	f7ff ffb3 	bl	5bdc <z_reset_time_slice>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5c76:	480d      	ldr	r0, [pc, #52]	; (5cac <k_sched_time_slice_set+0xa4>)
    5c78:	f001 fb30 	bl	72dc <z_spin_unlock_valid>
    5c7c:	b968      	cbnz	r0, 5c9a <k_sched_time_slice_set+0x92>
    5c7e:	4a0c      	ldr	r2, [pc, #48]	; (5cb0 <k_sched_time_slice_set+0xa8>)
    5c80:	4912      	ldr	r1, [pc, #72]	; (5ccc <k_sched_time_slice_set+0xc4>)
    5c82:	480d      	ldr	r0, [pc, #52]	; (5cb8 <k_sched_time_slice_set+0xb0>)
    5c84:	23ac      	movs	r3, #172	; 0xac
    5c86:	f002 fa64 	bl	8152 <printk>
    5c8a:	4908      	ldr	r1, [pc, #32]	; (5cac <k_sched_time_slice_set+0xa4>)
    5c8c:	4810      	ldr	r0, [pc, #64]	; (5cd0 <k_sched_time_slice_set+0xc8>)
    5c8e:	f002 fa60 	bl	8152 <printk>
    5c92:	4807      	ldr	r0, [pc, #28]	; (5cb0 <k_sched_time_slice_set+0xa8>)
    5c94:	21ac      	movs	r1, #172	; 0xac
    5c96:	f002 f988 	bl	7faa <assert_post_action>
	__asm__ volatile(
    5c9a:	f386 8811 	msr	BASEPRI, r6
    5c9e:	f3bf 8f6f 	isb	sy
	}
}
    5ca2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			slice_time = MAX(2, slice_time);
    5ca4:	2802      	cmp	r0, #2
    5ca6:	bfb8      	it	lt
    5ca8:	2002      	movlt	r0, #2
    5caa:	e7df      	b.n	5c6c <k_sched_time_slice_set+0x64>
    5cac:	20000bf4 	.word	0x20000bf4
    5cb0:	000090d8 	.word	0x000090d8
    5cb4:	0000912a 	.word	0x0000912a
    5cb8:	00008fc5 	.word	0x00008fc5
    5cbc:	0000913f 	.word	0x0000913f
    5cc0:	20000bc4 	.word	0x20000bc4
    5cc4:	20000bfc 	.word	0x20000bfc
    5cc8:	20000bf8 	.word	0x20000bf8
    5ccc:	000090fe 	.word	0x000090fe
    5cd0:	00009115 	.word	0x00009115

00005cd4 <z_unpend_thread_no_timeout>:
	z_mark_thread_as_not_pending(thread);
	thread->base.pended_on = NULL;
}

ALWAYS_INLINE void z_unpend_thread_no_timeout(struct k_thread *thread)
{
    5cd4:	b538      	push	{r3, r4, r5, lr}
    5cd6:	4604      	mov	r4, r0
	__asm__ volatile(
    5cd8:	f04f 0320 	mov.w	r3, #32
    5cdc:	f3ef 8511 	mrs	r5, BASEPRI
    5ce0:	f383 8812 	msr	BASEPRI_MAX, r3
    5ce4:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5ce8:	4817      	ldr	r0, [pc, #92]	; (5d48 <z_unpend_thread_no_timeout+0x74>)
    5cea:	f001 fae9 	bl	72c0 <z_spin_lock_valid>
    5cee:	b968      	cbnz	r0, 5d0c <z_unpend_thread_no_timeout+0x38>
    5cf0:	4a16      	ldr	r2, [pc, #88]	; (5d4c <z_unpend_thread_no_timeout+0x78>)
    5cf2:	4917      	ldr	r1, [pc, #92]	; (5d50 <z_unpend_thread_no_timeout+0x7c>)
    5cf4:	4817      	ldr	r0, [pc, #92]	; (5d54 <z_unpend_thread_no_timeout+0x80>)
    5cf6:	2381      	movs	r3, #129	; 0x81
    5cf8:	f002 fa2b 	bl	8152 <printk>
    5cfc:	4912      	ldr	r1, [pc, #72]	; (5d48 <z_unpend_thread_no_timeout+0x74>)
    5cfe:	4816      	ldr	r0, [pc, #88]	; (5d58 <z_unpend_thread_no_timeout+0x84>)
    5d00:	f002 fa27 	bl	8152 <printk>
    5d04:	4811      	ldr	r0, [pc, #68]	; (5d4c <z_unpend_thread_no_timeout+0x78>)
    5d06:	2181      	movs	r1, #129	; 0x81
    5d08:	f002 f94f 	bl	7faa <assert_post_action>
	z_spin_lock_set_owner(l);
    5d0c:	480e      	ldr	r0, [pc, #56]	; (5d48 <z_unpend_thread_no_timeout+0x74>)
    5d0e:	f001 faf5 	bl	72fc <z_spin_lock_set_owner>
	LOCKED(&sched_spinlock) {
		unpend_thread_no_timeout(thread);
    5d12:	4620      	mov	r0, r4
    5d14:	f000 f900 	bl	5f18 <unpend_thread_no_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5d18:	480b      	ldr	r0, [pc, #44]	; (5d48 <z_unpend_thread_no_timeout+0x74>)
    5d1a:	f001 fadf 	bl	72dc <z_spin_unlock_valid>
    5d1e:	b968      	cbnz	r0, 5d3c <z_unpend_thread_no_timeout+0x68>
    5d20:	4a0a      	ldr	r2, [pc, #40]	; (5d4c <z_unpend_thread_no_timeout+0x78>)
    5d22:	490e      	ldr	r1, [pc, #56]	; (5d5c <z_unpend_thread_no_timeout+0x88>)
    5d24:	480b      	ldr	r0, [pc, #44]	; (5d54 <z_unpend_thread_no_timeout+0x80>)
    5d26:	23ac      	movs	r3, #172	; 0xac
    5d28:	f002 fa13 	bl	8152 <printk>
    5d2c:	4906      	ldr	r1, [pc, #24]	; (5d48 <z_unpend_thread_no_timeout+0x74>)
    5d2e:	480c      	ldr	r0, [pc, #48]	; (5d60 <z_unpend_thread_no_timeout+0x8c>)
    5d30:	f002 fa0f 	bl	8152 <printk>
    5d34:	4805      	ldr	r0, [pc, #20]	; (5d4c <z_unpend_thread_no_timeout+0x78>)
    5d36:	21ac      	movs	r1, #172	; 0xac
    5d38:	f002 f937 	bl	7faa <assert_post_action>
	__asm__ volatile(
    5d3c:	f385 8811 	msr	BASEPRI, r5
    5d40:	f3bf 8f6f 	isb	sy
	}
}
    5d44:	bd38      	pop	{r3, r4, r5, pc}
    5d46:	bf00      	nop
    5d48:	20000bf4 	.word	0x20000bf4
    5d4c:	000090d8 	.word	0x000090d8
    5d50:	0000912a 	.word	0x0000912a
    5d54:	00008fc5 	.word	0x00008fc5
    5d58:	0000913f 	.word	0x0000913f
    5d5c:	000090fe 	.word	0x000090fe
    5d60:	00009115 	.word	0x00009115

00005d64 <z_reschedule>:
	return new_thread != _current;
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
    5d64:	b538      	push	{r3, r4, r5, lr}
    5d66:	4604      	mov	r4, r0
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    5d68:	460d      	mov	r5, r1
    5d6a:	b9e9      	cbnz	r1, 5da8 <z_reschedule+0x44>
    5d6c:	f3ef 8305 	mrs	r3, IPSR
	if (resched(key.key) && need_swap()) {
    5d70:	b9d3      	cbnz	r3, 5da8 <z_reschedule+0x44>
	new_thread = _kernel.ready_q.cache;
    5d72:	4b19      	ldr	r3, [pc, #100]	; (5dd8 <z_reschedule+0x74>)
	if (resched(key.key) && need_swap()) {
    5d74:	69da      	ldr	r2, [r3, #28]
    5d76:	689b      	ldr	r3, [r3, #8]
    5d78:	429a      	cmp	r2, r3
    5d7a:	d015      	beq.n	5da8 <z_reschedule+0x44>
 */
static ALWAYS_INLINE void k_spin_release(struct k_spinlock *l)
{
	ARG_UNUSED(l);
#ifdef CONFIG_SPIN_VALIDATE
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5d7c:	f001 faae 	bl	72dc <z_spin_unlock_valid>
    5d80:	b968      	cbnz	r0, 5d9e <z_reschedule+0x3a>
    5d82:	4a16      	ldr	r2, [pc, #88]	; (5ddc <z_reschedule+0x78>)
    5d84:	4916      	ldr	r1, [pc, #88]	; (5de0 <z_reschedule+0x7c>)
    5d86:	4817      	ldr	r0, [pc, #92]	; (5de4 <z_reschedule+0x80>)
    5d88:	23c3      	movs	r3, #195	; 0xc3
    5d8a:	f002 f9e2 	bl	8152 <printk>
    5d8e:	4816      	ldr	r0, [pc, #88]	; (5de8 <z_reschedule+0x84>)
    5d90:	4621      	mov	r1, r4
    5d92:	f002 f9de 	bl	8152 <printk>
    5d96:	4811      	ldr	r0, [pc, #68]	; (5ddc <z_reschedule+0x78>)
    5d98:	21c3      	movs	r1, #195	; 0xc3
    5d9a:	f002 f906 	bl	7faa <assert_post_action>
		z_swap(lock, key);
	} else {
		k_spin_unlock(lock, key);
	}
}
    5d9e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	ret = arch_swap(key);
    5da2:	2000      	movs	r0, #0
    5da4:	f7fc badc 	b.w	2360 <arch_swap>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5da8:	4620      	mov	r0, r4
    5daa:	f001 fa97 	bl	72dc <z_spin_unlock_valid>
    5dae:	b968      	cbnz	r0, 5dcc <z_reschedule+0x68>
    5db0:	4a0a      	ldr	r2, [pc, #40]	; (5ddc <z_reschedule+0x78>)
    5db2:	490b      	ldr	r1, [pc, #44]	; (5de0 <z_reschedule+0x7c>)
    5db4:	480b      	ldr	r0, [pc, #44]	; (5de4 <z_reschedule+0x80>)
    5db6:	23ac      	movs	r3, #172	; 0xac
    5db8:	f002 f9cb 	bl	8152 <printk>
    5dbc:	480a      	ldr	r0, [pc, #40]	; (5de8 <z_reschedule+0x84>)
    5dbe:	4621      	mov	r1, r4
    5dc0:	f002 f9c7 	bl	8152 <printk>
    5dc4:	4805      	ldr	r0, [pc, #20]	; (5ddc <z_reschedule+0x78>)
    5dc6:	21ac      	movs	r1, #172	; 0xac
    5dc8:	f002 f8ef 	bl	7faa <assert_post_action>
    5dcc:	f385 8811 	msr	BASEPRI, r5
    5dd0:	f3bf 8f6f 	isb	sy
    5dd4:	bd38      	pop	{r3, r4, r5, pc}
    5dd6:	bf00      	nop
    5dd8:	20000bc4 	.word	0x20000bc4
    5ddc:	000090d8 	.word	0x000090d8
    5de0:	000090fe 	.word	0x000090fe
    5de4:	00008fc5 	.word	0x00008fc5
    5de8:	00009115 	.word	0x00009115

00005dec <k_sched_lock>:
		irq_unlock(key);
	}
}

void k_sched_lock(void)
{
    5dec:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    5dee:	f04f 0320 	mov.w	r3, #32
    5df2:	f3ef 8511 	mrs	r5, BASEPRI
    5df6:	f383 8812 	msr	BASEPRI_MAX, r3
    5dfa:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5dfe:	4829      	ldr	r0, [pc, #164]	; (5ea4 <k_sched_lock+0xb8>)
    5e00:	f001 fa5e 	bl	72c0 <z_spin_lock_valid>
    5e04:	b968      	cbnz	r0, 5e22 <k_sched_lock+0x36>
    5e06:	4a28      	ldr	r2, [pc, #160]	; (5ea8 <k_sched_lock+0xbc>)
    5e08:	4928      	ldr	r1, [pc, #160]	; (5eac <k_sched_lock+0xc0>)
    5e0a:	4829      	ldr	r0, [pc, #164]	; (5eb0 <k_sched_lock+0xc4>)
    5e0c:	2381      	movs	r3, #129	; 0x81
    5e0e:	f002 f9a0 	bl	8152 <printk>
    5e12:	4924      	ldr	r1, [pc, #144]	; (5ea4 <k_sched_lock+0xb8>)
    5e14:	4827      	ldr	r0, [pc, #156]	; (5eb4 <k_sched_lock+0xc8>)
    5e16:	f002 f99c 	bl	8152 <printk>
    5e1a:	4823      	ldr	r0, [pc, #140]	; (5ea8 <k_sched_lock+0xbc>)
    5e1c:	2181      	movs	r1, #129	; 0x81
    5e1e:	f002 f8c4 	bl	7faa <assert_post_action>
	z_spin_lock_set_owner(l);
    5e22:	4820      	ldr	r0, [pc, #128]	; (5ea4 <k_sched_lock+0xb8>)
    5e24:	f001 fa6a 	bl	72fc <z_spin_lock_set_owner>
    5e28:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "");
    5e2c:	b163      	cbz	r3, 5e48 <k_sched_lock+0x5c>
    5e2e:	4922      	ldr	r1, [pc, #136]	; (5eb8 <k_sched_lock+0xcc>)
    5e30:	4a22      	ldr	r2, [pc, #136]	; (5ebc <k_sched_lock+0xd0>)
    5e32:	481f      	ldr	r0, [pc, #124]	; (5eb0 <k_sched_lock+0xc4>)
    5e34:	23fd      	movs	r3, #253	; 0xfd
    5e36:	f002 f98c 	bl	8152 <printk>
    5e3a:	4821      	ldr	r0, [pc, #132]	; (5ec0 <k_sched_lock+0xd4>)
    5e3c:	f002 f989 	bl	8152 <printk>
    5e40:	481e      	ldr	r0, [pc, #120]	; (5ebc <k_sched_lock+0xd0>)
    5e42:	21fd      	movs	r1, #253	; 0xfd
    5e44:	f002 f8b1 	bl	7faa <assert_post_action>
	__ASSERT(_current->base.sched_locked != 1U, "");
    5e48:	4c1e      	ldr	r4, [pc, #120]	; (5ec4 <k_sched_lock+0xd8>)
    5e4a:	68a2      	ldr	r2, [r4, #8]
    5e4c:	7bd2      	ldrb	r2, [r2, #15]
    5e4e:	2a01      	cmp	r2, #1
    5e50:	d10c      	bne.n	5e6c <k_sched_lock+0x80>
    5e52:	491d      	ldr	r1, [pc, #116]	; (5ec8 <k_sched_lock+0xdc>)
    5e54:	4a19      	ldr	r2, [pc, #100]	; (5ebc <k_sched_lock+0xd0>)
    5e56:	4816      	ldr	r0, [pc, #88]	; (5eb0 <k_sched_lock+0xc4>)
    5e58:	23fe      	movs	r3, #254	; 0xfe
    5e5a:	f002 f97a 	bl	8152 <printk>
    5e5e:	4818      	ldr	r0, [pc, #96]	; (5ec0 <k_sched_lock+0xd4>)
    5e60:	f002 f977 	bl	8152 <printk>
    5e64:	4815      	ldr	r0, [pc, #84]	; (5ebc <k_sched_lock+0xd0>)
    5e66:	21fe      	movs	r1, #254	; 0xfe
    5e68:	f002 f89f 	bl	7faa <assert_post_action>
	--_current->base.sched_locked;
    5e6c:	68a2      	ldr	r2, [r4, #8]
    5e6e:	7bd3      	ldrb	r3, [r2, #15]
    5e70:	3b01      	subs	r3, #1
    5e72:	73d3      	strb	r3, [r2, #15]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5e74:	480b      	ldr	r0, [pc, #44]	; (5ea4 <k_sched_lock+0xb8>)
    5e76:	f001 fa31 	bl	72dc <z_spin_unlock_valid>
    5e7a:	b968      	cbnz	r0, 5e98 <k_sched_lock+0xac>
    5e7c:	4a0a      	ldr	r2, [pc, #40]	; (5ea8 <k_sched_lock+0xbc>)
    5e7e:	4913      	ldr	r1, [pc, #76]	; (5ecc <k_sched_lock+0xe0>)
    5e80:	480b      	ldr	r0, [pc, #44]	; (5eb0 <k_sched_lock+0xc4>)
    5e82:	23ac      	movs	r3, #172	; 0xac
    5e84:	f002 f965 	bl	8152 <printk>
    5e88:	4906      	ldr	r1, [pc, #24]	; (5ea4 <k_sched_lock+0xb8>)
    5e8a:	4811      	ldr	r0, [pc, #68]	; (5ed0 <k_sched_lock+0xe4>)
    5e8c:	f002 f961 	bl	8152 <printk>
    5e90:	4805      	ldr	r0, [pc, #20]	; (5ea8 <k_sched_lock+0xbc>)
    5e92:	21ac      	movs	r1, #172	; 0xac
    5e94:	f002 f889 	bl	7faa <assert_post_action>
	__asm__ volatile(
    5e98:	f385 8811 	msr	BASEPRI, r5
    5e9c:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
    5ea0:	bd38      	pop	{r3, r4, r5, pc}
    5ea2:	bf00      	nop
    5ea4:	20000bf4 	.word	0x20000bf4
    5ea8:	000090d8 	.word	0x000090d8
    5eac:	0000912a 	.word	0x0000912a
    5eb0:	00008fc5 	.word	0x00008fc5
    5eb4:	0000913f 	.word	0x0000913f
    5eb8:	00009a86 	.word	0x00009a86
    5ebc:	00009ad4 	.word	0x00009ad4
    5ec0:	00009aff 	.word	0x00009aff
    5ec4:	20000bc4 	.word	0x20000bc4
    5ec8:	00009b02 	.word	0x00009b02
    5ecc:	000090fe 	.word	0x000090fe
    5ed0:	00009115 	.word	0x00009115

00005ed4 <z_priq_dumb_remove>:
}
#endif

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    5ed4:	4b0c      	ldr	r3, [pc, #48]	; (5f08 <z_priq_dumb_remove+0x34>)
    5ed6:	4299      	cmp	r1, r3
{
    5ed8:	b510      	push	{r4, lr}
    5eda:	460c      	mov	r4, r1
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    5edc:	d10b      	bne.n	5ef6 <z_priq_dumb_remove+0x22>
    5ede:	490b      	ldr	r1, [pc, #44]	; (5f0c <z_priq_dumb_remove+0x38>)
    5ee0:	480b      	ldr	r0, [pc, #44]	; (5f10 <z_priq_dumb_remove+0x3c>)
    5ee2:	4a0c      	ldr	r2, [pc, #48]	; (5f14 <z_priq_dumb_remove+0x40>)
    5ee4:	f240 33e7 	movw	r3, #999	; 0x3e7
    5ee8:	f002 f933 	bl	8152 <printk>
    5eec:	4809      	ldr	r0, [pc, #36]	; (5f14 <z_priq_dumb_remove+0x40>)
    5eee:	f240 31e7 	movw	r1, #999	; 0x3e7
    5ef2:	f002 f85a 	bl	7faa <assert_post_action>
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
	sys_dnode_t *const next = node->next;
    5ef6:	e9d4 3200 	ldrd	r3, r2, [r4]

	prev->next = next;
    5efa:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    5efc:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    5efe:	2300      	movs	r3, #0
	node->prev = NULL;
    5f00:	e9c4 3300 	strd	r3, r3, [r4]

	sys_dlist_remove(&thread->base.qnode_dlist);
}
    5f04:	bd10      	pop	{r4, pc}
    5f06:	bf00      	nop
    5f08:	200003e0 	.word	0x200003e0
    5f0c:	00009b55 	.word	0x00009b55
    5f10:	00008fc5 	.word	0x00008fc5
    5f14:	00009b33 	.word	0x00009b33

00005f18 <unpend_thread_no_timeout>:
	__ASSERT_NO_MSG(thread->base.pended_on);
    5f18:	6883      	ldr	r3, [r0, #8]
{
    5f1a:	b510      	push	{r4, lr}
    5f1c:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(thread->base.pended_on);
    5f1e:	b95b      	cbnz	r3, 5f38 <unpend_thread_no_timeout+0x20>
    5f20:	490b      	ldr	r1, [pc, #44]	; (5f50 <unpend_thread_no_timeout+0x38>)
    5f22:	480c      	ldr	r0, [pc, #48]	; (5f54 <unpend_thread_no_timeout+0x3c>)
    5f24:	4a0c      	ldr	r2, [pc, #48]	; (5f58 <unpend_thread_no_timeout+0x40>)
    5f26:	f240 2383 	movw	r3, #643	; 0x283
    5f2a:	f002 f912 	bl	8152 <printk>
    5f2e:	480a      	ldr	r0, [pc, #40]	; (5f58 <unpend_thread_no_timeout+0x40>)
    5f30:	f240 2183 	movw	r1, #643	; 0x283
    5f34:	f002 f839 	bl	7faa <assert_post_action>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    5f38:	68a0      	ldr	r0, [r4, #8]
    5f3a:	4621      	mov	r1, r4
    5f3c:	f7ff ffca 	bl	5ed4 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    5f40:	7b63      	ldrb	r3, [r4, #13]
    5f42:	f023 0302 	bic.w	r3, r3, #2
    5f46:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    5f48:	2300      	movs	r3, #0
    5f4a:	60a3      	str	r3, [r4, #8]
}
    5f4c:	bd10      	pop	{r4, pc}
    5f4e:	bf00      	nop
    5f50:	00009b76 	.word	0x00009b76
    5f54:	00008fc5 	.word	0x00008fc5
    5f58:	00009b33 	.word	0x00009b33

00005f5c <update_cache>:
{
    5f5c:	b538      	push	{r3, r4, r5, lr}
    5f5e:	4602      	mov	r2, r0
	return _priq_run_best(curr_cpu_runq());
    5f60:	4814      	ldr	r0, [pc, #80]	; (5fb4 <update_cache+0x58>)
    5f62:	4d15      	ldr	r5, [pc, #84]	; (5fb8 <update_cache+0x5c>)
    5f64:	f002 fc67 	bl	8836 <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    5f68:	4604      	mov	r4, r0
    5f6a:	b900      	cbnz	r0, 5f6e <update_cache+0x12>
    5f6c:	68ec      	ldr	r4, [r5, #12]
	if (preempt_ok != 0) {
    5f6e:	b9ca      	cbnz	r2, 5fa4 <update_cache+0x48>
	__ASSERT(_current != NULL, "");
    5f70:	68ab      	ldr	r3, [r5, #8]
    5f72:	b963      	cbnz	r3, 5f8e <update_cache+0x32>
    5f74:	4911      	ldr	r1, [pc, #68]	; (5fbc <update_cache+0x60>)
    5f76:	4a12      	ldr	r2, [pc, #72]	; (5fc0 <update_cache+0x64>)
    5f78:	4812      	ldr	r0, [pc, #72]	; (5fc4 <update_cache+0x68>)
    5f7a:	2389      	movs	r3, #137	; 0x89
    5f7c:	f002 f8e9 	bl	8152 <printk>
    5f80:	4811      	ldr	r0, [pc, #68]	; (5fc8 <update_cache+0x6c>)
    5f82:	f002 f8e6 	bl	8152 <printk>
    5f86:	480e      	ldr	r0, [pc, #56]	; (5fc0 <update_cache+0x64>)
    5f88:	2189      	movs	r1, #137	; 0x89
    5f8a:	f002 f80e 	bl	7faa <assert_post_action>
	if (z_is_thread_prevented_from_running(_current)) {
    5f8e:	68ab      	ldr	r3, [r5, #8]
    5f90:	7b5a      	ldrb	r2, [r3, #13]
    5f92:	06d2      	lsls	r2, r2, #27
    5f94:	d106      	bne.n	5fa4 <update_cache+0x48>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    5f96:	69a2      	ldr	r2, [r4, #24]
    5f98:	b922      	cbnz	r2, 5fa4 <update_cache+0x48>
	if (is_preempt(_current) || is_metairq(thread)) {
    5f9a:	89da      	ldrh	r2, [r3, #14]
    5f9c:	2a7f      	cmp	r2, #127	; 0x7f
    5f9e:	d901      	bls.n	5fa4 <update_cache+0x48>
		_kernel.ready_q.cache = _current;
    5fa0:	61eb      	str	r3, [r5, #28]
}
    5fa2:	bd38      	pop	{r3, r4, r5, pc}
		if (thread != _current) {
    5fa4:	68ab      	ldr	r3, [r5, #8]
    5fa6:	42a3      	cmp	r3, r4
    5fa8:	d001      	beq.n	5fae <update_cache+0x52>
			z_reset_time_slice();
    5faa:	f7ff fe17 	bl	5bdc <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    5fae:	61ec      	str	r4, [r5, #28]
}
    5fb0:	e7f7      	b.n	5fa2 <update_cache+0x46>
    5fb2:	bf00      	nop
    5fb4:	20000be4 	.word	0x20000be4
    5fb8:	20000bc4 	.word	0x20000bc4
    5fbc:	00009b8d 	.word	0x00009b8d
    5fc0:	00009b33 	.word	0x00009b33
    5fc4:	00008fc5 	.word	0x00008fc5
    5fc8:	00009aff 	.word	0x00009aff

00005fcc <move_thread_to_end_of_prio_q>:
{
    5fcc:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
    5fce:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return z_is_thread_state_set(thread, _THREAD_QUEUED);
    5fd2:	7b43      	ldrb	r3, [r0, #13]
    5fd4:	2a00      	cmp	r2, #0
{
    5fd6:	4604      	mov	r4, r0
	if (z_is_thread_queued(thread)) {
    5fd8:	da06      	bge.n	5fe8 <move_thread_to_end_of_prio_q+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    5fda:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    5fde:	7343      	strb	r3, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    5fe0:	4601      	mov	r1, r0
    5fe2:	481f      	ldr	r0, [pc, #124]	; (6060 <move_thread_to_end_of_prio_q+0x94>)
    5fe4:	f7ff ff76 	bl	5ed4 <z_priq_dumb_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    5fe8:	7b63      	ldrb	r3, [r4, #13]
    5fea:	f063 037f 	orn	r3, r3, #127	; 0x7f
    5fee:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    5ff0:	4b1c      	ldr	r3, [pc, #112]	; (6064 <move_thread_to_end_of_prio_q+0x98>)
    5ff2:	429c      	cmp	r4, r3
    5ff4:	d109      	bne.n	600a <move_thread_to_end_of_prio_q+0x3e>
    5ff6:	491c      	ldr	r1, [pc, #112]	; (6068 <move_thread_to_end_of_prio_q+0x9c>)
    5ff8:	481c      	ldr	r0, [pc, #112]	; (606c <move_thread_to_end_of_prio_q+0xa0>)
    5ffa:	4a1d      	ldr	r2, [pc, #116]	; (6070 <move_thread_to_end_of_prio_q+0xa4>)
    5ffc:	23ba      	movs	r3, #186	; 0xba
    5ffe:	f002 f8a8 	bl	8152 <printk>
    6002:	481b      	ldr	r0, [pc, #108]	; (6070 <move_thread_to_end_of_prio_q+0xa4>)
    6004:	21ba      	movs	r1, #186	; 0xba
    6006:	f001 ffd0 	bl	7faa <assert_post_action>
	return list->head == list;
    600a:	4a1a      	ldr	r2, [pc, #104]	; (6074 <move_thread_to_end_of_prio_q+0xa8>)
    600c:	4611      	mov	r1, r2
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    600e:	6a55      	ldr	r5, [r2, #36]	; 0x24
	return list->head == list;
    6010:	f851 3f20 	ldr.w	r3, [r1, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6014:	428b      	cmp	r3, r1
    6016:	bf08      	it	eq
    6018:	2300      	moveq	r3, #0
    601a:	2b00      	cmp	r3, #0
    601c:	bf38      	it	cc
    601e:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    6020:	b1cb      	cbz	r3, 6056 <move_thread_to_end_of_prio_q+0x8a>
	int32_t b1 = thread_1->base.prio;
    6022:	f994 600e 	ldrsb.w	r6, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    6026:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
    602a:	4286      	cmp	r6, r0
    602c:	d00f      	beq.n	604e <move_thread_to_end_of_prio_q+0x82>
		return b2 - b1;
    602e:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    6030:	2800      	cmp	r0, #0
    6032:	dd0c      	ble.n	604e <move_thread_to_end_of_prio_q+0x82>
	sys_dnode_t *const prev = successor->prev;
    6034:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
    6036:	e9c4 3100 	strd	r3, r1, [r4]
	prev->next = node;
    603a:	600c      	str	r4, [r1, #0]
	successor->prev = node;
    603c:	605c      	str	r4, [r3, #4]
	update_cache(thread == _current);
    603e:	6890      	ldr	r0, [r2, #8]
    6040:	1b03      	subs	r3, r0, r4
    6042:	4258      	negs	r0, r3
}
    6044:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
    6048:	4158      	adcs	r0, r3
    604a:	f7ff bf87 	b.w	5f5c <update_cache>
	return (node == list->tail) ? NULL : node->next;
    604e:	42ab      	cmp	r3, r5
    6050:	d001      	beq.n	6056 <move_thread_to_end_of_prio_q+0x8a>
    6052:	681b      	ldr	r3, [r3, #0]
    6054:	e7e4      	b.n	6020 <move_thread_to_end_of_prio_q+0x54>
	node->prev = tail;
    6056:	e9c4 1500 	strd	r1, r5, [r4]
	tail->next = node;
    605a:	602c      	str	r4, [r5, #0]
	list->tail = node;
    605c:	6254      	str	r4, [r2, #36]	; 0x24
}
    605e:	e7ee      	b.n	603e <move_thread_to_end_of_prio_q+0x72>
    6060:	20000be4 	.word	0x20000be4
    6064:	200003e0 	.word	0x200003e0
    6068:	00009b55 	.word	0x00009b55
    606c:	00008fc5 	.word	0x00008fc5
    6070:	00009b33 	.word	0x00009b33
    6074:	20000bc4 	.word	0x20000bc4

00006078 <z_time_slice>:
{
    6078:	b570      	push	{r4, r5, r6, lr}
    607a:	4604      	mov	r4, r0
	__asm__ volatile(
    607c:	f04f 0320 	mov.w	r3, #32
    6080:	f3ef 8511 	mrs	r5, BASEPRI
    6084:	f383 8812 	msr	BASEPRI_MAX, r3
    6088:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    608c:	482a      	ldr	r0, [pc, #168]	; (6138 <z_time_slice+0xc0>)
    608e:	f001 f917 	bl	72c0 <z_spin_lock_valid>
    6092:	b968      	cbnz	r0, 60b0 <z_time_slice+0x38>
    6094:	4a29      	ldr	r2, [pc, #164]	; (613c <z_time_slice+0xc4>)
    6096:	492a      	ldr	r1, [pc, #168]	; (6140 <z_time_slice+0xc8>)
    6098:	482a      	ldr	r0, [pc, #168]	; (6144 <z_time_slice+0xcc>)
    609a:	2381      	movs	r3, #129	; 0x81
    609c:	f002 f859 	bl	8152 <printk>
    60a0:	4925      	ldr	r1, [pc, #148]	; (6138 <z_time_slice+0xc0>)
    60a2:	4829      	ldr	r0, [pc, #164]	; (6148 <z_time_slice+0xd0>)
    60a4:	f002 f855 	bl	8152 <printk>
    60a8:	4824      	ldr	r0, [pc, #144]	; (613c <z_time_slice+0xc4>)
    60aa:	2181      	movs	r1, #129	; 0x81
    60ac:	f001 ff7d 	bl	7faa <assert_post_action>
	z_spin_lock_set_owner(l);
    60b0:	4821      	ldr	r0, [pc, #132]	; (6138 <z_time_slice+0xc0>)
    60b2:	f001 f923 	bl	72fc <z_spin_lock_set_owner>
	if (pending_current == _current) {
    60b6:	4b25      	ldr	r3, [pc, #148]	; (614c <z_time_slice+0xd4>)
    60b8:	4a25      	ldr	r2, [pc, #148]	; (6150 <z_time_slice+0xd8>)
    60ba:	6898      	ldr	r0, [r3, #8]
    60bc:	6811      	ldr	r1, [r2, #0]
    60be:	4288      	cmp	r0, r1
    60c0:	4619      	mov	r1, r3
    60c2:	d118      	bne.n	60f6 <z_time_slice+0x7e>
			z_reset_time_slice();
    60c4:	f7ff fd8a 	bl	5bdc <z_reset_time_slice>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    60c8:	481b      	ldr	r0, [pc, #108]	; (6138 <z_time_slice+0xc0>)
    60ca:	f001 f907 	bl	72dc <z_spin_unlock_valid>
    60ce:	b968      	cbnz	r0, 60ec <z_time_slice+0x74>
    60d0:	4a1a      	ldr	r2, [pc, #104]	; (613c <z_time_slice+0xc4>)
    60d2:	4920      	ldr	r1, [pc, #128]	; (6154 <z_time_slice+0xdc>)
    60d4:	481b      	ldr	r0, [pc, #108]	; (6144 <z_time_slice+0xcc>)
    60d6:	23ac      	movs	r3, #172	; 0xac
    60d8:	f002 f83b 	bl	8152 <printk>
    60dc:	4916      	ldr	r1, [pc, #88]	; (6138 <z_time_slice+0xc0>)
    60de:	481e      	ldr	r0, [pc, #120]	; (6158 <z_time_slice+0xe0>)
    60e0:	f002 f837 	bl	8152 <printk>
    60e4:	4815      	ldr	r0, [pc, #84]	; (613c <z_time_slice+0xc4>)
    60e6:	21ac      	movs	r1, #172	; 0xac
    60e8:	f001 ff5f 	bl	7faa <assert_post_action>
	__asm__ volatile(
    60ec:	f385 8811 	msr	BASEPRI, r5
    60f0:	f3bf 8f6f 	isb	sy
}
    60f4:	bd70      	pop	{r4, r5, r6, pc}
	pending_current = NULL;
    60f6:	2600      	movs	r6, #0
    60f8:	6016      	str	r6, [r2, #0]
	if (slice_time && sliceable(_current)) {
    60fa:	4a18      	ldr	r2, [pc, #96]	; (615c <z_time_slice+0xe4>)
    60fc:	6812      	ldr	r2, [r2, #0]
    60fe:	b1ba      	cbz	r2, 6130 <z_time_slice+0xb8>
		&& !z_is_idle_thread_object(thread);
    6100:	89c2      	ldrh	r2, [r0, #14]
    6102:	2a7f      	cmp	r2, #127	; 0x7f
    6104:	d814      	bhi.n	6130 <z_time_slice+0xb8>
		&& !z_is_thread_prevented_from_running(thread)
    6106:	7b42      	ldrb	r2, [r0, #13]
    6108:	06d2      	lsls	r2, r2, #27
    610a:	d111      	bne.n	6130 <z_time_slice+0xb8>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    610c:	4a14      	ldr	r2, [pc, #80]	; (6160 <z_time_slice+0xe8>)
    610e:	f990 600e 	ldrsb.w	r6, [r0, #14]
    6112:	6812      	ldr	r2, [r2, #0]
    6114:	4296      	cmp	r6, r2
    6116:	db0b      	blt.n	6130 <z_time_slice+0xb8>
		&& !z_is_idle_thread_object(thread);
    6118:	4a12      	ldr	r2, [pc, #72]	; (6164 <z_time_slice+0xec>)
    611a:	4290      	cmp	r0, r2
    611c:	d008      	beq.n	6130 <z_time_slice+0xb8>
		if (ticks >= _current_cpu->slice_ticks) {
    611e:	691a      	ldr	r2, [r3, #16]
    6120:	42a2      	cmp	r2, r4
    6122:	dc02      	bgt.n	612a <z_time_slice+0xb2>
			move_thread_to_end_of_prio_q(_current);
    6124:	f7ff ff52 	bl	5fcc <move_thread_to_end_of_prio_q>
    6128:	e7cc      	b.n	60c4 <z_time_slice+0x4c>
			_current_cpu->slice_ticks -= ticks;
    612a:	1b12      	subs	r2, r2, r4
    612c:	611a      	str	r2, [r3, #16]
    612e:	e7cb      	b.n	60c8 <z_time_slice+0x50>
		_current_cpu->slice_ticks = 0;
    6130:	2300      	movs	r3, #0
    6132:	610b      	str	r3, [r1, #16]
    6134:	e7c8      	b.n	60c8 <z_time_slice+0x50>
    6136:	bf00      	nop
    6138:	20000bf4 	.word	0x20000bf4
    613c:	000090d8 	.word	0x000090d8
    6140:	0000912a 	.word	0x0000912a
    6144:	00008fc5 	.word	0x00008fc5
    6148:	0000913f 	.word	0x0000913f
    614c:	20000bc4 	.word	0x20000bc4
    6150:	20000bf0 	.word	0x20000bf0
    6154:	000090fe 	.word	0x000090fe
    6158:	00009115 	.word	0x00009115
    615c:	20000bfc 	.word	0x20000bfc
    6160:	20000bf8 	.word	0x20000bf8
    6164:	200003e0 	.word	0x200003e0

00006168 <ready_thread>:
{
    6168:	b570      	push	{r4, r5, r6, lr}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    616a:	f990 200d 	ldrsb.w	r2, [r0, #13]
    616e:	7b43      	ldrb	r3, [r0, #13]
    6170:	2a00      	cmp	r2, #0
{
    6172:	4604      	mov	r4, r0
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    6174:	db3e      	blt.n	61f4 <ready_thread+0x8c>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    6176:	06da      	lsls	r2, r3, #27
    6178:	d13c      	bne.n	61f4 <ready_thread+0x8c>

int z_abort_timeout(struct _timeout *to);

static inline bool z_is_inactive_timeout(const struct _timeout *to)
{
	return !sys_dnode_is_linked(&to->node);
    617a:	6985      	ldr	r5, [r0, #24]
    617c:	2d00      	cmp	r5, #0
    617e:	d139      	bne.n	61f4 <ready_thread+0x8c>
	thread->base.thread_state |= _THREAD_QUEUED;
    6180:	f063 037f 	orn	r3, r3, #127	; 0x7f
    6184:	7343      	strb	r3, [r0, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    6186:	4b1c      	ldr	r3, [pc, #112]	; (61f8 <ready_thread+0x90>)
    6188:	4298      	cmp	r0, r3
    618a:	d109      	bne.n	61a0 <ready_thread+0x38>
    618c:	491b      	ldr	r1, [pc, #108]	; (61fc <ready_thread+0x94>)
    618e:	481c      	ldr	r0, [pc, #112]	; (6200 <ready_thread+0x98>)
    6190:	4a1c      	ldr	r2, [pc, #112]	; (6204 <ready_thread+0x9c>)
    6192:	23ba      	movs	r3, #186	; 0xba
    6194:	f001 ffdd 	bl	8152 <printk>
    6198:	481a      	ldr	r0, [pc, #104]	; (6204 <ready_thread+0x9c>)
    619a:	21ba      	movs	r1, #186	; 0xba
    619c:	f001 ff05 	bl	7faa <assert_post_action>
	return list->head == list;
    61a0:	4919      	ldr	r1, [pc, #100]	; (6208 <ready_thread+0xa0>)
    61a2:	460b      	mov	r3, r1
    61a4:	f853 0f20 	ldr.w	r0, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    61a8:	4298      	cmp	r0, r3
    61aa:	bf18      	it	ne
    61ac:	4605      	movne	r5, r0
    61ae:	2d00      	cmp	r5, #0
    61b0:	461a      	mov	r2, r3
    61b2:	462b      	mov	r3, r5
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    61b4:	6a4d      	ldr	r5, [r1, #36]	; 0x24
    61b6:	bf38      	it	cc
    61b8:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    61ba:	b1b3      	cbz	r3, 61ea <ready_thread+0x82>
	int32_t b1 = thread_1->base.prio;
    61bc:	f994 600e 	ldrsb.w	r6, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    61c0:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
    61c4:	4286      	cmp	r6, r0
    61c6:	d00c      	beq.n	61e2 <ready_thread+0x7a>
		return b2 - b1;
    61c8:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    61ca:	2800      	cmp	r0, #0
    61cc:	dd09      	ble.n	61e2 <ready_thread+0x7a>
	sys_dnode_t *const prev = successor->prev;
    61ce:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    61d0:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    61d4:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    61d6:	605c      	str	r4, [r3, #4]
}
    61d8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		update_cache(0);
    61dc:	2000      	movs	r0, #0
    61de:	f7ff bebd 	b.w	5f5c <update_cache>
	return (node == list->tail) ? NULL : node->next;
    61e2:	42ab      	cmp	r3, r5
    61e4:	d001      	beq.n	61ea <ready_thread+0x82>
    61e6:	681b      	ldr	r3, [r3, #0]
    61e8:	e7e7      	b.n	61ba <ready_thread+0x52>
	node->prev = tail;
    61ea:	e9c4 2500 	strd	r2, r5, [r4]
	tail->next = node;
    61ee:	602c      	str	r4, [r5, #0]
	list->tail = node;
    61f0:	624c      	str	r4, [r1, #36]	; 0x24
}
    61f2:	e7f1      	b.n	61d8 <ready_thread+0x70>
}
    61f4:	bd70      	pop	{r4, r5, r6, pc}
    61f6:	bf00      	nop
    61f8:	200003e0 	.word	0x200003e0
    61fc:	00009b55 	.word	0x00009b55
    6200:	00008fc5 	.word	0x00008fc5
    6204:	00009b33 	.word	0x00009b33
    6208:	20000bc4 	.word	0x20000bc4

0000620c <z_ready_thread>:
{
    620c:	b538      	push	{r3, r4, r5, lr}
    620e:	4604      	mov	r4, r0
	__asm__ volatile(
    6210:	f04f 0320 	mov.w	r3, #32
    6214:	f3ef 8511 	mrs	r5, BASEPRI
    6218:	f383 8812 	msr	BASEPRI_MAX, r3
    621c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6220:	4817      	ldr	r0, [pc, #92]	; (6280 <z_ready_thread+0x74>)
    6222:	f001 f84d 	bl	72c0 <z_spin_lock_valid>
    6226:	b968      	cbnz	r0, 6244 <z_ready_thread+0x38>
    6228:	4a16      	ldr	r2, [pc, #88]	; (6284 <z_ready_thread+0x78>)
    622a:	4917      	ldr	r1, [pc, #92]	; (6288 <z_ready_thread+0x7c>)
    622c:	4817      	ldr	r0, [pc, #92]	; (628c <z_ready_thread+0x80>)
    622e:	2381      	movs	r3, #129	; 0x81
    6230:	f001 ff8f 	bl	8152 <printk>
    6234:	4912      	ldr	r1, [pc, #72]	; (6280 <z_ready_thread+0x74>)
    6236:	4816      	ldr	r0, [pc, #88]	; (6290 <z_ready_thread+0x84>)
    6238:	f001 ff8b 	bl	8152 <printk>
    623c:	4811      	ldr	r0, [pc, #68]	; (6284 <z_ready_thread+0x78>)
    623e:	2181      	movs	r1, #129	; 0x81
    6240:	f001 feb3 	bl	7faa <assert_post_action>
	z_spin_lock_set_owner(l);
    6244:	480e      	ldr	r0, [pc, #56]	; (6280 <z_ready_thread+0x74>)
    6246:	f001 f859 	bl	72fc <z_spin_lock_set_owner>
			ready_thread(thread);
    624a:	4620      	mov	r0, r4
    624c:	f7ff ff8c 	bl	6168 <ready_thread>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6250:	480b      	ldr	r0, [pc, #44]	; (6280 <z_ready_thread+0x74>)
    6252:	f001 f843 	bl	72dc <z_spin_unlock_valid>
    6256:	b968      	cbnz	r0, 6274 <z_ready_thread+0x68>
    6258:	4a0a      	ldr	r2, [pc, #40]	; (6284 <z_ready_thread+0x78>)
    625a:	490e      	ldr	r1, [pc, #56]	; (6294 <z_ready_thread+0x88>)
    625c:	480b      	ldr	r0, [pc, #44]	; (628c <z_ready_thread+0x80>)
    625e:	23ac      	movs	r3, #172	; 0xac
    6260:	f001 ff77 	bl	8152 <printk>
    6264:	4906      	ldr	r1, [pc, #24]	; (6280 <z_ready_thread+0x74>)
    6266:	480c      	ldr	r0, [pc, #48]	; (6298 <z_ready_thread+0x8c>)
    6268:	f001 ff73 	bl	8152 <printk>
    626c:	4805      	ldr	r0, [pc, #20]	; (6284 <z_ready_thread+0x78>)
    626e:	21ac      	movs	r1, #172	; 0xac
    6270:	f001 fe9b 	bl	7faa <assert_post_action>
	__asm__ volatile(
    6274:	f385 8811 	msr	BASEPRI, r5
    6278:	f3bf 8f6f 	isb	sy
}
    627c:	bd38      	pop	{r3, r4, r5, pc}
    627e:	bf00      	nop
    6280:	20000bf4 	.word	0x20000bf4
    6284:	000090d8 	.word	0x000090d8
    6288:	0000912a 	.word	0x0000912a
    628c:	00008fc5 	.word	0x00008fc5
    6290:	0000913f 	.word	0x0000913f
    6294:	000090fe 	.word	0x000090fe
    6298:	00009115 	.word	0x00009115

0000629c <z_sched_start>:
{
    629c:	b538      	push	{r3, r4, r5, lr}
    629e:	4604      	mov	r4, r0
	__asm__ volatile(
    62a0:	f04f 0320 	mov.w	r3, #32
    62a4:	f3ef 8511 	mrs	r5, BASEPRI
    62a8:	f383 8812 	msr	BASEPRI_MAX, r3
    62ac:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    62b0:	481d      	ldr	r0, [pc, #116]	; (6328 <z_sched_start+0x8c>)
    62b2:	f001 f805 	bl	72c0 <z_spin_lock_valid>
    62b6:	b968      	cbnz	r0, 62d4 <z_sched_start+0x38>
    62b8:	4a1c      	ldr	r2, [pc, #112]	; (632c <z_sched_start+0x90>)
    62ba:	491d      	ldr	r1, [pc, #116]	; (6330 <z_sched_start+0x94>)
    62bc:	481d      	ldr	r0, [pc, #116]	; (6334 <z_sched_start+0x98>)
    62be:	2381      	movs	r3, #129	; 0x81
    62c0:	f001 ff47 	bl	8152 <printk>
    62c4:	4918      	ldr	r1, [pc, #96]	; (6328 <z_sched_start+0x8c>)
    62c6:	481c      	ldr	r0, [pc, #112]	; (6338 <z_sched_start+0x9c>)
    62c8:	f001 ff43 	bl	8152 <printk>
    62cc:	4817      	ldr	r0, [pc, #92]	; (632c <z_sched_start+0x90>)
    62ce:	2181      	movs	r1, #129	; 0x81
    62d0:	f001 fe6b 	bl	7faa <assert_post_action>
	z_spin_lock_set_owner(l);
    62d4:	4814      	ldr	r0, [pc, #80]	; (6328 <z_sched_start+0x8c>)
    62d6:	f001 f811 	bl	72fc <z_spin_lock_set_owner>
	if (z_has_thread_started(thread)) {
    62da:	7b63      	ldrb	r3, [r4, #13]
    62dc:	075a      	lsls	r2, r3, #29
    62de:	d416      	bmi.n	630e <z_sched_start+0x72>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    62e0:	4811      	ldr	r0, [pc, #68]	; (6328 <z_sched_start+0x8c>)
    62e2:	f000 fffb 	bl	72dc <z_spin_unlock_valid>
    62e6:	b968      	cbnz	r0, 6304 <z_sched_start+0x68>
    62e8:	4a10      	ldr	r2, [pc, #64]	; (632c <z_sched_start+0x90>)
    62ea:	4914      	ldr	r1, [pc, #80]	; (633c <z_sched_start+0xa0>)
    62ec:	4811      	ldr	r0, [pc, #68]	; (6334 <z_sched_start+0x98>)
    62ee:	23ac      	movs	r3, #172	; 0xac
    62f0:	f001 ff2f 	bl	8152 <printk>
    62f4:	490c      	ldr	r1, [pc, #48]	; (6328 <z_sched_start+0x8c>)
    62f6:	4812      	ldr	r0, [pc, #72]	; (6340 <z_sched_start+0xa4>)
    62f8:	f001 ff2b 	bl	8152 <printk>
    62fc:	480b      	ldr	r0, [pc, #44]	; (632c <z_sched_start+0x90>)
    62fe:	21ac      	movs	r1, #172	; 0xac
    6300:	f001 fe53 	bl	7faa <assert_post_action>
	__asm__ volatile(
    6304:	f385 8811 	msr	BASEPRI, r5
    6308:	f3bf 8f6f 	isb	sy
}
    630c:	bd38      	pop	{r3, r4, r5, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    630e:	f023 0304 	bic.w	r3, r3, #4
	ready_thread(thread);
    6312:	4620      	mov	r0, r4
    6314:	7363      	strb	r3, [r4, #13]
    6316:	f7ff ff27 	bl	6168 <ready_thread>
	z_reschedule(&sched_spinlock, key);
    631a:	4629      	mov	r1, r5
    631c:	4802      	ldr	r0, [pc, #8]	; (6328 <z_sched_start+0x8c>)
}
    631e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&sched_spinlock, key);
    6322:	f7ff bd1f 	b.w	5d64 <z_reschedule>
    6326:	bf00      	nop
    6328:	20000bf4 	.word	0x20000bf4
    632c:	000090d8 	.word	0x000090d8
    6330:	0000912a 	.word	0x0000912a
    6334:	00008fc5 	.word	0x00008fc5
    6338:	0000913f 	.word	0x0000913f
    633c:	000090fe 	.word	0x000090fe
    6340:	00009115 	.word	0x00009115

00006344 <z_thread_timeout>:
{
    6344:	b570      	push	{r4, r5, r6, lr}
    6346:	4604      	mov	r4, r0
	__asm__ volatile(
    6348:	f04f 0320 	mov.w	r3, #32
    634c:	f3ef 8611 	mrs	r6, BASEPRI
    6350:	f383 8812 	msr	BASEPRI_MAX, r3
    6354:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6358:	4820      	ldr	r0, [pc, #128]	; (63dc <z_thread_timeout+0x98>)
    635a:	f000 ffb1 	bl	72c0 <z_spin_lock_valid>
    635e:	b968      	cbnz	r0, 637c <z_thread_timeout+0x38>
    6360:	4a1f      	ldr	r2, [pc, #124]	; (63e0 <z_thread_timeout+0x9c>)
    6362:	4920      	ldr	r1, [pc, #128]	; (63e4 <z_thread_timeout+0xa0>)
    6364:	4820      	ldr	r0, [pc, #128]	; (63e8 <z_thread_timeout+0xa4>)
    6366:	2381      	movs	r3, #129	; 0x81
    6368:	f001 fef3 	bl	8152 <printk>
    636c:	491b      	ldr	r1, [pc, #108]	; (63dc <z_thread_timeout+0x98>)
    636e:	481f      	ldr	r0, [pc, #124]	; (63ec <z_thread_timeout+0xa8>)
    6370:	f001 feef 	bl	8152 <printk>
    6374:	481a      	ldr	r0, [pc, #104]	; (63e0 <z_thread_timeout+0x9c>)
    6376:	2181      	movs	r1, #129	; 0x81
    6378:	f001 fe17 	bl	7faa <assert_post_action>
	z_spin_lock_set_owner(l);
    637c:	4817      	ldr	r0, [pc, #92]	; (63dc <z_thread_timeout+0x98>)
    637e:	f000 ffbd 	bl	72fc <z_spin_lock_set_owner>
		if (!killed) {
    6382:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
    6386:	f013 0f28 	tst.w	r3, #40	; 0x28
    638a:	d110      	bne.n	63ae <z_thread_timeout+0x6a>
			if (thread->base.pended_on != NULL) {
    638c:	f854 3c10 	ldr.w	r3, [r4, #-16]
	struct k_thread *thread = CONTAINER_OF(timeout,
    6390:	f1a4 0518 	sub.w	r5, r4, #24
			if (thread->base.pended_on != NULL) {
    6394:	b113      	cbz	r3, 639c <z_thread_timeout+0x58>
				unpend_thread_no_timeout(thread);
    6396:	4628      	mov	r0, r5
    6398:	f7ff fdbe 	bl	5f18 <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    639c:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
    63a0:	f023 0314 	bic.w	r3, r3, #20
    63a4:	f804 3c0b 	strb.w	r3, [r4, #-11]
			ready_thread(thread);
    63a8:	4628      	mov	r0, r5
    63aa:	f7ff fedd 	bl	6168 <ready_thread>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    63ae:	480b      	ldr	r0, [pc, #44]	; (63dc <z_thread_timeout+0x98>)
    63b0:	f000 ff94 	bl	72dc <z_spin_unlock_valid>
    63b4:	b968      	cbnz	r0, 63d2 <z_thread_timeout+0x8e>
    63b6:	4a0a      	ldr	r2, [pc, #40]	; (63e0 <z_thread_timeout+0x9c>)
    63b8:	490d      	ldr	r1, [pc, #52]	; (63f0 <z_thread_timeout+0xac>)
    63ba:	480b      	ldr	r0, [pc, #44]	; (63e8 <z_thread_timeout+0xa4>)
    63bc:	23ac      	movs	r3, #172	; 0xac
    63be:	f001 fec8 	bl	8152 <printk>
    63c2:	4906      	ldr	r1, [pc, #24]	; (63dc <z_thread_timeout+0x98>)
    63c4:	480b      	ldr	r0, [pc, #44]	; (63f4 <z_thread_timeout+0xb0>)
    63c6:	f001 fec4 	bl	8152 <printk>
    63ca:	4805      	ldr	r0, [pc, #20]	; (63e0 <z_thread_timeout+0x9c>)
    63cc:	21ac      	movs	r1, #172	; 0xac
    63ce:	f001 fdec 	bl	7faa <assert_post_action>
	__asm__ volatile(
    63d2:	f386 8811 	msr	BASEPRI, r6
    63d6:	f3bf 8f6f 	isb	sy
}
    63da:	bd70      	pop	{r4, r5, r6, pc}
    63dc:	20000bf4 	.word	0x20000bf4
    63e0:	000090d8 	.word	0x000090d8
    63e4:	0000912a 	.word	0x0000912a
    63e8:	00008fc5 	.word	0x00008fc5
    63ec:	0000913f 	.word	0x0000913f
    63f0:	000090fe 	.word	0x000090fe
    63f4:	00009115 	.word	0x00009115

000063f8 <unready_thread>:
{
    63f8:	b510      	push	{r4, lr}
	if (z_is_thread_queued(thread)) {
    63fa:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return z_is_thread_state_set(thread, _THREAD_QUEUED);
    63fe:	7b43      	ldrb	r3, [r0, #13]
    6400:	2a00      	cmp	r2, #0
{
    6402:	4604      	mov	r4, r0
	if (z_is_thread_queued(thread)) {
    6404:	da06      	bge.n	6414 <unready_thread+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    6406:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    640a:	7343      	strb	r3, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    640c:	4601      	mov	r1, r0
    640e:	4806      	ldr	r0, [pc, #24]	; (6428 <unready_thread+0x30>)
    6410:	f7ff fd60 	bl	5ed4 <z_priq_dumb_remove>
	update_cache(thread == _current);
    6414:	4b05      	ldr	r3, [pc, #20]	; (642c <unready_thread+0x34>)
    6416:	6898      	ldr	r0, [r3, #8]
    6418:	1b03      	subs	r3, r0, r4
    641a:	4258      	negs	r0, r3
}
    641c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	update_cache(thread == _current);
    6420:	4158      	adcs	r0, r3
    6422:	f7ff bd9b 	b.w	5f5c <update_cache>
    6426:	bf00      	nop
    6428:	20000be4 	.word	0x20000be4
    642c:	20000bc4 	.word	0x20000bc4

00006430 <add_to_waitq_locked>:
{
    6430:	b538      	push	{r3, r4, r5, lr}
    6432:	4604      	mov	r4, r0
    6434:	460d      	mov	r5, r1
	unready_thread(thread);
    6436:	f7ff ffdf 	bl	63f8 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    643a:	7b63      	ldrb	r3, [r4, #13]
    643c:	f043 0302 	orr.w	r3, r3, #2
    6440:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    6442:	b31d      	cbz	r5, 648c <add_to_waitq_locked+0x5c>
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    6444:	4b17      	ldr	r3, [pc, #92]	; (64a4 <add_to_waitq_locked+0x74>)
		thread->base.pended_on = wait_q;
    6446:	60a5      	str	r5, [r4, #8]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    6448:	429c      	cmp	r4, r3
    644a:	d109      	bne.n	6460 <add_to_waitq_locked+0x30>
    644c:	4916      	ldr	r1, [pc, #88]	; (64a8 <add_to_waitq_locked+0x78>)
    644e:	4817      	ldr	r0, [pc, #92]	; (64ac <add_to_waitq_locked+0x7c>)
    6450:	4a17      	ldr	r2, [pc, #92]	; (64b0 <add_to_waitq_locked+0x80>)
    6452:	23ba      	movs	r3, #186	; 0xba
    6454:	f001 fe7d 	bl	8152 <printk>
    6458:	4815      	ldr	r0, [pc, #84]	; (64b0 <add_to_waitq_locked+0x80>)
    645a:	21ba      	movs	r1, #186	; 0xba
    645c:	f001 fda5 	bl	7faa <assert_post_action>
	return list->head == list;
    6460:	682b      	ldr	r3, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6462:	429d      	cmp	r5, r3
    6464:	bf08      	it	eq
    6466:	2300      	moveq	r3, #0
    6468:	2b00      	cmp	r3, #0
    646a:	bf38      	it	cc
    646c:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    646e:	b19b      	cbz	r3, 6498 <add_to_waitq_locked+0x68>
	int32_t b1 = thread_1->base.prio;
    6470:	f994 100e 	ldrsb.w	r1, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    6474:	f993 200e 	ldrsb.w	r2, [r3, #14]
	if (b1 != b2) {
    6478:	4291      	cmp	r1, r2
    647a:	d008      	beq.n	648e <add_to_waitq_locked+0x5e>
		return b2 - b1;
    647c:	1a52      	subs	r2, r2, r1
		if (z_sched_prio_cmp(thread, t) > 0) {
    647e:	2a00      	cmp	r2, #0
    6480:	dd05      	ble.n	648e <add_to_waitq_locked+0x5e>
	sys_dnode_t *const prev = successor->prev;
    6482:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    6484:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    6488:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    648a:	605c      	str	r4, [r3, #4]
}
    648c:	bd38      	pop	{r3, r4, r5, pc}
	return (node == list->tail) ? NULL : node->next;
    648e:	686a      	ldr	r2, [r5, #4]
    6490:	4293      	cmp	r3, r2
    6492:	d001      	beq.n	6498 <add_to_waitq_locked+0x68>
    6494:	681b      	ldr	r3, [r3, #0]
    6496:	e7ea      	b.n	646e <add_to_waitq_locked+0x3e>
	sys_dnode_t *const tail = list->tail;
    6498:	686b      	ldr	r3, [r5, #4]
	node->prev = tail;
    649a:	e9c4 5300 	strd	r5, r3, [r4]
	tail->next = node;
    649e:	601c      	str	r4, [r3, #0]
	list->tail = node;
    64a0:	606c      	str	r4, [r5, #4]
    64a2:	e7f3      	b.n	648c <add_to_waitq_locked+0x5c>
    64a4:	200003e0 	.word	0x200003e0
    64a8:	00009b55 	.word	0x00009b55
    64ac:	00008fc5 	.word	0x00008fc5
    64b0:	00009b33 	.word	0x00009b33

000064b4 <pend>:
{
    64b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    64b8:	4604      	mov	r4, r0
    64ba:	460d      	mov	r5, r1
    64bc:	4616      	mov	r6, r2
    64be:	461f      	mov	r7, r3
	__asm__ volatile(
    64c0:	f04f 0320 	mov.w	r3, #32
    64c4:	f3ef 8811 	mrs	r8, BASEPRI
    64c8:	f383 8812 	msr	BASEPRI_MAX, r3
    64cc:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    64d0:	481f      	ldr	r0, [pc, #124]	; (6550 <pend+0x9c>)
    64d2:	f000 fef5 	bl	72c0 <z_spin_lock_valid>
    64d6:	b968      	cbnz	r0, 64f4 <pend+0x40>
    64d8:	4a1e      	ldr	r2, [pc, #120]	; (6554 <pend+0xa0>)
    64da:	491f      	ldr	r1, [pc, #124]	; (6558 <pend+0xa4>)
    64dc:	481f      	ldr	r0, [pc, #124]	; (655c <pend+0xa8>)
    64de:	2381      	movs	r3, #129	; 0x81
    64e0:	f001 fe37 	bl	8152 <printk>
    64e4:	491a      	ldr	r1, [pc, #104]	; (6550 <pend+0x9c>)
    64e6:	481e      	ldr	r0, [pc, #120]	; (6560 <pend+0xac>)
    64e8:	f001 fe33 	bl	8152 <printk>
    64ec:	4819      	ldr	r0, [pc, #100]	; (6554 <pend+0xa0>)
    64ee:	2181      	movs	r1, #129	; 0x81
    64f0:	f001 fd5b 	bl	7faa <assert_post_action>
	z_spin_lock_set_owner(l);
    64f4:	4816      	ldr	r0, [pc, #88]	; (6550 <pend+0x9c>)
    64f6:	f000 ff01 	bl	72fc <z_spin_lock_set_owner>
		add_to_waitq_locked(thread, wait_q);
    64fa:	4620      	mov	r0, r4
    64fc:	4629      	mov	r1, r5
    64fe:	f7ff ff97 	bl	6430 <add_to_waitq_locked>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6502:	4813      	ldr	r0, [pc, #76]	; (6550 <pend+0x9c>)
    6504:	f000 feea 	bl	72dc <z_spin_unlock_valid>
    6508:	b968      	cbnz	r0, 6526 <pend+0x72>
    650a:	4a12      	ldr	r2, [pc, #72]	; (6554 <pend+0xa0>)
    650c:	4915      	ldr	r1, [pc, #84]	; (6564 <pend+0xb0>)
    650e:	4813      	ldr	r0, [pc, #76]	; (655c <pend+0xa8>)
    6510:	23ac      	movs	r3, #172	; 0xac
    6512:	f001 fe1e 	bl	8152 <printk>
    6516:	490e      	ldr	r1, [pc, #56]	; (6550 <pend+0x9c>)
    6518:	4813      	ldr	r0, [pc, #76]	; (6568 <pend+0xb4>)
    651a:	f001 fe1a 	bl	8152 <printk>
    651e:	480d      	ldr	r0, [pc, #52]	; (6554 <pend+0xa0>)
    6520:	21ac      	movs	r1, #172	; 0xac
    6522:	f001 fd42 	bl	7faa <assert_post_action>
	__asm__ volatile(
    6526:	f388 8811 	msr	BASEPRI, r8
    652a:	f3bf 8f6f 	isb	sy
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    652e:	1c7b      	adds	r3, r7, #1
    6530:	bf08      	it	eq
    6532:	f1b6 3fff 	cmpeq.w	r6, #4294967295	; 0xffffffff
    6536:	d008      	beq.n	654a <pend+0x96>

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    6538:	4632      	mov	r2, r6
    653a:	463b      	mov	r3, r7
    653c:	f104 0018 	add.w	r0, r4, #24
    6540:	490a      	ldr	r1, [pc, #40]	; (656c <pend+0xb8>)
}
    6542:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    6546:	f000 bf31 	b.w	73ac <z_add_timeout>
    654a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    654e:	bf00      	nop
    6550:	20000bf4 	.word	0x20000bf4
    6554:	000090d8 	.word	0x000090d8
    6558:	0000912a 	.word	0x0000912a
    655c:	00008fc5 	.word	0x00008fc5
    6560:	0000913f 	.word	0x0000913f
    6564:	000090fe 	.word	0x000090fe
    6568:	00009115 	.word	0x00009115
    656c:	00006345 	.word	0x00006345

00006570 <z_pend_curr>:
{
    6570:	b538      	push	{r3, r4, r5, lr}
	pending_current = _current;
    6572:	4b11      	ldr	r3, [pc, #68]	; (65b8 <z_pend_curr+0x48>)
{
    6574:	4604      	mov	r4, r0
	pending_current = _current;
    6576:	6898      	ldr	r0, [r3, #8]
    6578:	4b10      	ldr	r3, [pc, #64]	; (65bc <z_pend_curr+0x4c>)
{
    657a:	460d      	mov	r5, r1
	pending_current = _current;
    657c:	6018      	str	r0, [r3, #0]
{
    657e:	4611      	mov	r1, r2
	pend(_current, wait_q, timeout);
    6580:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    6584:	f7ff ff96 	bl	64b4 <pend>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6588:	4620      	mov	r0, r4
    658a:	f000 fea7 	bl	72dc <z_spin_unlock_valid>
    658e:	b968      	cbnz	r0, 65ac <z_pend_curr+0x3c>
    6590:	4a0b      	ldr	r2, [pc, #44]	; (65c0 <z_pend_curr+0x50>)
    6592:	490c      	ldr	r1, [pc, #48]	; (65c4 <z_pend_curr+0x54>)
    6594:	480c      	ldr	r0, [pc, #48]	; (65c8 <z_pend_curr+0x58>)
    6596:	23c3      	movs	r3, #195	; 0xc3
    6598:	f001 fddb 	bl	8152 <printk>
    659c:	480b      	ldr	r0, [pc, #44]	; (65cc <z_pend_curr+0x5c>)
    659e:	4621      	mov	r1, r4
    65a0:	f001 fdd7 	bl	8152 <printk>
    65a4:	4806      	ldr	r0, [pc, #24]	; (65c0 <z_pend_curr+0x50>)
    65a6:	21c3      	movs	r1, #195	; 0xc3
    65a8:	f001 fcff 	bl	7faa <assert_post_action>
    65ac:	4628      	mov	r0, r5
}
    65ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    65b2:	f7fb bed5 	b.w	2360 <arch_swap>
    65b6:	bf00      	nop
    65b8:	20000bc4 	.word	0x20000bc4
    65bc:	20000bf0 	.word	0x20000bf0
    65c0:	000090d8 	.word	0x000090d8
    65c4:	000090fe 	.word	0x000090fe
    65c8:	00008fc5 	.word	0x00008fc5
    65cc:	00009115 	.word	0x00009115

000065d0 <z_set_prio>:
{
    65d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    65d2:	4604      	mov	r4, r0
    65d4:	460e      	mov	r6, r1
	__asm__ volatile(
    65d6:	f04f 0320 	mov.w	r3, #32
    65da:	f3ef 8711 	mrs	r7, BASEPRI
    65de:	f383 8812 	msr	BASEPRI_MAX, r3
    65e2:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    65e6:	483c      	ldr	r0, [pc, #240]	; (66d8 <z_set_prio+0x108>)
    65e8:	f000 fe6a 	bl	72c0 <z_spin_lock_valid>
    65ec:	b968      	cbnz	r0, 660a <z_set_prio+0x3a>
    65ee:	4a3b      	ldr	r2, [pc, #236]	; (66dc <z_set_prio+0x10c>)
    65f0:	493b      	ldr	r1, [pc, #236]	; (66e0 <z_set_prio+0x110>)
    65f2:	483c      	ldr	r0, [pc, #240]	; (66e4 <z_set_prio+0x114>)
    65f4:	2381      	movs	r3, #129	; 0x81
    65f6:	f001 fdac 	bl	8152 <printk>
    65fa:	4937      	ldr	r1, [pc, #220]	; (66d8 <z_set_prio+0x108>)
    65fc:	483a      	ldr	r0, [pc, #232]	; (66e8 <z_set_prio+0x118>)
    65fe:	f001 fda8 	bl	8152 <printk>
    6602:	4836      	ldr	r0, [pc, #216]	; (66dc <z_set_prio+0x10c>)
    6604:	2181      	movs	r1, #129	; 0x81
    6606:	f001 fcd0 	bl	7faa <assert_post_action>
	z_spin_lock_set_owner(l);
    660a:	4833      	ldr	r0, [pc, #204]	; (66d8 <z_set_prio+0x108>)
    660c:	f000 fe76 	bl	72fc <z_spin_lock_set_owner>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    6610:	7b63      	ldrb	r3, [r4, #13]
    6612:	06da      	lsls	r2, r3, #27
    6614:	b276      	sxtb	r6, r6
    6616:	d15c      	bne.n	66d2 <z_set_prio+0x102>
	return !sys_dnode_is_linked(&to->node);
    6618:	69a5      	ldr	r5, [r4, #24]
		if (need_sched) {
    661a:	2d00      	cmp	r5, #0
    661c:	d159      	bne.n	66d2 <z_set_prio+0x102>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    661e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    6622:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    6624:	4831      	ldr	r0, [pc, #196]	; (66ec <z_set_prio+0x11c>)
    6626:	4621      	mov	r1, r4
    6628:	f7ff fc54 	bl	5ed4 <z_priq_dumb_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    662c:	7b63      	ldrb	r3, [r4, #13]
				thread->base.prio = prio;
    662e:	73a6      	strb	r6, [r4, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
    6630:	f063 037f 	orn	r3, r3, #127	; 0x7f
    6634:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    6636:	4b2e      	ldr	r3, [pc, #184]	; (66f0 <z_set_prio+0x120>)
    6638:	429c      	cmp	r4, r3
    663a:	d109      	bne.n	6650 <z_set_prio+0x80>
    663c:	492d      	ldr	r1, [pc, #180]	; (66f4 <z_set_prio+0x124>)
    663e:	4829      	ldr	r0, [pc, #164]	; (66e4 <z_set_prio+0x114>)
    6640:	4a2d      	ldr	r2, [pc, #180]	; (66f8 <z_set_prio+0x128>)
    6642:	23ba      	movs	r3, #186	; 0xba
    6644:	f001 fd85 	bl	8152 <printk>
    6648:	482b      	ldr	r0, [pc, #172]	; (66f8 <z_set_prio+0x128>)
    664a:	21ba      	movs	r1, #186	; 0xba
    664c:	f001 fcad 	bl	7faa <assert_post_action>
	return list->head == list;
    6650:	492a      	ldr	r1, [pc, #168]	; (66fc <z_set_prio+0x12c>)
    6652:	460b      	mov	r3, r1
    6654:	f853 0f20 	ldr.w	r0, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6658:	4298      	cmp	r0, r3
    665a:	bf18      	it	ne
    665c:	4605      	movne	r5, r0
    665e:	2d00      	cmp	r5, #0
    6660:	461a      	mov	r2, r3
    6662:	462b      	mov	r3, r5
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    6664:	6a4d      	ldr	r5, [r1, #36]	; 0x24
    6666:	bf38      	it	cc
    6668:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    666a:	b36b      	cbz	r3, 66c8 <z_set_prio+0xf8>
	int32_t b1 = thread_1->base.prio;
    666c:	f994 600e 	ldrsb.w	r6, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    6670:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
    6674:	4286      	cmp	r6, r0
    6676:	d023      	beq.n	66c0 <z_set_prio+0xf0>
		return b2 - b1;
    6678:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    667a:	2800      	cmp	r0, #0
    667c:	dd20      	ble.n	66c0 <z_set_prio+0xf0>
	sys_dnode_t *const prev = successor->prev;
    667e:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    6680:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    6684:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    6686:	605c      	str	r4, [r3, #4]
			update_cache(1);
    6688:	2001      	movs	r0, #1
    668a:	f7ff fc67 	bl	5f5c <update_cache>
    668e:	2401      	movs	r4, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6690:	4811      	ldr	r0, [pc, #68]	; (66d8 <z_set_prio+0x108>)
    6692:	f000 fe23 	bl	72dc <z_spin_unlock_valid>
    6696:	b968      	cbnz	r0, 66b4 <z_set_prio+0xe4>
    6698:	4a10      	ldr	r2, [pc, #64]	; (66dc <z_set_prio+0x10c>)
    669a:	4919      	ldr	r1, [pc, #100]	; (6700 <z_set_prio+0x130>)
    669c:	4811      	ldr	r0, [pc, #68]	; (66e4 <z_set_prio+0x114>)
    669e:	23ac      	movs	r3, #172	; 0xac
    66a0:	f001 fd57 	bl	8152 <printk>
    66a4:	490c      	ldr	r1, [pc, #48]	; (66d8 <z_set_prio+0x108>)
    66a6:	4817      	ldr	r0, [pc, #92]	; (6704 <z_set_prio+0x134>)
    66a8:	f001 fd53 	bl	8152 <printk>
    66ac:	480b      	ldr	r0, [pc, #44]	; (66dc <z_set_prio+0x10c>)
    66ae:	21ac      	movs	r1, #172	; 0xac
    66b0:	f001 fc7b 	bl	7faa <assert_post_action>
	__asm__ volatile(
    66b4:	f387 8811 	msr	BASEPRI, r7
    66b8:	f3bf 8f6f 	isb	sy
}
    66bc:	4620      	mov	r0, r4
    66be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return (node == list->tail) ? NULL : node->next;
    66c0:	42ab      	cmp	r3, r5
    66c2:	d001      	beq.n	66c8 <z_set_prio+0xf8>
    66c4:	681b      	ldr	r3, [r3, #0]
    66c6:	e7d0      	b.n	666a <z_set_prio+0x9a>
	node->prev = tail;
    66c8:	e9c4 2500 	strd	r2, r5, [r4]
	tail->next = node;
    66cc:	602c      	str	r4, [r5, #0]
	list->tail = node;
    66ce:	624c      	str	r4, [r1, #36]	; 0x24
}
    66d0:	e7da      	b.n	6688 <z_set_prio+0xb8>
			thread->base.prio = prio;
    66d2:	73a6      	strb	r6, [r4, #14]
    66d4:	2400      	movs	r4, #0
    66d6:	e7db      	b.n	6690 <z_set_prio+0xc0>
    66d8:	20000bf4 	.word	0x20000bf4
    66dc:	000090d8 	.word	0x000090d8
    66e0:	0000912a 	.word	0x0000912a
    66e4:	00008fc5 	.word	0x00008fc5
    66e8:	0000913f 	.word	0x0000913f
    66ec:	20000be4 	.word	0x20000be4
    66f0:	200003e0 	.word	0x200003e0
    66f4:	00009b55 	.word	0x00009b55
    66f8:	00009b33 	.word	0x00009b33
    66fc:	20000bc4 	.word	0x20000bc4
    6700:	000090fe 	.word	0x000090fe
    6704:	00009115 	.word	0x00009115

00006708 <z_impl_k_thread_suspend>:
{
    6708:	b570      	push	{r4, r5, r6, lr}
    670a:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    670c:	3018      	adds	r0, #24
    670e:	f000 ff21 	bl	7554 <z_abort_timeout>
	__asm__ volatile(
    6712:	f04f 0320 	mov.w	r3, #32
    6716:	f3ef 8611 	mrs	r6, BASEPRI
    671a:	f383 8812 	msr	BASEPRI_MAX, r3
    671e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6722:	4825      	ldr	r0, [pc, #148]	; (67b8 <z_impl_k_thread_suspend+0xb0>)
    6724:	f000 fdcc 	bl	72c0 <z_spin_lock_valid>
    6728:	b968      	cbnz	r0, 6746 <z_impl_k_thread_suspend+0x3e>
    672a:	4a24      	ldr	r2, [pc, #144]	; (67bc <z_impl_k_thread_suspend+0xb4>)
    672c:	4924      	ldr	r1, [pc, #144]	; (67c0 <z_impl_k_thread_suspend+0xb8>)
    672e:	4825      	ldr	r0, [pc, #148]	; (67c4 <z_impl_k_thread_suspend+0xbc>)
    6730:	2381      	movs	r3, #129	; 0x81
    6732:	f001 fd0e 	bl	8152 <printk>
    6736:	4920      	ldr	r1, [pc, #128]	; (67b8 <z_impl_k_thread_suspend+0xb0>)
    6738:	4823      	ldr	r0, [pc, #140]	; (67c8 <z_impl_k_thread_suspend+0xc0>)
    673a:	f001 fd0a 	bl	8152 <printk>
    673e:	481f      	ldr	r0, [pc, #124]	; (67bc <z_impl_k_thread_suspend+0xb4>)
    6740:	2181      	movs	r1, #129	; 0x81
    6742:	f001 fc32 	bl	7faa <assert_post_action>
	z_spin_lock_set_owner(l);
    6746:	481c      	ldr	r0, [pc, #112]	; (67b8 <z_impl_k_thread_suspend+0xb0>)
    6748:	f000 fdd8 	bl	72fc <z_spin_lock_set_owner>
		if (z_is_thread_queued(thread)) {
    674c:	f994 200d 	ldrsb.w	r2, [r4, #13]
	return z_is_thread_state_set(thread, _THREAD_QUEUED);
    6750:	7b63      	ldrb	r3, [r4, #13]
    6752:	2a00      	cmp	r2, #0
    6754:	da06      	bge.n	6764 <z_impl_k_thread_suspend+0x5c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    6756:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	_priq_run_remove(thread_runq(thread), thread);
    675a:	481c      	ldr	r0, [pc, #112]	; (67cc <z_impl_k_thread_suspend+0xc4>)
	thread->base.thread_state &= ~_THREAD_QUEUED;
    675c:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    675e:	4621      	mov	r1, r4
    6760:	f7ff fbb8 	bl	5ed4 <z_priq_dumb_remove>
		update_cache(thread == _current);
    6764:	4d1a      	ldr	r5, [pc, #104]	; (67d0 <z_impl_k_thread_suspend+0xc8>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
    6766:	7b63      	ldrb	r3, [r4, #13]
    6768:	68a8      	ldr	r0, [r5, #8]
    676a:	f043 0310 	orr.w	r3, r3, #16
    676e:	7363      	strb	r3, [r4, #13]
    6770:	1b03      	subs	r3, r0, r4
    6772:	4258      	negs	r0, r3
    6774:	4158      	adcs	r0, r3
    6776:	f7ff fbf1 	bl	5f5c <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    677a:	480f      	ldr	r0, [pc, #60]	; (67b8 <z_impl_k_thread_suspend+0xb0>)
    677c:	f000 fdae 	bl	72dc <z_spin_unlock_valid>
    6780:	b968      	cbnz	r0, 679e <z_impl_k_thread_suspend+0x96>
    6782:	4a0e      	ldr	r2, [pc, #56]	; (67bc <z_impl_k_thread_suspend+0xb4>)
    6784:	4913      	ldr	r1, [pc, #76]	; (67d4 <z_impl_k_thread_suspend+0xcc>)
    6786:	480f      	ldr	r0, [pc, #60]	; (67c4 <z_impl_k_thread_suspend+0xbc>)
    6788:	23ac      	movs	r3, #172	; 0xac
    678a:	f001 fce2 	bl	8152 <printk>
    678e:	490a      	ldr	r1, [pc, #40]	; (67b8 <z_impl_k_thread_suspend+0xb0>)
    6790:	4811      	ldr	r0, [pc, #68]	; (67d8 <z_impl_k_thread_suspend+0xd0>)
    6792:	f001 fcde 	bl	8152 <printk>
    6796:	4809      	ldr	r0, [pc, #36]	; (67bc <z_impl_k_thread_suspend+0xb4>)
    6798:	21ac      	movs	r1, #172	; 0xac
    679a:	f001 fc06 	bl	7faa <assert_post_action>
	__asm__ volatile(
    679e:	f386 8811 	msr	BASEPRI, r6
    67a2:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
    67a6:	68ab      	ldr	r3, [r5, #8]
    67a8:	42a3      	cmp	r3, r4
    67aa:	d103      	bne.n	67b4 <z_impl_k_thread_suspend+0xac>
}
    67ac:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
    67b0:	f002 b837 	b.w	8822 <z_reschedule_unlocked>
}
    67b4:	bd70      	pop	{r4, r5, r6, pc}
    67b6:	bf00      	nop
    67b8:	20000bf4 	.word	0x20000bf4
    67bc:	000090d8 	.word	0x000090d8
    67c0:	0000912a 	.word	0x0000912a
    67c4:	00008fc5 	.word	0x00008fc5
    67c8:	0000913f 	.word	0x0000913f
    67cc:	20000be4 	.word	0x20000be4
    67d0:	20000bc4 	.word	0x20000bc4
    67d4:	000090fe 	.word	0x000090fe
    67d8:	00009115 	.word	0x00009115

000067dc <k_sched_unlock>:
{
    67dc:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    67de:	f04f 0320 	mov.w	r3, #32
    67e2:	f3ef 8511 	mrs	r5, BASEPRI
    67e6:	f383 8812 	msr	BASEPRI_MAX, r3
    67ea:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    67ee:	482d      	ldr	r0, [pc, #180]	; (68a4 <k_sched_unlock+0xc8>)
    67f0:	f000 fd66 	bl	72c0 <z_spin_lock_valid>
    67f4:	b968      	cbnz	r0, 6812 <k_sched_unlock+0x36>
    67f6:	4a2c      	ldr	r2, [pc, #176]	; (68a8 <k_sched_unlock+0xcc>)
    67f8:	492c      	ldr	r1, [pc, #176]	; (68ac <k_sched_unlock+0xd0>)
    67fa:	482d      	ldr	r0, [pc, #180]	; (68b0 <k_sched_unlock+0xd4>)
    67fc:	2381      	movs	r3, #129	; 0x81
    67fe:	f001 fca8 	bl	8152 <printk>
    6802:	4928      	ldr	r1, [pc, #160]	; (68a4 <k_sched_unlock+0xc8>)
    6804:	482b      	ldr	r0, [pc, #172]	; (68b4 <k_sched_unlock+0xd8>)
    6806:	f001 fca4 	bl	8152 <printk>
    680a:	4827      	ldr	r0, [pc, #156]	; (68a8 <k_sched_unlock+0xcc>)
    680c:	2181      	movs	r1, #129	; 0x81
    680e:	f001 fbcc 	bl	7faa <assert_post_action>
		__ASSERT(_current->base.sched_locked != 0U, "");
    6812:	4c29      	ldr	r4, [pc, #164]	; (68b8 <k_sched_unlock+0xdc>)
	z_spin_lock_set_owner(l);
    6814:	4823      	ldr	r0, [pc, #140]	; (68a4 <k_sched_unlock+0xc8>)
    6816:	f000 fd71 	bl	72fc <z_spin_lock_set_owner>
    681a:	68a2      	ldr	r2, [r4, #8]
    681c:	7bd2      	ldrb	r2, [r2, #15]
    681e:	b972      	cbnz	r2, 683e <k_sched_unlock+0x62>
    6820:	4926      	ldr	r1, [pc, #152]	; (68bc <k_sched_unlock+0xe0>)
    6822:	4a27      	ldr	r2, [pc, #156]	; (68c0 <k_sched_unlock+0xe4>)
    6824:	4822      	ldr	r0, [pc, #136]	; (68b0 <k_sched_unlock+0xd4>)
    6826:	f240 3385 	movw	r3, #901	; 0x385
    682a:	f001 fc92 	bl	8152 <printk>
    682e:	4825      	ldr	r0, [pc, #148]	; (68c4 <k_sched_unlock+0xe8>)
    6830:	f001 fc8f 	bl	8152 <printk>
    6834:	4822      	ldr	r0, [pc, #136]	; (68c0 <k_sched_unlock+0xe4>)
    6836:	f240 3185 	movw	r1, #901	; 0x385
    683a:	f001 fbb6 	bl	7faa <assert_post_action>
    683e:	f3ef 8305 	mrs	r3, IPSR
		__ASSERT(!arch_is_in_isr(), "");
    6842:	b173      	cbz	r3, 6862 <k_sched_unlock+0x86>
    6844:	4920      	ldr	r1, [pc, #128]	; (68c8 <k_sched_unlock+0xec>)
    6846:	4a1e      	ldr	r2, [pc, #120]	; (68c0 <k_sched_unlock+0xe4>)
    6848:	4819      	ldr	r0, [pc, #100]	; (68b0 <k_sched_unlock+0xd4>)
    684a:	f240 3386 	movw	r3, #902	; 0x386
    684e:	f001 fc80 	bl	8152 <printk>
    6852:	481c      	ldr	r0, [pc, #112]	; (68c4 <k_sched_unlock+0xe8>)
    6854:	f001 fc7d 	bl	8152 <printk>
    6858:	4819      	ldr	r0, [pc, #100]	; (68c0 <k_sched_unlock+0xe4>)
    685a:	f240 3186 	movw	r1, #902	; 0x386
    685e:	f001 fba4 	bl	7faa <assert_post_action>
		++_current->base.sched_locked;
    6862:	68a2      	ldr	r2, [r4, #8]
    6864:	7bd3      	ldrb	r3, [r2, #15]
    6866:	3301      	adds	r3, #1
		update_cache(0);
    6868:	2000      	movs	r0, #0
		++_current->base.sched_locked;
    686a:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    686c:	f7ff fb76 	bl	5f5c <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6870:	480c      	ldr	r0, [pc, #48]	; (68a4 <k_sched_unlock+0xc8>)
    6872:	f000 fd33 	bl	72dc <z_spin_unlock_valid>
    6876:	b968      	cbnz	r0, 6894 <k_sched_unlock+0xb8>
    6878:	4a0b      	ldr	r2, [pc, #44]	; (68a8 <k_sched_unlock+0xcc>)
    687a:	4914      	ldr	r1, [pc, #80]	; (68cc <k_sched_unlock+0xf0>)
    687c:	480c      	ldr	r0, [pc, #48]	; (68b0 <k_sched_unlock+0xd4>)
    687e:	23ac      	movs	r3, #172	; 0xac
    6880:	f001 fc67 	bl	8152 <printk>
    6884:	4907      	ldr	r1, [pc, #28]	; (68a4 <k_sched_unlock+0xc8>)
    6886:	4812      	ldr	r0, [pc, #72]	; (68d0 <k_sched_unlock+0xf4>)
    6888:	f001 fc63 	bl	8152 <printk>
    688c:	4806      	ldr	r0, [pc, #24]	; (68a8 <k_sched_unlock+0xcc>)
    688e:	21ac      	movs	r1, #172	; 0xac
    6890:	f001 fb8b 	bl	7faa <assert_post_action>
	__asm__ volatile(
    6894:	f385 8811 	msr	BASEPRI, r5
    6898:	f3bf 8f6f 	isb	sy
}
    689c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule_unlocked();
    68a0:	f001 bfbf 	b.w	8822 <z_reschedule_unlocked>
    68a4:	20000bf4 	.word	0x20000bf4
    68a8:	000090d8 	.word	0x000090d8
    68ac:	0000912a 	.word	0x0000912a
    68b0:	00008fc5 	.word	0x00008fc5
    68b4:	0000913f 	.word	0x0000913f
    68b8:	20000bc4 	.word	0x20000bc4
    68bc:	00009bb4 	.word	0x00009bb4
    68c0:	00009b33 	.word	0x00009b33
    68c4:	00009aff 	.word	0x00009aff
    68c8:	00009a86 	.word	0x00009a86
    68cc:	000090fe 	.word	0x000090fe
    68d0:	00009115 	.word	0x00009115

000068d4 <z_unpend1_no_timeout>:
{
    68d4:	b538      	push	{r3, r4, r5, lr}
    68d6:	4604      	mov	r4, r0
	__asm__ volatile(
    68d8:	f04f 0320 	mov.w	r3, #32
    68dc:	f3ef 8511 	mrs	r5, BASEPRI
    68e0:	f383 8812 	msr	BASEPRI_MAX, r3
    68e4:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    68e8:	4819      	ldr	r0, [pc, #100]	; (6950 <z_unpend1_no_timeout+0x7c>)
    68ea:	f000 fce9 	bl	72c0 <z_spin_lock_valid>
    68ee:	b968      	cbnz	r0, 690c <z_unpend1_no_timeout+0x38>
    68f0:	4a18      	ldr	r2, [pc, #96]	; (6954 <z_unpend1_no_timeout+0x80>)
    68f2:	4919      	ldr	r1, [pc, #100]	; (6958 <z_unpend1_no_timeout+0x84>)
    68f4:	4819      	ldr	r0, [pc, #100]	; (695c <z_unpend1_no_timeout+0x88>)
    68f6:	2381      	movs	r3, #129	; 0x81
    68f8:	f001 fc2b 	bl	8152 <printk>
    68fc:	4914      	ldr	r1, [pc, #80]	; (6950 <z_unpend1_no_timeout+0x7c>)
    68fe:	4818      	ldr	r0, [pc, #96]	; (6960 <z_unpend1_no_timeout+0x8c>)
    6900:	f001 fc27 	bl	8152 <printk>
    6904:	4813      	ldr	r0, [pc, #76]	; (6954 <z_unpend1_no_timeout+0x80>)
    6906:	2181      	movs	r1, #129	; 0x81
    6908:	f001 fb4f 	bl	7faa <assert_post_action>
	z_spin_lock_set_owner(l);
    690c:	4810      	ldr	r0, [pc, #64]	; (6950 <z_unpend1_no_timeout+0x7c>)
    690e:	f000 fcf5 	bl	72fc <z_spin_lock_set_owner>
		thread = _priq_wait_best(&wait_q->waitq);
    6912:	4620      	mov	r0, r4
    6914:	f001 ff8f 	bl	8836 <z_priq_dumb_best>
		if (thread != NULL) {
    6918:	4604      	mov	r4, r0
    691a:	b108      	cbz	r0, 6920 <z_unpend1_no_timeout+0x4c>
			unpend_thread_no_timeout(thread);
    691c:	f7ff fafc 	bl	5f18 <unpend_thread_no_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6920:	480b      	ldr	r0, [pc, #44]	; (6950 <z_unpend1_no_timeout+0x7c>)
    6922:	f000 fcdb 	bl	72dc <z_spin_unlock_valid>
    6926:	b968      	cbnz	r0, 6944 <z_unpend1_no_timeout+0x70>
    6928:	4a0a      	ldr	r2, [pc, #40]	; (6954 <z_unpend1_no_timeout+0x80>)
    692a:	490e      	ldr	r1, [pc, #56]	; (6964 <z_unpend1_no_timeout+0x90>)
    692c:	480b      	ldr	r0, [pc, #44]	; (695c <z_unpend1_no_timeout+0x88>)
    692e:	23ac      	movs	r3, #172	; 0xac
    6930:	f001 fc0f 	bl	8152 <printk>
    6934:	4906      	ldr	r1, [pc, #24]	; (6950 <z_unpend1_no_timeout+0x7c>)
    6936:	480c      	ldr	r0, [pc, #48]	; (6968 <z_unpend1_no_timeout+0x94>)
    6938:	f001 fc0b 	bl	8152 <printk>
    693c:	4805      	ldr	r0, [pc, #20]	; (6954 <z_unpend1_no_timeout+0x80>)
    693e:	21ac      	movs	r1, #172	; 0xac
    6940:	f001 fb33 	bl	7faa <assert_post_action>
	__asm__ volatile(
    6944:	f385 8811 	msr	BASEPRI, r5
    6948:	f3bf 8f6f 	isb	sy
}
    694c:	4620      	mov	r0, r4
    694e:	bd38      	pop	{r3, r4, r5, pc}
    6950:	20000bf4 	.word	0x20000bf4
    6954:	000090d8 	.word	0x000090d8
    6958:	0000912a 	.word	0x0000912a
    695c:	00008fc5 	.word	0x00008fc5
    6960:	0000913f 	.word	0x0000913f
    6964:	000090fe 	.word	0x000090fe
    6968:	00009115 	.word	0x00009115

0000696c <z_unpend_first_thread>:
{
    696c:	b538      	push	{r3, r4, r5, lr}
    696e:	4604      	mov	r4, r0
	__asm__ volatile(
    6970:	f04f 0320 	mov.w	r3, #32
    6974:	f3ef 8511 	mrs	r5, BASEPRI
    6978:	f383 8812 	msr	BASEPRI_MAX, r3
    697c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6980:	481b      	ldr	r0, [pc, #108]	; (69f0 <z_unpend_first_thread+0x84>)
    6982:	f000 fc9d 	bl	72c0 <z_spin_lock_valid>
    6986:	b968      	cbnz	r0, 69a4 <z_unpend_first_thread+0x38>
    6988:	4a1a      	ldr	r2, [pc, #104]	; (69f4 <z_unpend_first_thread+0x88>)
    698a:	491b      	ldr	r1, [pc, #108]	; (69f8 <z_unpend_first_thread+0x8c>)
    698c:	481b      	ldr	r0, [pc, #108]	; (69fc <z_unpend_first_thread+0x90>)
    698e:	2381      	movs	r3, #129	; 0x81
    6990:	f001 fbdf 	bl	8152 <printk>
    6994:	4916      	ldr	r1, [pc, #88]	; (69f0 <z_unpend_first_thread+0x84>)
    6996:	481a      	ldr	r0, [pc, #104]	; (6a00 <z_unpend_first_thread+0x94>)
    6998:	f001 fbdb 	bl	8152 <printk>
    699c:	4815      	ldr	r0, [pc, #84]	; (69f4 <z_unpend_first_thread+0x88>)
    699e:	2181      	movs	r1, #129	; 0x81
    69a0:	f001 fb03 	bl	7faa <assert_post_action>
	z_spin_lock_set_owner(l);
    69a4:	4812      	ldr	r0, [pc, #72]	; (69f0 <z_unpend_first_thread+0x84>)
    69a6:	f000 fca9 	bl	72fc <z_spin_lock_set_owner>
		thread = _priq_wait_best(&wait_q->waitq);
    69aa:	4620      	mov	r0, r4
    69ac:	f001 ff43 	bl	8836 <z_priq_dumb_best>
		if (thread != NULL) {
    69b0:	4604      	mov	r4, r0
    69b2:	b128      	cbz	r0, 69c0 <z_unpend_first_thread+0x54>
			unpend_thread_no_timeout(thread);
    69b4:	f7ff fab0 	bl	5f18 <unpend_thread_no_timeout>
    69b8:	f104 0018 	add.w	r0, r4, #24
    69bc:	f000 fdca 	bl	7554 <z_abort_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    69c0:	480b      	ldr	r0, [pc, #44]	; (69f0 <z_unpend_first_thread+0x84>)
    69c2:	f000 fc8b 	bl	72dc <z_spin_unlock_valid>
    69c6:	b968      	cbnz	r0, 69e4 <z_unpend_first_thread+0x78>
    69c8:	4a0a      	ldr	r2, [pc, #40]	; (69f4 <z_unpend_first_thread+0x88>)
    69ca:	490e      	ldr	r1, [pc, #56]	; (6a04 <z_unpend_first_thread+0x98>)
    69cc:	480b      	ldr	r0, [pc, #44]	; (69fc <z_unpend_first_thread+0x90>)
    69ce:	23ac      	movs	r3, #172	; 0xac
    69d0:	f001 fbbf 	bl	8152 <printk>
    69d4:	4906      	ldr	r1, [pc, #24]	; (69f0 <z_unpend_first_thread+0x84>)
    69d6:	480c      	ldr	r0, [pc, #48]	; (6a08 <z_unpend_first_thread+0x9c>)
    69d8:	f001 fbbb 	bl	8152 <printk>
    69dc:	4805      	ldr	r0, [pc, #20]	; (69f4 <z_unpend_first_thread+0x88>)
    69de:	21ac      	movs	r1, #172	; 0xac
    69e0:	f001 fae3 	bl	7faa <assert_post_action>
	__asm__ volatile(
    69e4:	f385 8811 	msr	BASEPRI, r5
    69e8:	f3bf 8f6f 	isb	sy
}
    69ec:	4620      	mov	r0, r4
    69ee:	bd38      	pop	{r3, r4, r5, pc}
    69f0:	20000bf4 	.word	0x20000bf4
    69f4:	000090d8 	.word	0x000090d8
    69f8:	0000912a 	.word	0x0000912a
    69fc:	00008fc5 	.word	0x00008fc5
    6a00:	0000913f 	.word	0x0000913f
    6a04:	000090fe 	.word	0x000090fe
    6a08:	00009115 	.word	0x00009115

00006a0c <z_sched_init>:
	list->head = (sys_dnode_t *)list;
    6a0c:	4b04      	ldr	r3, [pc, #16]	; (6a20 <z_sched_init+0x14>)
#else
	init_ready_q(&_kernel.ready_q);
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    6a0e:	2100      	movs	r1, #0
    6a10:	f103 0220 	add.w	r2, r3, #32
	list->tail = (sys_dnode_t *)list;
    6a14:	e9c3 2208 	strd	r2, r2, [r3, #32]
    6a18:	4608      	mov	r0, r1
    6a1a:	f7ff b8f5 	b.w	5c08 <k_sched_time_slice_set>
    6a1e:	bf00      	nop
    6a20:	20000bc4 	.word	0x20000bc4

00006a24 <z_impl_k_yield>:
#include <syscalls/k_thread_deadline_set_mrsh.c>
#endif
#endif

void z_impl_k_yield(void)
{
    6a24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6a26:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "");
    6a2a:	b173      	cbz	r3, 6a4a <z_impl_k_yield+0x26>
    6a2c:	4941      	ldr	r1, [pc, #260]	; (6b34 <z_impl_k_yield+0x110>)
    6a2e:	4a42      	ldr	r2, [pc, #264]	; (6b38 <z_impl_k_yield+0x114>)
    6a30:	4842      	ldr	r0, [pc, #264]	; (6b3c <z_impl_k_yield+0x118>)
    6a32:	f240 43dc 	movw	r3, #1244	; 0x4dc
    6a36:	f001 fb8c 	bl	8152 <printk>
    6a3a:	4841      	ldr	r0, [pc, #260]	; (6b40 <z_impl_k_yield+0x11c>)
    6a3c:	f001 fb89 	bl	8152 <printk>
    6a40:	483d      	ldr	r0, [pc, #244]	; (6b38 <z_impl_k_yield+0x114>)
    6a42:	f240 41dc 	movw	r1, #1244	; 0x4dc
    6a46:	f001 fab0 	bl	7faa <assert_post_action>
	__asm__ volatile(
    6a4a:	f04f 0320 	mov.w	r3, #32
    6a4e:	f3ef 8611 	mrs	r6, BASEPRI
    6a52:	f383 8812 	msr	BASEPRI_MAX, r3
    6a56:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6a5a:	483a      	ldr	r0, [pc, #232]	; (6b44 <z_impl_k_yield+0x120>)
    6a5c:	f000 fc30 	bl	72c0 <z_spin_lock_valid>
    6a60:	b968      	cbnz	r0, 6a7e <z_impl_k_yield+0x5a>
    6a62:	4a39      	ldr	r2, [pc, #228]	; (6b48 <z_impl_k_yield+0x124>)
    6a64:	4939      	ldr	r1, [pc, #228]	; (6b4c <z_impl_k_yield+0x128>)
    6a66:	4835      	ldr	r0, [pc, #212]	; (6b3c <z_impl_k_yield+0x118>)
    6a68:	2381      	movs	r3, #129	; 0x81
    6a6a:	f001 fb72 	bl	8152 <printk>
    6a6e:	4935      	ldr	r1, [pc, #212]	; (6b44 <z_impl_k_yield+0x120>)
    6a70:	4837      	ldr	r0, [pc, #220]	; (6b50 <z_impl_k_yield+0x12c>)
    6a72:	f001 fb6e 	bl	8152 <printk>
    6a76:	4834      	ldr	r0, [pc, #208]	; (6b48 <z_impl_k_yield+0x124>)
    6a78:	2181      	movs	r1, #129	; 0x81
    6a7a:	f001 fa96 	bl	7faa <assert_post_action>

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if (!IS_ENABLED(CONFIG_SMP) ||
	    z_is_thread_queued(_current)) {
		dequeue_thread(_current);
    6a7e:	4d35      	ldr	r5, [pc, #212]	; (6b54 <z_impl_k_yield+0x130>)
	z_spin_lock_set_owner(l);
    6a80:	4830      	ldr	r0, [pc, #192]	; (6b44 <z_impl_k_yield+0x120>)
    6a82:	f000 fc3b 	bl	72fc <z_spin_lock_set_owner>
    6a86:	68a9      	ldr	r1, [r5, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    6a88:	7b4b      	ldrb	r3, [r1, #13]
    6a8a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    6a8e:	734b      	strb	r3, [r1, #13]
	_priq_run_remove(thread_runq(thread), thread);
    6a90:	f105 0020 	add.w	r0, r5, #32
    6a94:	f7ff fa1e 	bl	5ed4 <z_priq_dumb_remove>
	}
	queue_thread(_current);
    6a98:	68ac      	ldr	r4, [r5, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    6a9a:	7b63      	ldrb	r3, [r4, #13]
    6a9c:	f063 037f 	orn	r3, r3, #127	; 0x7f
    6aa0:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    6aa2:	4b2d      	ldr	r3, [pc, #180]	; (6b58 <z_impl_k_yield+0x134>)
    6aa4:	429c      	cmp	r4, r3
    6aa6:	d109      	bne.n	6abc <z_impl_k_yield+0x98>
    6aa8:	492c      	ldr	r1, [pc, #176]	; (6b5c <z_impl_k_yield+0x138>)
    6aaa:	4824      	ldr	r0, [pc, #144]	; (6b3c <z_impl_k_yield+0x118>)
    6aac:	4a22      	ldr	r2, [pc, #136]	; (6b38 <z_impl_k_yield+0x114>)
    6aae:	23ba      	movs	r3, #186	; 0xba
    6ab0:	f001 fb4f 	bl	8152 <printk>
    6ab4:	4820      	ldr	r0, [pc, #128]	; (6b38 <z_impl_k_yield+0x114>)
    6ab6:	21ba      	movs	r1, #186	; 0xba
    6ab8:	f001 fa77 	bl	7faa <assert_post_action>
	return list->head == list;
    6abc:	6a2b      	ldr	r3, [r5, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6abe:	4828      	ldr	r0, [pc, #160]	; (6b60 <z_impl_k_yield+0x13c>)
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    6ac0:	6a69      	ldr	r1, [r5, #36]	; 0x24
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6ac2:	4283      	cmp	r3, r0
    6ac4:	bf08      	it	eq
    6ac6:	2300      	moveq	r3, #0
    6ac8:	2b00      	cmp	r3, #0
    6aca:	bf38      	it	cc
    6acc:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    6ace:	b35b      	cbz	r3, 6b28 <z_impl_k_yield+0x104>
	int32_t b1 = thread_1->base.prio;
    6ad0:	f994 700e 	ldrsb.w	r7, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    6ad4:	f993 200e 	ldrsb.w	r2, [r3, #14]
	if (b1 != b2) {
    6ad8:	4297      	cmp	r7, r2
    6ada:	d021      	beq.n	6b20 <z_impl_k_yield+0xfc>
		return b2 - b1;
    6adc:	1bd2      	subs	r2, r2, r7
		if (z_sched_prio_cmp(thread, t) > 0) {
    6ade:	2a00      	cmp	r2, #0
    6ae0:	dd1e      	ble.n	6b20 <z_impl_k_yield+0xfc>
	sys_dnode_t *const prev = successor->prev;
    6ae2:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    6ae4:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    6ae8:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    6aea:	605c      	str	r4, [r3, #4]
	update_cache(1);
    6aec:	2001      	movs	r0, #1
    6aee:	f7ff fa35 	bl	5f5c <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6af2:	4814      	ldr	r0, [pc, #80]	; (6b44 <z_impl_k_yield+0x120>)
    6af4:	f000 fbf2 	bl	72dc <z_spin_unlock_valid>
    6af8:	b968      	cbnz	r0, 6b16 <z_impl_k_yield+0xf2>
    6afa:	4a13      	ldr	r2, [pc, #76]	; (6b48 <z_impl_k_yield+0x124>)
    6afc:	4919      	ldr	r1, [pc, #100]	; (6b64 <z_impl_k_yield+0x140>)
    6afe:	480f      	ldr	r0, [pc, #60]	; (6b3c <z_impl_k_yield+0x118>)
    6b00:	23c3      	movs	r3, #195	; 0xc3
    6b02:	f001 fb26 	bl	8152 <printk>
    6b06:	490f      	ldr	r1, [pc, #60]	; (6b44 <z_impl_k_yield+0x120>)
    6b08:	4817      	ldr	r0, [pc, #92]	; (6b68 <z_impl_k_yield+0x144>)
    6b0a:	f001 fb22 	bl	8152 <printk>
    6b0e:	480e      	ldr	r0, [pc, #56]	; (6b48 <z_impl_k_yield+0x124>)
    6b10:	21c3      	movs	r1, #195	; 0xc3
    6b12:	f001 fa4a 	bl	7faa <assert_post_action>
    6b16:	4630      	mov	r0, r6
	z_swap(&sched_spinlock, key);
}
    6b18:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    6b1c:	f7fb bc20 	b.w	2360 <arch_swap>
	return (node == list->tail) ? NULL : node->next;
    6b20:	428b      	cmp	r3, r1
    6b22:	d001      	beq.n	6b28 <z_impl_k_yield+0x104>
    6b24:	681b      	ldr	r3, [r3, #0]
    6b26:	e7d2      	b.n	6ace <z_impl_k_yield+0xaa>
	node->prev = tail;
    6b28:	e9c4 0100 	strd	r0, r1, [r4]
	tail->next = node;
    6b2c:	600c      	str	r4, [r1, #0]
	list->tail = node;
    6b2e:	626c      	str	r4, [r5, #36]	; 0x24
}
    6b30:	e7dc      	b.n	6aec <z_impl_k_yield+0xc8>
    6b32:	bf00      	nop
    6b34:	00009a86 	.word	0x00009a86
    6b38:	00009b33 	.word	0x00009b33
    6b3c:	00008fc5 	.word	0x00008fc5
    6b40:	00009aff 	.word	0x00009aff
    6b44:	20000bf4 	.word	0x20000bf4
    6b48:	000090d8 	.word	0x000090d8
    6b4c:	0000912a 	.word	0x0000912a
    6b50:	0000913f 	.word	0x0000913f
    6b54:	20000bc4 	.word	0x20000bc4
    6b58:	200003e0 	.word	0x200003e0
    6b5c:	00009b55 	.word	0x00009b55
    6b60:	20000be4 	.word	0x20000be4
    6b64:	000090fe 	.word	0x000090fe
    6b68:	00009115 	.word	0x00009115

00006b6c <z_tick_sleep>:
}
#include <syscalls/k_yield_mrsh.c>
#endif

static int32_t z_tick_sleep(k_ticks_t ticks)
{
    6b6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6b70:	4604      	mov	r4, r0
    6b72:	460d      	mov	r5, r1
    6b74:	f3ef 8305 	mrs	r3, IPSR
#ifdef CONFIG_MULTITHREADING
	uint32_t expected_wakeup_ticks;

	__ASSERT(!arch_is_in_isr(), "");
    6b78:	b173      	cbz	r3, 6b98 <z_tick_sleep+0x2c>
    6b7a:	4945      	ldr	r1, [pc, #276]	; (6c90 <z_tick_sleep+0x124>)
    6b7c:	4a45      	ldr	r2, [pc, #276]	; (6c94 <z_tick_sleep+0x128>)
    6b7e:	4846      	ldr	r0, [pc, #280]	; (6c98 <z_tick_sleep+0x12c>)
    6b80:	f44f 639f 	mov.w	r3, #1272	; 0x4f8
    6b84:	f001 fae5 	bl	8152 <printk>
    6b88:	4844      	ldr	r0, [pc, #272]	; (6c9c <z_tick_sleep+0x130>)
    6b8a:	f001 fae2 	bl	8152 <printk>
    6b8e:	4841      	ldr	r0, [pc, #260]	; (6c94 <z_tick_sleep+0x128>)
    6b90:	f44f 619f 	mov.w	r1, #1272	; 0x4f8
    6b94:	f001 fa09 	bl	7faa <assert_post_action>
	 */
	LOG_DBG("thread %p for %u ticks", _current, ticks);
#endif

	/* wait of 0 ms is treated as a 'yield' */
	if (ticks == 0) {
    6b98:	ea54 0305 	orrs.w	r3, r4, r5
    6b9c:	d104      	bne.n	6ba8 <z_tick_sleep+0x3c>
	z_impl_k_yield();
    6b9e:	f7ff ff41 	bl	6a24 <z_impl_k_yield>
		k_yield();
		return 0;
    6ba2:	2000      	movs	r0, #0
		return ticks;
	}
#endif

	return 0;
}
    6ba4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (Z_TICK_ABS(ticks) <= 0) {
    6ba8:	f06f 0301 	mvn.w	r3, #1
    6bac:	1b1e      	subs	r6, r3, r4
    6bae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    6bb2:	eb63 0705 	sbc.w	r7, r3, r5
    6bb6:	2e01      	cmp	r6, #1
    6bb8:	f177 0300 	sbcs.w	r3, r7, #0
    6bbc:	da64      	bge.n	6c88 <z_tick_sleep+0x11c>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    6bbe:	f001 fe56 	bl	886e <sys_clock_tick_get_32>
    6bc2:	1906      	adds	r6, r0, r4
    6bc4:	f04f 0320 	mov.w	r3, #32
    6bc8:	f3ef 8811 	mrs	r8, BASEPRI
    6bcc:	f383 8812 	msr	BASEPRI_MAX, r3
    6bd0:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6bd4:	4832      	ldr	r0, [pc, #200]	; (6ca0 <z_tick_sleep+0x134>)
    6bd6:	f000 fb73 	bl	72c0 <z_spin_lock_valid>
    6bda:	b968      	cbnz	r0, 6bf8 <z_tick_sleep+0x8c>
    6bdc:	4a31      	ldr	r2, [pc, #196]	; (6ca4 <z_tick_sleep+0x138>)
    6bde:	4932      	ldr	r1, [pc, #200]	; (6ca8 <z_tick_sleep+0x13c>)
    6be0:	482d      	ldr	r0, [pc, #180]	; (6c98 <z_tick_sleep+0x12c>)
    6be2:	2381      	movs	r3, #129	; 0x81
    6be4:	f001 fab5 	bl	8152 <printk>
    6be8:	492d      	ldr	r1, [pc, #180]	; (6ca0 <z_tick_sleep+0x134>)
    6bea:	4830      	ldr	r0, [pc, #192]	; (6cac <z_tick_sleep+0x140>)
    6bec:	f001 fab1 	bl	8152 <printk>
    6bf0:	482c      	ldr	r0, [pc, #176]	; (6ca4 <z_tick_sleep+0x138>)
    6bf2:	2181      	movs	r1, #129	; 0x81
    6bf4:	f001 f9d9 	bl	7faa <assert_post_action>
	pending_current = _current;
    6bf8:	4f2d      	ldr	r7, [pc, #180]	; (6cb0 <z_tick_sleep+0x144>)
	z_spin_lock_set_owner(l);
    6bfa:	4829      	ldr	r0, [pc, #164]	; (6ca0 <z_tick_sleep+0x134>)
    6bfc:	f000 fb7e 	bl	72fc <z_spin_lock_set_owner>
    6c00:	4b2c      	ldr	r3, [pc, #176]	; (6cb4 <z_tick_sleep+0x148>)
    6c02:	68b8      	ldr	r0, [r7, #8]
    6c04:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
    6c06:	f7ff fbf7 	bl	63f8 <unready_thread>
	z_add_thread_timeout(_current, timeout);
    6c0a:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    6c0c:	492a      	ldr	r1, [pc, #168]	; (6cb8 <z_tick_sleep+0x14c>)
    6c0e:	4622      	mov	r2, r4
    6c10:	462b      	mov	r3, r5
    6c12:	3018      	adds	r0, #24
    6c14:	f000 fbca 	bl	73ac <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    6c18:	68ba      	ldr	r2, [r7, #8]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6c1a:	4821      	ldr	r0, [pc, #132]	; (6ca0 <z_tick_sleep+0x134>)
    6c1c:	7b53      	ldrb	r3, [r2, #13]
    6c1e:	f043 0310 	orr.w	r3, r3, #16
    6c22:	7353      	strb	r3, [r2, #13]
    6c24:	f000 fb5a 	bl	72dc <z_spin_unlock_valid>
    6c28:	b968      	cbnz	r0, 6c46 <z_tick_sleep+0xda>
    6c2a:	4a1e      	ldr	r2, [pc, #120]	; (6ca4 <z_tick_sleep+0x138>)
    6c2c:	4923      	ldr	r1, [pc, #140]	; (6cbc <z_tick_sleep+0x150>)
    6c2e:	481a      	ldr	r0, [pc, #104]	; (6c98 <z_tick_sleep+0x12c>)
    6c30:	23c3      	movs	r3, #195	; 0xc3
    6c32:	f001 fa8e 	bl	8152 <printk>
    6c36:	491a      	ldr	r1, [pc, #104]	; (6ca0 <z_tick_sleep+0x134>)
    6c38:	4821      	ldr	r0, [pc, #132]	; (6cc0 <z_tick_sleep+0x154>)
    6c3a:	f001 fa8a 	bl	8152 <printk>
    6c3e:	4819      	ldr	r0, [pc, #100]	; (6ca4 <z_tick_sleep+0x138>)
    6c40:	21c3      	movs	r1, #195	; 0xc3
    6c42:	f001 f9b2 	bl	7faa <assert_post_action>
    6c46:	4640      	mov	r0, r8
    6c48:	f7fb fb8a 	bl	2360 <arch_swap>
	__ASSERT(!z_is_thread_state_set(_current, _THREAD_SUSPENDED), "");
    6c4c:	68bb      	ldr	r3, [r7, #8]
    6c4e:	7b5b      	ldrb	r3, [r3, #13]
    6c50:	06db      	lsls	r3, r3, #27
    6c52:	d50e      	bpl.n	6c72 <z_tick_sleep+0x106>
    6c54:	491b      	ldr	r1, [pc, #108]	; (6cc4 <z_tick_sleep+0x158>)
    6c56:	4a0f      	ldr	r2, [pc, #60]	; (6c94 <z_tick_sleep+0x128>)
    6c58:	480f      	ldr	r0, [pc, #60]	; (6c98 <z_tick_sleep+0x12c>)
    6c5a:	f240 5319 	movw	r3, #1305	; 0x519
    6c5e:	f001 fa78 	bl	8152 <printk>
    6c62:	480e      	ldr	r0, [pc, #56]	; (6c9c <z_tick_sleep+0x130>)
    6c64:	f001 fa75 	bl	8152 <printk>
    6c68:	480a      	ldr	r0, [pc, #40]	; (6c94 <z_tick_sleep+0x128>)
    6c6a:	f240 5119 	movw	r1, #1305	; 0x519
    6c6e:	f001 f99c 	bl	7faa <assert_post_action>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    6c72:	f001 fdfc 	bl	886e <sys_clock_tick_get_32>
    6c76:	1a30      	subs	r0, r6, r0
    6c78:	eb66 0106 	sbc.w	r1, r6, r6
		return ticks;
    6c7c:	2801      	cmp	r0, #1
    6c7e:	f171 0300 	sbcs.w	r3, r1, #0
    6c82:	bfb8      	it	lt
    6c84:	2000      	movlt	r0, #0
    6c86:	e78d      	b.n	6ba4 <z_tick_sleep+0x38>
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
    6c88:	f06f 0601 	mvn.w	r6, #1
    6c8c:	1b36      	subs	r6, r6, r4
    6c8e:	e799      	b.n	6bc4 <z_tick_sleep+0x58>
    6c90:	00009a86 	.word	0x00009a86
    6c94:	00009b33 	.word	0x00009b33
    6c98:	00008fc5 	.word	0x00008fc5
    6c9c:	00009aff 	.word	0x00009aff
    6ca0:	20000bf4 	.word	0x20000bf4
    6ca4:	000090d8 	.word	0x000090d8
    6ca8:	0000912a 	.word	0x0000912a
    6cac:	0000913f 	.word	0x0000913f
    6cb0:	20000bc4 	.word	0x20000bc4
    6cb4:	20000bf0 	.word	0x20000bf0
    6cb8:	00006345 	.word	0x00006345
    6cbc:	000090fe 	.word	0x000090fe
    6cc0:	00009115 	.word	0x00009115
    6cc4:	00009be5 	.word	0x00009be5

00006cc8 <z_impl_k_sleep>:

int32_t z_impl_k_sleep(k_timeout_t timeout)
{
    6cc8:	b538      	push	{r3, r4, r5, lr}
    6cca:	4604      	mov	r4, r0
    6ccc:	460d      	mov	r5, r1
    6cce:	f3ef 8305 	mrs	r3, IPSR
	k_ticks_t ticks;

	__ASSERT(!arch_is_in_isr(), "");
    6cd2:	b173      	cbz	r3, 6cf2 <z_impl_k_sleep+0x2a>
    6cd4:	4913      	ldr	r1, [pc, #76]	; (6d24 <z_impl_k_sleep+0x5c>)
    6cd6:	4a14      	ldr	r2, [pc, #80]	; (6d28 <z_impl_k_sleep+0x60>)
    6cd8:	4814      	ldr	r0, [pc, #80]	; (6d2c <z_impl_k_sleep+0x64>)
    6cda:	f44f 63a5 	mov.w	r3, #1320	; 0x528
    6cde:	f001 fa38 	bl	8152 <printk>
    6ce2:	4813      	ldr	r0, [pc, #76]	; (6d30 <z_impl_k_sleep+0x68>)
    6ce4:	f001 fa35 	bl	8152 <printk>
    6ce8:	480f      	ldr	r0, [pc, #60]	; (6d28 <z_impl_k_sleep+0x60>)
    6cea:	f44f 61a5 	mov.w	r1, #1320	; 0x528
    6cee:	f001 f95c 	bl	7faa <assert_post_action>

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    6cf2:	1c6b      	adds	r3, r5, #1
    6cf4:	bf08      	it	eq
    6cf6:	f1b4 3fff 	cmpeq.w	r4, #4294967295	; 0xffffffff
    6cfa:	d106      	bne.n	6d0a <z_impl_k_sleep+0x42>
		k_thread_suspend(_current);
    6cfc:	4b0d      	ldr	r3, [pc, #52]	; (6d34 <z_impl_k_sleep+0x6c>)
    6cfe:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    6d00:	f7ff fd02 	bl	6708 <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
    6d04:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
    6d08:	bd38      	pop	{r3, r4, r5, pc}
	ticks = z_tick_sleep(ticks);
    6d0a:	4620      	mov	r0, r4
    6d0c:	4629      	mov	r1, r5
    6d0e:	f7ff ff2d 	bl	6b6c <z_tick_sleep>
			return (t * to_hz + off) / from_hz;
    6d12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    6d16:	fb80 3403 	smull	r3, r4, r0, r3
    6d1a:	0bd8      	lsrs	r0, r3, #15
    6d1c:	ea40 4044 	orr.w	r0, r0, r4, lsl #17
	return ret;
    6d20:	e7f2      	b.n	6d08 <z_impl_k_sleep+0x40>
    6d22:	bf00      	nop
    6d24:	00009a86 	.word	0x00009a86
    6d28:	00009b33 	.word	0x00009b33
    6d2c:	00008fc5 	.word	0x00008fc5
    6d30:	00009aff 	.word	0x00009aff
    6d34:	20000bc4 	.word	0x20000bc4

00006d38 <z_impl_z_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
    6d38:	4b01      	ldr	r3, [pc, #4]	; (6d40 <z_impl_z_current_get+0x8>)
    6d3a:	6898      	ldr	r0, [r3, #8]
    6d3c:	4770      	bx	lr
    6d3e:	bf00      	nop
    6d40:	20000bc4 	.word	0x20000bc4

00006d44 <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
    6d44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6d48:	4604      	mov	r4, r0
    6d4a:	f04f 0320 	mov.w	r3, #32
    6d4e:	f3ef 8611 	mrs	r6, BASEPRI
    6d52:	f383 8812 	msr	BASEPRI_MAX, r3
    6d56:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6d5a:	4848      	ldr	r0, [pc, #288]	; (6e7c <z_thread_abort+0x138>)
    6d5c:	f000 fab0 	bl	72c0 <z_spin_lock_valid>
    6d60:	b968      	cbnz	r0, 6d7e <z_thread_abort+0x3a>
    6d62:	4a47      	ldr	r2, [pc, #284]	; (6e80 <z_thread_abort+0x13c>)
    6d64:	4947      	ldr	r1, [pc, #284]	; (6e84 <z_thread_abort+0x140>)
    6d66:	4848      	ldr	r0, [pc, #288]	; (6e88 <z_thread_abort+0x144>)
    6d68:	2381      	movs	r3, #129	; 0x81
    6d6a:	f001 f9f2 	bl	8152 <printk>
    6d6e:	4943      	ldr	r1, [pc, #268]	; (6e7c <z_thread_abort+0x138>)
    6d70:	4846      	ldr	r0, [pc, #280]	; (6e8c <z_thread_abort+0x148>)
    6d72:	f001 f9ee 	bl	8152 <printk>
    6d76:	4842      	ldr	r0, [pc, #264]	; (6e80 <z_thread_abort+0x13c>)
    6d78:	2181      	movs	r1, #129	; 0x81
    6d7a:	f001 f916 	bl	7faa <assert_post_action>
	z_spin_lock_set_owner(l);
    6d7e:	483f      	ldr	r0, [pc, #252]	; (6e7c <z_thread_abort+0x138>)
    6d80:	f000 fabc 	bl	72fc <z_spin_lock_set_owner>
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    6d84:	7b63      	ldrb	r3, [r4, #13]
    6d86:	071a      	lsls	r2, r3, #28
    6d88:	d517      	bpl.n	6dba <z_thread_abort+0x76>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6d8a:	483c      	ldr	r0, [pc, #240]	; (6e7c <z_thread_abort+0x138>)
    6d8c:	f000 faa6 	bl	72dc <z_spin_unlock_valid>
    6d90:	b968      	cbnz	r0, 6dae <z_thread_abort+0x6a>
    6d92:	4a3b      	ldr	r2, [pc, #236]	; (6e80 <z_thread_abort+0x13c>)
    6d94:	493e      	ldr	r1, [pc, #248]	; (6e90 <z_thread_abort+0x14c>)
    6d96:	483c      	ldr	r0, [pc, #240]	; (6e88 <z_thread_abort+0x144>)
    6d98:	23ac      	movs	r3, #172	; 0xac
    6d9a:	f001 f9da 	bl	8152 <printk>
    6d9e:	4937      	ldr	r1, [pc, #220]	; (6e7c <z_thread_abort+0x138>)
    6da0:	483c      	ldr	r0, [pc, #240]	; (6e94 <z_thread_abort+0x150>)
    6da2:	f001 f9d6 	bl	8152 <printk>
    6da6:	4836      	ldr	r0, [pc, #216]	; (6e80 <z_thread_abort+0x13c>)
    6da8:	21ac      	movs	r1, #172	; 0xac
    6daa:	f001 f8fe 	bl	7faa <assert_post_action>
	__asm__ volatile(
    6dae:	f386 8811 	msr	BASEPRI, r6
    6db2:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    6db6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		thread->base.thread_state &= ~_THREAD_ABORTING;
    6dba:	f023 0220 	bic.w	r2, r3, #32
    6dbe:	f042 0108 	orr.w	r1, r2, #8
		if (z_is_thread_queued(thread)) {
    6dc2:	09d2      	lsrs	r2, r2, #7
    6dc4:	d142      	bne.n	6e4c <z_thread_abort+0x108>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    6dc6:	7361      	strb	r1, [r4, #13]
		if (thread->base.pended_on != NULL) {
    6dc8:	68a3      	ldr	r3, [r4, #8]
    6dca:	b113      	cbz	r3, 6dd2 <z_thread_abort+0x8e>
			unpend_thread_no_timeout(thread);
    6dcc:	4620      	mov	r0, r4
    6dce:	f7ff f8a3 	bl	5f18 <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
    6dd2:	f104 0018 	add.w	r0, r4, #24
    6dd6:	f000 fbbd 	bl	7554 <z_abort_timeout>
	sys_dlist_init(&w->waitq);
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
    6dda:	f104 0758 	add.w	r7, r4, #88	; 0x58
    6dde:	f04f 0800 	mov.w	r8, #0
	return list->head == list;
    6de2:	6da5      	ldr	r5, [r4, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6de4:	42bd      	cmp	r5, r7
    6de6:	d001      	beq.n	6dec <z_thread_abort+0xa8>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    6de8:	2d00      	cmp	r5, #0
    6dea:	d139      	bne.n	6e60 <z_thread_abort+0x11c>
		update_cache(1);
    6dec:	2001      	movs	r0, #1
    6dee:	f7ff f8b5 	bl	5f5c <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
    6df2:	4b29      	ldr	r3, [pc, #164]	; (6e98 <z_thread_abort+0x154>)
    6df4:	689b      	ldr	r3, [r3, #8]
    6df6:	42a3      	cmp	r3, r4
    6df8:	d1c7      	bne.n	6d8a <z_thread_abort+0x46>
    6dfa:	f3ef 8305 	mrs	r3, IPSR
    6dfe:	2b00      	cmp	r3, #0
    6e00:	d1c3      	bne.n	6d8a <z_thread_abort+0x46>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6e02:	481e      	ldr	r0, [pc, #120]	; (6e7c <z_thread_abort+0x138>)
    6e04:	f000 fa6a 	bl	72dc <z_spin_unlock_valid>
    6e08:	b968      	cbnz	r0, 6e26 <z_thread_abort+0xe2>
    6e0a:	4a1d      	ldr	r2, [pc, #116]	; (6e80 <z_thread_abort+0x13c>)
    6e0c:	4920      	ldr	r1, [pc, #128]	; (6e90 <z_thread_abort+0x14c>)
    6e0e:	481e      	ldr	r0, [pc, #120]	; (6e88 <z_thread_abort+0x144>)
    6e10:	23c3      	movs	r3, #195	; 0xc3
    6e12:	f001 f99e 	bl	8152 <printk>
    6e16:	4919      	ldr	r1, [pc, #100]	; (6e7c <z_thread_abort+0x138>)
    6e18:	481e      	ldr	r0, [pc, #120]	; (6e94 <z_thread_abort+0x150>)
    6e1a:	f001 f99a 	bl	8152 <printk>
    6e1e:	4818      	ldr	r0, [pc, #96]	; (6e80 <z_thread_abort+0x13c>)
    6e20:	21c3      	movs	r1, #195	; 0xc3
    6e22:	f001 f8c2 	bl	7faa <assert_post_action>
    6e26:	4630      	mov	r0, r6
    6e28:	f7fb fa9a 	bl	2360 <arch_swap>
		__ASSERT(false, "aborted _current back from dead");
    6e2c:	4a1b      	ldr	r2, [pc, #108]	; (6e9c <z_thread_abort+0x158>)
    6e2e:	491c      	ldr	r1, [pc, #112]	; (6ea0 <z_thread_abort+0x15c>)
    6e30:	4815      	ldr	r0, [pc, #84]	; (6e88 <z_thread_abort+0x144>)
    6e32:	f240 634b 	movw	r3, #1611	; 0x64b
    6e36:	f001 f98c 	bl	8152 <printk>
    6e3a:	481a      	ldr	r0, [pc, #104]	; (6ea4 <z_thread_abort+0x160>)
    6e3c:	f001 f989 	bl	8152 <printk>
    6e40:	4816      	ldr	r0, [pc, #88]	; (6e9c <z_thread_abort+0x158>)
    6e42:	f240 614b 	movw	r1, #1611	; 0x64b
    6e46:	f001 f8b0 	bl	7faa <assert_post_action>
    6e4a:	e79e      	b.n	6d8a <z_thread_abort+0x46>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    6e4c:	f003 035f 	and.w	r3, r3, #95	; 0x5f
    6e50:	f043 0308 	orr.w	r3, r3, #8
	_priq_run_remove(thread_runq(thread), thread);
    6e54:	4814      	ldr	r0, [pc, #80]	; (6ea8 <z_thread_abort+0x164>)
	thread->base.thread_state &= ~_THREAD_QUEUED;
    6e56:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    6e58:	4621      	mov	r1, r4
    6e5a:	f7ff f83b 	bl	5ed4 <z_priq_dumb_remove>
}
    6e5e:	e7b3      	b.n	6dc8 <z_thread_abort+0x84>
		unpend_thread_no_timeout(thread);
    6e60:	4628      	mov	r0, r5
    6e62:	f7ff f859 	bl	5f18 <unpend_thread_no_timeout>
    6e66:	f105 0018 	add.w	r0, r5, #24
    6e6a:	f000 fb73 	bl	7554 <z_abort_timeout>
    6e6e:	f8c5 8078 	str.w	r8, [r5, #120]	; 0x78
		ready_thread(thread);
    6e72:	4628      	mov	r0, r5
    6e74:	f7ff f978 	bl	6168 <ready_thread>
    6e78:	e7b3      	b.n	6de2 <z_thread_abort+0x9e>
    6e7a:	bf00      	nop
    6e7c:	20000bf4 	.word	0x20000bf4
    6e80:	000090d8 	.word	0x000090d8
    6e84:	0000912a 	.word	0x0000912a
    6e88:	00008fc5 	.word	0x00008fc5
    6e8c:	0000913f 	.word	0x0000913f
    6e90:	000090fe 	.word	0x000090fe
    6e94:	00009115 	.word	0x00009115
    6e98:	20000bc4 	.word	0x20000bc4
    6e9c:	00009b33 	.word	0x00009b33
    6ea0:	000097ab 	.word	0x000097ab
    6ea4:	00009c25 	.word	0x00009c25
    6ea8:	20000be4 	.word	0x20000be4

00006eac <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    6eac:	b538      	push	{r3, r4, r5, lr}
    6eae:	4604      	mov	r4, r0
	__asm__ volatile(
    6eb0:	f04f 0320 	mov.w	r3, #32
    6eb4:	f3ef 8511 	mrs	r5, BASEPRI
    6eb8:	f383 8812 	msr	BASEPRI_MAX, r3
    6ebc:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6ec0:	4814      	ldr	r0, [pc, #80]	; (6f14 <z_impl_k_sem_give+0x68>)
    6ec2:	f000 f9fd 	bl	72c0 <z_spin_lock_valid>
    6ec6:	b968      	cbnz	r0, 6ee4 <z_impl_k_sem_give+0x38>
    6ec8:	4a13      	ldr	r2, [pc, #76]	; (6f18 <z_impl_k_sem_give+0x6c>)
    6eca:	4914      	ldr	r1, [pc, #80]	; (6f1c <z_impl_k_sem_give+0x70>)
    6ecc:	4814      	ldr	r0, [pc, #80]	; (6f20 <z_impl_k_sem_give+0x74>)
    6ece:	2381      	movs	r3, #129	; 0x81
    6ed0:	f001 f93f 	bl	8152 <printk>
    6ed4:	490f      	ldr	r1, [pc, #60]	; (6f14 <z_impl_k_sem_give+0x68>)
    6ed6:	4813      	ldr	r0, [pc, #76]	; (6f24 <z_impl_k_sem_give+0x78>)
    6ed8:	f001 f93b 	bl	8152 <printk>
    6edc:	480e      	ldr	r0, [pc, #56]	; (6f18 <z_impl_k_sem_give+0x6c>)
    6ede:	2181      	movs	r1, #129	; 0x81
    6ee0:	f001 f863 	bl	7faa <assert_post_action>
	z_spin_lock_set_owner(l);
    6ee4:	480b      	ldr	r0, [pc, #44]	; (6f14 <z_impl_k_sem_give+0x68>)
    6ee6:	f000 fa09 	bl	72fc <z_spin_lock_set_owner>
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    6eea:	4620      	mov	r0, r4
    6eec:	f7ff fd3e 	bl	696c <z_unpend_first_thread>

	if (thread != NULL) {
    6ef0:	b148      	cbz	r0, 6f06 <z_impl_k_sem_give+0x5a>
    6ef2:	2200      	movs	r2, #0
    6ef4:	6782      	str	r2, [r0, #120]	; 0x78
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    6ef6:	f7ff f989 	bl	620c <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    6efa:	4629      	mov	r1, r5
    6efc:	4805      	ldr	r0, [pc, #20]	; (6f14 <z_impl_k_sem_give+0x68>)

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    6efe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
    6f02:	f7fe bf2f 	b.w	5d64 <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    6f06:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
    6f0a:	429a      	cmp	r2, r3
    6f0c:	bf18      	it	ne
    6f0e:	3301      	addne	r3, #1
    6f10:	60a3      	str	r3, [r4, #8]
		handle_poll_events(sem);
    6f12:	e7f2      	b.n	6efa <z_impl_k_sem_give+0x4e>
    6f14:	20000c00 	.word	0x20000c00
    6f18:	000090d8 	.word	0x000090d8
    6f1c:	0000912a 	.word	0x0000912a
    6f20:	00008fc5 	.word	0x00008fc5
    6f24:	0000913f 	.word	0x0000913f

00006f28 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    6f28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6f2a:	4604      	mov	r4, r0
    6f2c:	4616      	mov	r6, r2
    6f2e:	461f      	mov	r7, r3
    6f30:	f3ef 8305 	mrs	r3, IPSR
	int ret = 0;

	__ASSERT(((arch_is_in_isr() == false) ||
    6f34:	b17b      	cbz	r3, 6f56 <z_impl_k_sem_take+0x2e>
    6f36:	ea56 0307 	orrs.w	r3, r6, r7
    6f3a:	d00c      	beq.n	6f56 <z_impl_k_sem_take+0x2e>
    6f3c:	4935      	ldr	r1, [pc, #212]	; (7014 <z_impl_k_sem_take+0xec>)
    6f3e:	4a36      	ldr	r2, [pc, #216]	; (7018 <z_impl_k_sem_take+0xf0>)
    6f40:	4836      	ldr	r0, [pc, #216]	; (701c <z_impl_k_sem_take+0xf4>)
    6f42:	2379      	movs	r3, #121	; 0x79
    6f44:	f001 f905 	bl	8152 <printk>
    6f48:	4835      	ldr	r0, [pc, #212]	; (7020 <z_impl_k_sem_take+0xf8>)
    6f4a:	f001 f902 	bl	8152 <printk>
    6f4e:	4832      	ldr	r0, [pc, #200]	; (7018 <z_impl_k_sem_take+0xf0>)
    6f50:	2179      	movs	r1, #121	; 0x79
    6f52:	f001 f82a 	bl	7faa <assert_post_action>
    6f56:	f04f 0320 	mov.w	r3, #32
    6f5a:	f3ef 8511 	mrs	r5, BASEPRI
    6f5e:	f383 8812 	msr	BASEPRI_MAX, r3
    6f62:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6f66:	482f      	ldr	r0, [pc, #188]	; (7024 <z_impl_k_sem_take+0xfc>)
    6f68:	f000 f9aa 	bl	72c0 <z_spin_lock_valid>
    6f6c:	b968      	cbnz	r0, 6f8a <z_impl_k_sem_take+0x62>
    6f6e:	4a2e      	ldr	r2, [pc, #184]	; (7028 <z_impl_k_sem_take+0x100>)
    6f70:	492e      	ldr	r1, [pc, #184]	; (702c <z_impl_k_sem_take+0x104>)
    6f72:	482a      	ldr	r0, [pc, #168]	; (701c <z_impl_k_sem_take+0xf4>)
    6f74:	2381      	movs	r3, #129	; 0x81
    6f76:	f001 f8ec 	bl	8152 <printk>
    6f7a:	492a      	ldr	r1, [pc, #168]	; (7024 <z_impl_k_sem_take+0xfc>)
    6f7c:	482c      	ldr	r0, [pc, #176]	; (7030 <z_impl_k_sem_take+0x108>)
    6f7e:	f001 f8e8 	bl	8152 <printk>
    6f82:	4829      	ldr	r0, [pc, #164]	; (7028 <z_impl_k_sem_take+0x100>)
    6f84:	2181      	movs	r1, #129	; 0x81
    6f86:	f001 f810 	bl	7faa <assert_post_action>
	z_spin_lock_set_owner(l);
    6f8a:	4826      	ldr	r0, [pc, #152]	; (7024 <z_impl_k_sem_take+0xfc>)
    6f8c:	f000 f9b6 	bl	72fc <z_spin_lock_set_owner>

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    6f90:	68a3      	ldr	r3, [r4, #8]
    6f92:	b1d3      	cbz	r3, 6fca <z_impl_k_sem_take+0xa2>
		sem->count--;
    6f94:	3b01      	subs	r3, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6f96:	4823      	ldr	r0, [pc, #140]	; (7024 <z_impl_k_sem_take+0xfc>)
    6f98:	60a3      	str	r3, [r4, #8]
    6f9a:	f000 f99f 	bl	72dc <z_spin_unlock_valid>
    6f9e:	b968      	cbnz	r0, 6fbc <z_impl_k_sem_take+0x94>
    6fa0:	4a21      	ldr	r2, [pc, #132]	; (7028 <z_impl_k_sem_take+0x100>)
    6fa2:	4924      	ldr	r1, [pc, #144]	; (7034 <z_impl_k_sem_take+0x10c>)
    6fa4:	481d      	ldr	r0, [pc, #116]	; (701c <z_impl_k_sem_take+0xf4>)
    6fa6:	23ac      	movs	r3, #172	; 0xac
    6fa8:	f001 f8d3 	bl	8152 <printk>
    6fac:	491d      	ldr	r1, [pc, #116]	; (7024 <z_impl_k_sem_take+0xfc>)
    6fae:	4822      	ldr	r0, [pc, #136]	; (7038 <z_impl_k_sem_take+0x110>)
    6fb0:	f001 f8cf 	bl	8152 <printk>
    6fb4:	481c      	ldr	r0, [pc, #112]	; (7028 <z_impl_k_sem_take+0x100>)
    6fb6:	21ac      	movs	r1, #172	; 0xac
    6fb8:	f000 fff7 	bl	7faa <assert_post_action>
	__asm__ volatile(
    6fbc:	f385 8811 	msr	BASEPRI, r5
    6fc0:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    6fc4:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    6fc6:	b003      	add	sp, #12
    6fc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    6fca:	ea56 0307 	orrs.w	r3, r6, r7
    6fce:	d118      	bne.n	7002 <z_impl_k_sem_take+0xda>
    6fd0:	4814      	ldr	r0, [pc, #80]	; (7024 <z_impl_k_sem_take+0xfc>)
    6fd2:	f000 f983 	bl	72dc <z_spin_unlock_valid>
    6fd6:	b968      	cbnz	r0, 6ff4 <z_impl_k_sem_take+0xcc>
    6fd8:	4a13      	ldr	r2, [pc, #76]	; (7028 <z_impl_k_sem_take+0x100>)
    6fda:	4916      	ldr	r1, [pc, #88]	; (7034 <z_impl_k_sem_take+0x10c>)
    6fdc:	480f      	ldr	r0, [pc, #60]	; (701c <z_impl_k_sem_take+0xf4>)
    6fde:	23ac      	movs	r3, #172	; 0xac
    6fe0:	f001 f8b7 	bl	8152 <printk>
    6fe4:	490f      	ldr	r1, [pc, #60]	; (7024 <z_impl_k_sem_take+0xfc>)
    6fe6:	4814      	ldr	r0, [pc, #80]	; (7038 <z_impl_k_sem_take+0x110>)
    6fe8:	f001 f8b3 	bl	8152 <printk>
    6fec:	480e      	ldr	r0, [pc, #56]	; (7028 <z_impl_k_sem_take+0x100>)
    6fee:	21ac      	movs	r1, #172	; 0xac
    6ff0:	f000 ffdb 	bl	7faa <assert_post_action>
    6ff4:	f385 8811 	msr	BASEPRI, r5
    6ff8:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    6ffc:	f06f 000f 	mvn.w	r0, #15
    7000:	e7e1      	b.n	6fc6 <z_impl_k_sem_take+0x9e>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    7002:	e9cd 6700 	strd	r6, r7, [sp]
    7006:	4622      	mov	r2, r4
    7008:	4629      	mov	r1, r5
    700a:	4806      	ldr	r0, [pc, #24]	; (7024 <z_impl_k_sem_take+0xfc>)
    700c:	f7ff fab0 	bl	6570 <z_pend_curr>
	return ret;
    7010:	e7d9      	b.n	6fc6 <z_impl_k_sem_take+0x9e>
    7012:	bf00      	nop
    7014:	00009c67 	.word	0x00009c67
    7018:	00009c47 	.word	0x00009c47
    701c:	00008fc5 	.word	0x00008fc5
    7020:	00009aff 	.word	0x00009aff
    7024:	20000c00 	.word	0x20000c00
    7028:	000090d8 	.word	0x000090d8
    702c:	0000912a 	.word	0x0000912a
    7030:	0000913f 	.word	0x0000913f
    7034:	000090fe 	.word	0x000090fe
    7038:	00009115 	.word	0x00009115

0000703c <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    703c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    7040:	b085      	sub	sp, #20
    7042:	4604      	mov	r4, r0
    7044:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
	char *stack_ptr;

	Z_ASSERT_VALID_PRIO(prio, entry);
    7048:	f1b8 0f0f 	cmp.w	r8, #15
{
    704c:	460f      	mov	r7, r1
    704e:	4615      	mov	r5, r2
    7050:	4699      	mov	r9, r3
	Z_ASSERT_VALID_PRIO(prio, entry);
    7052:	d132      	bne.n	70ba <z_setup_new_thread+0x7e>
    7054:	4b25      	ldr	r3, [pc, #148]	; (70ec <z_setup_new_thread+0xb0>)
    7056:	4599      	cmp	r9, r3
    7058:	d133      	bne.n	70c2 <z_setup_new_thread+0x86>
	sys_dlist_init(&w->waitq);
    705a:	f104 0358 	add.w	r3, r4, #88	; 0x58
	list->tail = (sys_dnode_t *)list;
    705e:	e9c4 3316 	strd	r3, r3, [r4, #88]	; 0x58
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
    7062:	9b10      	ldr	r3, [sp, #64]	; 0x40
    7064:	7323      	strb	r3, [r4, #12]
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    7066:	3507      	adds	r5, #7
	thread_base->thread_state = (uint8_t)initial_state;
    7068:	2304      	movs	r3, #4
    706a:	7363      	strb	r3, [r4, #13]
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    706c:	f025 0507 	bic.w	r5, r5, #7

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
    7070:	f107 0320 	add.w	r3, r7, #32
	new_thread->stack_info.size = stack_buf_size;
    7074:	e9c4 3519 	strd	r3, r5, [r4, #100]	; 0x64
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    7078:	9b0e      	ldr	r3, [sp, #56]	; 0x38

	thread_base->prio = priority;
    707a:	f884 800e 	strb.w	r8, [r4, #14]
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    707e:	9302      	str	r3, [sp, #8]
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    7080:	f105 0820 	add.w	r8, r5, #32
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    7084:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    7086:	9301      	str	r3, [sp, #4]
	thread_base->pended_on = NULL;
    7088:	2600      	movs	r6, #0
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    708a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    708c:	9300      	str	r3, [sp, #0]
	stack_ptr = (char *)stack + stack_obj_size;
    708e:	44b8      	add	r8, r7
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    7090:	464b      	mov	r3, r9
	node->prev = NULL;
    7092:	e9c4 6606 	strd	r6, r6, [r4, #24]
	thread_base->pended_on = NULL;
    7096:	60a6      	str	r6, [r4, #8]

	thread_base->sched_locked = 0U;
    7098:	73e6      	strb	r6, [r4, #15]
	new_thread->stack_info.delta = delta;
    709a:	66e6      	str	r6, [r4, #108]	; 0x6c
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    709c:	4642      	mov	r2, r8
    709e:	4639      	mov	r1, r7
    70a0:	4620      	mov	r0, r4
    70a2:	f7fb f977 	bl	2394 <arch_new_thread>
	if (!_current) {
    70a6:	4b12      	ldr	r3, [pc, #72]	; (70f0 <z_setup_new_thread+0xb4>)
	new_thread->init_data = NULL;
    70a8:	6566      	str	r6, [r4, #84]	; 0x54
	if (!_current) {
    70aa:	689b      	ldr	r3, [r3, #8]
    70ac:	b103      	cbz	r3, 70b0 <z_setup_new_thread+0x74>
	new_thread->resource_pool = _current->resource_pool;
    70ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
	return stack_ptr;
    70b0:	6723      	str	r3, [r4, #112]	; 0x70
}
    70b2:	4640      	mov	r0, r8
    70b4:	b005      	add	sp, #20
    70b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	Z_ASSERT_VALID_PRIO(prio, entry);
    70ba:	f108 0310 	add.w	r3, r8, #16
    70be:	2b1e      	cmp	r3, #30
    70c0:	d9cb      	bls.n	705a <z_setup_new_thread+0x1e>
    70c2:	4a0c      	ldr	r2, [pc, #48]	; (70f4 <z_setup_new_thread+0xb8>)
    70c4:	490c      	ldr	r1, [pc, #48]	; (70f8 <z_setup_new_thread+0xbc>)
    70c6:	480d      	ldr	r0, [pc, #52]	; (70fc <z_setup_new_thread+0xc0>)
    70c8:	f240 13ff 	movw	r3, #511	; 0x1ff
    70cc:	f001 f841 	bl	8152 <printk>
    70d0:	4641      	mov	r1, r8
    70d2:	480b      	ldr	r0, [pc, #44]	; (7100 <z_setup_new_thread+0xc4>)
    70d4:	f06f 030f 	mvn.w	r3, #15
    70d8:	220e      	movs	r2, #14
    70da:	f001 f83a 	bl	8152 <printk>
    70de:	4805      	ldr	r0, [pc, #20]	; (70f4 <z_setup_new_thread+0xb8>)
    70e0:	f240 11ff 	movw	r1, #511	; 0x1ff
    70e4:	f000 ff61 	bl	7faa <assert_post_action>
    70e8:	e7b7      	b.n	705a <z_setup_new_thread+0x1e>
    70ea:	bf00      	nop
    70ec:	00005459 	.word	0x00005459
    70f0:	20000bc4 	.word	0x20000bc4
    70f4:	00009cb4 	.word	0x00009cb4
    70f8:	00009cd7 	.word	0x00009cd7
    70fc:	00008fc5 	.word	0x00008fc5
    7100:	00009d57 	.word	0x00009d57

00007104 <z_impl_k_thread_create>:
{
    7104:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    7108:	b087      	sub	sp, #28
    710a:	e9dd 6714 	ldrd	r6, r7, [sp, #80]	; 0x50
    710e:	4604      	mov	r4, r0
    7110:	460d      	mov	r5, r1
    7112:	4690      	mov	r8, r2
    7114:	4699      	mov	r9, r3
    7116:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "Threads may not be created in ISRs");
    711a:	b173      	cbz	r3, 713a <z_impl_k_thread_create+0x36>
    711c:	491b      	ldr	r1, [pc, #108]	; (718c <z_impl_k_thread_create+0x88>)
    711e:	4a1c      	ldr	r2, [pc, #112]	; (7190 <z_impl_k_thread_create+0x8c>)
    7120:	481c      	ldr	r0, [pc, #112]	; (7194 <z_impl_k_thread_create+0x90>)
    7122:	f44f 731a 	mov.w	r3, #616	; 0x268
    7126:	f001 f814 	bl	8152 <printk>
    712a:	481b      	ldr	r0, [pc, #108]	; (7198 <z_impl_k_thread_create+0x94>)
    712c:	f001 f811 	bl	8152 <printk>
    7130:	4817      	ldr	r0, [pc, #92]	; (7190 <z_impl_k_thread_create+0x8c>)
    7132:	f44f 711a 	mov.w	r1, #616	; 0x268
    7136:	f000 ff38 	bl	7faa <assert_post_action>
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    713a:	2300      	movs	r3, #0
    713c:	9305      	str	r3, [sp, #20]
    713e:	9b12      	ldr	r3, [sp, #72]	; 0x48
    7140:	9304      	str	r3, [sp, #16]
    7142:	9b11      	ldr	r3, [sp, #68]	; 0x44
    7144:	9303      	str	r3, [sp, #12]
    7146:	9b10      	ldr	r3, [sp, #64]	; 0x40
    7148:	9302      	str	r3, [sp, #8]
    714a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    714c:	9301      	str	r3, [sp, #4]
    714e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    7150:	9300      	str	r3, [sp, #0]
    7152:	4642      	mov	r2, r8
    7154:	464b      	mov	r3, r9
    7156:	4629      	mov	r1, r5
    7158:	4620      	mov	r0, r4
    715a:	f7ff ff6f 	bl	703c <z_setup_new_thread>
	if (!K_TIMEOUT_EQ(delay, K_FOREVER)) {
    715e:	1c7b      	adds	r3, r7, #1
    7160:	bf08      	it	eq
    7162:	f1b6 3fff 	cmpeq.w	r6, #4294967295	; 0xffffffff
    7166:	d005      	beq.n	7174 <z_impl_k_thread_create+0x70>
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    7168:	ea56 0307 	orrs.w	r3, r6, r7
    716c:	d106      	bne.n	717c <z_impl_k_thread_create+0x78>
	z_sched_start(thread);
    716e:	4620      	mov	r0, r4
    7170:	f7ff f894 	bl	629c <z_sched_start>
}
    7174:	4620      	mov	r0, r4
    7176:	b007      	add	sp, #28
    7178:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    717c:	4907      	ldr	r1, [pc, #28]	; (719c <z_impl_k_thread_create+0x98>)
    717e:	4632      	mov	r2, r6
    7180:	463b      	mov	r3, r7
    7182:	f104 0018 	add.w	r0, r4, #24
    7186:	f000 f911 	bl	73ac <z_add_timeout>
    718a:	e7f3      	b.n	7174 <z_impl_k_thread_create+0x70>
    718c:	00009a86 	.word	0x00009a86
    7190:	00009cb4 	.word	0x00009cb4
    7194:	00008fc5 	.word	0x00008fc5
    7198:	00009d88 	.word	0x00009d88
    719c:	00006345 	.word	0x00006345

000071a0 <z_init_static_threads>:
{
    71a0:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
	_FOREACH_STATIC_THREAD(thread_data) {
    71a4:	4f3f      	ldr	r7, [pc, #252]	; (72a4 <z_init_static_threads+0x104>)
    71a6:	4d40      	ldr	r5, [pc, #256]	; (72a8 <z_init_static_threads+0x108>)
    71a8:	f8df 810c 	ldr.w	r8, [pc, #268]	; 72b8 <z_init_static_threads+0x118>
{
    71ac:	b086      	sub	sp, #24
    71ae:	463e      	mov	r6, r7
	_FOREACH_STATIC_THREAD(thread_data) {
    71b0:	42bd      	cmp	r5, r7
    71b2:	d90e      	bls.n	71d2 <z_init_static_threads+0x32>
    71b4:	493d      	ldr	r1, [pc, #244]	; (72ac <z_init_static_threads+0x10c>)
    71b6:	483e      	ldr	r0, [pc, #248]	; (72b0 <z_init_static_threads+0x110>)
    71b8:	f240 23cf 	movw	r3, #719	; 0x2cf
    71bc:	4642      	mov	r2, r8
    71be:	f000 ffc8 	bl	8152 <printk>
    71c2:	483c      	ldr	r0, [pc, #240]	; (72b4 <z_init_static_threads+0x114>)
    71c4:	f000 ffc5 	bl	8152 <printk>
    71c8:	f240 21cf 	movw	r1, #719	; 0x2cf
    71cc:	4640      	mov	r0, r8
    71ce:	f000 feec 	bl	7faa <assert_post_action>
    71d2:	42b5      	cmp	r5, r6
    71d4:	f105 0430 	add.w	r4, r5, #48	; 0x30
    71d8:	d31f      	bcc.n	721a <z_init_static_threads+0x7a>
	k_sched_lock();
    71da:	f7fe fe07 	bl	5dec <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    71de:	4c32      	ldr	r4, [pc, #200]	; (72a8 <z_init_static_threads+0x108>)
    71e0:	4d35      	ldr	r5, [pc, #212]	; (72b8 <z_init_static_threads+0x118>)
    71e2:	f8df 80c8 	ldr.w	r8, [pc, #200]	; 72ac <z_init_static_threads+0x10c>
    71e6:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 72b0 <z_init_static_threads+0x110>
    71ea:	42b4      	cmp	r4, r6
    71ec:	d90e      	bls.n	720c <z_init_static_threads+0x6c>
    71ee:	4641      	mov	r1, r8
    71f0:	f240 23ee 	movw	r3, #750	; 0x2ee
    71f4:	462a      	mov	r2, r5
    71f6:	4648      	mov	r0, r9
    71f8:	f000 ffab 	bl	8152 <printk>
    71fc:	482d      	ldr	r0, [pc, #180]	; (72b4 <z_init_static_threads+0x114>)
    71fe:	f000 ffa8 	bl	8152 <printk>
    7202:	f240 21ee 	movw	r1, #750	; 0x2ee
    7206:	4628      	mov	r0, r5
    7208:	f000 fecf 	bl	7faa <assert_post_action>
    720c:	42b4      	cmp	r4, r6
    720e:	d321      	bcc.n	7254 <z_init_static_threads+0xb4>
}
    7210:	b006      	add	sp, #24
    7212:	e8bd 4bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
	k_sched_unlock();
    7216:	f7ff bae1 	b.w	67dc <k_sched_unlock>
		z_setup_new_thread(
    721a:	f854 3c04 	ldr.w	r3, [r4, #-4]
    721e:	9305      	str	r3, [sp, #20]
    7220:	f854 3c10 	ldr.w	r3, [r4, #-16]
    7224:	9304      	str	r3, [sp, #16]
    7226:	f854 3c14 	ldr.w	r3, [r4, #-20]
    722a:	9303      	str	r3, [sp, #12]
    722c:	f854 3c18 	ldr.w	r3, [r4, #-24]
    7230:	9302      	str	r3, [sp, #8]
    7232:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    7236:	9301      	str	r3, [sp, #4]
    7238:	f854 3c20 	ldr.w	r3, [r4, #-32]
    723c:	9300      	str	r3, [sp, #0]
    723e:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
    7242:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
    7246:	f7ff fef9 	bl	703c <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    724a:	f854 3c30 	ldr.w	r3, [r4, #-48]
    724e:	655d      	str	r5, [r3, #84]	; 0x54
    7250:	4625      	mov	r5, r4
    7252:	e7ad      	b.n	71b0 <z_init_static_threads+0x10>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    7254:	6a61      	ldr	r1, [r4, #36]	; 0x24
    7256:	1c4b      	adds	r3, r1, #1
    7258:	d014      	beq.n	7284 <z_init_static_threads+0xe4>
    725a:	f240 32e7 	movw	r2, #999	; 0x3e7
    725e:	2300      	movs	r3, #0
					    K_MSEC(thread_data->init_delay));
    7260:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    7264:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    7268:	4693      	mov	fp, r2
    726a:	469c      	mov	ip, r3
    726c:	fbc0 bc01 	smlal	fp, ip, r0, r1
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    7270:	459c      	cmp	ip, r3
    7272:	bf08      	it	eq
    7274:	4593      	cmpeq	fp, r2
			schedule_new_thread(thread_data->init_thread,
    7276:	6827      	ldr	r7, [r4, #0]
    7278:	4658      	mov	r0, fp
    727a:	4661      	mov	r1, ip
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    727c:	d104      	bne.n	7288 <z_init_static_threads+0xe8>
	z_sched_start(thread);
    727e:	4638      	mov	r0, r7
    7280:	f7ff f80c 	bl	629c <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    7284:	3430      	adds	r4, #48	; 0x30
    7286:	e7b0      	b.n	71ea <z_init_static_threads+0x4a>
    7288:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    728c:	2300      	movs	r3, #0
    728e:	f7f9 fb2d 	bl	8ec <__aeabi_uldivmod>
    7292:	4602      	mov	r2, r0
    7294:	460b      	mov	r3, r1
    7296:	f107 0018 	add.w	r0, r7, #24
    729a:	4908      	ldr	r1, [pc, #32]	; (72bc <z_init_static_threads+0x11c>)
    729c:	f000 f886 	bl	73ac <z_add_timeout>
    72a0:	e7f0      	b.n	7284 <z_init_static_threads+0xe4>
    72a2:	bf00      	nop
    72a4:	200001f0 	.word	0x200001f0
    72a8:	200001f0 	.word	0x200001f0
    72ac:	00009dad 	.word	0x00009dad
    72b0:	00008fc5 	.word	0x00008fc5
    72b4:	00009a45 	.word	0x00009a45
    72b8:	00009cb4 	.word	0x00009cb4
    72bc:	00006345 	.word	0x00006345

000072c0 <z_spin_lock_valid>:
 * them in spinlock.h is a giant header ordering headache.
 */
#ifdef CONFIG_SPIN_VALIDATE
bool z_spin_lock_valid(struct k_spinlock *l)
{
	uintptr_t thread_cpu = l->thread_cpu;
    72c0:	6800      	ldr	r0, [r0, #0]

	if (thread_cpu != 0U) {
    72c2:	b138      	cbz	r0, 72d4 <z_spin_lock_valid+0x14>
		if ((thread_cpu & 3U) == _current_cpu->id) {
    72c4:	4b04      	ldr	r3, [pc, #16]	; (72d8 <z_spin_lock_valid+0x18>)
    72c6:	7d1b      	ldrb	r3, [r3, #20]
    72c8:	f000 0003 	and.w	r0, r0, #3
    72cc:	1ac0      	subs	r0, r0, r3
    72ce:	bf18      	it	ne
    72d0:	2001      	movne	r0, #1
    72d2:	4770      	bx	lr
			return false;
		}
	}
	return true;
    72d4:	2001      	movs	r0, #1
}
    72d6:	4770      	bx	lr
    72d8:	20000bc4 	.word	0x20000bc4

000072dc <z_spin_unlock_valid>:

bool z_spin_unlock_valid(struct k_spinlock *l)
{
	if (l->thread_cpu != (_current_cpu->id | (uintptr_t)_current)) {
    72dc:	4906      	ldr	r1, [pc, #24]	; (72f8 <z_spin_unlock_valid+0x1c>)
{
    72de:	4603      	mov	r3, r0
	if (l->thread_cpu != (_current_cpu->id | (uintptr_t)_current)) {
    72e0:	688a      	ldr	r2, [r1, #8]
    72e2:	7d08      	ldrb	r0, [r1, #20]
    72e4:	6819      	ldr	r1, [r3, #0]
    72e6:	4302      	orrs	r2, r0
    72e8:	4291      	cmp	r1, r2
    72ea:	f04f 0000 	mov.w	r0, #0
		return false;
	}
	l->thread_cpu = 0;
    72ee:	bf04      	itt	eq
    72f0:	6018      	streq	r0, [r3, #0]
	return true;
    72f2:	2001      	moveq	r0, #1
}
    72f4:	4770      	bx	lr
    72f6:	bf00      	nop
    72f8:	20000bc4 	.word	0x20000bc4

000072fc <z_spin_lock_set_owner>:

void z_spin_lock_set_owner(struct k_spinlock *l)
{
	l->thread_cpu = _current_cpu->id | (uintptr_t)_current;
    72fc:	4a02      	ldr	r2, [pc, #8]	; (7308 <z_spin_lock_set_owner+0xc>)
    72fe:	7d11      	ldrb	r1, [r2, #20]
    7300:	6893      	ldr	r3, [r2, #8]
    7302:	430b      	orrs	r3, r1
    7304:	6003      	str	r3, [r0, #0]
}
    7306:	4770      	bx	lr
    7308:	20000bc4 	.word	0x20000bc4

0000730c <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    730c:	4b03      	ldr	r3, [pc, #12]	; (731c <elapsed+0x10>)
    730e:	681b      	ldr	r3, [r3, #0]
    7310:	b90b      	cbnz	r3, 7316 <elapsed+0xa>
    7312:	f7fc beed 	b.w	40f0 <sys_clock_elapsed>
}
    7316:	2000      	movs	r0, #0
    7318:	4770      	bx	lr
    731a:	bf00      	nop
    731c:	20000c04 	.word	0x20000c04

00007320 <next_timeout>:

static int32_t next_timeout(void)
{
    7320:	b538      	push	{r3, r4, r5, lr}
	return list->head == list;
    7322:	4b13      	ldr	r3, [pc, #76]	; (7370 <next_timeout+0x50>)
    7324:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7326:	429c      	cmp	r4, r3
    7328:	bf08      	it	eq
    732a:	2400      	moveq	r4, #0
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
    732c:	f7ff ffee 	bl	730c <elapsed>
    7330:	4605      	mov	r5, r0
	int32_t ret = to == NULL ? MAX_WAIT
    7332:	b1bc      	cbz	r4, 7364 <next_timeout+0x44>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    7334:	e9d4 0104 	ldrd	r0, r1, [r4, #16]
    7338:	1b40      	subs	r0, r0, r5
    733a:	eb61 71e5 	sbc.w	r1, r1, r5, asr #31
	int32_t ret = to == NULL ? MAX_WAIT
    733e:	2801      	cmp	r0, #1
    7340:	f171 0300 	sbcs.w	r3, r1, #0
    7344:	db11      	blt.n	736a <next_timeout+0x4a>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    7346:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
    734a:	2300      	movs	r3, #0
    734c:	4282      	cmp	r2, r0
    734e:	eb73 0401 	sbcs.w	r4, r3, r1
    7352:	da00      	bge.n	7356 <next_timeout+0x36>
    7354:	4610      	mov	r0, r2

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    7356:	4b07      	ldr	r3, [pc, #28]	; (7374 <next_timeout+0x54>)
    7358:	691b      	ldr	r3, [r3, #16]
    735a:	b113      	cbz	r3, 7362 <next_timeout+0x42>
    735c:	4298      	cmp	r0, r3
    735e:	bfa8      	it	ge
    7360:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
    7362:	bd38      	pop	{r3, r4, r5, pc}
	int32_t ret = to == NULL ? MAX_WAIT
    7364:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    7368:	e7f5      	b.n	7356 <next_timeout+0x36>
    736a:	2000      	movs	r0, #0
    736c:	e7f3      	b.n	7356 <next_timeout+0x36>
    736e:	bf00      	nop
    7370:	2000016c 	.word	0x2000016c
    7374:	20000bc4 	.word	0x20000bc4

00007378 <remove_timeout>:
{
    7378:	b530      	push	{r4, r5, lr}
    737a:	6803      	ldr	r3, [r0, #0]
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    737c:	b168      	cbz	r0, 739a <remove_timeout+0x22>
    737e:	4a0a      	ldr	r2, [pc, #40]	; (73a8 <remove_timeout+0x30>)
	return (node == list->tail) ? NULL : node->next;
    7380:	6852      	ldr	r2, [r2, #4]
    7382:	4290      	cmp	r0, r2
    7384:	d009      	beq.n	739a <remove_timeout+0x22>
	if (next(t) != NULL) {
    7386:	b143      	cbz	r3, 739a <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
    7388:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
    738c:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
    7390:	1912      	adds	r2, r2, r4
    7392:	eb45 0101 	adc.w	r1, r5, r1
    7396:	e9c3 2104 	strd	r2, r1, [r3, #16]
	sys_dnode_t *const prev = node->prev;
    739a:	6842      	ldr	r2, [r0, #4]
	prev->next = next;
    739c:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    739e:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    73a0:	2300      	movs	r3, #0
	node->prev = NULL;
    73a2:	e9c0 3300 	strd	r3, r3, [r0]
}
    73a6:	bd30      	pop	{r4, r5, pc}
    73a8:	2000016c 	.word	0x2000016c

000073ac <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
    73ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    73b0:	461d      	mov	r5, r3
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    73b2:	1c6b      	adds	r3, r5, #1
    73b4:	bf08      	it	eq
    73b6:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
{
    73ba:	4682      	mov	sl, r0
    73bc:	468b      	mov	fp, r1
    73be:	4614      	mov	r4, r2
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    73c0:	f000 80aa 	beq.w	7518 <z_add_timeout+0x16c>

#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
    73c4:	6803      	ldr	r3, [r0, #0]
    73c6:	b163      	cbz	r3, 73e2 <z_add_timeout+0x36>
    73c8:	4955      	ldr	r1, [pc, #340]	; (7520 <z_add_timeout+0x174>)
    73ca:	4a56      	ldr	r2, [pc, #344]	; (7524 <z_add_timeout+0x178>)
    73cc:	4856      	ldr	r0, [pc, #344]	; (7528 <z_add_timeout+0x17c>)
    73ce:	235d      	movs	r3, #93	; 0x5d
    73d0:	f000 febf 	bl	8152 <printk>
    73d4:	4855      	ldr	r0, [pc, #340]	; (752c <z_add_timeout+0x180>)
    73d6:	f000 febc 	bl	8152 <printk>
    73da:	4852      	ldr	r0, [pc, #328]	; (7524 <z_add_timeout+0x178>)
    73dc:	215d      	movs	r1, #93	; 0x5d
    73de:	f000 fde4 	bl	7faa <assert_post_action>
	to->fn = fn;
    73e2:	f8ca b008 	str.w	fp, [sl, #8]
	__asm__ volatile(
    73e6:	f04f 0320 	mov.w	r3, #32
    73ea:	f3ef 8b11 	mrs	fp, BASEPRI
    73ee:	f383 8812 	msr	BASEPRI_MAX, r3
    73f2:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    73f6:	484e      	ldr	r0, [pc, #312]	; (7530 <z_add_timeout+0x184>)
    73f8:	f7ff ff62 	bl	72c0 <z_spin_lock_valid>
    73fc:	b968      	cbnz	r0, 741a <z_add_timeout+0x6e>
    73fe:	4a4d      	ldr	r2, [pc, #308]	; (7534 <z_add_timeout+0x188>)
    7400:	494d      	ldr	r1, [pc, #308]	; (7538 <z_add_timeout+0x18c>)
    7402:	4849      	ldr	r0, [pc, #292]	; (7528 <z_add_timeout+0x17c>)
    7404:	2381      	movs	r3, #129	; 0x81
    7406:	f000 fea4 	bl	8152 <printk>
    740a:	4949      	ldr	r1, [pc, #292]	; (7530 <z_add_timeout+0x184>)
    740c:	484b      	ldr	r0, [pc, #300]	; (753c <z_add_timeout+0x190>)
    740e:	f000 fea0 	bl	8152 <printk>
    7412:	4848      	ldr	r0, [pc, #288]	; (7534 <z_add_timeout+0x188>)
    7414:	2181      	movs	r1, #129	; 0x81
    7416:	f000 fdc8 	bl	7faa <assert_post_action>
	z_spin_lock_set_owner(l);
    741a:	4845      	ldr	r0, [pc, #276]	; (7530 <z_add_timeout+0x184>)
    741c:	f7ff ff6e 	bl	72fc <z_spin_lock_set_owner>

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
		    Z_TICK_ABS(timeout.ticks) >= 0) {
    7420:	f06f 0301 	mvn.w	r3, #1
    7424:	ebb3 0804 	subs.w	r8, r3, r4
    7428:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    742c:	eb62 0905 	sbc.w	r9, r2, r5
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    7430:	f1b8 0f00 	cmp.w	r8, #0
    7434:	f179 0100 	sbcs.w	r1, r9, #0
    7438:	db1c      	blt.n	7474 <z_add_timeout+0xc8>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    743a:	4841      	ldr	r0, [pc, #260]	; (7540 <z_add_timeout+0x194>)
    743c:	e9d0 1000 	ldrd	r1, r0, [r0]
    7440:	1a5b      	subs	r3, r3, r1
    7442:	eb62 0200 	sbc.w	r2, r2, r0

			to->dticks = MAX(1, ticks);
    7446:	1b1e      	subs	r6, r3, r4
    7448:	eb62 0705 	sbc.w	r7, r2, r5
    744c:	2e01      	cmp	r6, #1
    744e:	f177 0300 	sbcs.w	r3, r7, #0
    7452:	bfbc      	itt	lt
    7454:	2601      	movlt	r6, #1
    7456:	2700      	movlt	r7, #0
    7458:	e9ca 6704 	strd	r6, r7, [sl, #16]
	return list->head == list;
    745c:	4a39      	ldr	r2, [pc, #228]	; (7544 <z_add_timeout+0x198>)
    745e:	e9d2 3600 	ldrd	r3, r6, [r2]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7462:	4293      	cmp	r3, r2
    7464:	d11d      	bne.n	74a2 <z_add_timeout+0xf6>
	node->prev = tail;
    7466:	e9ca 2600 	strd	r2, r6, [sl]
	tail->next = node;
    746a:	f8c6 a000 	str.w	sl, [r6]
	list->tail = node;
    746e:	f8c2 a004 	str.w	sl, [r2, #4]
}
    7472:	e02c      	b.n	74ce <z_add_timeout+0x122>
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
    7474:	f7ff ff4a 	bl	730c <elapsed>
    7478:	1c63      	adds	r3, r4, #1
    747a:	9300      	str	r3, [sp, #0]
    747c:	f145 0300 	adc.w	r3, r5, #0
    7480:	9301      	str	r3, [sp, #4]
    7482:	e9dd 2300 	ldrd	r2, r3, [sp]
    7486:	1812      	adds	r2, r2, r0
    7488:	eb43 73e0 	adc.w	r3, r3, r0, asr #31
    748c:	e9ca 2304 	strd	r2, r3, [sl, #16]
    7490:	e7e4      	b.n	745c <z_add_timeout+0xb0>
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
				sys_dlist_insert(&t->node, &to->node);
				break;
			}
			to->dticks -= t->dticks;
    7492:	1be0      	subs	r0, r4, r7
    7494:	eb65 0108 	sbc.w	r1, r5, r8
	return (node == list->tail) ? NULL : node->next;
    7498:	42b3      	cmp	r3, r6
    749a:	e9ca 0104 	strd	r0, r1, [sl, #16]
    749e:	d0e2      	beq.n	7466 <z_add_timeout+0xba>
    74a0:	681b      	ldr	r3, [r3, #0]
		for (t = first(); t != NULL; t = next(t)) {
    74a2:	2b00      	cmp	r3, #0
    74a4:	d0df      	beq.n	7466 <z_add_timeout+0xba>
			if (t->dticks > to->dticks) {
    74a6:	e9d3 7804 	ldrd	r7, r8, [r3, #16]
    74aa:	e9da 4504 	ldrd	r4, r5, [sl, #16]
    74ae:	42bc      	cmp	r4, r7
    74b0:	eb75 0108 	sbcs.w	r1, r5, r8
    74b4:	daed      	bge.n	7492 <z_add_timeout+0xe6>
				t->dticks -= to->dticks;
    74b6:	1b38      	subs	r0, r7, r4
    74b8:	eb68 0105 	sbc.w	r1, r8, r5
    74bc:	e9c3 0104 	strd	r0, r1, [r3, #16]
	sys_dnode_t *const prev = successor->prev;
    74c0:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
    74c2:	e9ca 3100 	strd	r3, r1, [sl]
	prev->next = node;
    74c6:	f8c1 a000 	str.w	sl, [r1]
	successor->prev = node;
    74ca:	f8c3 a004 	str.w	sl, [r3, #4]
	return list->head == list;
    74ce:	6813      	ldr	r3, [r2, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    74d0:	4293      	cmp	r3, r2
    74d2:	d00b      	beq.n	74ec <z_add_timeout+0x140>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    74d4:	459a      	cmp	sl, r3
    74d6:	d109      	bne.n	74ec <z_add_timeout+0x140>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
    74d8:	f7ff ff22 	bl	7320 <next_timeout>

			if (next_time == 0 ||
    74dc:	b118      	cbz	r0, 74e6 <z_add_timeout+0x13a>
			    _current_cpu->slice_ticks != next_time) {
    74de:	4b1a      	ldr	r3, [pc, #104]	; (7548 <z_add_timeout+0x19c>)
			if (next_time == 0 ||
    74e0:	691b      	ldr	r3, [r3, #16]
    74e2:	4283      	cmp	r3, r0
    74e4:	d002      	beq.n	74ec <z_add_timeout+0x140>
				sys_clock_set_timeout(next_time, false);
    74e6:	2100      	movs	r1, #0
    74e8:	f7fc fdd2 	bl	4090 <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    74ec:	4810      	ldr	r0, [pc, #64]	; (7530 <z_add_timeout+0x184>)
    74ee:	f7ff fef5 	bl	72dc <z_spin_unlock_valid>
    74f2:	b968      	cbnz	r0, 7510 <z_add_timeout+0x164>
    74f4:	4a0f      	ldr	r2, [pc, #60]	; (7534 <z_add_timeout+0x188>)
    74f6:	4915      	ldr	r1, [pc, #84]	; (754c <z_add_timeout+0x1a0>)
    74f8:	480b      	ldr	r0, [pc, #44]	; (7528 <z_add_timeout+0x17c>)
    74fa:	23ac      	movs	r3, #172	; 0xac
    74fc:	f000 fe29 	bl	8152 <printk>
    7500:	490b      	ldr	r1, [pc, #44]	; (7530 <z_add_timeout+0x184>)
    7502:	4813      	ldr	r0, [pc, #76]	; (7550 <z_add_timeout+0x1a4>)
    7504:	f000 fe25 	bl	8152 <printk>
    7508:	480a      	ldr	r0, [pc, #40]	; (7534 <z_add_timeout+0x188>)
    750a:	21ac      	movs	r1, #172	; 0xac
    750c:	f000 fd4d 	bl	7faa <assert_post_action>
	__asm__ volatile(
    7510:	f38b 8811 	msr	BASEPRI, fp
    7514:	f3bf 8f6f 	isb	sy
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
    7518:	b003      	add	sp, #12
    751a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    751e:	bf00      	nop
    7520:	00009dfe 	.word	0x00009dfe
    7524:	00009dda 	.word	0x00009dda
    7528:	00008fc5 	.word	0x00008fc5
    752c:	00009aff 	.word	0x00009aff
    7530:	20000c08 	.word	0x20000c08
    7534:	000090d8 	.word	0x000090d8
    7538:	0000912a 	.word	0x0000912a
    753c:	0000913f 	.word	0x0000913f
    7540:	200004e0 	.word	0x200004e0
    7544:	2000016c 	.word	0x2000016c
    7548:	20000bc4 	.word	0x20000bc4
    754c:	000090fe 	.word	0x000090fe
    7550:	00009115 	.word	0x00009115

00007554 <z_abort_timeout>:

int z_abort_timeout(struct _timeout *to)
{
    7554:	b538      	push	{r3, r4, r5, lr}
    7556:	4604      	mov	r4, r0
	__asm__ volatile(
    7558:	f04f 0320 	mov.w	r3, #32
    755c:	f3ef 8511 	mrs	r5, BASEPRI
    7560:	f383 8812 	msr	BASEPRI_MAX, r3
    7564:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7568:	481a      	ldr	r0, [pc, #104]	; (75d4 <z_abort_timeout+0x80>)
    756a:	f7ff fea9 	bl	72c0 <z_spin_lock_valid>
    756e:	b968      	cbnz	r0, 758c <z_abort_timeout+0x38>
    7570:	4a19      	ldr	r2, [pc, #100]	; (75d8 <z_abort_timeout+0x84>)
    7572:	491a      	ldr	r1, [pc, #104]	; (75dc <z_abort_timeout+0x88>)
    7574:	481a      	ldr	r0, [pc, #104]	; (75e0 <z_abort_timeout+0x8c>)
    7576:	2381      	movs	r3, #129	; 0x81
    7578:	f000 fdeb 	bl	8152 <printk>
    757c:	4915      	ldr	r1, [pc, #84]	; (75d4 <z_abort_timeout+0x80>)
    757e:	4819      	ldr	r0, [pc, #100]	; (75e4 <z_abort_timeout+0x90>)
    7580:	f000 fde7 	bl	8152 <printk>
    7584:	4814      	ldr	r0, [pc, #80]	; (75d8 <z_abort_timeout+0x84>)
    7586:	2181      	movs	r1, #129	; 0x81
    7588:	f000 fd0f 	bl	7faa <assert_post_action>
	z_spin_lock_set_owner(l);
    758c:	4811      	ldr	r0, [pc, #68]	; (75d4 <z_abort_timeout+0x80>)
    758e:	f7ff feb5 	bl	72fc <z_spin_lock_set_owner>
	int ret = -EINVAL;

	LOCKED(&timeout_lock) {
		if (sys_dnode_is_linked(&to->node)) {
    7592:	6823      	ldr	r3, [r4, #0]
    7594:	b1db      	cbz	r3, 75ce <z_abort_timeout+0x7a>
			remove_timeout(to);
    7596:	4620      	mov	r0, r4
    7598:	f7ff feee 	bl	7378 <remove_timeout>
			ret = 0;
    759c:	2400      	movs	r4, #0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    759e:	480d      	ldr	r0, [pc, #52]	; (75d4 <z_abort_timeout+0x80>)
    75a0:	f7ff fe9c 	bl	72dc <z_spin_unlock_valid>
    75a4:	b968      	cbnz	r0, 75c2 <z_abort_timeout+0x6e>
    75a6:	4a0c      	ldr	r2, [pc, #48]	; (75d8 <z_abort_timeout+0x84>)
    75a8:	490f      	ldr	r1, [pc, #60]	; (75e8 <z_abort_timeout+0x94>)
    75aa:	480d      	ldr	r0, [pc, #52]	; (75e0 <z_abort_timeout+0x8c>)
    75ac:	23ac      	movs	r3, #172	; 0xac
    75ae:	f000 fdd0 	bl	8152 <printk>
    75b2:	4908      	ldr	r1, [pc, #32]	; (75d4 <z_abort_timeout+0x80>)
    75b4:	480d      	ldr	r0, [pc, #52]	; (75ec <z_abort_timeout+0x98>)
    75b6:	f000 fdcc 	bl	8152 <printk>
    75ba:	4807      	ldr	r0, [pc, #28]	; (75d8 <z_abort_timeout+0x84>)
    75bc:	21ac      	movs	r1, #172	; 0xac
    75be:	f000 fcf4 	bl	7faa <assert_post_action>
	__asm__ volatile(
    75c2:	f385 8811 	msr	BASEPRI, r5
    75c6:	f3bf 8f6f 	isb	sy
		}
	}

	return ret;
}
    75ca:	4620      	mov	r0, r4
    75cc:	bd38      	pop	{r3, r4, r5, pc}
	int ret = -EINVAL;
    75ce:	f06f 0415 	mvn.w	r4, #21
    75d2:	e7e4      	b.n	759e <z_abort_timeout+0x4a>
    75d4:	20000c08 	.word	0x20000c08
    75d8:	000090d8 	.word	0x000090d8
    75dc:	0000912a 	.word	0x0000912a
    75e0:	00008fc5 	.word	0x00008fc5
    75e4:	0000913f 	.word	0x0000913f
    75e8:	000090fe 	.word	0x000090fe
    75ec:	00009115 	.word	0x00009115

000075f0 <z_get_next_timeout_expiry>:

	return ticks;
}

int32_t z_get_next_timeout_expiry(void)
{
    75f0:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    75f2:	f04f 0320 	mov.w	r3, #32
    75f6:	f3ef 8511 	mrs	r5, BASEPRI
    75fa:	f383 8812 	msr	BASEPRI_MAX, r3
    75fe:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7602:	4818      	ldr	r0, [pc, #96]	; (7664 <z_get_next_timeout_expiry+0x74>)
    7604:	f7ff fe5c 	bl	72c0 <z_spin_lock_valid>
    7608:	b968      	cbnz	r0, 7626 <z_get_next_timeout_expiry+0x36>
    760a:	4a17      	ldr	r2, [pc, #92]	; (7668 <z_get_next_timeout_expiry+0x78>)
    760c:	4917      	ldr	r1, [pc, #92]	; (766c <z_get_next_timeout_expiry+0x7c>)
    760e:	4818      	ldr	r0, [pc, #96]	; (7670 <z_get_next_timeout_expiry+0x80>)
    7610:	2381      	movs	r3, #129	; 0x81
    7612:	f000 fd9e 	bl	8152 <printk>
    7616:	4913      	ldr	r1, [pc, #76]	; (7664 <z_get_next_timeout_expiry+0x74>)
    7618:	4816      	ldr	r0, [pc, #88]	; (7674 <z_get_next_timeout_expiry+0x84>)
    761a:	f000 fd9a 	bl	8152 <printk>
    761e:	4812      	ldr	r0, [pc, #72]	; (7668 <z_get_next_timeout_expiry+0x78>)
    7620:	2181      	movs	r1, #129	; 0x81
    7622:	f000 fcc2 	bl	7faa <assert_post_action>
	z_spin_lock_set_owner(l);
    7626:	480f      	ldr	r0, [pc, #60]	; (7664 <z_get_next_timeout_expiry+0x74>)
    7628:	f7ff fe68 	bl	72fc <z_spin_lock_set_owner>
	int32_t ret = (int32_t) K_TICKS_FOREVER;

	LOCKED(&timeout_lock) {
		ret = next_timeout();
    762c:	f7ff fe78 	bl	7320 <next_timeout>
    7630:	4604      	mov	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7632:	480c      	ldr	r0, [pc, #48]	; (7664 <z_get_next_timeout_expiry+0x74>)
    7634:	f7ff fe52 	bl	72dc <z_spin_unlock_valid>
    7638:	b968      	cbnz	r0, 7656 <z_get_next_timeout_expiry+0x66>
    763a:	4a0b      	ldr	r2, [pc, #44]	; (7668 <z_get_next_timeout_expiry+0x78>)
    763c:	490e      	ldr	r1, [pc, #56]	; (7678 <z_get_next_timeout_expiry+0x88>)
    763e:	480c      	ldr	r0, [pc, #48]	; (7670 <z_get_next_timeout_expiry+0x80>)
    7640:	23ac      	movs	r3, #172	; 0xac
    7642:	f000 fd86 	bl	8152 <printk>
    7646:	4907      	ldr	r1, [pc, #28]	; (7664 <z_get_next_timeout_expiry+0x74>)
    7648:	480c      	ldr	r0, [pc, #48]	; (767c <z_get_next_timeout_expiry+0x8c>)
    764a:	f000 fd82 	bl	8152 <printk>
    764e:	4806      	ldr	r0, [pc, #24]	; (7668 <z_get_next_timeout_expiry+0x78>)
    7650:	21ac      	movs	r1, #172	; 0xac
    7652:	f000 fcaa 	bl	7faa <assert_post_action>
	__asm__ volatile(
    7656:	f385 8811 	msr	BASEPRI, r5
    765a:	f3bf 8f6f 	isb	sy
	}
	return ret;
}
    765e:	4620      	mov	r0, r4
    7660:	bd38      	pop	{r3, r4, r5, pc}
    7662:	bf00      	nop
    7664:	20000c08 	.word	0x20000c08
    7668:	000090d8 	.word	0x000090d8
    766c:	0000912a 	.word	0x0000912a
    7670:	00008fc5 	.word	0x00008fc5
    7674:	0000913f 	.word	0x0000913f
    7678:	000090fe 	.word	0x000090fe
    767c:	00009115 	.word	0x00009115

00007680 <z_set_timeout_expiry>:

void z_set_timeout_expiry(int32_t ticks, bool is_idle)
{
    7680:	b570      	push	{r4, r5, r6, lr}
    7682:	4604      	mov	r4, r0
    7684:	460d      	mov	r5, r1
	__asm__ volatile(
    7686:	f04f 0320 	mov.w	r3, #32
    768a:	f3ef 8611 	mrs	r6, BASEPRI
    768e:	f383 8812 	msr	BASEPRI_MAX, r3
    7692:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7696:	481b      	ldr	r0, [pc, #108]	; (7704 <z_set_timeout_expiry+0x84>)
    7698:	f7ff fe12 	bl	72c0 <z_spin_lock_valid>
    769c:	b968      	cbnz	r0, 76ba <z_set_timeout_expiry+0x3a>
    769e:	4a1a      	ldr	r2, [pc, #104]	; (7708 <z_set_timeout_expiry+0x88>)
    76a0:	491a      	ldr	r1, [pc, #104]	; (770c <z_set_timeout_expiry+0x8c>)
    76a2:	481b      	ldr	r0, [pc, #108]	; (7710 <z_set_timeout_expiry+0x90>)
    76a4:	2381      	movs	r3, #129	; 0x81
    76a6:	f000 fd54 	bl	8152 <printk>
    76aa:	4916      	ldr	r1, [pc, #88]	; (7704 <z_set_timeout_expiry+0x84>)
    76ac:	4819      	ldr	r0, [pc, #100]	; (7714 <z_set_timeout_expiry+0x94>)
    76ae:	f000 fd50 	bl	8152 <printk>
    76b2:	4815      	ldr	r0, [pc, #84]	; (7708 <z_set_timeout_expiry+0x88>)
    76b4:	2181      	movs	r1, #129	; 0x81
    76b6:	f000 fc78 	bl	7faa <assert_post_action>
	z_spin_lock_set_owner(l);
    76ba:	4812      	ldr	r0, [pc, #72]	; (7704 <z_set_timeout_expiry+0x84>)
    76bc:	f7ff fe1e 	bl	72fc <z_spin_lock_set_owner>
	LOCKED(&timeout_lock) {
		int next_to = next_timeout();
    76c0:	f7ff fe2e 	bl	7320 <next_timeout>
		 * SMP can't use this optimization though: we don't
		 * know when context switches happen until interrupt
		 * exit and so can't get the timeslicing clamp folded
		 * in.
		 */
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
    76c4:	2801      	cmp	r0, #1
    76c6:	dd05      	ble.n	76d4 <z_set_timeout_expiry+0x54>
    76c8:	42a0      	cmp	r0, r4
    76ca:	db03      	blt.n	76d4 <z_set_timeout_expiry+0x54>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
    76cc:	4629      	mov	r1, r5
    76ce:	4620      	mov	r0, r4
    76d0:	f7fc fcde 	bl	4090 <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    76d4:	480b      	ldr	r0, [pc, #44]	; (7704 <z_set_timeout_expiry+0x84>)
    76d6:	f7ff fe01 	bl	72dc <z_spin_unlock_valid>
    76da:	b968      	cbnz	r0, 76f8 <z_set_timeout_expiry+0x78>
    76dc:	4a0a      	ldr	r2, [pc, #40]	; (7708 <z_set_timeout_expiry+0x88>)
    76de:	490e      	ldr	r1, [pc, #56]	; (7718 <z_set_timeout_expiry+0x98>)
    76e0:	480b      	ldr	r0, [pc, #44]	; (7710 <z_set_timeout_expiry+0x90>)
    76e2:	23ac      	movs	r3, #172	; 0xac
    76e4:	f000 fd35 	bl	8152 <printk>
    76e8:	4906      	ldr	r1, [pc, #24]	; (7704 <z_set_timeout_expiry+0x84>)
    76ea:	480c      	ldr	r0, [pc, #48]	; (771c <z_set_timeout_expiry+0x9c>)
    76ec:	f000 fd31 	bl	8152 <printk>
    76f0:	4805      	ldr	r0, [pc, #20]	; (7708 <z_set_timeout_expiry+0x88>)
    76f2:	21ac      	movs	r1, #172	; 0xac
    76f4:	f000 fc59 	bl	7faa <assert_post_action>
	__asm__ volatile(
    76f8:	f386 8811 	msr	BASEPRI, r6
    76fc:	f3bf 8f6f 	isb	sy
		}
	}
}
    7700:	bd70      	pop	{r4, r5, r6, pc}
    7702:	bf00      	nop
    7704:	20000c08 	.word	0x20000c08
    7708:	000090d8 	.word	0x000090d8
    770c:	0000912a 	.word	0x0000912a
    7710:	00008fc5 	.word	0x00008fc5
    7714:	0000913f 	.word	0x0000913f
    7718:	000090fe 	.word	0x000090fe
    771c:	00009115 	.word	0x00009115

00007720 <sys_clock_announce>:

void sys_clock_announce(int32_t ticks)
{
    7720:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7724:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    7726:	f7fe fca7 	bl	6078 <z_time_slice>
	__asm__ volatile(
    772a:	f04f 0320 	mov.w	r3, #32
    772e:	f3ef 8711 	mrs	r7, BASEPRI
    7732:	f383 8812 	msr	BASEPRI_MAX, r3
    7736:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    773a:	4855      	ldr	r0, [pc, #340]	; (7890 <sys_clock_announce+0x170>)
    773c:	f7ff fdc0 	bl	72c0 <z_spin_lock_valid>
    7740:	b968      	cbnz	r0, 775e <sys_clock_announce+0x3e>
    7742:	4a54      	ldr	r2, [pc, #336]	; (7894 <sys_clock_announce+0x174>)
    7744:	4954      	ldr	r1, [pc, #336]	; (7898 <sys_clock_announce+0x178>)
    7746:	4855      	ldr	r0, [pc, #340]	; (789c <sys_clock_announce+0x17c>)
    7748:	2381      	movs	r3, #129	; 0x81
    774a:	f000 fd02 	bl	8152 <printk>
    774e:	4950      	ldr	r1, [pc, #320]	; (7890 <sys_clock_announce+0x170>)
    7750:	4853      	ldr	r0, [pc, #332]	; (78a0 <sys_clock_announce+0x180>)
    7752:	f000 fcfe 	bl	8152 <printk>
    7756:	484f      	ldr	r0, [pc, #316]	; (7894 <sys_clock_announce+0x174>)
    7758:	2181      	movs	r1, #129	; 0x81
    775a:	f000 fc26 	bl	7faa <assert_post_action>
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
    775e:	4d51      	ldr	r5, [pc, #324]	; (78a4 <sys_clock_announce+0x184>)
    7760:	4e51      	ldr	r6, [pc, #324]	; (78a8 <sys_clock_announce+0x188>)
	z_spin_lock_set_owner(l);
    7762:	484b      	ldr	r0, [pc, #300]	; (7890 <sys_clock_announce+0x170>)
	return list->head == list;
    7764:	f8df a14c 	ldr.w	sl, [pc, #332]	; 78b4 <sys_clock_announce+0x194>
    7768:	f7ff fdc8 	bl	72fc <z_spin_lock_set_owner>
    776c:	46b3      	mov	fp, r6
    776e:	602c      	str	r4, [r5, #0]
    7770:	e9d6 2300 	ldrd	r2, r3, [r6]
    7774:	f8d5 c000 	ldr.w	ip, [r5]
    7778:	f8da 4000 	ldr.w	r4, [sl]
    777c:	e9cd 2300 	strd	r2, r3, [sp]
    7780:	4662      	mov	r2, ip
    7782:	17d3      	asrs	r3, r2, #31
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7784:	4554      	cmp	r4, sl
    7786:	46e0      	mov	r8, ip
    7788:	4699      	mov	r9, r3
    778a:	d00c      	beq.n	77a6 <sys_clock_announce+0x86>

	while (first() != NULL && first()->dticks <= announce_remaining) {
    778c:	b15c      	cbz	r4, 77a6 <sys_clock_announce+0x86>
    778e:	e9d4 1204 	ldrd	r1, r2, [r4, #16]
    7792:	458c      	cmp	ip, r1
    7794:	eb79 0302 	sbcs.w	r3, r9, r2
    7798:	da2e      	bge.n	77f8 <sys_clock_announce+0xd8>
		t->fn(t);
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
    779a:	ebb1 000c 	subs.w	r0, r1, ip
    779e:	eb62 0109 	sbc.w	r1, r2, r9
    77a2:	e9c4 0104 	strd	r0, r1, [r4, #16]
	}

	curr_tick += announce_remaining;
    77a6:	9a00      	ldr	r2, [sp, #0]
    77a8:	9901      	ldr	r1, [sp, #4]
    77aa:	eb18 0202 	adds.w	r2, r8, r2
    77ae:	464b      	mov	r3, r9
    77b0:	eb43 0101 	adc.w	r1, r3, r1
	announce_remaining = 0;
    77b4:	2400      	movs	r4, #0
	curr_tick += announce_remaining;
    77b6:	e9cb 2100 	strd	r2, r1, [fp]
	announce_remaining = 0;
    77ba:	602c      	str	r4, [r5, #0]

	sys_clock_set_timeout(next_timeout(), false);
    77bc:	f7ff fdb0 	bl	7320 <next_timeout>
    77c0:	4621      	mov	r1, r4
    77c2:	f7fc fc65 	bl	4090 <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    77c6:	4832      	ldr	r0, [pc, #200]	; (7890 <sys_clock_announce+0x170>)
    77c8:	f7ff fd88 	bl	72dc <z_spin_unlock_valid>
    77cc:	b968      	cbnz	r0, 77ea <sys_clock_announce+0xca>
    77ce:	4a31      	ldr	r2, [pc, #196]	; (7894 <sys_clock_announce+0x174>)
    77d0:	4936      	ldr	r1, [pc, #216]	; (78ac <sys_clock_announce+0x18c>)
    77d2:	4832      	ldr	r0, [pc, #200]	; (789c <sys_clock_announce+0x17c>)
    77d4:	23ac      	movs	r3, #172	; 0xac
    77d6:	f000 fcbc 	bl	8152 <printk>
    77da:	492d      	ldr	r1, [pc, #180]	; (7890 <sys_clock_announce+0x170>)
    77dc:	4834      	ldr	r0, [pc, #208]	; (78b0 <sys_clock_announce+0x190>)
    77de:	f000 fcb8 	bl	8152 <printk>
    77e2:	482c      	ldr	r0, [pc, #176]	; (7894 <sys_clock_announce+0x174>)
    77e4:	21ac      	movs	r1, #172	; 0xac
    77e6:	f000 fbe0 	bl	7faa <assert_post_action>
	__asm__ volatile(
    77ea:	f387 8811 	msr	BASEPRI, r7
    77ee:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    77f2:	b003      	add	sp, #12
    77f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		curr_tick += dt;
    77f8:	e9dd 8900 	ldrd	r8, r9, [sp]
		announce_remaining -= dt;
    77fc:	ebac 0001 	sub.w	r0, ip, r1
		curr_tick += dt;
    7800:	eb18 0801 	adds.w	r8, r8, r1
		t->dticks = 0;
    7804:	f04f 0200 	mov.w	r2, #0
    7808:	f04f 0300 	mov.w	r3, #0
		curr_tick += dt;
    780c:	eb49 79e1 	adc.w	r9, r9, r1, asr #31
		announce_remaining -= dt;
    7810:	6028      	str	r0, [r5, #0]
		t->dticks = 0;
    7812:	e9c4 2304 	strd	r2, r3, [r4, #16]
		remove_timeout(t);
    7816:	4620      	mov	r0, r4
		curr_tick += dt;
    7818:	e9c6 8900 	strd	r8, r9, [r6]
		remove_timeout(t);
    781c:	f7ff fdac 	bl	7378 <remove_timeout>
    7820:	481b      	ldr	r0, [pc, #108]	; (7890 <sys_clock_announce+0x170>)
    7822:	f7ff fd5b 	bl	72dc <z_spin_unlock_valid>
    7826:	b968      	cbnz	r0, 7844 <sys_clock_announce+0x124>
    7828:	4a1a      	ldr	r2, [pc, #104]	; (7894 <sys_clock_announce+0x174>)
    782a:	4920      	ldr	r1, [pc, #128]	; (78ac <sys_clock_announce+0x18c>)
    782c:	481b      	ldr	r0, [pc, #108]	; (789c <sys_clock_announce+0x17c>)
    782e:	23ac      	movs	r3, #172	; 0xac
    7830:	f000 fc8f 	bl	8152 <printk>
    7834:	4916      	ldr	r1, [pc, #88]	; (7890 <sys_clock_announce+0x170>)
    7836:	481e      	ldr	r0, [pc, #120]	; (78b0 <sys_clock_announce+0x190>)
    7838:	f000 fc8b 	bl	8152 <printk>
    783c:	4815      	ldr	r0, [pc, #84]	; (7894 <sys_clock_announce+0x174>)
    783e:	21ac      	movs	r1, #172	; 0xac
    7840:	f000 fbb3 	bl	7faa <assert_post_action>
    7844:	f387 8811 	msr	BASEPRI, r7
    7848:	f3bf 8f6f 	isb	sy
		t->fn(t);
    784c:	68a3      	ldr	r3, [r4, #8]
    784e:	4620      	mov	r0, r4
    7850:	4798      	blx	r3
	__asm__ volatile(
    7852:	f04f 0320 	mov.w	r3, #32
    7856:	f3ef 8711 	mrs	r7, BASEPRI
    785a:	f383 8812 	msr	BASEPRI_MAX, r3
    785e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7862:	480b      	ldr	r0, [pc, #44]	; (7890 <sys_clock_announce+0x170>)
    7864:	f7ff fd2c 	bl	72c0 <z_spin_lock_valid>
    7868:	b968      	cbnz	r0, 7886 <sys_clock_announce+0x166>
    786a:	4a0a      	ldr	r2, [pc, #40]	; (7894 <sys_clock_announce+0x174>)
    786c:	490a      	ldr	r1, [pc, #40]	; (7898 <sys_clock_announce+0x178>)
    786e:	480b      	ldr	r0, [pc, #44]	; (789c <sys_clock_announce+0x17c>)
    7870:	2381      	movs	r3, #129	; 0x81
    7872:	f000 fc6e 	bl	8152 <printk>
    7876:	4906      	ldr	r1, [pc, #24]	; (7890 <sys_clock_announce+0x170>)
    7878:	4809      	ldr	r0, [pc, #36]	; (78a0 <sys_clock_announce+0x180>)
    787a:	f000 fc6a 	bl	8152 <printk>
    787e:	4805      	ldr	r0, [pc, #20]	; (7894 <sys_clock_announce+0x174>)
    7880:	2181      	movs	r1, #129	; 0x81
    7882:	f000 fb92 	bl	7faa <assert_post_action>
	z_spin_lock_set_owner(l);
    7886:	4802      	ldr	r0, [pc, #8]	; (7890 <sys_clock_announce+0x170>)
    7888:	f7ff fd38 	bl	72fc <z_spin_lock_set_owner>
	return k;
    788c:	e770      	b.n	7770 <sys_clock_announce+0x50>
    788e:	bf00      	nop
    7890:	20000c08 	.word	0x20000c08
    7894:	000090d8 	.word	0x000090d8
    7898:	0000912a 	.word	0x0000912a
    789c:	00008fc5 	.word	0x00008fc5
    78a0:	0000913f 	.word	0x0000913f
    78a4:	20000c04 	.word	0x20000c04
    78a8:	200004e0 	.word	0x200004e0
    78ac:	000090fe 	.word	0x000090fe
    78b0:	00009115 	.word	0x00009115
    78b4:	2000016c 	.word	0x2000016c

000078b8 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    78b8:	b570      	push	{r4, r5, r6, lr}
    78ba:	f04f 0320 	mov.w	r3, #32
    78be:	f3ef 8611 	mrs	r6, BASEPRI
    78c2:	f383 8812 	msr	BASEPRI_MAX, r3
    78c6:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    78ca:	481b      	ldr	r0, [pc, #108]	; (7938 <sys_clock_tick_get+0x80>)
    78cc:	f7ff fcf8 	bl	72c0 <z_spin_lock_valid>
    78d0:	b968      	cbnz	r0, 78ee <sys_clock_tick_get+0x36>
    78d2:	4a1a      	ldr	r2, [pc, #104]	; (793c <sys_clock_tick_get+0x84>)
    78d4:	491a      	ldr	r1, [pc, #104]	; (7940 <sys_clock_tick_get+0x88>)
    78d6:	481b      	ldr	r0, [pc, #108]	; (7944 <sys_clock_tick_get+0x8c>)
    78d8:	2381      	movs	r3, #129	; 0x81
    78da:	f000 fc3a 	bl	8152 <printk>
    78de:	4916      	ldr	r1, [pc, #88]	; (7938 <sys_clock_tick_get+0x80>)
    78e0:	4819      	ldr	r0, [pc, #100]	; (7948 <sys_clock_tick_get+0x90>)
    78e2:	f000 fc36 	bl	8152 <printk>
    78e6:	4815      	ldr	r0, [pc, #84]	; (793c <sys_clock_tick_get+0x84>)
    78e8:	2181      	movs	r1, #129	; 0x81
    78ea:	f000 fb5e 	bl	7faa <assert_post_action>
	z_spin_lock_set_owner(l);
    78ee:	4812      	ldr	r0, [pc, #72]	; (7938 <sys_clock_tick_get+0x80>)
    78f0:	f7ff fd04 	bl	72fc <z_spin_lock_set_owner>
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + sys_clock_elapsed();
    78f4:	f7fc fbfc 	bl	40f0 <sys_clock_elapsed>
    78f8:	4b14      	ldr	r3, [pc, #80]	; (794c <sys_clock_tick_get+0x94>)
    78fa:	e9d3 4500 	ldrd	r4, r5, [r3]
    78fe:	1824      	adds	r4, r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7900:	480d      	ldr	r0, [pc, #52]	; (7938 <sys_clock_tick_get+0x80>)
    7902:	f145 0500 	adc.w	r5, r5, #0
    7906:	f7ff fce9 	bl	72dc <z_spin_unlock_valid>
    790a:	b968      	cbnz	r0, 7928 <sys_clock_tick_get+0x70>
    790c:	4a0b      	ldr	r2, [pc, #44]	; (793c <sys_clock_tick_get+0x84>)
    790e:	4910      	ldr	r1, [pc, #64]	; (7950 <sys_clock_tick_get+0x98>)
    7910:	480c      	ldr	r0, [pc, #48]	; (7944 <sys_clock_tick_get+0x8c>)
    7912:	23ac      	movs	r3, #172	; 0xac
    7914:	f000 fc1d 	bl	8152 <printk>
    7918:	4907      	ldr	r1, [pc, #28]	; (7938 <sys_clock_tick_get+0x80>)
    791a:	480e      	ldr	r0, [pc, #56]	; (7954 <sys_clock_tick_get+0x9c>)
    791c:	f000 fc19 	bl	8152 <printk>
    7920:	4806      	ldr	r0, [pc, #24]	; (793c <sys_clock_tick_get+0x84>)
    7922:	21ac      	movs	r1, #172	; 0xac
    7924:	f000 fb41 	bl	7faa <assert_post_action>
	__asm__ volatile(
    7928:	f386 8811 	msr	BASEPRI, r6
    792c:	f3bf 8f6f 	isb	sy
	}
	return t;
}
    7930:	4620      	mov	r0, r4
    7932:	4629      	mov	r1, r5
    7934:	bd70      	pop	{r4, r5, r6, pc}
    7936:	bf00      	nop
    7938:	20000c08 	.word	0x20000c08
    793c:	000090d8 	.word	0x000090d8
    7940:	0000912a 	.word	0x0000912a
    7944:	00008fc5 	.word	0x00008fc5
    7948:	0000913f 	.word	0x0000913f
    794c:	200004e0 	.word	0x200004e0
    7950:	000090fe 	.word	0x000090fe
    7954:	00009115 	.word	0x00009115

00007958 <z_timer_expiration_handler>:
 * @param t  Timeout used by the timer.
 *
 * @return N/A
 */
void z_timer_expiration_handler(struct _timeout *t)
{
    7958:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    795a:	4604      	mov	r4, r0
	__asm__ volatile(
    795c:	f04f 0320 	mov.w	r3, #32
    7960:	f3ef 8511 	mrs	r5, BASEPRI
    7964:	f383 8812 	msr	BASEPRI_MAX, r3
    7968:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    796c:	484c      	ldr	r0, [pc, #304]	; (7aa0 <z_timer_expiration_handler+0x148>)
    796e:	f7ff fca7 	bl	72c0 <z_spin_lock_valid>
    7972:	b968      	cbnz	r0, 7990 <z_timer_expiration_handler+0x38>
    7974:	4a4b      	ldr	r2, [pc, #300]	; (7aa4 <z_timer_expiration_handler+0x14c>)
    7976:	494c      	ldr	r1, [pc, #304]	; (7aa8 <z_timer_expiration_handler+0x150>)
    7978:	484c      	ldr	r0, [pc, #304]	; (7aac <z_timer_expiration_handler+0x154>)
    797a:	2381      	movs	r3, #129	; 0x81
    797c:	f000 fbe9 	bl	8152 <printk>
    7980:	4947      	ldr	r1, [pc, #284]	; (7aa0 <z_timer_expiration_handler+0x148>)
    7982:	484b      	ldr	r0, [pc, #300]	; (7ab0 <z_timer_expiration_handler+0x158>)
    7984:	f000 fbe5 	bl	8152 <printk>
    7988:	4846      	ldr	r0, [pc, #280]	; (7aa4 <z_timer_expiration_handler+0x14c>)
    798a:	2181      	movs	r1, #129	; 0x81
    798c:	f000 fb0d 	bl	7faa <assert_post_action>
	z_spin_lock_set_owner(l);
    7990:	4843      	ldr	r0, [pc, #268]	; (7aa0 <z_timer_expiration_handler+0x148>)
    7992:	f7ff fcb3 	bl	72fc <z_spin_lock_set_owner>

	/*
	 * if the timer is periodic, start it again; don't add _TICK_ALIGN
	 * since we're already aligned to a tick boundary
	 */
	if (!K_TIMEOUT_EQ(timer->period, K_NO_WAIT) &&
    7996:	e9d4 230a 	ldrd	r2, r3, [r4, #40]	; 0x28
    799a:	1c56      	adds	r6, r2, #1
    799c:	f143 0700 	adc.w	r7, r3, #0
    79a0:	2f00      	cmp	r7, #0
    79a2:	bf08      	it	eq
    79a4:	2e02      	cmpeq	r6, #2
    79a6:	d303      	bcc.n	79b0 <z_timer_expiration_handler+0x58>
	    !K_TIMEOUT_EQ(timer->period, K_FOREVER)) {
		z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    79a8:	4942      	ldr	r1, [pc, #264]	; (7ab4 <z_timer_expiration_handler+0x15c>)
    79aa:	4620      	mov	r0, r4
    79ac:	f7ff fcfe 	bl	73ac <z_add_timeout>
			     timer->period);
	}

	/* update timer's status */
	timer->status += 1U;
    79b0:	6b23      	ldr	r3, [r4, #48]	; 0x30
    79b2:	3301      	adds	r3, #1
    79b4:	6323      	str	r3, [r4, #48]	; 0x30

	/* invoke timer expiry function */
	if (timer->expiry_fn != NULL) {
    79b6:	6a23      	ldr	r3, [r4, #32]
    79b8:	2b00      	cmp	r3, #0
    79ba:	d035      	beq.n	7a28 <z_timer_expiration_handler+0xd0>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    79bc:	4838      	ldr	r0, [pc, #224]	; (7aa0 <z_timer_expiration_handler+0x148>)
    79be:	f7ff fc8d 	bl	72dc <z_spin_unlock_valid>
    79c2:	b968      	cbnz	r0, 79e0 <z_timer_expiration_handler+0x88>
    79c4:	4a37      	ldr	r2, [pc, #220]	; (7aa4 <z_timer_expiration_handler+0x14c>)
    79c6:	493c      	ldr	r1, [pc, #240]	; (7ab8 <z_timer_expiration_handler+0x160>)
    79c8:	4838      	ldr	r0, [pc, #224]	; (7aac <z_timer_expiration_handler+0x154>)
    79ca:	23ac      	movs	r3, #172	; 0xac
    79cc:	f000 fbc1 	bl	8152 <printk>
    79d0:	4933      	ldr	r1, [pc, #204]	; (7aa0 <z_timer_expiration_handler+0x148>)
    79d2:	483a      	ldr	r0, [pc, #232]	; (7abc <z_timer_expiration_handler+0x164>)
    79d4:	f000 fbbd 	bl	8152 <printk>
    79d8:	4832      	ldr	r0, [pc, #200]	; (7aa4 <z_timer_expiration_handler+0x14c>)
    79da:	21ac      	movs	r1, #172	; 0xac
    79dc:	f000 fae5 	bl	7faa <assert_post_action>
	__asm__ volatile(
    79e0:	f385 8811 	msr	BASEPRI, r5
    79e4:	f3bf 8f6f 	isb	sy
		/* Unlock for user handler. */
		k_spin_unlock(&lock, key);
		timer->expiry_fn(timer);
    79e8:	6a23      	ldr	r3, [r4, #32]
    79ea:	4620      	mov	r0, r4
    79ec:	4798      	blx	r3
	__asm__ volatile(
    79ee:	f04f 0320 	mov.w	r3, #32
    79f2:	f3ef 8511 	mrs	r5, BASEPRI
    79f6:	f383 8812 	msr	BASEPRI_MAX, r3
    79fa:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    79fe:	4828      	ldr	r0, [pc, #160]	; (7aa0 <z_timer_expiration_handler+0x148>)
    7a00:	f7ff fc5e 	bl	72c0 <z_spin_lock_valid>
    7a04:	b968      	cbnz	r0, 7a22 <z_timer_expiration_handler+0xca>
    7a06:	4a27      	ldr	r2, [pc, #156]	; (7aa4 <z_timer_expiration_handler+0x14c>)
    7a08:	4927      	ldr	r1, [pc, #156]	; (7aa8 <z_timer_expiration_handler+0x150>)
    7a0a:	4828      	ldr	r0, [pc, #160]	; (7aac <z_timer_expiration_handler+0x154>)
    7a0c:	2381      	movs	r3, #129	; 0x81
    7a0e:	f000 fba0 	bl	8152 <printk>
    7a12:	4923      	ldr	r1, [pc, #140]	; (7aa0 <z_timer_expiration_handler+0x148>)
    7a14:	4826      	ldr	r0, [pc, #152]	; (7ab0 <z_timer_expiration_handler+0x158>)
    7a16:	f000 fb9c 	bl	8152 <printk>
    7a1a:	4822      	ldr	r0, [pc, #136]	; (7aa4 <z_timer_expiration_handler+0x14c>)
    7a1c:	2181      	movs	r1, #129	; 0x81
    7a1e:	f000 fac4 	bl	7faa <assert_post_action>
	z_spin_lock_set_owner(l);
    7a22:	481f      	ldr	r0, [pc, #124]	; (7aa0 <z_timer_expiration_handler+0x148>)
    7a24:	f7ff fc6a 	bl	72fc <z_spin_lock_set_owner>
	return list->head == list;
    7a28:	f854 6f18 	ldr.w	r6, [r4, #24]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7a2c:	42a6      	cmp	r6, r4
    7a2e:	d000      	beq.n	7a32 <z_timer_expiration_handler+0xda>
		return;
	}

	thread = z_waitq_head(&timer->wait_q);

	if (thread == NULL) {
    7a30:	b9b6      	cbnz	r6, 7a60 <z_timer_expiration_handler+0x108>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7a32:	481b      	ldr	r0, [pc, #108]	; (7aa0 <z_timer_expiration_handler+0x148>)
    7a34:	f7ff fc52 	bl	72dc <z_spin_unlock_valid>
    7a38:	b968      	cbnz	r0, 7a56 <z_timer_expiration_handler+0xfe>
    7a3a:	4a1a      	ldr	r2, [pc, #104]	; (7aa4 <z_timer_expiration_handler+0x14c>)
    7a3c:	491e      	ldr	r1, [pc, #120]	; (7ab8 <z_timer_expiration_handler+0x160>)
    7a3e:	481b      	ldr	r0, [pc, #108]	; (7aac <z_timer_expiration_handler+0x154>)
    7a40:	23ac      	movs	r3, #172	; 0xac
    7a42:	f000 fb86 	bl	8152 <printk>
    7a46:	4916      	ldr	r1, [pc, #88]	; (7aa0 <z_timer_expiration_handler+0x148>)
    7a48:	481c      	ldr	r0, [pc, #112]	; (7abc <z_timer_expiration_handler+0x164>)
    7a4a:	f000 fb82 	bl	8152 <printk>
    7a4e:	4815      	ldr	r0, [pc, #84]	; (7aa4 <z_timer_expiration_handler+0x14c>)
    7a50:	21ac      	movs	r1, #172	; 0xac
    7a52:	f000 faaa 	bl	7faa <assert_post_action>
	__asm__ volatile(
    7a56:	f385 8811 	msr	BASEPRI, r5
    7a5a:	f3bf 8f6f 	isb	sy
	arch_thread_return_value_set(thread, 0);

	k_spin_unlock(&lock, key);

	z_ready_thread(thread);
}
    7a5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	z_unpend_thread_no_timeout(thread);
    7a60:	4630      	mov	r0, r6
    7a62:	f7fe f937 	bl	5cd4 <z_unpend_thread_no_timeout>
    7a66:	2300      	movs	r3, #0
    7a68:	480d      	ldr	r0, [pc, #52]	; (7aa0 <z_timer_expiration_handler+0x148>)
    7a6a:	67b3      	str	r3, [r6, #120]	; 0x78
    7a6c:	f7ff fc36 	bl	72dc <z_spin_unlock_valid>
    7a70:	b968      	cbnz	r0, 7a8e <z_timer_expiration_handler+0x136>
    7a72:	4a0c      	ldr	r2, [pc, #48]	; (7aa4 <z_timer_expiration_handler+0x14c>)
    7a74:	4910      	ldr	r1, [pc, #64]	; (7ab8 <z_timer_expiration_handler+0x160>)
    7a76:	480d      	ldr	r0, [pc, #52]	; (7aac <z_timer_expiration_handler+0x154>)
    7a78:	23ac      	movs	r3, #172	; 0xac
    7a7a:	f000 fb6a 	bl	8152 <printk>
    7a7e:	4908      	ldr	r1, [pc, #32]	; (7aa0 <z_timer_expiration_handler+0x148>)
    7a80:	480e      	ldr	r0, [pc, #56]	; (7abc <z_timer_expiration_handler+0x164>)
    7a82:	f000 fb66 	bl	8152 <printk>
    7a86:	4807      	ldr	r0, [pc, #28]	; (7aa4 <z_timer_expiration_handler+0x14c>)
    7a88:	21ac      	movs	r1, #172	; 0xac
    7a8a:	f000 fa8e 	bl	7faa <assert_post_action>
    7a8e:	f385 8811 	msr	BASEPRI, r5
    7a92:	f3bf 8f6f 	isb	sy
	z_ready_thread(thread);
    7a96:	4630      	mov	r0, r6
}
    7a98:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	z_ready_thread(thread);
    7a9c:	f7fe bbb6 	b.w	620c <z_ready_thread>
    7aa0:	20000c0c 	.word	0x20000c0c
    7aa4:	000090d8 	.word	0x000090d8
    7aa8:	0000912a 	.word	0x0000912a
    7aac:	00008fc5 	.word	0x00008fc5
    7ab0:	0000913f 	.word	0x0000913f
    7ab4:	00007959 	.word	0x00007959
    7ab8:	000090fe 	.word	0x000090fe
    7abc:	00009115 	.word	0x00009115

00007ac0 <z_impl_k_timer_start>:
}


void z_impl_k_timer_start(struct k_timer *timer, k_timeout_t duration,
			  k_timeout_t period)
{
    7ac0:	e92d 4f73 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, lr}
    7ac4:	4619      	mov	r1, r3
    7ac6:	4606      	mov	r6, r0
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, start, timer);

	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
    7ac8:	1c4c      	adds	r4, r1, #1
{
    7aca:	4610      	mov	r0, r2
	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
    7acc:	bf08      	it	eq
    7ace:	f1b0 3fff 	cmpeq.w	r0, #4294967295	; 0xffffffff
{
    7ad2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
    7ad6:	4680      	mov	r8, r0
    7ad8:	4689      	mov	r9, r1
	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
    7ada:	d04c      	beq.n	7b76 <z_impl_k_timer_start+0xb6>
    7adc:	461d      	mov	r5, r3
	 * for backwards compatibility.  This is unfortunate
	 * (i.e. k_timer_start() doesn't treat its initial sleep
	 * argument the same way k_sleep() does), but historical.  The
	 * timer_api test relies on this behavior.
	 */
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
    7ade:	1c6b      	adds	r3, r5, #1
    7ae0:	bf08      	it	eq
    7ae2:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
    7ae6:	4614      	mov	r4, r2
    7ae8:	d019      	beq.n	7b1e <z_impl_k_timer_start+0x5e>
    7aea:	ea54 0305 	orrs.w	r3, r4, r5
    7aee:	d016      	beq.n	7b1e <z_impl_k_timer_start+0x5e>
	    Z_TICK_ABS(period.ticks) < 0) {
    7af0:	f06f 0301 	mvn.w	r3, #1
    7af4:	ebb3 0a02 	subs.w	sl, r3, r2
    7af8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    7afc:	eb63 0b05 	sbc.w	fp, r3, r5
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
    7b00:	f1ba 0f00 	cmp.w	sl, #0
    7b04:	f17b 0300 	sbcs.w	r3, fp, #0
    7b08:	da09      	bge.n	7b1e <z_impl_k_timer_start+0x5e>
		period.ticks = MAX(period.ticks - 1, 1);
    7b0a:	f112 34ff 	adds.w	r4, r2, #4294967295	; 0xffffffff
    7b0e:	f145 35ff 	adc.w	r5, r5, #4294967295	; 0xffffffff
    7b12:	2c01      	cmp	r4, #1
    7b14:	f175 0300 	sbcs.w	r3, r5, #0
    7b18:	bfbc      	itt	lt
    7b1a:	2401      	movlt	r4, #1
    7b1c:	2500      	movlt	r5, #0
	}
	if (Z_TICK_ABS(duration.ticks) < 0) {
    7b1e:	f06f 0301 	mvn.w	r3, #1
    7b22:	1a1b      	subs	r3, r3, r0
    7b24:	9300      	str	r3, [sp, #0]
    7b26:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    7b2a:	eb63 0301 	sbc.w	r3, r3, r1
    7b2e:	9301      	str	r3, [sp, #4]
    7b30:	e9dd 2300 	ldrd	r2, r3, [sp]
    7b34:	2a00      	cmp	r2, #0
    7b36:	f173 0300 	sbcs.w	r3, r3, #0
    7b3a:	da0c      	bge.n	7b56 <z_impl_k_timer_start+0x96>
		duration.ticks = MAX(duration.ticks - 1, 0);
    7b3c:	f110 38ff 	adds.w	r8, r0, #4294967295	; 0xffffffff
    7b40:	f141 39ff 	adc.w	r9, r1, #4294967295	; 0xffffffff
    7b44:	f1b8 0f00 	cmp.w	r8, #0
    7b48:	f179 0300 	sbcs.w	r3, r9, #0
    7b4c:	bfbc      	itt	lt
    7b4e:	f04f 0800 	movlt.w	r8, #0
    7b52:	f04f 0900 	movlt.w	r9, #0
	}

	(void)z_abort_timeout(&timer->timeout);
    7b56:	4630      	mov	r0, r6
    7b58:	f7ff fcfc 	bl	7554 <z_abort_timeout>
	timer->period = period;
	timer->status = 0U;
    7b5c:	2300      	movs	r3, #0

	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    7b5e:	4907      	ldr	r1, [pc, #28]	; (7b7c <z_impl_k_timer_start+0xbc>)
	timer->status = 0U;
    7b60:	6333      	str	r3, [r6, #48]	; 0x30
	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    7b62:	4642      	mov	r2, r8
    7b64:	464b      	mov	r3, r9
    7b66:	4630      	mov	r0, r6
	timer->period = period;
    7b68:	e9c6 450a 	strd	r4, r5, [r6, #40]	; 0x28
		     duration);
}
    7b6c:	b002      	add	sp, #8
    7b6e:	e8bd 4f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    7b72:	f7ff bc1b 	b.w	73ac <z_add_timeout>
}
    7b76:	b002      	add	sp, #8
    7b78:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}
    7b7c:	00007959 	.word	0x00007959

00007b80 <z_data_copy>:
 * This routine copies the data section from ROM to RAM.
 *
 * @return N/A
 */
void z_data_copy(void)
{
    7b80:	b508      	push	{r3, lr}
	(void)memcpy(&__data_region_start, &__data_region_load_start,
		 __data_region_end - __data_region_start);
    7b82:	4806      	ldr	r0, [pc, #24]	; (7b9c <z_data_copy+0x1c>)
	(void)memcpy(&__data_region_start, &__data_region_load_start,
    7b84:	4a06      	ldr	r2, [pc, #24]	; (7ba0 <z_data_copy+0x20>)
    7b86:	4907      	ldr	r1, [pc, #28]	; (7ba4 <z_data_copy+0x24>)
    7b88:	1a12      	subs	r2, r2, r0
    7b8a:	f000 fb38 	bl	81fe <memcpy>
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    7b8e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	(void)memcpy(&__ramfunc_start, &__ramfunc_load_start,
    7b92:	4a05      	ldr	r2, [pc, #20]	; (7ba8 <z_data_copy+0x28>)
    7b94:	4905      	ldr	r1, [pc, #20]	; (7bac <z_data_copy+0x2c>)
    7b96:	4806      	ldr	r0, [pc, #24]	; (7bb0 <z_data_copy+0x30>)
    7b98:	f000 bb31 	b.w	81fe <memcpy>
    7b9c:	20000000 	.word	0x20000000
    7ba0:	20000240 	.word	0x20000240
    7ba4:	00009e54 	.word	0x00009e54
    7ba8:	00000000 	.word	0x00000000
    7bac:	00009e54 	.word	0x00009e54
    7bb0:	20000000 	.word	0x20000000

00007bb4 <boot_banner>:
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
    7bb4:	4a02      	ldr	r2, [pc, #8]	; (7bc0 <boot_banner+0xc>)
    7bb6:	4903      	ldr	r1, [pc, #12]	; (7bc4 <boot_banner+0x10>)
    7bb8:	4803      	ldr	r0, [pc, #12]	; (7bc8 <boot_banner+0x14>)
    7bba:	f000 baca 	b.w	8152 <printk>
    7bbe:	bf00      	nop
    7bc0:	00008e9d 	.word	0x00008e9d
    7bc4:	00009e1e 	.word	0x00009e1e
    7bc8:	00009e2d 	.word	0x00009e2d

00007bcc <nrf_cc3xx_platform_init_no_rng>:
    7bcc:	b510      	push	{r4, lr}
    7bce:	4c0a      	ldr	r4, [pc, #40]	; (7bf8 <nrf_cc3xx_platform_init_no_rng+0x2c>)
    7bd0:	6823      	ldr	r3, [r4, #0]
    7bd2:	b11b      	cbz	r3, 7bdc <nrf_cc3xx_platform_init_no_rng+0x10>
    7bd4:	2301      	movs	r3, #1
    7bd6:	6023      	str	r3, [r4, #0]
    7bd8:	2000      	movs	r0, #0
    7bda:	bd10      	pop	{r4, pc}
    7bdc:	f000 f8d6 	bl	7d8c <CC_LibInitNoRng>
    7be0:	2800      	cmp	r0, #0
    7be2:	d0f7      	beq.n	7bd4 <nrf_cc3xx_platform_init_no_rng+0x8>
    7be4:	3801      	subs	r0, #1
    7be6:	2806      	cmp	r0, #6
    7be8:	d803      	bhi.n	7bf2 <nrf_cc3xx_platform_init_no_rng+0x26>
    7bea:	4b04      	ldr	r3, [pc, #16]	; (7bfc <nrf_cc3xx_platform_init_no_rng+0x30>)
    7bec:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    7bf0:	bd10      	pop	{r4, pc}
    7bf2:	4803      	ldr	r0, [pc, #12]	; (7c00 <nrf_cc3xx_platform_init_no_rng+0x34>)
    7bf4:	bd10      	pop	{r4, pc}
    7bf6:	bf00      	nop
    7bf8:	20000c10 	.word	0x20000c10
    7bfc:	00008d10 	.word	0x00008d10
    7c00:	ffff8ffe 	.word	0xffff8ffe

00007c04 <nrf_cc3xx_platform_abort>:
    7c04:	f3bf 8f4f 	dsb	sy
    7c08:	4905      	ldr	r1, [pc, #20]	; (7c20 <nrf_cc3xx_platform_abort+0x1c>)
    7c0a:	4b06      	ldr	r3, [pc, #24]	; (7c24 <nrf_cc3xx_platform_abort+0x20>)
    7c0c:	68ca      	ldr	r2, [r1, #12]
    7c0e:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    7c12:	4313      	orrs	r3, r2
    7c14:	60cb      	str	r3, [r1, #12]
    7c16:	f3bf 8f4f 	dsb	sy
    7c1a:	bf00      	nop
    7c1c:	e7fd      	b.n	7c1a <nrf_cc3xx_platform_abort+0x16>
    7c1e:	bf00      	nop
    7c20:	e000ed00 	.word	0xe000ed00
    7c24:	05fa0004 	.word	0x05fa0004

00007c28 <CC_PalAbort>:
    7c28:	b4f0      	push	{r4, r5, r6, r7}
    7c2a:	4f09      	ldr	r7, [pc, #36]	; (7c50 <CC_PalAbort+0x28>)
    7c2c:	4e09      	ldr	r6, [pc, #36]	; (7c54 <CC_PalAbort+0x2c>)
    7c2e:	4c0a      	ldr	r4, [pc, #40]	; (7c58 <CC_PalAbort+0x30>)
    7c30:	4a0a      	ldr	r2, [pc, #40]	; (7c5c <CC_PalAbort+0x34>)
    7c32:	4d0b      	ldr	r5, [pc, #44]	; (7c60 <CC_PalAbort+0x38>)
    7c34:	490b      	ldr	r1, [pc, #44]	; (7c64 <CC_PalAbort+0x3c>)
    7c36:	f04f 33fe 	mov.w	r3, #4278124286	; 0xfefefefe
    7c3a:	603b      	str	r3, [r7, #0]
    7c3c:	6852      	ldr	r2, [r2, #4]
    7c3e:	6033      	str	r3, [r6, #0]
    7c40:	6023      	str	r3, [r4, #0]
    7c42:	2400      	movs	r4, #0
    7c44:	602b      	str	r3, [r5, #0]
    7c46:	f8c1 4500 	str.w	r4, [r1, #1280]	; 0x500
    7c4a:	bcf0      	pop	{r4, r5, r6, r7}
    7c4c:	4710      	bx	r2
    7c4e:	bf00      	nop
    7c50:	5002b400 	.word	0x5002b400
    7c54:	5002b404 	.word	0x5002b404
    7c58:	5002b408 	.word	0x5002b408
    7c5c:	20000174 	.word	0x20000174
    7c60:	5002b40c 	.word	0x5002b40c
    7c64:	5002a000 	.word	0x5002a000

00007c68 <nrf_cc3xx_platform_set_abort>:
    7c68:	e9d0 1200 	ldrd	r1, r2, [r0]
    7c6c:	4b01      	ldr	r3, [pc, #4]	; (7c74 <nrf_cc3xx_platform_set_abort+0xc>)
    7c6e:	e9c3 1200 	strd	r1, r2, [r3]
    7c72:	4770      	bx	lr
    7c74:	20000174 	.word	0x20000174

00007c78 <mutex_free>:
    7c78:	b510      	push	{r4, lr}
    7c7a:	4604      	mov	r4, r0
    7c7c:	b130      	cbz	r0, 7c8c <mutex_free+0x14>
    7c7e:	6863      	ldr	r3, [r4, #4]
    7c80:	06db      	lsls	r3, r3, #27
    7c82:	d502      	bpl.n	7c8a <mutex_free+0x12>
    7c84:	2300      	movs	r3, #0
    7c86:	6023      	str	r3, [r4, #0]
    7c88:	6063      	str	r3, [r4, #4]
    7c8a:	bd10      	pop	{r4, pc}
    7c8c:	4b02      	ldr	r3, [pc, #8]	; (7c98 <mutex_free+0x20>)
    7c8e:	4803      	ldr	r0, [pc, #12]	; (7c9c <mutex_free+0x24>)
    7c90:	685b      	ldr	r3, [r3, #4]
    7c92:	4798      	blx	r3
    7c94:	e7f3      	b.n	7c7e <mutex_free+0x6>
    7c96:	bf00      	nop
    7c98:	20000174 	.word	0x20000174
    7c9c:	00008d2c 	.word	0x00008d2c

00007ca0 <mutex_unlock>:
    7ca0:	b168      	cbz	r0, 7cbe <mutex_unlock+0x1e>
    7ca2:	6843      	ldr	r3, [r0, #4]
    7ca4:	b13b      	cbz	r3, 7cb6 <mutex_unlock+0x16>
    7ca6:	06db      	lsls	r3, r3, #27
    7ca8:	d507      	bpl.n	7cba <mutex_unlock+0x1a>
    7caa:	f3bf 8f5f 	dmb	sy
    7cae:	2300      	movs	r3, #0
    7cb0:	6003      	str	r3, [r0, #0]
    7cb2:	4618      	mov	r0, r3
    7cb4:	4770      	bx	lr
    7cb6:	4803      	ldr	r0, [pc, #12]	; (7cc4 <mutex_unlock+0x24>)
    7cb8:	4770      	bx	lr
    7cba:	4803      	ldr	r0, [pc, #12]	; (7cc8 <mutex_unlock+0x28>)
    7cbc:	4770      	bx	lr
    7cbe:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    7cc2:	4770      	bx	lr
    7cc4:	ffff8fea 	.word	0xffff8fea
    7cc8:	ffff8fe9 	.word	0xffff8fe9

00007ccc <mutex_init>:
    7ccc:	b510      	push	{r4, lr}
    7cce:	4604      	mov	r4, r0
    7cd0:	b120      	cbz	r0, 7cdc <mutex_init+0x10>
    7cd2:	2200      	movs	r2, #0
    7cd4:	2311      	movs	r3, #17
    7cd6:	6022      	str	r2, [r4, #0]
    7cd8:	6063      	str	r3, [r4, #4]
    7cda:	bd10      	pop	{r4, pc}
    7cdc:	4801      	ldr	r0, [pc, #4]	; (7ce4 <mutex_init+0x18>)
    7cde:	f7ff ffa3 	bl	7c28 <CC_PalAbort>
    7ce2:	e7f6      	b.n	7cd2 <mutex_init+0x6>
    7ce4:	00008d54 	.word	0x00008d54

00007ce8 <mutex_lock>:
    7ce8:	b1c0      	cbz	r0, 7d1c <mutex_lock+0x34>
    7cea:	6843      	ldr	r3, [r0, #4]
    7cec:	b1a3      	cbz	r3, 7d18 <mutex_lock+0x30>
    7cee:	06db      	lsls	r3, r3, #27
    7cf0:	d510      	bpl.n	7d14 <mutex_lock+0x2c>
    7cf2:	2201      	movs	r2, #1
    7cf4:	f3bf 8f5b 	dmb	ish
    7cf8:	e850 3f00 	ldrex	r3, [r0]
    7cfc:	e840 2100 	strex	r1, r2, [r0]
    7d00:	2900      	cmp	r1, #0
    7d02:	d1f9      	bne.n	7cf8 <mutex_lock+0x10>
    7d04:	f3bf 8f5b 	dmb	ish
    7d08:	2b01      	cmp	r3, #1
    7d0a:	d0f3      	beq.n	7cf4 <mutex_lock+0xc>
    7d0c:	f3bf 8f5f 	dmb	sy
    7d10:	2000      	movs	r0, #0
    7d12:	4770      	bx	lr
    7d14:	4803      	ldr	r0, [pc, #12]	; (7d24 <mutex_lock+0x3c>)
    7d16:	4770      	bx	lr
    7d18:	4803      	ldr	r0, [pc, #12]	; (7d28 <mutex_lock+0x40>)
    7d1a:	4770      	bx	lr
    7d1c:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    7d20:	4770      	bx	lr
    7d22:	bf00      	nop
    7d24:	ffff8fe9 	.word	0xffff8fe9
    7d28:	ffff8fea 	.word	0xffff8fea

00007d2c <nrf_cc3xx_platform_set_mutexes>:
    7d2c:	b570      	push	{r4, r5, r6, lr}
    7d2e:	e9d0 2300 	ldrd	r2, r3, [r0]
    7d32:	4c13      	ldr	r4, [pc, #76]	; (7d80 <nrf_cc3xx_platform_set_mutexes+0x54>)
    7d34:	4d13      	ldr	r5, [pc, #76]	; (7d84 <nrf_cc3xx_platform_set_mutexes+0x58>)
    7d36:	e9c4 2300 	strd	r2, r3, [r4]
    7d3a:	e9d0 6302 	ldrd	r6, r3, [r0, #8]
    7d3e:	e9c4 6302 	strd	r6, r3, [r4, #8]
    7d42:	4b11      	ldr	r3, [pc, #68]	; (7d88 <nrf_cc3xx_platform_set_mutexes+0x5c>)
    7d44:	6808      	ldr	r0, [r1, #0]
    7d46:	6018      	str	r0, [r3, #0]
    7d48:	6848      	ldr	r0, [r1, #4]
    7d4a:	6058      	str	r0, [r3, #4]
    7d4c:	6888      	ldr	r0, [r1, #8]
    7d4e:	6098      	str	r0, [r3, #8]
    7d50:	e9d1 6003 	ldrd	r6, r0, [r1, #12]
    7d54:	f8d5 1114 	ldr.w	r1, [r5, #276]	; 0x114
    7d58:	60de      	str	r6, [r3, #12]
    7d5a:	6118      	str	r0, [r3, #16]
    7d5c:	06cb      	lsls	r3, r1, #27
    7d5e:	d50d      	bpl.n	7d7c <nrf_cc3xx_platform_set_mutexes+0x50>
    7d60:	2300      	movs	r3, #0
    7d62:	e9c5 3344 	strd	r3, r3, [r5, #272]	; 0x110
    7d66:	e9c5 336d 	strd	r3, r3, [r5, #436]	; 0x1b4
    7d6a:	f505 7088 	add.w	r0, r5, #272	; 0x110
    7d6e:	4790      	blx	r2
    7d70:	6823      	ldr	r3, [r4, #0]
    7d72:	f505 70da 	add.w	r0, r5, #436	; 0x1b4
    7d76:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    7d7a:	4718      	bx	r3
    7d7c:	bd70      	pop	{r4, r5, r6, pc}
    7d7e:	bf00      	nop
    7d80:	20000184 	.word	0x20000184
    7d84:	20001040 	.word	0x20001040
    7d88:	20000194 	.word	0x20000194

00007d8c <CC_LibInitNoRng>:
    7d8c:	b510      	push	{r4, lr}
    7d8e:	f000 f833 	bl	7df8 <CC_HalInit>
    7d92:	b120      	cbz	r0, 7d9e <CC_LibInitNoRng+0x12>
    7d94:	2403      	movs	r4, #3
    7d96:	f000 f867 	bl	7e68 <CC_PalTerminate>
    7d9a:	4620      	mov	r0, r4
    7d9c:	bd10      	pop	{r4, pc}
    7d9e:	f000 f835 	bl	7e0c <CC_PalInit>
    7da2:	b990      	cbnz	r0, 7dca <CC_LibInitNoRng+0x3e>
    7da4:	f000 f8b0 	bl	7f08 <CC_PalPowerSaveModeSelect>
    7da8:	b990      	cbnz	r0, 7dd0 <CC_LibInitNoRng+0x44>
    7daa:	4b0f      	ldr	r3, [pc, #60]	; (7de8 <CC_LibInitNoRng+0x5c>)
    7dac:	681b      	ldr	r3, [r3, #0]
    7dae:	0e1b      	lsrs	r3, r3, #24
    7db0:	2bf0      	cmp	r3, #240	; 0xf0
    7db2:	d108      	bne.n	7dc6 <CC_LibInitNoRng+0x3a>
    7db4:	4a0d      	ldr	r2, [pc, #52]	; (7dec <CC_LibInitNoRng+0x60>)
    7db6:	4b0e      	ldr	r3, [pc, #56]	; (7df0 <CC_LibInitNoRng+0x64>)
    7db8:	6812      	ldr	r2, [r2, #0]
    7dba:	429a      	cmp	r2, r3
    7dbc:	d00a      	beq.n	7dd4 <CC_LibInitNoRng+0x48>
    7dbe:	2407      	movs	r4, #7
    7dc0:	f000 f81c 	bl	7dfc <CC_HalTerminate>
    7dc4:	e7e7      	b.n	7d96 <CC_LibInitNoRng+0xa>
    7dc6:	2406      	movs	r4, #6
    7dc8:	e7fa      	b.n	7dc0 <CC_LibInitNoRng+0x34>
    7dca:	2404      	movs	r4, #4
    7dcc:	4620      	mov	r0, r4
    7dce:	bd10      	pop	{r4, pc}
    7dd0:	2400      	movs	r4, #0
    7dd2:	e7f5      	b.n	7dc0 <CC_LibInitNoRng+0x34>
    7dd4:	2001      	movs	r0, #1
    7dd6:	f000 f897 	bl	7f08 <CC_PalPowerSaveModeSelect>
    7dda:	4604      	mov	r4, r0
    7ddc:	2800      	cmp	r0, #0
    7dde:	d1f7      	bne.n	7dd0 <CC_LibInitNoRng+0x44>
    7de0:	4b04      	ldr	r3, [pc, #16]	; (7df4 <CC_LibInitNoRng+0x68>)
    7de2:	6018      	str	r0, [r3, #0]
    7de4:	e7d9      	b.n	7d9a <CC_LibInitNoRng+0xe>
    7de6:	bf00      	nop
    7de8:	5002b928 	.word	0x5002b928
    7dec:	5002ba24 	.word	0x5002ba24
    7df0:	20e00000 	.word	0x20e00000
    7df4:	5002ba0c 	.word	0x5002ba0c

00007df8 <CC_HalInit>:
    7df8:	2000      	movs	r0, #0
    7dfa:	4770      	bx	lr

00007dfc <CC_HalTerminate>:
    7dfc:	2000      	movs	r0, #0
    7dfe:	4770      	bx	lr

00007e00 <CC_HalMaskInterrupt>:
    7e00:	4b01      	ldr	r3, [pc, #4]	; (7e08 <CC_HalMaskInterrupt+0x8>)
    7e02:	6018      	str	r0, [r3, #0]
    7e04:	4770      	bx	lr
    7e06:	bf00      	nop
    7e08:	5002ba04 	.word	0x5002ba04

00007e0c <CC_PalInit>:
    7e0c:	b510      	push	{r4, lr}
    7e0e:	4811      	ldr	r0, [pc, #68]	; (7e54 <CC_PalInit+0x48>)
    7e10:	f000 f848 	bl	7ea4 <CC_PalMutexCreate>
    7e14:	b100      	cbz	r0, 7e18 <CC_PalInit+0xc>
    7e16:	bd10      	pop	{r4, pc}
    7e18:	480f      	ldr	r0, [pc, #60]	; (7e58 <CC_PalInit+0x4c>)
    7e1a:	f000 f843 	bl	7ea4 <CC_PalMutexCreate>
    7e1e:	2800      	cmp	r0, #0
    7e20:	d1f9      	bne.n	7e16 <CC_PalInit+0xa>
    7e22:	4c0e      	ldr	r4, [pc, #56]	; (7e5c <CC_PalInit+0x50>)
    7e24:	4620      	mov	r0, r4
    7e26:	f000 f83d 	bl	7ea4 <CC_PalMutexCreate>
    7e2a:	2800      	cmp	r0, #0
    7e2c:	d1f3      	bne.n	7e16 <CC_PalInit+0xa>
    7e2e:	4b0c      	ldr	r3, [pc, #48]	; (7e60 <CC_PalInit+0x54>)
    7e30:	480c      	ldr	r0, [pc, #48]	; (7e64 <CC_PalInit+0x58>)
    7e32:	601c      	str	r4, [r3, #0]
    7e34:	f000 f836 	bl	7ea4 <CC_PalMutexCreate>
    7e38:	4601      	mov	r1, r0
    7e3a:	2800      	cmp	r0, #0
    7e3c:	d1eb      	bne.n	7e16 <CC_PalInit+0xa>
    7e3e:	f000 f82d 	bl	7e9c <CC_PalDmaInit>
    7e42:	4604      	mov	r4, r0
    7e44:	b108      	cbz	r0, 7e4a <CC_PalInit+0x3e>
    7e46:	4620      	mov	r0, r4
    7e48:	bd10      	pop	{r4, pc}
    7e4a:	f000 f83f 	bl	7ecc <CC_PalPowerSaveModeInit>
    7e4e:	4620      	mov	r0, r4
    7e50:	e7fa      	b.n	7e48 <CC_PalInit+0x3c>
    7e52:	bf00      	nop
    7e54:	200001cc 	.word	0x200001cc
    7e58:	200001c0 	.word	0x200001c0
    7e5c:	200001c8 	.word	0x200001c8
    7e60:	200001d0 	.word	0x200001d0
    7e64:	200001c4 	.word	0x200001c4

00007e68 <CC_PalTerminate>:
    7e68:	b508      	push	{r3, lr}
    7e6a:	4808      	ldr	r0, [pc, #32]	; (7e8c <CC_PalTerminate+0x24>)
    7e6c:	f000 f824 	bl	7eb8 <CC_PalMutexDestroy>
    7e70:	4807      	ldr	r0, [pc, #28]	; (7e90 <CC_PalTerminate+0x28>)
    7e72:	f000 f821 	bl	7eb8 <CC_PalMutexDestroy>
    7e76:	4807      	ldr	r0, [pc, #28]	; (7e94 <CC_PalTerminate+0x2c>)
    7e78:	f000 f81e 	bl	7eb8 <CC_PalMutexDestroy>
    7e7c:	4806      	ldr	r0, [pc, #24]	; (7e98 <CC_PalTerminate+0x30>)
    7e7e:	f000 f81b 	bl	7eb8 <CC_PalMutexDestroy>
    7e82:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    7e86:	f000 b80b 	b.w	7ea0 <CC_PalDmaTerminate>
    7e8a:	bf00      	nop
    7e8c:	200001cc 	.word	0x200001cc
    7e90:	200001c0 	.word	0x200001c0
    7e94:	200001c8 	.word	0x200001c8
    7e98:	200001c4 	.word	0x200001c4

00007e9c <CC_PalDmaInit>:
    7e9c:	2000      	movs	r0, #0
    7e9e:	4770      	bx	lr

00007ea0 <CC_PalDmaTerminate>:
    7ea0:	4770      	bx	lr
    7ea2:	bf00      	nop

00007ea4 <CC_PalMutexCreate>:
    7ea4:	b508      	push	{r3, lr}
    7ea6:	4b03      	ldr	r3, [pc, #12]	; (7eb4 <CC_PalMutexCreate+0x10>)
    7ea8:	6802      	ldr	r2, [r0, #0]
    7eaa:	681b      	ldr	r3, [r3, #0]
    7eac:	6810      	ldr	r0, [r2, #0]
    7eae:	4798      	blx	r3
    7eb0:	2000      	movs	r0, #0
    7eb2:	bd08      	pop	{r3, pc}
    7eb4:	20000184 	.word	0x20000184

00007eb8 <CC_PalMutexDestroy>:
    7eb8:	b508      	push	{r3, lr}
    7eba:	4b03      	ldr	r3, [pc, #12]	; (7ec8 <CC_PalMutexDestroy+0x10>)
    7ebc:	6802      	ldr	r2, [r0, #0]
    7ebe:	685b      	ldr	r3, [r3, #4]
    7ec0:	6810      	ldr	r0, [r2, #0]
    7ec2:	4798      	blx	r3
    7ec4:	2000      	movs	r0, #0
    7ec6:	bd08      	pop	{r3, pc}
    7ec8:	20000184 	.word	0x20000184

00007ecc <CC_PalPowerSaveModeInit>:
    7ecc:	b570      	push	{r4, r5, r6, lr}
    7ece:	4c09      	ldr	r4, [pc, #36]	; (7ef4 <CC_PalPowerSaveModeInit+0x28>)
    7ed0:	4d09      	ldr	r5, [pc, #36]	; (7ef8 <CC_PalPowerSaveModeInit+0x2c>)
    7ed2:	6920      	ldr	r0, [r4, #16]
    7ed4:	68ab      	ldr	r3, [r5, #8]
    7ed6:	4798      	blx	r3
    7ed8:	b118      	cbz	r0, 7ee2 <CC_PalPowerSaveModeInit+0x16>
    7eda:	4b08      	ldr	r3, [pc, #32]	; (7efc <CC_PalPowerSaveModeInit+0x30>)
    7edc:	4808      	ldr	r0, [pc, #32]	; (7f00 <CC_PalPowerSaveModeInit+0x34>)
    7ede:	685b      	ldr	r3, [r3, #4]
    7ee0:	4798      	blx	r3
    7ee2:	4a08      	ldr	r2, [pc, #32]	; (7f04 <CC_PalPowerSaveModeInit+0x38>)
    7ee4:	68eb      	ldr	r3, [r5, #12]
    7ee6:	6920      	ldr	r0, [r4, #16]
    7ee8:	2100      	movs	r1, #0
    7eea:	6011      	str	r1, [r2, #0]
    7eec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    7ef0:	4718      	bx	r3
    7ef2:	bf00      	nop
    7ef4:	20000194 	.word	0x20000194
    7ef8:	20000184 	.word	0x20000184
    7efc:	20000174 	.word	0x20000174
    7f00:	00008d78 	.word	0x00008d78
    7f04:	20000c24 	.word	0x20000c24

00007f08 <CC_PalPowerSaveModeSelect>:
    7f08:	b570      	push	{r4, r5, r6, lr}
    7f0a:	4d1a      	ldr	r5, [pc, #104]	; (7f74 <CC_PalPowerSaveModeSelect+0x6c>)
    7f0c:	4e1a      	ldr	r6, [pc, #104]	; (7f78 <CC_PalPowerSaveModeSelect+0x70>)
    7f0e:	4604      	mov	r4, r0
    7f10:	68b2      	ldr	r2, [r6, #8]
    7f12:	6928      	ldr	r0, [r5, #16]
    7f14:	4790      	blx	r2
    7f16:	b9f0      	cbnz	r0, 7f56 <CC_PalPowerSaveModeSelect+0x4e>
    7f18:	b15c      	cbz	r4, 7f32 <CC_PalPowerSaveModeSelect+0x2a>
    7f1a:	4c18      	ldr	r4, [pc, #96]	; (7f7c <CC_PalPowerSaveModeSelect+0x74>)
    7f1c:	6823      	ldr	r3, [r4, #0]
    7f1e:	b1ab      	cbz	r3, 7f4c <CC_PalPowerSaveModeSelect+0x44>
    7f20:	2b01      	cmp	r3, #1
    7f22:	d01a      	beq.n	7f5a <CC_PalPowerSaveModeSelect+0x52>
    7f24:	3b01      	subs	r3, #1
    7f26:	6023      	str	r3, [r4, #0]
    7f28:	6928      	ldr	r0, [r5, #16]
    7f2a:	68f3      	ldr	r3, [r6, #12]
    7f2c:	4798      	blx	r3
    7f2e:	2000      	movs	r0, #0
    7f30:	bd70      	pop	{r4, r5, r6, pc}
    7f32:	4c12      	ldr	r4, [pc, #72]	; (7f7c <CC_PalPowerSaveModeSelect+0x74>)
    7f34:	6821      	ldr	r1, [r4, #0]
    7f36:	b939      	cbnz	r1, 7f48 <CC_PalPowerSaveModeSelect+0x40>
    7f38:	4b11      	ldr	r3, [pc, #68]	; (7f80 <CC_PalPowerSaveModeSelect+0x78>)
    7f3a:	4a12      	ldr	r2, [pc, #72]	; (7f84 <CC_PalPowerSaveModeSelect+0x7c>)
    7f3c:	2001      	movs	r0, #1
    7f3e:	f8c3 0500 	str.w	r0, [r3, #1280]	; 0x500
    7f42:	6813      	ldr	r3, [r2, #0]
    7f44:	2b00      	cmp	r3, #0
    7f46:	d1fc      	bne.n	7f42 <CC_PalPowerSaveModeSelect+0x3a>
    7f48:	3101      	adds	r1, #1
    7f4a:	6021      	str	r1, [r4, #0]
    7f4c:	68f3      	ldr	r3, [r6, #12]
    7f4e:	6928      	ldr	r0, [r5, #16]
    7f50:	4798      	blx	r3
    7f52:	2000      	movs	r0, #0
    7f54:	bd70      	pop	{r4, r5, r6, pc}
    7f56:	480c      	ldr	r0, [pc, #48]	; (7f88 <CC_PalPowerSaveModeSelect+0x80>)
    7f58:	bd70      	pop	{r4, r5, r6, pc}
    7f5a:	4a0a      	ldr	r2, [pc, #40]	; (7f84 <CC_PalPowerSaveModeSelect+0x7c>)
    7f5c:	6813      	ldr	r3, [r2, #0]
    7f5e:	2b00      	cmp	r3, #0
    7f60:	d1fc      	bne.n	7f5c <CC_PalPowerSaveModeSelect+0x54>
    7f62:	4a07      	ldr	r2, [pc, #28]	; (7f80 <CC_PalPowerSaveModeSelect+0x78>)
    7f64:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
    7f68:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
    7f6c:	f7ff ff48 	bl	7e00 <CC_HalMaskInterrupt>
    7f70:	6823      	ldr	r3, [r4, #0]
    7f72:	e7d7      	b.n	7f24 <CC_PalPowerSaveModeSelect+0x1c>
    7f74:	20000194 	.word	0x20000194
    7f78:	20000184 	.word	0x20000184
    7f7c:	20000c24 	.word	0x20000c24
    7f80:	5002a000 	.word	0x5002a000
    7f84:	5002b910 	.word	0x5002b910
    7f88:	ffff8fe9 	.word	0xffff8fe9

00007f8c <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    7f8c:	4770      	bx	lr

00007f8e <k_uptime_get>:
{
    7f8e:	b510      	push	{r4, lr}
	return z_impl_k_uptime_ticks();
    7f90:	f000 fc71 	bl	8876 <z_impl_k_uptime_ticks>
    7f94:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
    7f98:	fba0 2304 	umull	r2, r3, r0, r4
    7f9c:	fb04 3301 	mla	r3, r4, r1, r3
    7fa0:	0bd0      	lsrs	r0, r2, #15
}
    7fa2:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
    7fa6:	0bd9      	lsrs	r1, r3, #15
    7fa8:	bd10      	pop	{r4, pc}

00007faa <assert_post_action>:
	if (k_is_user_context()) {
		k_oops();
	}
#endif

	k_panic();
    7faa:	4040      	eors	r0, r0
    7fac:	f380 8811 	msr	BASEPRI, r0
    7fb0:	f04f 0004 	mov.w	r0, #4
    7fb4:	df02      	svc	2
}
    7fb6:	4770      	bx	lr

00007fb8 <encode_uint>:
{
    7fb8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7fbc:	4699      	mov	r9, r3
	bool upcase = isupper((int)conv->specifier);
    7fbe:	78d3      	ldrb	r3, [r2, #3]
{
    7fc0:	4614      	mov	r4, r2
	switch (specifier) {
    7fc2:	2b6f      	cmp	r3, #111	; 0x6f
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    7fc4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
{
    7fc8:	4606      	mov	r6, r0
    7fca:	460f      	mov	r7, r1
    7fcc:	9201      	str	r2, [sp, #4]
	switch (specifier) {
    7fce:	d02d      	beq.n	802c <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x2c>
    7fd0:	d828      	bhi.n	8024 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x24>
		return 16;
    7fd2:	2b58      	cmp	r3, #88	; 0x58
    7fd4:	bf14      	ite	ne
    7fd6:	250a      	movne	r5, #10
    7fd8:	2510      	moveq	r5, #16
	char *bp = bps + (bpe - bps);
    7fda:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
		unsigned int lsv = (unsigned int)(value % radix);
    7fde:	46aa      	mov	sl, r5
    7fe0:	f04f 0b00 	mov.w	fp, #0
    7fe4:	4652      	mov	r2, sl
    7fe6:	465b      	mov	r3, fp
    7fe8:	4630      	mov	r0, r6
    7fea:	4639      	mov	r1, r7
    7fec:	f7f8 fc7e 	bl	8ec <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    7ff0:	2a09      	cmp	r2, #9
    7ff2:	b2d3      	uxtb	r3, r2
    7ff4:	d81f      	bhi.n	8036 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x36>
    7ff6:	3330      	adds	r3, #48	; 0x30
	} while ((value != 0) && (bps < bp));
    7ff8:	455f      	cmp	r7, fp
		*--bp = (lsv <= 9) ? ('0' + lsv)
    7ffa:	b2db      	uxtb	r3, r3
	} while ((value != 0) && (bps < bp));
    7ffc:	bf08      	it	eq
    7ffe:	4556      	cmpeq	r6, sl
		*--bp = (lsv <= 9) ? ('0' + lsv)
    8000:	f808 3d01 	strb.w	r3, [r8, #-1]!
	} while ((value != 0) && (bps < bp));
    8004:	d301      	bcc.n	800a <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0xa>
    8006:	45c8      	cmp	r8, r9
    8008:	d812      	bhi.n	8030 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x30>
	if (conv->flag_hash) {
    800a:	7823      	ldrb	r3, [r4, #0]
    800c:	069b      	lsls	r3, r3, #26
    800e:	d505      	bpl.n	801c <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x1c>
		if (radix == 8) {
    8010:	2d08      	cmp	r5, #8
    8012:	d116      	bne.n	8042 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x42>
			conv->altform_0 = true;
    8014:	78a3      	ldrb	r3, [r4, #2]
    8016:	f043 0308 	orr.w	r3, r3, #8
			conv->altform_0c = true;
    801a:	70a3      	strb	r3, [r4, #2]
}
    801c:	4640      	mov	r0, r8
    801e:	b003      	add	sp, #12
    8020:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
    8024:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 16;
    8028:	2b70      	cmp	r3, #112	; 0x70
    802a:	e7d3      	b.n	7fd4 <encode_uint+0x1c>
	switch (specifier) {
    802c:	2508      	movs	r5, #8
    802e:	e7d4      	b.n	7fda <encode_uint+0x22>
		value /= radix;
    8030:	4606      	mov	r6, r0
    8032:	460f      	mov	r7, r1
    8034:	e7d6      	b.n	7fe4 <encode_uint+0x2c>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    8036:	9a01      	ldr	r2, [sp, #4]
    8038:	2a19      	cmp	r2, #25
    803a:	bf94      	ite	ls
    803c:	3337      	addls	r3, #55	; 0x37
    803e:	3357      	addhi	r3, #87	; 0x57
    8040:	e7da      	b.n	7ff8 <encode_uint+0x40>
		} else if (radix == 16) {
    8042:	2d10      	cmp	r5, #16
    8044:	d1ea      	bne.n	801c <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x1c>
			conv->altform_0c = true;
    8046:	78a3      	ldrb	r3, [r4, #2]
    8048:	f043 0310 	orr.w	r3, r3, #16
    804c:	e7e5      	b.n	801a <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x1a>

0000804e <outs>:
{
    804e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8052:	4607      	mov	r7, r0
    8054:	4688      	mov	r8, r1
    8056:	4615      	mov	r5, r2
    8058:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    805a:	4614      	mov	r4, r2
    805c:	42b4      	cmp	r4, r6
    805e:	eba4 0005 	sub.w	r0, r4, r5
    8062:	d302      	bcc.n	806a <outs+0x1c>
    8064:	b93e      	cbnz	r6, 8076 <outs+0x28>
    8066:	7823      	ldrb	r3, [r4, #0]
    8068:	b12b      	cbz	r3, 8076 <outs+0x28>
		int rc = out((int)*sp++, ctx);
    806a:	f814 0b01 	ldrb.w	r0, [r4], #1
    806e:	4641      	mov	r1, r8
    8070:	47b8      	blx	r7
		if (rc < 0) {
    8072:	2800      	cmp	r0, #0
    8074:	daf2      	bge.n	805c <outs+0xe>
}
    8076:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000807a <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_DISASSEMBLY, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    807a:	4770      	bx	lr

0000807c <sys_notify_validate>:
	if (notify == NULL) {
    807c:	4603      	mov	r3, r0
    807e:	b158      	cbz	r0, 8098 <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    8080:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    8082:	f002 0203 	and.w	r2, r2, #3
	switch (sys_notify_get_method(notify)) {
    8086:	2a01      	cmp	r2, #1
    8088:	d003      	beq.n	8092 <sys_notify_validate+0x16>
    808a:	2a03      	cmp	r2, #3
    808c:	d104      	bne.n	8098 <sys_notify_validate+0x1c>
		if (notify->method.callback == NULL) {
    808e:	6802      	ldr	r2, [r0, #0]
    8090:	b112      	cbz	r2, 8098 <sys_notify_validate+0x1c>
		notify->result = 0;
    8092:	2000      	movs	r0, #0
    8094:	6098      	str	r0, [r3, #8]
    8096:	4770      	bx	lr
		return -EINVAL;
    8098:	f06f 0015 	mvn.w	r0, #21
}
    809c:	4770      	bx	lr

0000809e <abort_function>:
{
    809e:	b508      	push	{r3, lr}
	sys_reboot(SYS_REBOOT_WARM);
    80a0:	2000      	movs	r0, #0
    80a2:	f7fa f85f 	bl	2164 <sys_reboot>

000080a6 <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    80a6:	8b83      	ldrh	r3, [r0, #28]
	if ((state == ONOFF_STATE_OFF)
    80a8:	f013 0307 	ands.w	r3, r3, #7
    80ac:	d105      	bne.n	80ba <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
    80ae:	6803      	ldr	r3, [r0, #0]
    80b0:	2b00      	cmp	r3, #0
		evt = EVT_START;
    80b2:	bf0c      	ite	eq
    80b4:	2000      	moveq	r0, #0
    80b6:	2003      	movne	r0, #3
    80b8:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    80ba:	2b02      	cmp	r3, #2
    80bc:	d105      	bne.n	80ca <process_recheck+0x24>
		   && (mgr->refs == 0U)) {
    80be:	8bc3      	ldrh	r3, [r0, #30]
    80c0:	2b00      	cmp	r3, #0
		evt = EVT_STOP;
    80c2:	bf14      	ite	ne
    80c4:	2000      	movne	r0, #0
    80c6:	2004      	moveq	r0, #4
    80c8:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
    80ca:	2b01      	cmp	r3, #1
    80cc:	d105      	bne.n	80da <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
    80ce:	6803      	ldr	r3, [r0, #0]
    80d0:	2b00      	cmp	r3, #0
		evt = EVT_RESET;
    80d2:	bf0c      	ite	eq
    80d4:	2000      	moveq	r0, #0
    80d6:	2005      	movne	r0, #5
    80d8:	4770      	bx	lr
	int evt = EVT_NOP;
    80da:	2000      	movs	r0, #0
}
    80dc:	4770      	bx	lr

000080de <notify_one>:
{
    80de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    80e2:	460d      	mov	r5, r1
    80e4:	4607      	mov	r7, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    80e6:	4619      	mov	r1, r3
    80e8:	1d28      	adds	r0, r5, #4
{
    80ea:	4690      	mov	r8, r2
    80ec:	461e      	mov	r6, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    80ee:	f7f9 fb29 	bl	1744 <sys_notify_finalize>
	if (cb) {
    80f2:	4604      	mov	r4, r0
    80f4:	b138      	cbz	r0, 8106 <notify_one+0x28>
		cb(mgr, cli, state, res);
    80f6:	4633      	mov	r3, r6
    80f8:	4642      	mov	r2, r8
    80fa:	4629      	mov	r1, r5
    80fc:	4638      	mov	r0, r7
    80fe:	46a4      	mov	ip, r4
}
    8100:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		cb(mgr, cli, state, res);
    8104:	4760      	bx	ip
}
    8106:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000810a <validate_args>:
{
    810a:	b510      	push	{r4, lr}
    810c:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    810e:	b140      	cbz	r0, 8122 <validate_args+0x18>
    8110:	b139      	cbz	r1, 8122 <validate_args+0x18>
	int rv = sys_notify_validate(&cli->notify);
    8112:	1d08      	adds	r0, r1, #4
    8114:	f7ff ffb2 	bl	807c <sys_notify_validate>
	if ((rv == 0)
    8118:	b928      	cbnz	r0, 8126 <validate_args+0x1c>
	    && ((cli->notify.flags
    811a:	68a3      	ldr	r3, [r4, #8]
    811c:	f033 0303 	bics.w	r3, r3, #3
    8120:	d001      	beq.n	8126 <validate_args+0x1c>
		rv = -EINVAL;
    8122:	f06f 0015 	mvn.w	r0, #21
}
    8126:	bd10      	pop	{r4, pc}

00008128 <onoff_manager_init>:
{
    8128:	b538      	push	{r3, r4, r5, lr}
    812a:	460c      	mov	r4, r1
	if ((mgr == NULL)
    812c:	4605      	mov	r5, r0
    812e:	b158      	cbz	r0, 8148 <onoff_manager_init+0x20>
	    || (transitions == NULL)
    8130:	b151      	cbz	r1, 8148 <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
    8132:	680b      	ldr	r3, [r1, #0]
    8134:	b143      	cbz	r3, 8148 <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
    8136:	684b      	ldr	r3, [r1, #4]
    8138:	b133      	cbz	r3, 8148 <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    813a:	2220      	movs	r2, #32
    813c:	2100      	movs	r1, #0
    813e:	f000 f869 	bl	8214 <memset>
    8142:	612c      	str	r4, [r5, #16]
	return 0;
    8144:	2000      	movs	r0, #0
}
    8146:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    8148:	f06f 0015 	mvn.w	r0, #21
    814c:	e7fb      	b.n	8146 <onoff_manager_init+0x1e>

0000814e <arch_printk_char_out>:
}
    814e:	2000      	movs	r0, #0
    8150:	4770      	bx	lr

00008152 <printk>:
 *
 * @return N/A
 */

void printk(const char *fmt, ...)
{
    8152:	b40f      	push	{r0, r1, r2, r3}
    8154:	b507      	push	{r0, r1, r2, lr}
    8156:	a904      	add	r1, sp, #16
    8158:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    815c:	9101      	str	r1, [sp, #4]

	if (IS_ENABLED(CONFIG_LOG_PRINTK)) {
		log_printk(fmt, ap);
	} else {
		vprintk(fmt, ap);
    815e:	f7f9 fff3 	bl	2148 <vprintk>
	}
	va_end(ap);
}
    8162:	b003      	add	sp, #12
    8164:	f85d eb04 	ldr.w	lr, [sp], #4
    8168:	b004      	add	sp, #16
    816a:	4770      	bx	lr

0000816c <pm_policy_next_state>:
		}
	}

error:
	LOG_DBG("No suitable power state found for cpu: %d!", cpu);
	return (struct pm_state_info){PM_STATE_ACTIVE, 0, 0};
    816c:	2200      	movs	r2, #0
    816e:	e9c0 2200 	strd	r2, r2, [r0]
    8172:	6082      	str	r2, [r0, #8]
}
    8174:	4770      	bx	lr

00008176 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    8176:	4604      	mov	r4, r0
    8178:	b508      	push	{r3, lr}
    817a:	4608      	mov	r0, r1
    817c:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    817e:	461a      	mov	r2, r3
    8180:	47a0      	blx	r4
	return z_impl_z_current_get();
    8182:	f7fe fdd9 	bl	6d38 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    8186:	f7fa fb29 	bl	27dc <z_impl_k_thread_abort>

0000818a <z_arm_fatal_error>:
{

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    818a:	f7fd b933 	b.w	53f4 <z_fatal_error>

0000818e <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    818e:	4601      	mov	r1, r0
	z_fatal_error(reason, esf);
    8190:	6800      	ldr	r0, [r0, #0]
    8192:	f7fd b92f 	b.w	53f4 <z_fatal_error>

00008196 <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    8196:	2100      	movs	r1, #0
    8198:	2001      	movs	r0, #1
    819a:	f7ff bff6 	b.w	818a <z_arm_fatal_error>

0000819e <z_arm_nmi>:
 *
 * @return N/A
 */

void z_arm_nmi(void)
{
    819e:	b508      	push	{r3, lr}
	handler();
    81a0:	f7fa f832 	bl	2208 <z_SysNmiOnReset>
	z_arm_int_exit();
}
    81a4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
    81a8:	f7fa b940 	b.w	242c <z_arm_exc_exit>

000081ac <_stdout_hook_default>:
}
    81ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    81b0:	4770      	bx	lr

000081b2 <strcpy>:

char *strcpy(char *ZRESTRICT d, const char *ZRESTRICT s)
{
	char *dest = d;

	while (*s != '\0') {
    81b2:	3901      	subs	r1, #1
    81b4:	4603      	mov	r3, r0
    81b6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    81ba:	b90a      	cbnz	r2, 81c0 <strcpy+0xe>
		*d = *s;
		d++;
		s++;
	}

	*d = '\0';
    81bc:	701a      	strb	r2, [r3, #0]

	return dest;
}
    81be:	4770      	bx	lr
		*d = *s;
    81c0:	f803 2b01 	strb.w	r2, [r3], #1
		s++;
    81c4:	e7f7      	b.n	81b6 <strcpy+0x4>

000081c6 <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    81c6:	4603      	mov	r3, r0
	size_t n = 0;
    81c8:	2000      	movs	r0, #0

	while (*s != '\0') {
    81ca:	5c1a      	ldrb	r2, [r3, r0]
    81cc:	b902      	cbnz	r2, 81d0 <strlen+0xa>
		s++;
		n++;
	}

	return n;
}
    81ce:	4770      	bx	lr
		n++;
    81d0:	3001      	adds	r0, #1
    81d2:	e7fa      	b.n	81ca <strlen+0x4>

000081d4 <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
    81d4:	4603      	mov	r3, r0
	size_t n = 0;
    81d6:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
    81d8:	5c1a      	ldrb	r2, [r3, r0]
    81da:	b10a      	cbz	r2, 81e0 <strnlen+0xc>
    81dc:	4288      	cmp	r0, r1
    81de:	d100      	bne.n	81e2 <strnlen+0xe>
		s++;
		n++;
	}

	return n;
}
    81e0:	4770      	bx	lr
		n++;
    81e2:	3001      	adds	r0, #1
    81e4:	e7f8      	b.n	81d8 <strnlen+0x4>

000081e6 <strcmp>:
 * @return negative # if <s1> < <s2>, 0 if <s1> == <s2>, else positive #
 */

int strcmp(const char *s1, const char *s2)
{
	while ((*s1 == *s2) && (*s1 != '\0')) {
    81e6:	1e43      	subs	r3, r0, #1
    81e8:	3901      	subs	r1, #1
    81ea:	f813 2f01 	ldrb.w	r2, [r3, #1]!
    81ee:	f811 0f01 	ldrb.w	r0, [r1, #1]!
    81f2:	4282      	cmp	r2, r0
    81f4:	d101      	bne.n	81fa <strcmp+0x14>
    81f6:	2a00      	cmp	r2, #0
    81f8:	d1f7      	bne.n	81ea <strcmp+0x4>
		s1++;
		s2++;
	}

	return *s1 - *s2;
}
    81fa:	1a10      	subs	r0, r2, r0
    81fc:	4770      	bx	lr

000081fe <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *ZRESTRICT d, const void *ZRESTRICT s, size_t n)
{
    81fe:	b510      	push	{r4, lr}
    8200:	1e43      	subs	r3, r0, #1
    8202:	440a      	add	r2, r1
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
    8204:	4291      	cmp	r1, r2
    8206:	d100      	bne.n	820a <memcpy+0xc>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    8208:	bd10      	pop	{r4, pc}
		*(d_byte++) = *(s_byte++);
    820a:	f811 4b01 	ldrb.w	r4, [r1], #1
    820e:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
    8212:	e7f7      	b.n	8204 <memcpy+0x6>

00008214 <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    8214:	b2c9      	uxtb	r1, r1
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
    8216:	4402      	add	r2, r0
	unsigned char *d_byte = (unsigned char *)buf;
    8218:	4603      	mov	r3, r0
	while (n > 0) {
    821a:	4293      	cmp	r3, r2
    821c:	d100      	bne.n	8220 <memset+0xc>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    821e:	4770      	bx	lr
		*(d_byte++) = c_byte;
    8220:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    8224:	e7f9      	b.n	821a <memset+0x6>

00008226 <pm_power_state_set>:
#include <logging/log.h>
LOG_MODULE_DECLARE(soc, CONFIG_SOC_LOG_LEVEL);

/* Invoke Low Power/System Off specific Tasks */
__weak void pm_power_state_set(struct pm_state_info info)
{
    8226:	b084      	sub	sp, #16
    8228:	ab04      	add	r3, sp, #16
    822a:	e903 0007 	stmdb	r3, {r0, r1, r2}
	switch (info.state) {
    822e:	f89d 3004 	ldrb.w	r3, [sp, #4]
    8232:	2b06      	cmp	r3, #6
    8234:	d108      	bne.n	8248 <pm_power_state_set+0x22>
    p_reg->SYSTEMOFF = POWER_SYSTEMOFF_SYSTEMOFF_Enter;
    8236:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    823a:	2201      	movs	r2, #1
    823c:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
    8240:	f3bf 8f4f 	dsb	sy
        __WFE();
    8244:	bf20      	wfe
    while (true)
    8246:	e7fd      	b.n	8244 <pm_power_state_set+0x1e>
		break;
	default:
		LOG_DBG("Unsupported power state %u", info.state);
		break;
	}
}
    8248:	b004      	add	sp, #16
    824a:	4770      	bx	lr

0000824c <pm_power_state_exit_post_ops>:

/* Handle SOC specific activity after Low Power Mode Exit */
__weak void pm_power_state_exit_post_ops(struct pm_state_info info)
{
    824c:	b084      	sub	sp, #16
    824e:	ab04      	add	r3, sp, #16
    8250:	e903 0007 	stmdb	r3, {r0, r1, r2}
    8254:	2300      	movs	r3, #0
    8256:	f383 8811 	msr	BASEPRI, r3
    825a:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    825e:	b004      	add	sp, #16
    8260:	4770      	bx	lr

00008262 <adc_context_on_timer_expired>:
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
    8262:	f1a0 0308 	sub.w	r3, r0, #8
    8266:	f3bf 8f5b 	dmb	ish
    826a:	e853 2f00 	ldrex	r2, [r3]
    826e:	1c51      	adds	r1, r2, #1
    8270:	e843 1c00 	strex	ip, r1, [r3]
    8274:	f1bc 0f00 	cmp.w	ip, #0
    8278:	d1f7      	bne.n	826a <adc_context_on_timer_expired+0x8>
    827a:	f3bf 8f5b 	dmb	ish
	if (atomic_inc(&ctx->sampling_requested) == 0) {
    827e:	b91a      	cbnz	r2, 8288 <adc_context_on_timer_expired+0x26>
		adc_context_start_sampling(ctx);
    8280:	f890 006e 	ldrb.w	r0, [r0, #110]	; 0x6e
    8284:	f7fa bc3a 	b.w	2afc <adc_context_start_sampling.isra.0>
		ctx->status = -EBUSY;
    8288:	f06f 030f 	mvn.w	r3, #15
    828c:	6583      	str	r3, [r0, #88]	; 0x58
}
    828e:	4770      	bx	lr

00008290 <set_starting_state>:
{
    8290:	b510      	push	{r4, lr}
	__asm__ volatile(
    8292:	f04f 0320 	mov.w	r3, #32
    8296:	f3ef 8211 	mrs	r2, BASEPRI
    829a:	f383 8812 	msr	BASEPRI_MAX, r3
    829e:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    82a2:	6803      	ldr	r3, [r0, #0]
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    82a4:	f003 0407 	and.w	r4, r3, #7
    82a8:	2c01      	cmp	r4, #1
    82aa:	d106      	bne.n	82ba <set_starting_state+0x2a>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    82ac:	6001      	str	r1, [r0, #0]
	int err = 0;
    82ae:	2000      	movs	r0, #0
	__asm__ volatile(
    82b0:	f382 8811 	msr	BASEPRI, r2
    82b4:	f3bf 8f6f 	isb	sy
}
    82b8:	bd10      	pop	{r4, pc}
	uint32_t current_ctx = GET_CTX(*flags);
    82ba:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
	} else if (current_ctx != ctx) {
    82be:	428b      	cmp	r3, r1
		err = -EALREADY;
    82c0:	bf14      	ite	ne
    82c2:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
    82c6:	f06f 0077 	mvneq.w	r0, #119	; 0x77
    82ca:	e7f1      	b.n	82b0 <set_starting_state+0x20>

000082cc <set_on_state>:
	__asm__ volatile(
    82cc:	f04f 0320 	mov.w	r3, #32
    82d0:	f3ef 8211 	mrs	r2, BASEPRI
    82d4:	f383 8812 	msr	BASEPRI_MAX, r3
    82d8:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    82dc:	6803      	ldr	r3, [r0, #0]
    82de:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    82e2:	f043 0302 	orr.w	r3, r3, #2
    82e6:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    82e8:	f382 8811 	msr	BASEPRI, r2
    82ec:	f3bf 8f6f 	isb	sy
}
    82f0:	4770      	bx	lr

000082f2 <onoff_started_callback>:
	return &data->mgr[type];
    82f2:	6900      	ldr	r0, [r0, #16]
    82f4:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
    82f6:	eb00 1043 	add.w	r0, r0, r3, lsl #5
    82fa:	2100      	movs	r1, #0
    82fc:	4710      	bx	r2

000082fe <lfclk_start>:
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    82fe:	2000      	movs	r0, #0
    8300:	f7fb bf78 	b.w	41f4 <nrfx_clock_start>

00008304 <lfclk_stop>:
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    8304:	2000      	movs	r0, #0
    8306:	f7fb bfc9 	b.w	429c <nrfx_clock_stop>

0000830a <api_stop>:
	return stop(dev, subsys, CTX_API);
    830a:	2280      	movs	r2, #128	; 0x80
    830c:	f7fa be10 	b.w	2f30 <stop>

00008310 <blocking_start_callback>:
{
    8310:	4610      	mov	r0, r2
	z_impl_k_sem_give(sem);
    8312:	f7fe bdcb 	b.w	6eac <z_impl_k_sem_give>

00008316 <api_start>:
{
    8316:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    831a:	b2cd      	uxtb	r5, r1
	err = set_starting_state(&subdata->flags, ctx);
    831c:	270c      	movs	r7, #12
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    831e:	6904      	ldr	r4, [r0, #16]
	err = set_starting_state(&subdata->flags, ctx);
    8320:	436f      	muls	r7, r5
{
    8322:	4606      	mov	r6, r0
	err = set_starting_state(&subdata->flags, ctx);
    8324:	f107 0048 	add.w	r0, r7, #72	; 0x48
    8328:	2180      	movs	r1, #128	; 0x80
    832a:	4420      	add	r0, r4
{
    832c:	4690      	mov	r8, r2
    832e:	4699      	mov	r9, r3
	err = set_starting_state(&subdata->flags, ctx);
    8330:	f7ff ffae 	bl	8290 <set_starting_state>
	if (err < 0) {
    8334:	2800      	cmp	r0, #0
    8336:	db07      	blt.n	8348 <api_start+0x32>
	subdata->cb = cb;
    8338:	443c      	add	r4, r7
	subdata->user_data = user_data;
    833a:	e9c4 8910 	strd	r8, r9, [r4, #64]	; 0x40
	 get_sub_config(dev, type)->start();
    833e:	6873      	ldr	r3, [r6, #4]
    8340:	f853 3035 	ldr.w	r3, [r3, r5, lsl #3]
    8344:	4798      	blx	r3
	return 0;
    8346:	2000      	movs	r0, #0
}
    8348:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0000834c <gpio_nrfx_port_get_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    834c:	6843      	ldr	r3, [r0, #4]
    834e:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    8350:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
	*value = nrf_gpio_port_in_read(reg);
    8354:	600b      	str	r3, [r1, #0]
}
    8356:	2000      	movs	r0, #0
    8358:	4770      	bx	lr

0000835a <gpio_nrfx_port_set_masked_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    835a:	6843      	ldr	r3, [r0, #4]
    835c:	685b      	ldr	r3, [r3, #4]
    return p_reg->OUT;
    835e:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value_tmp | (mask & value));
    8362:	4042      	eors	r2, r0
    8364:	400a      	ands	r2, r1
    8366:	4042      	eors	r2, r0
    p_reg->OUT = value;
    8368:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
}
    836c:	2000      	movs	r0, #0
    836e:	4770      	bx	lr

00008370 <gpio_nrfx_port_set_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    8370:	6843      	ldr	r3, [r0, #4]
    8372:	685b      	ldr	r3, [r3, #4]
}
    8374:	2000      	movs	r0, #0
    p_reg->OUTSET = set_mask;
    8376:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
    837a:	4770      	bx	lr

0000837c <gpio_nrfx_port_clear_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    837c:	6843      	ldr	r3, [r0, #4]
    837e:	685b      	ldr	r3, [r3, #4]
}
    8380:	2000      	movs	r0, #0
    p_reg->OUTCLR = clr_mask;
    8382:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    8386:	4770      	bx	lr

00008388 <gpio_nrfx_port_toggle_bits>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    8388:	6843      	ldr	r3, [r0, #4]
    838a:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    838c:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value ^ mask);
    8390:	404b      	eors	r3, r1
    p_reg->OUT = value;
    8392:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
}
    8396:	2000      	movs	r0, #0
    8398:	4770      	bx	lr

0000839a <any_other_channel_is_active>:
{
    839a:	b530      	push	{r4, r5, lr}
    839c:	2300      	movs	r3, #0
		data->current[channel] & PWM_NRFX_CH_PULSE_CYCLES_MASK;
    839e:	1d0c      	adds	r4, r1, #4
		if (i != channel && pwm_channel_is_active(i, data)) {
    83a0:	b2da      	uxtb	r2, r3
    83a2:	4282      	cmp	r2, r0
    83a4:	d007      	beq.n	83b6 <any_other_channel_is_active+0x1c>
	uint16_t pulse_cycle =
    83a6:	f834 2013 	ldrh.w	r2, [r4, r3, lsl #1]
    83aa:	f3c2 020e 	ubfx	r2, r2, #0, #15
	return (pulse_cycle > 0 && pulse_cycle < data->countertop);
    83ae:	b112      	cbz	r2, 83b6 <any_other_channel_is_active+0x1c>
    83b0:	898d      	ldrh	r5, [r1, #12]
    83b2:	4295      	cmp	r5, r2
    83b4:	d804      	bhi.n	83c0 <any_other_channel_is_active+0x26>
	for (i = 0; i < NRF_PWM_CHANNEL_COUNT; ++i) {
    83b6:	3301      	adds	r3, #1
    83b8:	2b04      	cmp	r3, #4
    83ba:	d1f1      	bne.n	83a0 <any_other_channel_is_active+0x6>
	return false;
    83bc:	2000      	movs	r0, #0
}
    83be:	bd30      	pop	{r4, r5, pc}
			return true;
    83c0:	2001      	movs	r0, #1
    83c2:	e7fc      	b.n	83be <any_other_channel_is_active+0x24>

000083c4 <pwm_nrfx_pin_set>:
{
    83c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    83c8:	f89d 5030 	ldrb.w	r5, [sp, #48]	; 0x30
	const struct pwm_nrfx_config *config = dev->config;
    83cc:	6847      	ldr	r7, [r0, #4]
	struct pwm_nrfx_data *data = dev->data;
    83ce:	6904      	ldr	r4, [r0, #16]
{
    83d0:	4688      	mov	r8, r1
    83d2:	4616      	mov	r6, r2
    83d4:	4699      	mov	r9, r3
	if (flags) {
    83d6:	2d00      	cmp	r5, #0
    83d8:	d140      	bne.n	845c <pwm_nrfx_pin_set+0x98>
	for (i = 0U; i < NRF_PWM_CHANNEL_COUNT; i++) {
    83da:	1dfa      	adds	r2, r7, #7
		if (output_pins[i] != NRFX_PWM_PIN_NOT_USED
    83dc:	f812 3f01 	ldrb.w	r3, [r2, #1]!
    83e0:	2bff      	cmp	r3, #255	; 0xff
    83e2:	d003      	beq.n	83ec <pwm_nrfx_pin_set+0x28>
		    && (pwm == (output_pins[i] & PWM_NRFX_CH_PIN_MASK))) {
    83e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    83e8:	4598      	cmp	r8, r3
    83ea:	d03a      	beq.n	8462 <pwm_nrfx_pin_set+0x9e>
	for (i = 0U; i < NRF_PWM_CHANNEL_COUNT; i++) {
    83ec:	3501      	adds	r5, #1
    83ee:	b2ed      	uxtb	r5, r5
    83f0:	2d04      	cmp	r5, #4
    83f2:	d1f3      	bne.n	83dc <pwm_nrfx_pin_set+0x18>
		return -EINVAL;
    83f4:	f06f 0015 	mvn.w	r0, #21
    83f8:	e009      	b.n	840e <pwm_nrfx_pin_set+0x4a>
	was_stopped = !pwm_channel_is_active(channel, data) &&
    83fa:	2000      	movs	r0, #0
    83fc:	e042      	b.n	8484 <pwm_nrfx_pin_set+0xc0>
		countertop >>= 1;
    83fe:	3301      	adds	r3, #1
	} while (prescaler <= PWM_PRESCALER_PRESCALER_Msk);
    8400:	2b08      	cmp	r3, #8
		countertop >>= 1;
    8402:	ea4f 0252 	mov.w	r2, r2, lsr #1
	} while (prescaler <= PWM_PRESCALER_PRESCALER_Msk);
    8406:	d158      	bne.n	84ba <pwm_nrfx_pin_set+0xf6>
    8408:	e7f4      	b.n	83f4 <pwm_nrfx_pin_set+0x30>
		if (was_stopped) {
    840a:	b9d0      	cbnz	r0, 8442 <pwm_nrfx_pin_set+0x7e>
	return 0;
    840c:	2000      	movs	r0, #0
}
    840e:	b003      	add	sp, #12
    8410:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			&& channel_inverted_state;
    8414:	454e      	cmp	r6, r9
    8416:	d87f      	bhi.n	8518 <pwm_nrfx_pin_set+0x154>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    8418:	a801      	add	r0, sp, #4
    841a:	f8cd 8004 	str.w	r8, [sp, #4]
    841e:	f7fb f9bb 	bl	3798 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    8422:	9a01      	ldr	r2, [sp, #4]
    8424:	2301      	movs	r3, #1
    8426:	4093      	lsls	r3, r2
    p_reg->OUTCLR = clr_mask;
    8428:	f8c0 350c 	str.w	r3, [r0, #1292]	; 0x50c
		if (!any_other_channel_is_active(channel, data)) {
    842c:	4621      	mov	r1, r4
    842e:	4628      	mov	r0, r5
    8430:	f7ff ffb3 	bl	839a <any_other_channel_is_active>
    8434:	2800      	cmp	r0, #0
    8436:	d1e9      	bne.n	840c <pwm_nrfx_pin_set+0x48>
			nrfx_pwm_stop(&config->pwm, false);
    8438:	4601      	mov	r1, r0
    843a:	4638      	mov	r0, r7
    843c:	f7fc fe18 	bl	5070 <nrfx_pwm_stop>
    8440:	e7e4      	b.n	840c <pwm_nrfx_pin_set+0x48>
			while (!nrfx_pwm_is_stopped(&config->pwm)) {
    8442:	4638      	mov	r0, r7
    8444:	f7fc fde6 	bl	5014 <nrfx_pwm_is_stopped>
    8448:	2800      	cmp	r0, #0
    844a:	d0fa      	beq.n	8442 <pwm_nrfx_pin_set+0x7e>
			nrfx_pwm_simple_playback(&config->pwm,
    844c:	2302      	movs	r3, #2
    844e:	2201      	movs	r2, #1
    8450:	f107 0118 	add.w	r1, r7, #24
    8454:	4638      	mov	r0, r7
    8456:	f7fc fd69 	bl	4f2c <nrfx_pwm_simple_playback>
    845a:	e7d7      	b.n	840c <pwm_nrfx_pin_set+0x48>
		return -ENOTSUP;
    845c:	f06f 0085 	mvn.w	r0, #133	; 0x85
    8460:	e7d5      	b.n	840e <pwm_nrfx_pin_set+0x4a>
	uint16_t pulse_cycle =
    8462:	eb04 0a45 	add.w	sl, r4, r5, lsl #1
		data->current[channel] & PWM_NRFX_CH_PULSE_CYCLES_MASK;
    8466:	f8ba b004 	ldrh.w	fp, [sl, #4]
	uint16_t pulse_cycle =
    846a:	f3cb 030e 	ubfx	r3, fp, #0, #15
	return (pulse_cycle > 0 && pulse_cycle < data->countertop);
    846e:	b113      	cbz	r3, 8476 <pwm_nrfx_pin_set+0xb2>
    8470:	89a2      	ldrh	r2, [r4, #12]
    8472:	429a      	cmp	r2, r3
    8474:	d8c1      	bhi.n	83fa <pwm_nrfx_pin_set+0x36>
		      !any_other_channel_is_active(channel, data);
    8476:	4621      	mov	r1, r4
    8478:	4628      	mov	r0, r5
    847a:	f7ff ff8e 	bl	839a <any_other_channel_is_active>
	was_stopped = !pwm_channel_is_active(channel, data) &&
    847e:	f080 0001 	eor.w	r0, r0, #1
    8482:	b2c0      	uxtb	r0, r0
	if (config->initial_config.count_mode == NRF_PWM_MODE_UP_AND_DOWN) {
    8484:	7bb9      	ldrb	r1, [r7, #14]
    8486:	2901      	cmp	r1, #1
		period_cycles /= 2;
    8488:	bf04      	itt	eq
    848a:	0876      	lsreq	r6, r6, #1
		pulse_cycles /= 2;
    848c:	ea4f 0959 	moveq.w	r9, r9, lsr #1
	if (period_cycles != 0 && period_cycles != data->period_cycles) {
    8490:	b326      	cbz	r6, 84dc <pwm_nrfx_pin_set+0x118>
    8492:	6823      	ldr	r3, [r4, #0]
    8494:	42b3      	cmp	r3, r6
    8496:	d021      	beq.n	84dc <pwm_nrfx_pin_set+0x118>
    8498:	2300      	movs	r3, #0
				data->current[i]
    849a:	f104 0c04 	add.w	ip, r4, #4
		if (i != channel) {
    849e:	b2da      	uxtb	r2, r3
    84a0:	42aa      	cmp	r2, r5
    84a2:	d005      	beq.n	84b0 <pwm_nrfx_pin_set+0xec>
			uint16_t channel_pulse_cycle =
    84a4:	f83c 2013 	ldrh.w	r2, [ip, r3, lsl #1]
			if (channel_pulse_cycle > 0) {
    84a8:	f3c2 020e 	ubfx	r2, r2, #0, #15
    84ac:	2a00      	cmp	r2, #0
    84ae:	d1a1      	bne.n	83f4 <pwm_nrfx_pin_set+0x30>
	for (i = 0; i < NRF_PWM_CHANNEL_COUNT; ++i) {
    84b0:	3301      	adds	r3, #1
    84b2:	2b04      	cmp	r3, #4
    84b4:	d1f3      	bne.n	849e <pwm_nrfx_pin_set+0xda>
    84b6:	4632      	mov	r2, r6
    84b8:	2300      	movs	r3, #0
		if (countertop <= PWM_COUNTERTOP_COUNTERTOP_Msk) {
    84ba:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
    84be:	fa5f fc83 	uxtb.w	ip, r3
    84c2:	d29c      	bcs.n	83fe <pwm_nrfx_pin_set+0x3a>
			data->prescaler     = prescaler;
    84c4:	f884 c00e 	strb.w	ip, [r4, #14]
			nrf_pwm_configure(config->pwm.p_registers,
    84c8:	f8d7 c000 	ldr.w	ip, [r7]
			data->period_cycles = period_cycles;
    84cc:	6026      	str	r6, [r4, #0]
			data->countertop    = (uint16_t)countertop;
    84ce:	81a2      	strh	r2, [r4, #12]
    p_reg->PRESCALER  = base_clock;
    84d0:	f8cc 350c 	str.w	r3, [ip, #1292]	; 0x50c
    p_reg->MODE       = mode;
    84d4:	f8cc 1504 	str.w	r1, [ip, #1284]	; 0x504
    p_reg->COUNTERTOP = top_value;
    84d8:	f8cc 2508 	str.w	r2, [ip, #1288]	; 0x508
		| (pulse_cycles >> data->prescaler));
    84dc:	7ba2      	ldrb	r2, [r4, #14]
	pulse_cycles = MIN(pulse_cycles, period_cycles);
    84de:	454e      	cmp	r6, r9
    84e0:	4633      	mov	r3, r6
    84e2:	bf28      	it	cs
    84e4:	464b      	movcs	r3, r9
		| (pulse_cycles >> data->prescaler));
    84e6:	fa23 f202 	lsr.w	r2, r3, r2
		(data->current[channel] & PWM_NRFX_CH_POLARITY_MASK)
    84ea:	f40b 4b00 	and.w	fp, fp, #32768	; 0x8000
		| (pulse_cycles >> data->prescaler));
    84ee:	ea42 020b 	orr.w	r2, r2, fp
    84f2:	b292      	uxth	r2, r2
	data->current[channel] = (
    84f4:	f8aa 2004 	strh.w	r2, [sl, #4]
	uint16_t pulse_cycle =
    84f8:	f3c2 020e 	ubfx	r2, r2, #0, #15
	return (pulse_cycle > 0 && pulse_cycle < data->countertop);
    84fc:	b112      	cbz	r2, 8504 <pwm_nrfx_pin_set+0x140>
    84fe:	89a1      	ldrh	r1, [r4, #12]
    8500:	4291      	cmp	r1, r2
    8502:	d882      	bhi.n	840a <pwm_nrfx_pin_set+0x46>
			config->initial_config.output_pins[channel]
    8504:	197a      	adds	r2, r7, r5
    8506:	f992 2008 	ldrsb.w	r2, [r2, #8]
			&& !channel_inverted_state;
    850a:	2b00      	cmp	r3, #0
    850c:	d082      	beq.n	8414 <pwm_nrfx_pin_set+0x50>
			&& channel_inverted_state;
    850e:	454e      	cmp	r6, r9
    8510:	d805      	bhi.n	851e <pwm_nrfx_pin_set+0x15a>
    8512:	2a00      	cmp	r2, #0
    8514:	db80      	blt.n	8418 <pwm_nrfx_pin_set+0x54>
    8516:	e002      	b.n	851e <pwm_nrfx_pin_set+0x15a>
		if (pulse_0_and_not_inverted || pulse_100_and_inverted) {
    8518:	2a00      	cmp	r2, #0
    851a:	f6bf af7d 	bge.w	8418 <pwm_nrfx_pin_set+0x54>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    851e:	a801      	add	r0, sp, #4
    8520:	f8cd 8004 	str.w	r8, [sp, #4]
    8524:	f7fb f938 	bl	3798 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    8528:	9a01      	ldr	r2, [sp, #4]
    852a:	2301      	movs	r3, #1
    852c:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
    852e:	f8c0 3508 	str.w	r3, [r0, #1288]	; 0x508
    8532:	e77b      	b.n	842c <pwm_nrfx_pin_set+0x68>

00008534 <uarte_nrfx_isr_int>:
	return config->uarte_regs;
    8534:	6843      	ldr	r3, [r0, #4]
    8536:	681b      	ldr	r3, [r3, #0]
    return p_reg->INTENSET & mask;
    8538:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
    853c:	05d1      	lsls	r1, r2, #23
    853e:	d518      	bpl.n	8572 <uarte_nrfx_isr_int+0x3e>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    8540:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    8544:	b1aa      	cbz	r2, 8572 <uarte_nrfx_isr_int+0x3e>
	__asm__ volatile(
    8546:	f04f 0120 	mov.w	r1, #32
    854a:	f3ef 8211 	mrs	r2, BASEPRI
    854e:	f381 8812 	msr	BASEPRI_MAX, r1
    8552:	f3bf 8f6f 	isb	sy
    8556:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    855a:	b131      	cbz	r1, 856a <uarte_nrfx_isr_int+0x36>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    855c:	2100      	movs	r1, #0
    855e:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
    8562:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    8566:	2101      	movs	r1, #1
    8568:	60d9      	str	r1, [r3, #12]
	__asm__ volatile(
    856a:	f382 8811 	msr	BASEPRI, r2
    856e:	f3bf 8f6f 	isb	sy
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
    8572:	6842      	ldr	r2, [r0, #4]
    8574:	6852      	ldr	r2, [r2, #4]
    8576:	06d2      	lsls	r2, r2, #27
    8578:	d515      	bpl.n	85a6 <uarte_nrfx_isr_int+0x72>
	__asm__ volatile(
    857a:	f04f 0120 	mov.w	r1, #32
    857e:	f3ef 8211 	mrs	r2, BASEPRI
    8582:	f381 8812 	msr	BASEPRI_MAX, r1
    8586:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    858a:	f8d3 1158 	ldr.w	r1, [r3, #344]	; 0x158
		if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
    858e:	b111      	cbz	r1, 8596 <uarte_nrfx_isr_int+0x62>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    8590:	2100      	movs	r1, #0
    8592:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500
    p_reg->INTENCLR = mask;
    8596:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
    859a:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
	__asm__ volatile(
    859e:	f382 8811 	msr	BASEPRI, r2
    85a2:	f3bf 8f6f 	isb	sy
}
    85a6:	4770      	bx	lr

000085a8 <uarte_nrfx_config_get>:
	*cfg = get_dev_data(dev)->uart_config;
    85a8:	6902      	ldr	r2, [r0, #16]
{
    85aa:	460b      	mov	r3, r1
	*cfg = get_dev_data(dev)->uart_config;
    85ac:	e9d2 0101 	ldrd	r0, r1, [r2, #4]
    85b0:	e883 0003 	stmia.w	r3, {r0, r1}
}
    85b4:	2000      	movs	r0, #0
    85b6:	4770      	bx	lr

000085b8 <uarte_nrfx_err_check>:
	return config->uarte_regs;
    85b8:	6843      	ldr	r3, [r0, #4]
    85ba:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    85bc:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    85c0:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    85c4:	4770      	bx	lr

000085c6 <is_tx_ready>:
	const struct uarte_nrfx_config *config = get_dev_config(dev);
    85c6:	6842      	ldr	r2, [r0, #4]
	return config->uarte_regs;
    85c8:	6813      	ldr	r3, [r2, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    85ca:	f8d3 0158 	ldr.w	r0, [r3, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    85ce:	b940      	cbnz	r0, 85e2 <is_tx_ready+0x1c>
	bool ppi_endtx = get_dev_config(dev)->flags & UARTE_CFG_FLAG_PPI_ENDTX;
    85d0:	6852      	ldr	r2, [r2, #4]
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    85d2:	0792      	lsls	r2, r2, #30
    85d4:	d406      	bmi.n	85e4 <is_tx_ready+0x1e>
    85d6:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    85da:	3800      	subs	r0, #0
    85dc:	bf18      	it	ne
    85de:	2001      	movne	r0, #1
    85e0:	4770      	bx	lr
    85e2:	2001      	movs	r0, #1
}
    85e4:	4770      	bx	lr

000085e6 <uarte_nrfx_poll_in>:
	return config->uarte_regs;
    85e6:	6843      	ldr	r3, [r0, #4]
	const struct uarte_nrfx_data *data = get_dev_data(dev);
    85e8:	6902      	ldr	r2, [r0, #16]
	return config->uarte_regs;
    85ea:	681b      	ldr	r3, [r3, #0]
    85ec:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    85f0:	b148      	cbz	r0, 8606 <uarte_nrfx_poll_in+0x20>
	*c = data->rx_data;
    85f2:	7c52      	ldrb	r2, [r2, #17]
    85f4:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    85f6:	2000      	movs	r0, #0
    85f8:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    85fc:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    8600:	2201      	movs	r2, #1
    8602:	601a      	str	r2, [r3, #0]
	return 0;
    8604:	4770      	bx	lr
		return -1;
    8606:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
    860a:	4770      	bx	lr

0000860c <uarte_0_init>:
				.tx_buffer = uarte##idx##_tx_buffer,	       \
				.tx_buff_size = sizeof(uarte##idx##_tx_buffer),\
			};))

#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
    860c:	b510      	push	{r4, lr}
    860e:	2200      	movs	r2, #0
    8610:	4604      	mov	r4, r0
    8612:	2101      	movs	r1, #1
    8614:	2002      	movs	r0, #2
    8616:	f7f9 fe53 	bl	22c0 <z_arm_irq_priority_set>
    861a:	2002      	movs	r0, #2
    861c:	f7f9 fe32 	bl	2284 <arch_irq_enable>
    8620:	4620      	mov	r0, r4
    8622:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    8626:	f7fb ba4f 	b.w	3ac8 <uarte_instance_init.isra.0>

0000862a <uarte_1_init>:
#endif

#ifdef CONFIG_UART_1_NRF_UARTE
UART_NRF_UARTE_DEVICE(1);
    862a:	b510      	push	{r4, lr}
    862c:	2200      	movs	r2, #0
    862e:	4604      	mov	r4, r0
    8630:	2101      	movs	r1, #1
    8632:	2028      	movs	r0, #40	; 0x28
    8634:	f7f9 fe44 	bl	22c0 <z_arm_irq_priority_set>
    8638:	2028      	movs	r0, #40	; 0x28
    863a:	f7f9 fe23 	bl	2284 <arch_irq_enable>
    863e:	4620      	mov	r0, r4
    8640:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    8644:	f7fb ba40 	b.w	3ac8 <uarte_instance_init.isra.0>

00008648 <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    8648:	4770      	bx	lr

0000864a <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
    864a:	b508      	push	{r3, lr}
	z_spm_ns_fatal_error_handler();
#endif

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
		sys_arch_reboot(0);
    864c:	2000      	movs	r0, #0
    864e:	f7fa fa35 	bl	2abc <sys_arch_reboot>

00008652 <hw_cc3xx_init_internal>:

	/* Initialize the cc3xx HW with or without RNG support */
#if CONFIG_ENTROPY_CC3XX
	res = nrf_cc3xx_platform_init();
#else
	res = nrf_cc3xx_platform_init_no_rng();
    8652:	f7ff babb 	b.w	7bcc <nrf_cc3xx_platform_init_no_rng>

00008656 <hw_cc3xx_init>:

	return res;
}

static int hw_cc3xx_init(const struct device *dev)
{
    8656:	b508      	push	{r3, lr}
	int res;

	/* Set the RTOS abort APIs */
	nrf_cc3xx_platform_abort_init();
    8658:	f7f9 f894 	bl	1784 <nrf_cc3xx_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc3xx_platform_mutex_init();
    865c:	f7f9 f946 	bl	18ec <nrf_cc3xx_platform_mutex_init>

	/* Enable the hardware */
	res = hw_cc3xx_init_internal(dev);
	return res;
}
    8660:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	res = nrf_cc3xx_platform_init_no_rng();
    8664:	f7ff bab2 	b.w	7bcc <nrf_cc3xx_platform_init_no_rng>

00008668 <nrfx_isr>:
#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
    8668:	4700      	bx	r0

0000866a <nrfx_busy_wait>:
	z_impl_k_busy_wait(usec_to_wait);
    866a:	f000 b906 	b.w	887a <z_impl_k_busy_wait>

0000866e <nrf_gpio_pin_present_check>:
    switch (port)
    866e:	0943      	lsrs	r3, r0, #5
    8670:	d00b      	beq.n	868a <nrf_gpio_pin_present_check+0x1c>
    8672:	2b01      	cmp	r3, #1
    uint32_t mask = 0;
    8674:	f64f 73ff 	movw	r3, #65535	; 0xffff
    8678:	bf18      	it	ne
    867a:	2300      	movne	r3, #0
    pin_number &= 0x1F;
    867c:	f000 001f 	and.w	r0, r0, #31
    return (mask & (1UL << pin_number)) ? true : false;
    8680:	fa23 f000 	lsr.w	r0, r3, r0
}
    8684:	f000 0001 	and.w	r0, r0, #1
    8688:	4770      	bx	lr
    switch (port)
    868a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    868e:	e7f5      	b.n	867c <nrf_gpio_pin_present_check+0xe>

00008690 <nrf_gpiote_in_event_get>:
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
    8690:	0080      	lsls	r0, r0, #2
}
    8692:	f500 7080 	add.w	r0, r0, #256	; 0x100
    8696:	4770      	bx	lr

00008698 <nrf_gpio_reconfigure>:
{
    8698:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    869c:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    869e:	a801      	add	r0, sp, #4
{
    86a0:	460e      	mov	r6, r1
    86a2:	e9dd 4708 	ldrd	r4, r7, [sp, #32]
    86a6:	4690      	mov	r8, r2
    86a8:	461d      	mov	r5, r3
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    86aa:	f7fb ff65 	bl	4578 <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number];
    86ae:	9b01      	ldr	r3, [sp, #4]
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    86b0:	f1b8 0f00 	cmp.w	r8, #0
    86b4:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    86b8:	bf14      	ite	ne
    86ba:	2302      	movne	r3, #2
    86bc:	2300      	moveq	r3, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    86be:	2e00      	cmp	r6, #0
    86c0:	bf18      	it	ne
    86c2:	f043 0301 	orrne.w	r3, r3, #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    86c6:	2d00      	cmp	r5, #0
    86c8:	bf14      	ite	ne
    86ca:	210c      	movne	r1, #12
    86cc:	2100      	moveq	r1, #0
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    86ce:	2c00      	cmp	r4, #0
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    86d0:	ea43 0301 	orr.w	r3, r3, r1
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    86d4:	bf14      	ite	ne
    86d6:	f44f 61e0 	movne.w	r1, #1792	; 0x700
    86da:	2100      	moveq	r1, #0
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    86dc:	2f00      	cmp	r7, #0
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    86de:	ea43 0301 	orr.w	r3, r3, r1
    uint32_t cnf = reg->PIN_CNF[pin_number];
    86e2:	f8d0 2700 	ldr.w	r2, [r0, #1792]	; 0x700
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    86e6:	bf14      	ite	ne
    86e8:	f44f 3140 	movne.w	r1, #196608	; 0x30000
    86ec:	2100      	moveq	r1, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    86ee:	430b      	orrs	r3, r1
    cnf &= ~to_update;
    86f0:	ea22 0303 	bic.w	r3, r2, r3
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    86f4:	b106      	cbz	r6, 86f8 <nrf_gpio_reconfigure+0x60>
    86f6:	7836      	ldrb	r6, [r6, #0]
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    86f8:	f1b8 0f00 	cmp.w	r8, #0
    86fc:	d003      	beq.n	8706 <nrf_gpio_reconfigure+0x6e>
    86fe:	f898 8000 	ldrb.w	r8, [r8]
    8702:	ea4f 0848 	mov.w	r8, r8, lsl #1
    8706:	431e      	orrs	r6, r3
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    8708:	b10d      	cbz	r5, 870e <nrf_gpio_reconfigure+0x76>
    870a:	782d      	ldrb	r5, [r5, #0]
    870c:	00ad      	lsls	r5, r5, #2
    870e:	ea46 0608 	orr.w	r6, r6, r8
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    8712:	b10c      	cbz	r4, 8718 <nrf_gpio_reconfigure+0x80>
    8714:	7822      	ldrb	r2, [r4, #0]
    8716:	0214      	lsls	r4, r2, #8
    8718:	4335      	orrs	r5, r6
           ((uint32_t)(p_sense ? *p_sense : 0)<< GPIO_PIN_CNF_SENSE_Pos);
    871a:	b10f      	cbz	r7, 8720 <nrf_gpio_reconfigure+0x88>
    871c:	783f      	ldrb	r7, [r7, #0]
    871e:	043f      	lsls	r7, r7, #16
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    8720:	432c      	orrs	r4, r5
    8722:	433c      	orrs	r4, r7
    reg->PIN_CNF[pin_number] = cnf;
    8724:	f8c0 4700 	str.w	r4, [r0, #1792]	; 0x700
}
    8728:	b002      	add	sp, #8
    872a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000872e <nrf_gpio_cfg_sense_set>:
{
    872e:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    8730:	f10d 030f 	add.w	r3, sp, #15
    8734:	9301      	str	r3, [sp, #4]
    8736:	2300      	movs	r3, #0
{
    8738:	f88d 100f 	strb.w	r1, [sp, #15]
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    873c:	9300      	str	r3, [sp, #0]
    873e:	461a      	mov	r2, r3
    8740:	4619      	mov	r1, r3
    8742:	f7ff ffa9 	bl	8698 <nrf_gpio_reconfigure>
}
    8746:	b005      	add	sp, #20
    8748:	f85d fb04 	ldr.w	pc, [sp], #4

0000874c <start_playback.isra.0>:
static uint32_t start_playback(nrfx_pwm_t const * p_instance,
    874c:	b510      	push	{r4, lr}
    p_cb->state = NRFX_DRV_STATE_POWERED_ON;
    874e:	2402      	movs	r4, #2
    8750:	720c      	strb	r4, [r1, #8]
    p_cb->flags = flags;
    8752:	724a      	strb	r2, [r1, #9]
    if (p_cb->handler)
    8754:	6809      	ldr	r1, [r1, #0]
    8756:	b171      	cbz	r1, 8776 <start_playback.isra.0+0x2a>
            int_mask |= NRF_PWM_INT_SEQEND0_MASK;
    8758:	f012 0f04 	tst.w	r2, #4
    875c:	bf0c      	ite	eq
    875e:	2182      	moveq	r1, #130	; 0x82
    8760:	2192      	movne	r1, #146	; 0x92
        if (flags & NRFX_PWM_FLAG_SIGNAL_END_SEQ1)
    8762:	0714      	lsls	r4, r2, #28
            int_mask |= NRF_PWM_INT_SEQEND1_MASK;
    8764:	bf48      	it	mi
    8766:	f041 0120 	orrmi.w	r1, r1, #32
        if (flags & NRFX_PWM_FLAG_NO_EVT_FINISHED)
    876a:	06d4      	lsls	r4, r2, #27
            int_mask &= ~NRF_PWM_INT_LOOPSDONE_MASK;
    876c:	bf48      	it	mi
    876e:	f021 0180 	bicmi.w	r1, r1, #128	; 0x80
    p_reg->INTEN = mask;
    8772:	f8c0 1300 	str.w	r1, [r0, #768]	; 0x300
    if (flags & NRFX_PWM_FLAG_START_VIA_TASK)
    8776:	0612      	lsls	r2, r2, #24
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    8778:	f04f 0100 	mov.w	r1, #0
    877c:	f8c0 1104 	str.w	r1, [r0, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    8780:	bf58      	it	pl
    8782:	2201      	movpl	r2, #1
    8784:	f8d0 4104 	ldr.w	r4, [r0, #260]	; 0x104
    8788:	bf56      	itet	pl
    878a:	50c2      	strpl	r2, [r0, r3]
    return ((uint32_t)p_reg + (uint32_t)task);
    878c:	18c0      	addmi	r0, r0, r3
    return 0;
    878e:	4608      	movpl	r0, r1
}
    8790:	bd10      	pop	{r4, pc}

00008792 <SEGGER_RTT_Init>:
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
  _DoInit();
    8792:	f7fc bdad 	b.w	52f0 <_DoInit>

00008796 <rtt_init>:
 */

K_MUTEX_DEFINE(rtt_term_mutex);

static int rtt_init(const struct device *unused)
{
    8796:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	SEGGER_RTT_Init();
    8798:	f7ff fffb 	bl	8792 <SEGGER_RTT_Init>

	return 0;
}
    879c:	2000      	movs	r0, #0
    879e:	bd08      	pop	{r3, pc}

000087a0 <z_device_state_init>:
}
    87a0:	4770      	bx	lr

000087a2 <z_device_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    87a2:	b138      	cbz	r0, 87b4 <z_device_ready+0x12>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    87a4:	68c3      	ldr	r3, [r0, #12]
    87a6:	8818      	ldrh	r0, [r3, #0]
    87a8:	f3c0 0008 	ubfx	r0, r0, #0, #9
    87ac:	f5a0 7380 	sub.w	r3, r0, #256	; 0x100
    87b0:	4258      	negs	r0, r3
    87b2:	4158      	adcs	r0, r3
}
    87b4:	4770      	bx	lr

000087b6 <z_pm_save_idle_exit>:
{
    87b6:	b508      	push	{r3, lr}
	pm_system_resume();
    87b8:	f7f9 fbf4 	bl	1fa4 <pm_system_resume>
}
    87bc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	sys_clock_idle_exit();
    87c0:	f7ff bf42 	b.w	8648 <sys_clock_idle_exit>

000087c4 <k_mem_slab_init>:
{
    87c4:	b530      	push	{r4, r5, lr}
	slab->num_used = 0U;
    87c6:	2400      	movs	r4, #0
    87c8:	61c4      	str	r4, [r0, #28]
	slab->lock = (struct k_spinlock) {};
    87ca:	6084      	str	r4, [r0, #8]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    87cc:	ea41 0402 	orr.w	r4, r1, r2
    87d0:	f014 0403 	ands.w	r4, r4, #3
	slab->block_size = block_size;
    87d4:	e9c0 3203 	strd	r3, r2, [r0, #12]
	slab->buffer = buffer;
    87d8:	6141      	str	r1, [r0, #20]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    87da:	d10c      	bne.n	87f6 <k_mem_slab_init+0x32>
	slab->free_list = NULL;
    87dc:	6184      	str	r4, [r0, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
    87de:	42a3      	cmp	r3, r4
    87e0:	d103      	bne.n	87ea <k_mem_slab_init+0x26>
	list->tail = (sys_dnode_t *)list;
    87e2:	e9c0 0000 	strd	r0, r0, [r0]
}
    87e6:	2000      	movs	r0, #0
}
    87e8:	bd30      	pop	{r4, r5, pc}
		*(char **)p = slab->free_list;
    87ea:	6985      	ldr	r5, [r0, #24]
    87ec:	600d      	str	r5, [r1, #0]
	for (j = 0U; j < slab->num_blocks; j++) {
    87ee:	3401      	adds	r4, #1
		slab->free_list = p;
    87f0:	6181      	str	r1, [r0, #24]
		p += slab->block_size;
    87f2:	4411      	add	r1, r2
	for (j = 0U; j < slab->num_blocks; j++) {
    87f4:	e7f3      	b.n	87de <k_mem_slab_init+0x1a>
		return -EINVAL;
    87f6:	f06f 0015 	mvn.w	r0, #21
	return rc;
    87fa:	e7f5      	b.n	87e8 <k_mem_slab_init+0x24>

000087fc <z_impl_k_mutex_init>:
{
    87fc:	4603      	mov	r3, r0
	mutex->owner = NULL;
    87fe:	2000      	movs	r0, #0
	mutex->lock_count = 0U;
    8800:	e9c3 0002 	strd	r0, r0, [r3, #8]
    8804:	e9c3 3300 	strd	r3, r3, [r3]
}
    8808:	4770      	bx	lr

0000880a <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    880a:	4603      	mov	r3, r0
    880c:	b920      	cbnz	r0, 8818 <z_reschedule_irqlock+0xe>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    880e:	f3ef 8205 	mrs	r2, IPSR
	if (resched(key)) {
    8812:	b90a      	cbnz	r2, 8818 <z_reschedule_irqlock+0xe>
    8814:	f7f9 bda4 	b.w	2360 <arch_swap>
    8818:	f383 8811 	msr	BASEPRI, r3
    881c:	f3bf 8f6f 	isb	sy
}
    8820:	4770      	bx	lr

00008822 <z_reschedule_unlocked>:
	__asm__ volatile(
    8822:	f04f 0320 	mov.w	r3, #32
    8826:	f3ef 8011 	mrs	r0, BASEPRI
    882a:	f383 8812 	msr	BASEPRI_MAX, r3
    882e:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    8832:	f7ff bfea 	b.w	880a <z_reschedule_irqlock>

00008836 <z_priq_dumb_best>:
{
    8836:	4603      	mov	r3, r0
	return list->head == list;
    8838:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    883a:	4283      	cmp	r3, r0
    883c:	d003      	beq.n	8846 <z_priq_dumb_best+0x10>
	if (n != NULL) {
    883e:	2800      	cmp	r0, #0
    8840:	bf38      	it	cc
    8842:	2000      	movcc	r0, #0
    8844:	4770      	bx	lr
	struct k_thread *thread = NULL;
    8846:	2000      	movs	r0, #0
}
    8848:	4770      	bx	lr

0000884a <z_impl_k_sem_init>:
	CHECKIF(limit == 0U || limit > K_SEM_MAX_LIMIT || initial_count > limit) {
    884a:	b13a      	cbz	r2, 885c <z_impl_k_sem_init+0x12>
    884c:	428a      	cmp	r2, r1
    884e:	d305      	bcc.n	885c <z_impl_k_sem_init+0x12>
	sem->limit = limit;
    8850:	e9c0 1202 	strd	r1, r2, [r0, #8]
	list->tail = (sys_dnode_t *)list;
    8854:	e9c0 0000 	strd	r0, r0, [r0]
	return 0;
    8858:	2000      	movs	r0, #0
    885a:	4770      	bx	lr
		return -EINVAL;
    885c:	f06f 0015 	mvn.w	r0, #21
}
    8860:	4770      	bx	lr

00008862 <k_is_in_isr>:
    8862:	f3ef 8005 	mrs	r0, IPSR
}
    8866:	3800      	subs	r0, #0
    8868:	bf18      	it	ne
    886a:	2001      	movne	r0, #1
    886c:	4770      	bx	lr

0000886e <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    886e:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    8870:	f7ff f822 	bl	78b8 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    8874:	bd08      	pop	{r3, pc}

00008876 <z_impl_k_uptime_ticks>:

int64_t z_impl_k_uptime_ticks(void)
{
	return sys_clock_tick_get();
    8876:	f7ff b81f 	b.w	78b8 <sys_clock_tick_get>

0000887a <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    887a:	b108      	cbz	r0, 8880 <z_impl_k_busy_wait+0x6>
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    887c:	f7fa b934 	b.w	2ae8 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    8880:	4770      	bx	lr

00008882 <z_impl_k_timer_stop>:
}
#include <syscalls/k_timer_start_mrsh.c>
#endif

void z_impl_k_timer_stop(struct k_timer *timer)
{
    8882:	b510      	push	{r4, lr}
    8884:	4604      	mov	r4, r0
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, stop, timer);

	int inactive = z_abort_timeout(&timer->timeout) != 0;
    8886:	f7fe fe65 	bl	7554 <z_abort_timeout>

	if (inactive) {
    888a:	b9b0      	cbnz	r0, 88ba <z_impl_k_timer_stop+0x38>
		return;
	}

	if (timer->stop_fn != NULL) {
    888c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    888e:	b10b      	cbz	r3, 8894 <z_impl_k_timer_stop+0x12>
		timer->stop_fn(timer);
    8890:	4620      	mov	r0, r4
    8892:	4798      	blx	r3
	}

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		struct k_thread *pending_thread = z_unpend1_no_timeout(&timer->wait_q);
    8894:	f104 0018 	add.w	r0, r4, #24
    8898:	f7fe f81c 	bl	68d4 <z_unpend1_no_timeout>

		if (pending_thread != NULL) {
    889c:	b168      	cbz	r0, 88ba <z_impl_k_timer_stop+0x38>
			z_ready_thread(pending_thread);
    889e:	f7fd fcb5 	bl	620c <z_ready_thread>
    88a2:	f04f 0320 	mov.w	r3, #32
    88a6:	f3ef 8011 	mrs	r0, BASEPRI
    88aa:	f383 8812 	msr	BASEPRI_MAX, r3
    88ae:	f3bf 8f6f 	isb	sy
			z_reschedule_unlocked();
		}
	}
}
    88b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    88b6:	f7ff bfa8 	b.w	880a <z_reschedule_irqlock>
    88ba:	bd10      	pop	{r4, pc}

000088bc <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
    88bc:	f7fc bc30 	b.w	5120 <SystemInit>
