

================================================================
== Vivado HLS Report for 'fft'
================================================================
* Date:           Thu Jul 13 03:10:19 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        fft_sw.proj
* Solution:       solution2
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.635 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2600805|  2602549| 26.008 ms | 26.025 ms |  2600805|  2602549|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                |                     |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |            Instance            |        Module       |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +--------------------------------+---------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_sin_or_cos_double_s_fu_164  |sin_or_cos_double_s  |       22|       25| 0.220 us | 0.250 us |     22|     25|   none  |
        |grp_sin_or_cos_double_s_fu_183  |sin_or_cos_double_s  |       22|       25| 0.220 us | 0.250 us |     22|     25|   none  |
        |grp_bit_reverse_fu_202          |bit_reverse          |    13313|    14337| 0.133 ms | 0.143 ms |  13313|  14337|   none  |
        +--------------------------------+---------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        +-------------------+---------+---------+-----------------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) |    Iteration    |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |     Latency     |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+-----------------+-----------+-----------+------+----------+
        |- stage_loop       |  2587490|  2588210| 258749 ~ 258821 |          -|          -|    10|    no    |
        | + butterfly_loop  |   258720|   258792|  10780 ~ 10783  |          -|          -|    24|    no    |
        |  ++ dft_loop      |    10752|    10752|               21|          -|          -|   512|    no    |
        +-------------------+---------+---------+-----------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     175|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |       16|    204|    8091|   16847|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     554|    -|
|Register         |        -|      -|    1028|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       16|    204|    9119|   17576|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        5|     16|       3|      15|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------+---------+-------+------+------+-----+
    |            Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------------+----------------------+---------+-------+------+------+-----+
    |grp_bit_reverse_fu_202          |bit_reverse           |        0|      0|   105|   183|    0|
    |fft_ddiv_64ns_64nmb6_U33        |fft_ddiv_64ns_64nmb6  |        0|      0|  2248|  3242|    0|
    |fft_faddfsub_32nsibs_U24        |fft_faddfsub_32nsibs  |        0|      2|   227|   214|    0|
    |fft_faddfsub_32nsibs_U25        |fft_faddfsub_32nsibs  |        0|      2|   227|   214|    0|
    |fft_fmul_32ns_32njbC_U26        |fft_fmul_32ns_32njbC  |        0|      3|   128|   138|    0|
    |fft_fmul_32ns_32njbC_U27        |fft_fmul_32ns_32njbC  |        0|      3|   128|   138|    0|
    |fft_fmul_32ns_32njbC_U28        |fft_fmul_32ns_32njbC  |        0|      3|   128|   138|    0|
    |fft_fmul_32ns_32njbC_U29        |fft_fmul_32ns_32njbC  |        0|      3|   128|   138|    0|
    |fft_fpext_32ns_64lbW_U32        |fft_fpext_32ns_64lbW  |        0|      0|   100|   139|    0|
    |fft_fptrunc_64ns_kbM_U30        |fft_fptrunc_64ns_kbM  |        0|      0|   128|    97|    0|
    |fft_fptrunc_64ns_kbM_U31        |fft_fptrunc_64ns_kbM  |        0|      0|   128|    97|    0|
    |fft_sitodp_32ns_6ncg_U34        |fft_sitodp_32ns_6ncg  |        0|      0|   260|   415|    0|
    |grp_sin_or_cos_double_s_fu_164  |sin_or_cos_double_s   |        8|     94|  2078|  5847|    0|
    |grp_sin_or_cos_double_s_fu_183  |sin_or_cos_double_s   |        8|     94|  2078|  5847|    0|
    +--------------------------------+----------------------+---------+-------+------+------+-----+
    |Total                           |                      |       16|    204|  8091| 16847|    0|
    +--------------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_3_fu_369_p2                     |     +    |      0|  0|  39|          32|          32|
    |i_lower_fu_352_p2                 |     +    |      0|  0|  39|          32|          32|
    |j_fu_324_p2                       |     +    |      0|  0|  17|          10|           1|
    |stage_fu_330_p2                   |     +    |      0|  0|  12|           4|           1|
    |icmp_ln50_fu_285_p2               |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln57_fu_319_p2               |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln63_fu_346_p2               |   icmp   |      0|  0|  20|          22|           1|
    |ap_block_state33_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |DFTpts_fu_291_p2                  |    shl   |      0|  0|  24|           1|          11|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 175|         116|          93|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |X_I_address0       |   27|          5|   10|         50|
    |X_I_ce0            |   15|          3|    1|          3|
    |X_I_d0             |   21|          4|   32|        128|
    |X_I_we0            |   15|          3|    1|          3|
    |X_R_address0       |   27|          5|   10|         50|
    |X_R_ce0            |   15|          3|    1|          3|
    |X_R_d0             |   21|          4|   32|        128|
    |X_R_we0            |   15|          3|    1|          3|
    |a_0_reg_143        |    9|          2|   32|         64|
    |ap_NS_fsm          |  245|         57|    1|         57|
    |grp_fu_210_opcode  |   15|          3|    2|          6|
    |grp_fu_210_p0      |   21|          4|   32|        128|
    |grp_fu_210_p1      |   21|          4|   32|        128|
    |grp_fu_215_opcode  |   15|          3|    2|          6|
    |grp_fu_215_p0      |   15|          3|   32|         96|
    |grp_fu_215_p1      |   15|          3|   32|         96|
    |grp_fu_235_p0      |   15|          3|   64|        192|
    |i_0_reg_155        |    9|          2|   32|         64|
    |i_reg_132          |    9|          2|   10|         20|
    |stage_0_reg_120    |    9|          2|    4|          8|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  554|        118|  363|       1233|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |X_I_addr_1_reg_478                           |  10|   0|   10|          0|
    |X_I_addr_reg_468                             |  10|   0|   10|          0|
    |X_R_addr_1_reg_473                           |  10|   0|   10|          0|
    |X_R_addr_reg_463                             |  10|   0|   10|          0|
    |a_0_reg_143                                  |  32|   0|   32|          0|
    |a_reg_443                                    |  32|   0|   32|          0|
    |ap_CS_fsm                                    |  56|   0|   56|          0|
    |c_reg_448                                    |  32|   0|   32|          0|
    |e_reg_404                                    |  32|   0|   32|          0|
    |grp_bit_reverse_fu_202_ap_start_reg          |   1|   0|    1|          0|
    |grp_sin_or_cos_double_s_fu_164_ap_start_reg  |   1|   0|    1|          0|
    |grp_sin_or_cos_double_s_fu_183_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_155                                  |  32|   0|   32|          0|
    |i_3_reg_483                                  |  32|   0|   32|          0|
    |i_reg_132                                    |  10|   0|   10|          0|
    |j_reg_417                                    |  10|   0|   10|          0|
    |numBF_reg_399                                |  10|   0|   32|         22|
    |reg_255                                      |  32|   0|   32|          0|
    |reg_262                                      |  32|   0|   32|          0|
    |reg_269                                      |  32|   0|   32|          0|
    |reg_275                                      |  32|   0|   32|          0|
    |s_reg_454                                    |  32|   0|   32|          0|
    |stage_0_reg_120                              |   4|   0|    4|          0|
    |tmp_1_reg_508                                |  32|   0|   32|          0|
    |tmp_2_reg_394                                |  64|   0|   64|          0|
    |tmp_6_reg_513                                |  32|   0|   32|          0|
    |tmp_7_reg_488                                |  32|   0|   32|          0|
    |tmp_8_reg_493                                |  32|   0|   32|          0|
    |tmp_9_reg_498                                |  32|   0|   32|          0|
    |tmp_i_i9_reg_438                             |  64|   0|   64|          0|
    |tmp_i_i_reg_433                              |  64|   0|   64|          0|
    |tmp_reg_389                                  |  64|   0|   64|          0|
    |tmp_s_reg_503                                |  32|   0|   32|          0|
    |trunc_ln_reg_383                             |  10|   0|   10|          0|
    |x_assign_reg_427                             |  64|   0|   64|          0|
    |zext_ln51_reg_377                            |  11|   0|   32|         21|
    |zext_ln57_reg_409                            |  10|   0|   32|         22|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        |1028|   0| 1093|         65|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |      fft     | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |      fft     | return value |
|ap_start      |  in |    1| ap_ctrl_hs |      fft     | return value |
|ap_done       | out |    1| ap_ctrl_hs |      fft     | return value |
|ap_idle       | out |    1| ap_ctrl_hs |      fft     | return value |
|ap_ready      | out |    1| ap_ctrl_hs |      fft     | return value |
|X_R_address0  | out |   10|  ap_memory |      X_R     |     array    |
|X_R_ce0       | out |    1|  ap_memory |      X_R     |     array    |
|X_R_we0       | out |    1|  ap_memory |      X_R     |     array    |
|X_R_d0        | out |   32|  ap_memory |      X_R     |     array    |
|X_R_q0        |  in |   32|  ap_memory |      X_R     |     array    |
|X_I_address0  | out |   10|  ap_memory |      X_I     |     array    |
|X_I_ce0       | out |    1|  ap_memory |      X_I     |     array    |
|X_I_we0       | out |    1|  ap_memory |      X_I     |     array    |
|X_I_d0        | out |   32|  ap_memory |      X_I     |     array    |
|X_I_q0        |  in |   32|  ap_memory |      X_I     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 56
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 3 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 31 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 36 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (0.00ns)   --->   "call fastcc void @bit_reverse([1024 x float]* %X_R, [1024 x float]* %X_I) nounwind" [fft_sw.cpp:45]   --->   Operation 57 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.75>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %X_R) nounwind, !map !20"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %X_I) nounwind, !map !26"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fft_str) nounwind"   --->   Operation 60 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/2] (0.00ns)   --->   "call fastcc void @bit_reverse([1024 x float]* %X_R, [1024 x float]* %X_I) nounwind" [fft_sw.cpp:45]   --->   Operation 61 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 62 [1/1] (0.75ns)   --->   "br label %1" [fft_sw.cpp:50]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.75>

State 3 <SV = 2> <Delay = 7.80>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%stage_0 = phi i4 [ 1, %0 ], [ %stage, %stage_loop_end ]"   --->   Operation 63 'phi' 'stage_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i4 %stage_0 to i11" [fft_sw.cpp:50]   --->   Operation 64 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.88ns)   --->   "%icmp_ln50 = icmp eq i4 %stage_0, -5" [fft_sw.cpp:50]   --->   Operation 65 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 66 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %icmp_ln50, label %4, label %stage_loop_begin" [fft_sw.cpp:50]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.71ns)   --->   "%DFTpts = shl i11 1, %zext_ln50" [fft_sw.cpp:51]   --->   Operation 68 'shl' 'DFTpts' <Predicate = (!icmp_ln50)> <Delay = 0.71> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i11 %DFTpts to i32" [fft_sw.cpp:51]   --->   Operation 69 'zext' 'zext_ln51' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %DFTpts, i32 1, i32 10)" [fft_sw.cpp:52]   --->   Operation 70 'partselect' 'trunc_ln' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 71 [4/4] (7.09ns)   --->   "%tmp = sitofp i32 %zext_ln51 to double" [fft_sw.cpp:53]   --->   Operation 71 'sitodp' 'tmp' <Predicate = (!icmp_ln50)> <Delay = 7.09> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "ret void" [fft_sw.cpp:74]   --->   Operation 72 'ret' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.09>
ST_4 : Operation 73 [3/4] (7.09ns)   --->   "%tmp = sitofp i32 %zext_ln51 to double" [fft_sw.cpp:53]   --->   Operation 73 'sitodp' 'tmp' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.09>
ST_5 : Operation 74 [2/4] (7.09ns)   --->   "%tmp = sitofp i32 %zext_ln51 to double" [fft_sw.cpp:53]   --->   Operation 74 'sitodp' 'tmp' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.09>
ST_6 : Operation 75 [1/4] (7.09ns)   --->   "%tmp = sitofp i32 %zext_ln51 to double" [fft_sw.cpp:53]   --->   Operation 75 'sitodp' 'tmp' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.28>
ST_7 : Operation 76 [22/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 76 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.28>
ST_8 : Operation 77 [21/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 77 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.28>
ST_9 : Operation 78 [20/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 78 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.28>
ST_10 : Operation 79 [19/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 79 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.28>
ST_11 : Operation 80 [18/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 80 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.28>
ST_12 : Operation 81 [17/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 81 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.28>
ST_13 : Operation 82 [16/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 82 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.28>
ST_14 : Operation 83 [15/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 83 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.28>
ST_15 : Operation 84 [14/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 84 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.28>
ST_16 : Operation 85 [13/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 85 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.28>
ST_17 : Operation 86 [12/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 86 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.28>
ST_18 : Operation 87 [11/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 87 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.28>
ST_19 : Operation 88 [10/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 88 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.28>
ST_20 : Operation 89 [9/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 89 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.28>
ST_21 : Operation 90 [8/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 90 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.28>
ST_22 : Operation 91 [7/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 91 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.28>
ST_23 : Operation 92 [6/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 92 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.28>
ST_24 : Operation 93 [5/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 93 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.28>
ST_25 : Operation 94 [4/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 94 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.28>
ST_26 : Operation 95 [3/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 95 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.28>
ST_27 : Operation 96 [2/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 96 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.28>
ST_28 : Operation 97 [1/22] (7.28ns)   --->   "%tmp_2 = fdiv double 0xC01921FB5444261E, %tmp" [fft_sw.cpp:53]   --->   Operation 97 'ddiv' 'tmp_2' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.32>
ST_29 : Operation 98 [2/2] (3.32ns)   --->   "%e = fptrunc double %tmp_2 to float" [fft_sw.cpp:53]   --->   Operation 98 'fptrunc' 'e' <Predicate = true> <Delay = 3.32> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.32>
ST_30 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2) nounwind" [fft_sw.cpp:50]   --->   Operation 99 'specloopname' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str2) nounwind" [fft_sw.cpp:50]   --->   Operation 100 'specregionbegin' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 101 [1/1] (0.00ns)   --->   "%numBF = zext i10 %trunc_ln to i32" [fft_sw.cpp:52]   --->   Operation 101 'zext' 'numBF' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 102 [1/2] (3.32ns)   --->   "%e = fptrunc double %tmp_2 to float" [fft_sw.cpp:53]   --->   Operation 102 'fptrunc' 'e' <Predicate = true> <Delay = 3.32> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 103 [1/1] (0.75ns)   --->   "br label %2" [fft_sw.cpp:57]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.75>

State 31 <SV = 30> <Delay = 7.71>
ST_31 : Operation 104 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %stage_loop_begin ], [ %j, %butterfly_loop_end ]"   --->   Operation 104 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 105 [1/1] (0.00ns)   --->   "%a_0 = phi float [ 0.000000e+00, %stage_loop_begin ], [ %a, %butterfly_loop_end ]"   --->   Operation 105 'phi' 'a_0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i10 %i to i32" [fft_sw.cpp:57]   --->   Operation 106 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 107 [1/1] (0.85ns)   --->   "%icmp_ln57 = icmp eq i10 %i, %trunc_ln" [fft_sw.cpp:57]   --->   Operation 107 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 108 [1/1] (0.93ns)   --->   "%j = add i10 %i, 1" [fft_sw.cpp:57]   --->   Operation 108 'add' 'j' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %icmp_ln57, label %stage_loop_end, label %butterfly_loop_begin" [fft_sw.cpp:57]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 110 [2/2] (2.78ns)   --->   "%x_assign = fpext float %a_0 to double" [fft_sw.cpp:58]   --->   Operation 110 'fpext' 'x_assign' <Predicate = (!icmp_ln57)> <Delay = 2.78> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 111 [4/4] (7.71ns)   --->   "%a = fadd float %a_0, %e" [fft_sw.cpp:60]   --->   Operation 111 'fadd' 'a' <Predicate = (!icmp_ln57)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 112 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str2, i32 %tmp_4) nounwind" [fft_sw.cpp:73]   --->   Operation 112 'specregionend' 'empty_43' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_31 : Operation 113 [1/1] (0.86ns)   --->   "%stage = add i4 %stage_0, 1" [fft_sw.cpp:50]   --->   Operation 113 'add' 'stage' <Predicate = (icmp_ln57)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 114 [1/1] (0.00ns)   --->   "br label %1" [fft_sw.cpp:50]   --->   Operation 114 'br' <Predicate = (icmp_ln57)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 7.71>
ST_32 : Operation 115 [1/2] (2.78ns)   --->   "%x_assign = fpext float %a_0 to double" [fft_sw.cpp:58]   --->   Operation 115 'fpext' 'x_assign' <Predicate = true> <Delay = 2.78> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 116 [2/2] (3.50ns)   --->   "%tmp_i_i = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->fft_sw.cpp:58]   --->   Operation 116 'call' 'tmp_i_i' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 117 [2/2] (3.50ns)   --->   "%tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->fft_sw.cpp:59]   --->   Operation 117 'call' 'tmp_i_i9' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 118 [3/4] (7.71ns)   --->   "%a = fadd float %a_0, %e" [fft_sw.cpp:60]   --->   Operation 118 'fadd' 'a' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.74>
ST_33 : Operation 119 [1/2] (7.74ns)   --->   "%tmp_i_i = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->fft_sw.cpp:58]   --->   Operation 119 'call' 'tmp_i_i' <Predicate = true> <Delay = 7.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 120 [1/2] (7.74ns)   --->   "%tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->fft_sw.cpp:59]   --->   Operation 120 'call' 'tmp_i_i9' <Predicate = true> <Delay = 7.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 121 [2/4] (7.71ns)   --->   "%a = fadd float %a_0, %e" [fft_sw.cpp:60]   --->   Operation 121 'fadd' 'a' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.71>
ST_34 : Operation 122 [2/2] (3.32ns)   --->   "%c = fptrunc double %tmp_i_i to float" [fft_sw.cpp:58]   --->   Operation 122 'fptrunc' 'c' <Predicate = true> <Delay = 3.32> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 123 [2/2] (3.32ns)   --->   "%s = fptrunc double %tmp_i_i9 to float" [fft_sw.cpp:59]   --->   Operation 123 'fptrunc' 's' <Predicate = true> <Delay = 3.32> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 124 [1/4] (7.71ns)   --->   "%a = fadd float %a_0, %e" [fft_sw.cpp:60]   --->   Operation 124 'fadd' 'a' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.32>
ST_35 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str3) nounwind" [fft_sw.cpp:57]   --->   Operation 125 'specloopname' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str3) nounwind" [fft_sw.cpp:57]   --->   Operation 126 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 24, i32 24, i32 24, [1 x i8]* @p_str4) nounwind" [fft_sw.cpp:58]   --->   Operation 127 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 128 [1/2] (3.32ns)   --->   "%c = fptrunc double %tmp_i_i to float" [fft_sw.cpp:58]   --->   Operation 128 'fptrunc' 'c' <Predicate = true> <Delay = 3.32> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 129 [1/2] (3.32ns)   --->   "%s = fptrunc double %tmp_i_i9 to float" [fft_sw.cpp:59]   --->   Operation 129 'fptrunc' 's' <Predicate = true> <Delay = 3.32> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 130 [1/1] (0.75ns)   --->   "br label %3" [fft_sw.cpp:63]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.75>

State 36 <SV = 35> <Delay = 2.55>
ST_36 : Operation 131 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ %zext_ln57, %butterfly_loop_begin ], [ %i_3, %dft_loop ]"   --->   Operation 131 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_12 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %i_0, i32 10, i32 31)" [fft_sw.cpp:63]   --->   Operation 132 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 133 [1/1] (0.95ns)   --->   "%icmp_ln63 = icmp slt i22 %tmp_12, 1" [fft_sw.cpp:63]   --->   Operation 133 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 134 [1/1] (0.00ns)   --->   "br i1 %icmp_ln63, label %dft_loop, label %butterfly_loop_end" [fft_sw.cpp:63]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 135 [1/1] (1.20ns)   --->   "%i_lower = add nsw i32 %i_0, %numBF" [fft_sw.cpp:64]   --->   Operation 135 'add' 'i_lower' <Predicate = (icmp_ln63)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln65 = sext i32 %i_lower to i64" [fft_sw.cpp:65]   --->   Operation 136 'sext' 'sext_ln65' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_36 : Operation 137 [1/1] (0.00ns)   --->   "%X_R_addr = getelementptr [1024 x float]* %X_R, i64 0, i64 %sext_ln65" [fft_sw.cpp:65]   --->   Operation 137 'getelementptr' 'X_R_addr' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_36 : Operation 138 [2/2] (1.35ns)   --->   "%X_R_load = load float* %X_R_addr, align 4" [fft_sw.cpp:65]   --->   Operation 138 'load' 'X_R_load' <Predicate = (icmp_ln63)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_36 : Operation 139 [1/1] (0.00ns)   --->   "%X_I_addr = getelementptr [1024 x float]* %X_I, i64 0, i64 %sext_ln65" [fft_sw.cpp:65]   --->   Operation 139 'getelementptr' 'X_I_addr' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_36 : Operation 140 [2/2] (1.35ns)   --->   "%X_I_load = load float* %X_I_addr, align 4" [fft_sw.cpp:65]   --->   Operation 140 'load' 'X_I_load' <Predicate = (icmp_ln63)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_36 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln67 = sext i32 %i_0 to i64" [fft_sw.cpp:67]   --->   Operation 141 'sext' 'sext_ln67' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_36 : Operation 142 [1/1] (0.00ns)   --->   "%X_R_addr_1 = getelementptr [1024 x float]* %X_R, i64 0, i64 %sext_ln67" [fft_sw.cpp:67]   --->   Operation 142 'getelementptr' 'X_R_addr_1' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_36 : Operation 143 [1/1] (0.00ns)   --->   "%X_I_addr_1 = getelementptr [1024 x float]* %X_I, i64 0, i64 %sext_ln67" [fft_sw.cpp:68]   --->   Operation 143 'getelementptr' 'X_I_addr_1' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_36 : Operation 144 [1/1] (1.20ns)   --->   "%i_3 = add nsw i32 %zext_ln51, %i_0" [fft_sw.cpp:63]   --->   Operation 144 'add' 'i_3' <Predicate = (icmp_ln63)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 145 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str3, i32 %tmp_5) nounwind" [fft_sw.cpp:72]   --->   Operation 145 'specregionend' 'empty_42' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_36 : Operation 146 [1/1] (0.00ns)   --->   "br label %2" [fft_sw.cpp:57]   --->   Operation 146 'br' <Predicate = (!icmp_ln63)> <Delay = 0.00>

State 37 <SV = 36> <Delay = 1.35>
ST_37 : Operation 147 [1/2] (1.35ns)   --->   "%X_R_load = load float* %X_R_addr, align 4" [fft_sw.cpp:65]   --->   Operation 147 'load' 'X_R_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_37 : Operation 148 [1/2] (1.35ns)   --->   "%X_I_load = load float* %X_I_addr, align 4" [fft_sw.cpp:65]   --->   Operation 148 'load' 'X_I_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 38 <SV = 37> <Delay = 8.28>
ST_38 : Operation 149 [3/3] (8.28ns)   --->   "%tmp_7 = fmul float %X_R_load, %c" [fft_sw.cpp:65]   --->   Operation 149 'fmul' 'tmp_7' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 150 [3/3] (8.28ns)   --->   "%tmp_8 = fmul float %X_I_load, %s" [fft_sw.cpp:65]   --->   Operation 150 'fmul' 'tmp_8' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 151 [3/3] (8.28ns)   --->   "%tmp_9 = fmul float %X_I_load, %c" [fft_sw.cpp:66]   --->   Operation 151 'fmul' 'tmp_9' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 152 [3/3] (8.28ns)   --->   "%tmp_s = fmul float %X_R_load, %s" [fft_sw.cpp:66]   --->   Operation 152 'fmul' 'tmp_s' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 8.28>
ST_39 : Operation 153 [2/3] (8.28ns)   --->   "%tmp_7 = fmul float %X_R_load, %c" [fft_sw.cpp:65]   --->   Operation 153 'fmul' 'tmp_7' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 154 [2/3] (8.28ns)   --->   "%tmp_8 = fmul float %X_I_load, %s" [fft_sw.cpp:65]   --->   Operation 154 'fmul' 'tmp_8' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 155 [2/3] (8.28ns)   --->   "%tmp_9 = fmul float %X_I_load, %c" [fft_sw.cpp:66]   --->   Operation 155 'fmul' 'tmp_9' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 156 [2/3] (8.28ns)   --->   "%tmp_s = fmul float %X_R_load, %s" [fft_sw.cpp:66]   --->   Operation 156 'fmul' 'tmp_s' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 8.28>
ST_40 : Operation 157 [1/3] (8.28ns)   --->   "%tmp_7 = fmul float %X_R_load, %c" [fft_sw.cpp:65]   --->   Operation 157 'fmul' 'tmp_7' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 158 [1/3] (8.28ns)   --->   "%tmp_8 = fmul float %X_I_load, %s" [fft_sw.cpp:65]   --->   Operation 158 'fmul' 'tmp_8' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 159 [1/3] (8.28ns)   --->   "%tmp_9 = fmul float %X_I_load, %c" [fft_sw.cpp:66]   --->   Operation 159 'fmul' 'tmp_9' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 160 [1/3] (8.28ns)   --->   "%tmp_s = fmul float %X_R_load, %s" [fft_sw.cpp:66]   --->   Operation 160 'fmul' 'tmp_s' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.71>
ST_41 : Operation 161 [4/4] (7.71ns)   --->   "%temp_R = fsub float %tmp_7, %tmp_8" [fft_sw.cpp:65]   --->   Operation 161 'fsub' 'temp_R' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 162 [4/4] (7.71ns)   --->   "%temp_I = fadd float %tmp_9, %tmp_s" [fft_sw.cpp:66]   --->   Operation 162 'fadd' 'temp_I' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.71>
ST_42 : Operation 163 [3/4] (7.71ns)   --->   "%temp_R = fsub float %tmp_7, %tmp_8" [fft_sw.cpp:65]   --->   Operation 163 'fsub' 'temp_R' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 164 [3/4] (7.71ns)   --->   "%temp_I = fadd float %tmp_9, %tmp_s" [fft_sw.cpp:66]   --->   Operation 164 'fadd' 'temp_I' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.71>
ST_43 : Operation 165 [2/4] (7.71ns)   --->   "%temp_R = fsub float %tmp_7, %tmp_8" [fft_sw.cpp:65]   --->   Operation 165 'fsub' 'temp_R' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 166 [2/4] (7.71ns)   --->   "%temp_I = fadd float %tmp_9, %tmp_s" [fft_sw.cpp:66]   --->   Operation 166 'fadd' 'temp_I' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 167 [2/2] (1.35ns)   --->   "%X_R_load_1 = load float* %X_R_addr_1, align 4" [fft_sw.cpp:67]   --->   Operation 167 'load' 'X_R_load_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_43 : Operation 168 [2/2] (1.35ns)   --->   "%X_I_load_1 = load float* %X_I_addr_1, align 4" [fft_sw.cpp:68]   --->   Operation 168 'load' 'X_I_load_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 44 <SV = 43> <Delay = 7.71>
ST_44 : Operation 169 [1/4] (7.71ns)   --->   "%temp_R = fsub float %tmp_7, %tmp_8" [fft_sw.cpp:65]   --->   Operation 169 'fsub' 'temp_R' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 170 [1/4] (7.71ns)   --->   "%temp_I = fadd float %tmp_9, %tmp_s" [fft_sw.cpp:66]   --->   Operation 170 'fadd' 'temp_I' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 171 [1/2] (1.35ns)   --->   "%X_R_load_1 = load float* %X_R_addr_1, align 4" [fft_sw.cpp:67]   --->   Operation 171 'load' 'X_R_load_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_44 : Operation 172 [1/2] (1.35ns)   --->   "%X_I_load_1 = load float* %X_I_addr_1, align 4" [fft_sw.cpp:68]   --->   Operation 172 'load' 'X_I_load_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 45 <SV = 44> <Delay = 7.71>
ST_45 : Operation 173 [4/4] (7.71ns)   --->   "%tmp_1 = fsub float %X_R_load_1, %temp_R" [fft_sw.cpp:67]   --->   Operation 173 'fsub' 'tmp_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 174 [4/4] (7.71ns)   --->   "%tmp_6 = fsub float %X_I_load_1, %temp_I" [fft_sw.cpp:68]   --->   Operation 174 'fsub' 'tmp_6' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.71>
ST_46 : Operation 175 [3/4] (7.71ns)   --->   "%tmp_1 = fsub float %X_R_load_1, %temp_R" [fft_sw.cpp:67]   --->   Operation 175 'fsub' 'tmp_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 176 [3/4] (7.71ns)   --->   "%tmp_6 = fsub float %X_I_load_1, %temp_I" [fft_sw.cpp:68]   --->   Operation 176 'fsub' 'tmp_6' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.71>
ST_47 : Operation 177 [2/4] (7.71ns)   --->   "%tmp_1 = fsub float %X_R_load_1, %temp_R" [fft_sw.cpp:67]   --->   Operation 177 'fsub' 'tmp_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 178 [2/4] (7.71ns)   --->   "%tmp_6 = fsub float %X_I_load_1, %temp_I" [fft_sw.cpp:68]   --->   Operation 178 'fsub' 'tmp_6' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.71>
ST_48 : Operation 179 [1/4] (7.71ns)   --->   "%tmp_1 = fsub float %X_R_load_1, %temp_R" [fft_sw.cpp:67]   --->   Operation 179 'fsub' 'tmp_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 180 [1/4] (7.71ns)   --->   "%tmp_6 = fsub float %X_I_load_1, %temp_I" [fft_sw.cpp:68]   --->   Operation 180 'fsub' 'tmp_6' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 1.35>
ST_49 : Operation 181 [1/1] (1.35ns)   --->   "store float %tmp_1, float* %X_R_addr, align 4" [fft_sw.cpp:67]   --->   Operation 181 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_49 : Operation 182 [1/1] (1.35ns)   --->   "store float %tmp_6, float* %X_I_addr, align 4" [fft_sw.cpp:68]   --->   Operation 182 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 50 <SV = 49> <Delay = 1.35>
ST_50 : Operation 183 [2/2] (1.35ns)   --->   "%X_R_load_2 = load float* %X_R_addr_1, align 4" [fft_sw.cpp:69]   --->   Operation 183 'load' 'X_R_load_2' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_50 : Operation 184 [2/2] (1.35ns)   --->   "%X_I_load_2 = load float* %X_I_addr_1, align 4" [fft_sw.cpp:70]   --->   Operation 184 'load' 'X_I_load_2' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 51 <SV = 50> <Delay = 1.35>
ST_51 : Operation 185 [1/2] (1.35ns)   --->   "%X_R_load_2 = load float* %X_R_addr_1, align 4" [fft_sw.cpp:69]   --->   Operation 185 'load' 'X_R_load_2' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_51 : Operation 186 [1/2] (1.35ns)   --->   "%X_I_load_2 = load float* %X_I_addr_1, align 4" [fft_sw.cpp:70]   --->   Operation 186 'load' 'X_I_load_2' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 52 <SV = 51> <Delay = 7.71>
ST_52 : Operation 187 [4/4] (7.71ns)   --->   "%tmp_10 = fadd float %X_R_load_2, %temp_R" [fft_sw.cpp:69]   --->   Operation 187 'fadd' 'tmp_10' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 188 [4/4] (7.71ns)   --->   "%tmp_11 = fadd float %X_I_load_2, %temp_I" [fft_sw.cpp:70]   --->   Operation 188 'fadd' 'tmp_11' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.71>
ST_53 : Operation 189 [3/4] (7.71ns)   --->   "%tmp_10 = fadd float %X_R_load_2, %temp_R" [fft_sw.cpp:69]   --->   Operation 189 'fadd' 'tmp_10' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 190 [3/4] (7.71ns)   --->   "%tmp_11 = fadd float %X_I_load_2, %temp_I" [fft_sw.cpp:70]   --->   Operation 190 'fadd' 'tmp_11' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.71>
ST_54 : Operation 191 [2/4] (7.71ns)   --->   "%tmp_10 = fadd float %X_R_load_2, %temp_R" [fft_sw.cpp:69]   --->   Operation 191 'fadd' 'tmp_10' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 192 [2/4] (7.71ns)   --->   "%tmp_11 = fadd float %X_I_load_2, %temp_I" [fft_sw.cpp:70]   --->   Operation 192 'fadd' 'tmp_11' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.71>
ST_55 : Operation 193 [1/4] (7.71ns)   --->   "%tmp_10 = fadd float %X_R_load_2, %temp_R" [fft_sw.cpp:69]   --->   Operation 193 'fadd' 'tmp_10' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 194 [1/4] (7.71ns)   --->   "%tmp_11 = fadd float %X_I_load_2, %temp_I" [fft_sw.cpp:70]   --->   Operation 194 'fadd' 'tmp_11' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 1.35>
ST_56 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str5) nounwind" [fft_sw.cpp:63]   --->   Operation 195 'specloopname' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str5) nounwind" [fft_sw.cpp:63]   --->   Operation 196 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 512, i32 512, i32 512, [1 x i8]* @p_str4) nounwind" [fft_sw.cpp:64]   --->   Operation 197 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 198 [1/1] (1.35ns)   --->   "store float %tmp_10, float* %X_R_addr_1, align 4" [fft_sw.cpp:69]   --->   Operation 198 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_56 : Operation 199 [1/1] (1.35ns)   --->   "store float %tmp_11, float* %X_I_addr_1, align 4" [fft_sw.cpp:70]   --->   Operation 199 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_56 : Operation 200 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str5, i32 %tmp_3) nounwind" [fft_sw.cpp:71]   --->   Operation 200 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 201 [1/1] (0.00ns)   --->   "br label %3" [fft_sw.cpp:63]   --->   Operation 201 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ X_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ ref_4oPi_table_256_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0      (spectopmodule    ) [ 000000000000000000000000000000000000000000000000000000000]
call_ln45              (call             ) [ 000000000000000000000000000000000000000000000000000000000]
br_ln50                (br               ) [ 001111111111111111111111111111111111111111111111111111111]
stage_0                (phi              ) [ 000111111111111111111111111111111111111111111111111111111]
zext_ln50              (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
icmp_ln50              (icmp             ) [ 000111111111111111111111111111111111111111111111111111111]
speclooptripcount_ln0  (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000]
br_ln50                (br               ) [ 000000000000000000000000000000000000000000000000000000000]
DFTpts                 (shl              ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln51              (zext             ) [ 000011111111111111111111111111111111111111111111111111111]
trunc_ln               (partselect       ) [ 000011111111111111111111111111111111111111111111111111111]
ret_ln74               (ret              ) [ 000000000000000000000000000000000000000000000000000000000]
tmp                    (sitodp           ) [ 000000011111111111111111111110000000000000000000000000000]
tmp_2                  (ddiv             ) [ 000000000000000000000000000001100000000000000000000000000]
specloopname_ln50      (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_4                  (specregionbegin  ) [ 000000000000000000000000000000011111111111111111111111111]
numBF                  (zext             ) [ 000000000000000000000000000000011111111111111111111111111]
e                      (fptrunc          ) [ 000000000000000000000000000000011111111111111111111111111]
br_ln57                (br               ) [ 000111111111111111111111111111111111111111111111111111111]
i                      (phi              ) [ 000000000000000000000000000000010000000000000000000000000]
a_0                    (phi              ) [ 000000000000000000000000000000011110000000000000000000000]
zext_ln57              (zext             ) [ 000000000000000000000000000000001111111111111111111111111]
icmp_ln57              (icmp             ) [ 000111111111111111111111111111111111111111111111111111111]
j                      (add              ) [ 000111111111111111111111111111111111111111111111111111111]
br_ln57                (br               ) [ 000000000000000000000000000000000000000000000000000000000]
empty_43               (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000]
stage                  (add              ) [ 001111111111111111111111111111111111111111111111111111111]
br_ln50                (br               ) [ 001111111111111111111111111111111111111111111111111111111]
x_assign               (fpext            ) [ 000000000000000000000000000000000100000000000000000000000]
tmp_i_i                (call             ) [ 000000000000000000000000000000000011000000000000000000000]
tmp_i_i9               (call             ) [ 000000000000000000000000000000000011000000000000000000000]
a                      (fadd             ) [ 000111111111111111111111111111110001111111111111111111111]
specloopname_ln57      (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_5                  (specregionbegin  ) [ 000000000000000000000000000000000000111111111111111111111]
speclooptripcount_ln58 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000]
c                      (fptrunc          ) [ 000000000000000000000000000000000000111111111111111111111]
s                      (fptrunc          ) [ 000000000000000000000000000000000000111111111111111111111]
br_ln63                (br               ) [ 000111111111111111111111111111111111111111111111111111111]
i_0                    (phi              ) [ 000000000000000000000000000000000000100000000000000000000]
tmp_12                 (partselect       ) [ 000000000000000000000000000000000000000000000000000000000]
icmp_ln63              (icmp             ) [ 000111111111111111111111111111111111111111111111111111111]
br_ln63                (br               ) [ 000000000000000000000000000000000000000000000000000000000]
i_lower                (add              ) [ 000000000000000000000000000000000000000000000000000000000]
sext_ln65              (sext             ) [ 000000000000000000000000000000000000000000000000000000000]
X_R_addr               (getelementptr    ) [ 000000000000000000000000000000000000011111111111110000000]
X_I_addr               (getelementptr    ) [ 000000000000000000000000000000000000011111111111110000000]
sext_ln67              (sext             ) [ 000000000000000000000000000000000000000000000000000000000]
X_R_addr_1             (getelementptr    ) [ 000000000000000000000000000000000000011111111111111111111]
X_I_addr_1             (getelementptr    ) [ 000000000000000000000000000000000000011111111111111111111]
i_3                    (add              ) [ 000111111111111111111111111111111111111111111111111111111]
empty_42               (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000]
br_ln57                (br               ) [ 000111111111111111111111111111111111111111111111111111111]
X_R_load               (load             ) [ 000000000000000000000000000000000000001110000000000000000]
X_I_load               (load             ) [ 000000000000000000000000000000000000001110000000000000000]
tmp_7                  (fmul             ) [ 000000000000000000000000000000000000000001111000000000000]
tmp_8                  (fmul             ) [ 000000000000000000000000000000000000000001111000000000000]
tmp_9                  (fmul             ) [ 000000000000000000000000000000000000000001111000000000000]
tmp_s                  (fmul             ) [ 000000000000000000000000000000000000000001111000000000000]
temp_R                 (fsub             ) [ 000000000000000000000000000000000000000000000111111111110]
temp_I                 (fadd             ) [ 000000000000000000000000000000000000000000000111111111110]
X_R_load_1             (load             ) [ 000000000000000000000000000000000000000000000111100000000]
X_I_load_1             (load             ) [ 000000000000000000000000000000000000000000000111100000000]
tmp_1                  (fsub             ) [ 000000000000000000000000000000000000000000000000010000000]
tmp_6                  (fsub             ) [ 000000000000000000000000000000000000000000000000010000000]
store_ln67             (store            ) [ 000000000000000000000000000000000000000000000000000000000]
store_ln68             (store            ) [ 000000000000000000000000000000000000000000000000000000000]
X_R_load_2             (load             ) [ 000000000000000000000000000000000000000000000000000011110]
X_I_load_2             (load             ) [ 000000000000000000000000000000000000000000000000000011110]
tmp_10                 (fadd             ) [ 000000000000000000000000000000000000000000000000000000001]
tmp_11                 (fadd             ) [ 000000000000000000000000000000000000000000000000000000001]
specloopname_ln63      (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_3                  (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln64 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000]
store_ln69             (store            ) [ 000000000000000000000000000000000000000000000000000000000]
store_ln70             (store            ) [ 000000000000000000000000000000000000000000000000000000000]
empty                  (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000]
br_ln63                (br               ) [ 000111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_I">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ref_4oPi_table_256_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_256_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fourth_order_double_4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fourth_order_double_5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fourth_order_double_6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fourth_order_double_7">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fourth_order_double_s">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bit_reverse"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_or_cos<double>"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="X_R_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="32" slack="0"/>
<pin id="84" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr/36 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="10" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="1"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="X_R_load/36 X_R_load_1/43 store_ln67/49 X_R_load_2/50 store_ln69/56 "/>
</bind>
</comp>

<comp id="93" class="1004" name="X_I_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="32" slack="0"/>
<pin id="97" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr/36 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="10" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="1"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="X_I_load/36 X_I_load_1/43 store_ln68/49 X_I_load_2/50 store_ln70/56 "/>
</bind>
</comp>

<comp id="106" class="1004" name="X_R_addr_1_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="32" slack="0"/>
<pin id="110" dir="1" index="3" bw="10" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr_1/36 "/>
</bind>
</comp>

<comp id="113" class="1004" name="X_I_addr_1_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="32" slack="0"/>
<pin id="117" dir="1" index="3" bw="10" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr_1/36 "/>
</bind>
</comp>

<comp id="120" class="1005" name="stage_0_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="1"/>
<pin id="122" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="stage_0 (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="stage_0_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="4" slack="1"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="stage_0/3 "/>
</bind>
</comp>

<comp id="132" class="1005" name="i_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="10" slack="1"/>
<pin id="134" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="i_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="10" slack="0"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/31 "/>
</bind>
</comp>

<comp id="143" class="1005" name="a_0_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="1"/>
<pin id="145" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_0 (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="a_0_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="1"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="32" slack="1"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_0/31 "/>
</bind>
</comp>

<comp id="155" class="1005" name="i_0_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="157" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="i_0_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="10" slack="5"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="32" slack="0"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/36 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_sin_or_cos_double_s_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="0" index="3" bw="256" slack="0"/>
<pin id="169" dir="0" index="4" bw="59" slack="0"/>
<pin id="170" dir="0" index="5" bw="52" slack="0"/>
<pin id="171" dir="0" index="6" bw="44" slack="0"/>
<pin id="172" dir="0" index="7" bw="33" slack="0"/>
<pin id="173" dir="0" index="8" bw="25" slack="0"/>
<pin id="174" dir="1" index="9" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_i_i/32 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_sin_or_cos_double_s_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="0"/>
<pin id="185" dir="0" index="1" bw="64" slack="0"/>
<pin id="186" dir="0" index="2" bw="1" slack="0"/>
<pin id="187" dir="0" index="3" bw="256" slack="0"/>
<pin id="188" dir="0" index="4" bw="59" slack="0"/>
<pin id="189" dir="0" index="5" bw="52" slack="0"/>
<pin id="190" dir="0" index="6" bw="44" slack="0"/>
<pin id="191" dir="0" index="7" bw="33" slack="0"/>
<pin id="192" dir="0" index="8" bw="25" slack="0"/>
<pin id="193" dir="1" index="9" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_i_i9/32 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_bit_reverse_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="0" index="2" bw="32" slack="0"/>
<pin id="206" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln45/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="1"/>
<pin id="213" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="a/31 temp_R/41 tmp_1/45 tmp_10/52 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="0" index="1" bw="32" slack="1"/>
<pin id="218" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="temp_I/41 tmp_6/45 tmp_11/52 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="0" index="1" bw="32" slack="3"/>
<pin id="222" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_7/38 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="0" index="1" bw="32" slack="3"/>
<pin id="226" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_8/38 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="0" index="1" bw="32" slack="3"/>
<pin id="230" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_9/38 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="1"/>
<pin id="233" dir="0" index="1" bw="32" slack="3"/>
<pin id="234" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/38 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="e/29 c/34 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="1"/>
<pin id="240" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="s/34 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="x_assign/31 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="0"/>
<pin id="249" dir="0" index="1" bw="64" slack="1"/>
<pin id="250" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="11" slack="0"/>
<pin id="254" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="255" class="1005" name="reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_R_load X_R_load_1 X_R_load_2 "/>
</bind>
</comp>

<comp id="262" class="1005" name="reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_I_load X_I_load_1 X_I_load_2 "/>
</bind>
</comp>

<comp id="269" class="1005" name="reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_R tmp_10 "/>
</bind>
</comp>

<comp id="275" class="1005" name="reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_I tmp_11 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln50_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="icmp_ln50_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="0"/>
<pin id="287" dir="0" index="1" bw="4" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="DFTpts_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="4" slack="0"/>
<pin id="294" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="DFTpts/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln51_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="11" slack="0"/>
<pin id="299" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="trunc_ln_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="10" slack="0"/>
<pin id="304" dir="0" index="1" bw="11" slack="0"/>
<pin id="305" dir="0" index="2" bw="1" slack="0"/>
<pin id="306" dir="0" index="3" bw="5" slack="0"/>
<pin id="307" dir="1" index="4" bw="10" slack="27"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="numBF_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="10" slack="27"/>
<pin id="314" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="numBF/30 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln57_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="10" slack="0"/>
<pin id="317" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/31 "/>
</bind>
</comp>

<comp id="319" class="1004" name="icmp_ln57_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="10" slack="0"/>
<pin id="321" dir="0" index="1" bw="10" slack="28"/>
<pin id="322" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/31 "/>
</bind>
</comp>

<comp id="324" class="1004" name="j_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="10" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/31 "/>
</bind>
</comp>

<comp id="330" class="1004" name="stage_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="28"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="stage/31 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_12_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="22" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="0" index="2" bw="5" slack="0"/>
<pin id="340" dir="0" index="3" bw="6" slack="0"/>
<pin id="341" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/36 "/>
</bind>
</comp>

<comp id="346" class="1004" name="icmp_ln63_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="22" slack="0"/>
<pin id="348" dir="0" index="1" bw="22" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/36 "/>
</bind>
</comp>

<comp id="352" class="1004" name="i_lower_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="10" slack="6"/>
<pin id="355" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_lower/36 "/>
</bind>
</comp>

<comp id="357" class="1004" name="sext_ln65_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln65/36 "/>
</bind>
</comp>

<comp id="363" class="1004" name="sext_ln67_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67/36 "/>
</bind>
</comp>

<comp id="369" class="1004" name="i_3_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="11" slack="33"/>
<pin id="371" dir="0" index="1" bw="32" slack="0"/>
<pin id="372" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/36 "/>
</bind>
</comp>

<comp id="377" class="1005" name="zext_ln51_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="1"/>
<pin id="379" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln51 "/>
</bind>
</comp>

<comp id="383" class="1005" name="trunc_ln_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="10" slack="27"/>
<pin id="385" dir="1" index="1" bw="10" slack="27"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="389" class="1005" name="tmp_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="64" slack="1"/>
<pin id="391" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="394" class="1005" name="tmp_2_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="64" slack="1"/>
<pin id="396" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="399" class="1005" name="numBF_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="6"/>
<pin id="401" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="numBF "/>
</bind>
</comp>

<comp id="404" class="1005" name="e_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="e "/>
</bind>
</comp>

<comp id="409" class="1005" name="zext_ln57_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="5"/>
<pin id="411" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln57 "/>
</bind>
</comp>

<comp id="417" class="1005" name="j_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="10" slack="0"/>
<pin id="419" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="422" class="1005" name="stage_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="4" slack="1"/>
<pin id="424" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="stage "/>
</bind>
</comp>

<comp id="427" class="1005" name="x_assign_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="64" slack="1"/>
<pin id="429" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign "/>
</bind>
</comp>

<comp id="433" class="1005" name="tmp_i_i_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="64" slack="1"/>
<pin id="435" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

<comp id="438" class="1005" name="tmp_i_i9_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="64" slack="1"/>
<pin id="440" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i9 "/>
</bind>
</comp>

<comp id="443" class="1005" name="a_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="1"/>
<pin id="445" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a "/>
</bind>
</comp>

<comp id="448" class="1005" name="c_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="3"/>
<pin id="450" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="454" class="1005" name="s_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="3"/>
<pin id="456" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="463" class="1005" name="X_R_addr_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="10" slack="1"/>
<pin id="465" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_addr "/>
</bind>
</comp>

<comp id="468" class="1005" name="X_I_addr_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="10" slack="1"/>
<pin id="470" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_addr "/>
</bind>
</comp>

<comp id="473" class="1005" name="X_R_addr_1_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="10" slack="7"/>
<pin id="475" dir="1" index="1" bw="10" slack="7"/>
</pin_list>
<bind>
<opset="X_R_addr_1 "/>
</bind>
</comp>

<comp id="478" class="1005" name="X_I_addr_1_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="10" slack="7"/>
<pin id="480" dir="1" index="1" bw="10" slack="7"/>
</pin_list>
<bind>
<opset="X_I_addr_1 "/>
</bind>
</comp>

<comp id="483" class="1005" name="i_3_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="488" class="1005" name="tmp_7_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="1"/>
<pin id="490" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="493" class="1005" name="tmp_8_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="1"/>
<pin id="495" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="498" class="1005" name="tmp_9_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="1"/>
<pin id="500" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="503" class="1005" name="tmp_s_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="1"/>
<pin id="505" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="508" class="1005" name="tmp_1_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="1"/>
<pin id="510" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="513" class="1005" name="tmp_6_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="1"/>
<pin id="515" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="74" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="74" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="93" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="74" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="74" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="124" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="135"><net_src comp="48" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="50" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="147" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="175"><net_src comp="56" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="176"><net_src comp="58" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="178"><net_src comp="6" pin="0"/><net_sink comp="164" pin=4"/></net>

<net id="179"><net_src comp="8" pin="0"/><net_sink comp="164" pin=5"/></net>

<net id="180"><net_src comp="10" pin="0"/><net_sink comp="164" pin=6"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="164" pin=7"/></net>

<net id="182"><net_src comp="14" pin="0"/><net_sink comp="164" pin=8"/></net>

<net id="194"><net_src comp="56" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="195"><net_src comp="60" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="196"><net_src comp="4" pin="0"/><net_sink comp="183" pin=3"/></net>

<net id="197"><net_src comp="6" pin="0"/><net_sink comp="183" pin=4"/></net>

<net id="198"><net_src comp="8" pin="0"/><net_sink comp="183" pin=5"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="183" pin=6"/></net>

<net id="200"><net_src comp="12" pin="0"/><net_sink comp="183" pin=7"/></net>

<net id="201"><net_src comp="14" pin="0"/><net_sink comp="183" pin=8"/></net>

<net id="207"><net_src comp="16" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="0" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="2" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="214"><net_src comp="147" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="244"><net_src comp="241" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="246"><net_src comp="147" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="40" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="258"><net_src comp="87" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="260"><net_src comp="255" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="261"><net_src comp="255" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="265"><net_src comp="100" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="268"><net_src comp="262" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="272"><net_src comp="210" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="278"><net_src comp="215" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="284"><net_src comp="124" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="124" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="26" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="32" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="281" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="291" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="308"><net_src comp="34" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="291" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="310"><net_src comp="36" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="311"><net_src comp="38" pin="0"/><net_sink comp="302" pin=3"/></net>

<net id="318"><net_src comp="136" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="136" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="136" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="52" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="120" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="24" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="342"><net_src comp="68" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="158" pin="4"/><net_sink comp="336" pin=1"/></net>

<net id="344"><net_src comp="38" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="345"><net_src comp="70" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="350"><net_src comp="336" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="72" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="158" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="352" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="366"><net_src comp="158" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="368"><net_src comp="363" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="373"><net_src comp="158" pin="4"/><net_sink comp="369" pin=1"/></net>

<net id="380"><net_src comp="297" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="386"><net_src comp="302" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="392"><net_src comp="252" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="397"><net_src comp="247" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="402"><net_src comp="312" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="407"><net_src comp="235" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="412"><net_src comp="315" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="420"><net_src comp="324" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="425"><net_src comp="330" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="430"><net_src comp="241" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="436"><net_src comp="164" pin="9"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="441"><net_src comp="183" pin="9"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="446"><net_src comp="210" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="451"><net_src comp="235" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="453"><net_src comp="448" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="457"><net_src comp="238" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="459"><net_src comp="454" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="466"><net_src comp="80" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="471"><net_src comp="93" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="476"><net_src comp="106" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="481"><net_src comp="113" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="486"><net_src comp="369" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="491"><net_src comp="219" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="496"><net_src comp="223" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="501"><net_src comp="227" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="506"><net_src comp="231" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="511"><net_src comp="210" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="516"><net_src comp="215" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="100" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: X_R | {1 2 49 56 }
	Port: X_I | {1 2 49 56 }
 - Input state : 
	Port: fft : X_R | {1 2 36 37 43 44 50 51 }
	Port: fft : X_I | {1 2 36 37 43 44 50 51 }
	Port: fft : ref_4oPi_table_256_V | {32 33 }
	Port: fft : fourth_order_double_4 | {32 33 }
	Port: fft : fourth_order_double_5 | {32 33 }
	Port: fft : fourth_order_double_6 | {32 33 }
	Port: fft : fourth_order_double_7 | {32 33 }
	Port: fft : fourth_order_double_s | {32 33 }
  - Chain level:
	State 1
	State 2
	State 3
		zext_ln50 : 1
		icmp_ln50 : 1
		br_ln50 : 2
		DFTpts : 2
		zext_ln51 : 3
		trunc_ln : 3
		tmp : 4
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
		zext_ln57 : 1
		icmp_ln57 : 1
		j : 1
		br_ln57 : 2
		x_assign : 1
		a : 1
	State 32
		tmp_i_i : 1
		tmp_i_i9 : 1
	State 33
	State 34
	State 35
	State 36
		tmp_12 : 1
		icmp_ln63 : 2
		br_ln63 : 3
		i_lower : 1
		sext_ln65 : 2
		X_R_addr : 3
		X_R_load : 4
		X_I_addr : 3
		X_I_load : 4
		sext_ln67 : 1
		X_R_addr_1 : 2
		X_I_addr_1 : 2
		i_3 : 1
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|          | grp_sin_or_cos_double_s_fu_164 |    94   |  8.305  |   2534  |   4796  |
|   call   | grp_sin_or_cos_double_s_fu_183 |    94   |  8.305  |   2534  |   4796  |
|          |     grp_bit_reverse_fu_202     |    0    |  3.984  |   197   |   123   |
|----------|--------------------------------|---------|---------|---------|---------|
|   ddiv   |           grp_fu_247           |    0    |    0    |   2248  |   3242  |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           grp_fu_219           |    3    |    0    |   128   |   138   |
|   fmul   |           grp_fu_223           |    3    |    0    |   128   |   138   |
|          |           grp_fu_227           |    3    |    0    |   128   |   138   |
|          |           grp_fu_231           |    3    |    0    |   128   |   138   |
|----------|--------------------------------|---------|---------|---------|---------|
|   fadd   |           grp_fu_210           |    2    |    0    |   227   |   214   |
|          |           grp_fu_215           |    2    |    0    |   227   |   214   |
|----------|--------------------------------|---------|---------|---------|---------|
|  sitodp  |           grp_fu_252           |    0    |    0    |   260   |   415   |
|----------|--------------------------------|---------|---------|---------|---------|
|  fptrunc |           grp_fu_235           |    0    |    0    |   128   |    97   |
|          |           grp_fu_238           |    0    |    0    |   128   |    97   |
|----------|--------------------------------|---------|---------|---------|---------|
|   fpext  |           grp_fu_241           |    0    |    0    |   100   |   139   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |            j_fu_324            |    0    |    0    |    0    |    17   |
|    add   |          stage_fu_330          |    0    |    0    |    0    |    12   |
|          |         i_lower_fu_352         |    0    |    0    |    0    |    39   |
|          |           i_3_fu_369           |    0    |    0    |    0    |    39   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        icmp_ln50_fu_285        |    0    |    0    |    0    |    9    |
|   icmp   |        icmp_ln57_fu_319        |    0    |    0    |    0    |    13   |
|          |        icmp_ln63_fu_346        |    0    |    0    |    0    |    20   |
|----------|--------------------------------|---------|---------|---------|---------|
|    shl   |          DFTpts_fu_291         |    0    |    0    |    0    |    9    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        zext_ln50_fu_281        |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln51_fu_297        |    0    |    0    |    0    |    0    |
|          |          numBF_fu_312          |    0    |    0    |    0    |    0    |
|          |        zext_ln57_fu_315        |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|partselect|         trunc_ln_fu_302        |    0    |    0    |    0    |    0    |
|          |          tmp_12_fu_336         |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   sext   |        sext_ln65_fu_357        |    0    |    0    |    0    |    0    |
|          |        sext_ln67_fu_363        |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |   204   |  20.594 |   9095  |  14843  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |
+---------------------+--------+--------+--------+
|fourth_order_double_4|    -   |   59   |   236  |
|fourth_order_double_5|    -   |   52   |   208  |
|fourth_order_double_6|    -   |   44   |   176  |
|fourth_order_double_7|    -   |   33   |   132  |
|fourth_order_double_s|    -   |   25   |   100  |
| ref_4oPi_table_256_V|    8   |    0   |    0   |
+---------------------+--------+--------+--------+
|        Total        |    8   |   213  |   852  |
+---------------------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|X_I_addr_1_reg_478|   10   |
| X_I_addr_reg_468 |   10   |
|X_R_addr_1_reg_473|   10   |
| X_R_addr_reg_463 |   10   |
|    a_0_reg_143   |   32   |
|     a_reg_443    |   32   |
|     c_reg_448    |   32   |
|     e_reg_404    |   32   |
|    i_0_reg_155   |   32   |
|    i_3_reg_483   |   32   |
|     i_reg_132    |   10   |
|     j_reg_417    |   10   |
|   numBF_reg_399  |   32   |
|      reg_255     |   32   |
|      reg_262     |   32   |
|      reg_269     |   32   |
|      reg_275     |   32   |
|     s_reg_454    |   32   |
|  stage_0_reg_120 |    4   |
|   stage_reg_422  |    4   |
|   tmp_1_reg_508  |   32   |
|   tmp_2_reg_394  |   64   |
|   tmp_6_reg_513  |   32   |
|   tmp_7_reg_488  |   32   |
|   tmp_8_reg_493  |   32   |
|   tmp_9_reg_498  |   32   |
| tmp_i_i9_reg_438 |   64   |
|  tmp_i_i_reg_433 |   64   |
|    tmp_reg_389   |   64   |
|   tmp_s_reg_503  |   32   |
| trunc_ln_reg_383 |   10   |
| x_assign_reg_427 |   64   |
| zext_ln51_reg_377|   32   |
| zext_ln57_reg_409|   32   |
+------------------+--------+
|       Total      |  1038  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_87        |  p0  |   3  |  10  |   30   ||    15   |
|        grp_access_fu_87        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_access_fu_100       |  p0  |   3  |  10  |   30   ||    15   |
|        grp_access_fu_100       |  p1  |   2  |  32  |   64   ||    9    |
|         stage_0_reg_120        |  p0  |   2  |   4  |    8   ||    9    |
|           a_0_reg_143          |  p0  |   2  |  32  |   64   ||    9    |
| grp_sin_or_cos_double_s_fu_164 |  p1  |   2  |  64  |   128  ||    9    |
| grp_sin_or_cos_double_s_fu_183 |  p1  |   2  |  64  |   128  ||    9    |
|           grp_fu_210           |  p0  |   3  |  32  |   96   ||    15   |
|           grp_fu_210           |  p1  |   3  |  32  |   96   ||    15   |
|           grp_fu_215           |  p0  |   2  |  32  |   64   ||    9    |
|           grp_fu_215           |  p1  |   2  |  32  |   64   ||    9    |
|           grp_fu_235           |  p0  |   2  |  64  |   128  ||    9    |
|           grp_fu_252           |  p0  |   2  |  11  |   22   ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   986  ||  12.289 ||   150   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   204  |   20   |  9095  |  14843 |
|   Memory  |    8   |    -   |    -   |   213  |   852  |
|Multiplexer|    -   |    -   |   12   |    -   |   150  |
|  Register |    -   |    -   |    -   |  1038  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |   204  |   32   |  10346 |  15845 |
+-----------+--------+--------+--------+--------+--------+
