Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 17:47:05 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_334_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 Delay1No23_instance/Y_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum23_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 0.918ns (27.080%)  route 2.472ns (72.920%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.971ns = ( 6.971 - 4.000 ) 
    Source Clock Delay      (SCD):    3.612ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.675ns (routing 1.576ns, distribution 1.099ns)
  Clock Net Delay (Destination): 2.324ns (routing 1.429ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=25577, routed)       2.675     3.612    Delay1No23_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X144Y192       FDCE                                         r  Delay1No23_instance/Y_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y192       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.691 r  Delay1No23_instance/Y_reg[26]/Q
                         net (fo=9, routed)           0.734     4.425    Delay1No22_instance/Y_reg[33]_0[26]
    SLICE_X126Y177       LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     4.523 r  Delay1No22_instance/geqOp_carry__0_i_11__5/O
                         net (fo=1, routed)           0.022     4.545    Sum23_1_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[5]
    SLICE_X126Y177       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.704 r  Sum23_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.730    Sum23_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X126Y178       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.782 r  Sum23_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.415     5.197    Delay1No22_instance/CO[0]
    SLICE_X127Y183       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     5.286 r  Delay1No22_instance/shiftedFracY_d1[32]_i_5__5/O
                         net (fo=3, routed)           0.226     5.512    Delay1No22_instance/Sum23_1_impl_instance/FPAddSubOp_instance/expDiff__26[2]
    SLICE_X129Y179       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     5.602 r  Delay1No22_instance/shiftedFracY_d1[32]_i_9__5/O
                         net (fo=3, routed)           0.090     5.692    Delay1No22_instance/shiftedFracY_d1[32]_i_9__5_n_0
    SLICE_X129Y178       LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     5.780 r  Delay1No22_instance/shiftedFracY_d1[12]_i_3__5/O
                         net (fo=33, routed)          0.419     6.199    Delay1No23_instance/shiftVal__5[0]
    SLICE_X126Y175       LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.090     6.289 r  Delay1No23_instance/shiftedFracY_d1[35]_i_2__5/O
                         net (fo=4, routed)           0.241     6.530    Delay1No23_instance/Sum23_1_impl_instance/level2[12]
    SLICE_X126Y182       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     6.653 r  Delay1No23_instance/shiftedFracY_d1[35]_i_1__5/O
                         net (fo=2, routed)           0.250     6.903    Delay1No22_instance/Y_reg[26]_0[12]
    SLICE_X125Y176       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     6.953 r  Delay1No22_instance/shiftedFracY_d1[19]_i_1__5/O
                         net (fo=1, routed)           0.049     7.002    Sum23_1_impl_instance/FPAddSubOp_instance/shiftedFracY[8]
    SLICE_X125Y176       FDRE                                         r  Sum23_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=25577, routed)       2.324     6.971    Sum23_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X125Y176       FDRE                                         r  Sum23_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]/C
                         clock pessimism              0.438     7.408    
                         clock uncertainty           -0.035     7.373    
    SLICE_X125Y176       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.398    Sum23_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]
  -------------------------------------------------------------------
                         required time                          7.398    
                         arrival time                          -7.002    
  -------------------------------------------------------------------
                         slack                                  0.396    




