\subsection{fx3\+\_\+fifo\+\_\+data.\+vhd}
\label{fx3__fifo__data_8vhd_source}\index{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/testing/fx3\+\_\+fifo\+\_\+data.\+vhd@{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/testing/fx3\+\_\+fifo\+\_\+data.\+vhd}}

\begin{DoxyCode}
00001 \textcolor{keyword}{-- ---------------------------------------------------------------------------- }
00002 \textcolor{keyword}{-- FILE:    file\_name.vhd}
00003 \textcolor{keyword}{-- DESCRIPTION: describe}
00004 \textcolor{keyword}{-- DATE:    Feb 13, 2014}
00005 \textcolor{keyword}{-- AUTHOR(s):   Lime Microsystems}
00006 \textcolor{keyword}{-- REVISIONS:}
00007 \textcolor{keyword}{-- ---------------------------------------------------------------------------- }
00008 \textcolor{vhdlkeyword}{library }\textcolor{keywordflow}{ieee};
00009 \textcolor{vhdlkeyword}{use }ieee.std\_logic\_1164.\textcolor{keywordflow}{all};
00010 \textcolor{vhdlkeyword}{use }ieee.numeric\_std.\textcolor{keywordflow}{all};
00011 
00012 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00013 \textcolor{keyword}{-- Entity declaration}
00014 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00015 \textcolor{keywordflow}{entity }fx3_fifo_data \textcolor{keywordflow}{is}
00016   \textcolor{keywordflow}{port} \textcolor{vhdlchar}{(}
00017 \textcolor{keyword}{        --input ports }
00018         \textcolor{vhdlchar}{clk}       \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
00019         \textcolor{vhdlchar}{reset_n}   \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
00020           \textcolor{vhdlchar}{wrusedw}   \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{11} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00021           \textcolor{vhdlchar}{wrreq}     \textcolor{vhdlchar}{:} \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00022           \textcolor{vhdlchar}{out_data}  \textcolor{vhdlchar}{:} \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{63} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}
00023 
00024 \textcolor{keyword}{        --output ports }
00025         
00026         \textcolor{vhdlchar}{)};
00027 \textcolor{keywordflow}{end} \textcolor{vhdlchar}{fx3\_fifo\_data};
00028 
00029 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00030 \textcolor{keyword}{-- Architecture}
00031 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00032 \textcolor{keywordflow}{architecture} arch \textcolor{keywordflow}{of} fx3_fifo_data is
00033 \textcolor{keyword}{--declare signals,  components here}
00034 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{cnt} \textcolor{vhdlchar}{:} \textcolor{comment}{unsigned} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00035 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{data_h} \textcolor{vhdlchar}{:} \textcolor{comment}{unsigned}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00036 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{data_l} \textcolor{vhdlchar}{:} \textcolor{comment}{unsigned}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00037 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wrreq_sig}    \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic}; 
00038 
00039   
00040 \textcolor{vhdlkeyword}{begin}
00041 
00042 
00043   \textcolor{keywordflow}{process}(reset_n, clk)
00044 \textcolor{vhdlkeyword}{    begin}
00045       \textcolor{keywordflow}{if} \textcolor{vhdlchar}{reset_n}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00046         \textcolor{vhdlchar}{wrreq_sig}\textcolor{vhdlchar}{<=}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}; 
00047           \textcolor{vhdlchar}{cnt}\textcolor{vhdlchar}{<=}\textcolor{vhdlchar}{(}\textcolor{keywordflow}{others}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00048         \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{clk} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then}
00049           \textcolor{keywordflow}{if} \textcolor{comment}{unsigned}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{wrusedw}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2000} \textcolor{keywordflow}{then} 
00050                 \textcolor{vhdlchar}{wrreq_sig}\textcolor{vhdlchar}{<=}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'};
00051             \textcolor{keywordflow}{else} 
00052                 \textcolor{vhdlchar}{wrreq_sig}\textcolor{vhdlchar}{<=}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
00053             \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00054             
00055             \textcolor{keywordflow}{if} \textcolor{vhdlchar}{wrreq_sig}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00056                 \textcolor{vhdlchar}{cnt}\textcolor{vhdlchar}{<=}\textcolor{vhdlchar}{cnt}\textcolor{vhdlchar}{+}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2};
00057             \textcolor{keywordflow}{else} 
00058                 \textcolor{vhdlchar}{cnt}\textcolor{vhdlchar}{<=}\textcolor{vhdlchar}{cnt};
00059             \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00060         \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00061     \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00062      
00063      \textcolor{keywordflow}{process}(cnt)
00064 \textcolor{vhdlkeyword}{     begin}
00065         \textcolor{vhdlchar}{data_h}\textcolor{vhdlchar}{<=}\textcolor{vhdlchar}{cnt}\textcolor{vhdlchar}{+}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1};
00066     \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00067      
00068      
00069      \textcolor{vhdlchar}{out_data}\textcolor{vhdlchar}{<=}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{data_h}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{cnt}\textcolor{vhdlchar}{)};
00070      \textcolor{vhdlchar}{wrreq}\textcolor{vhdlchar}{<=}\textcolor{vhdlchar}{wrreq_sig};
00071   
00072 \textcolor{keywordflow}{end} \textcolor{vhdlchar}{arch};   
00073 
00074 
00075 
00076 
\end{DoxyCode}
