

<!DOCTYPE html>
<html lang="en">

<head>

  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="generator" content="HelpNDoc Personal Edition 9.0.0.156">
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <link rel="icon" href="favicon.ico"/>

  <title>Invalid Address Error</title>
  <meta name="description" content="Complete documentation of IDesignSpec suite of products" /> 
  <meta name="keywords" content="Advanced Topics">



  
  

  <!-- Twitter Card data -->
  <meta name="twitter:card" content="summary">
  <meta name="twitter:title" content="Invalid Address Error">
  <meta name="twitter:description" content="Complete documentation of IDesignSpec suite of products">

  <!-- Open Graph data -->
  <meta property="og:title" content="Invalid Address Error" />
  <meta property="og:type" content="article" />
  <meta property="og:description" content="Complete documentation of IDesignSpec suite of products" />
  <meta property="og:site_name" content="IDesignSpec&trade;" /> 

  <!-- Bootstrap core CSS -->
  <link href="vendors/bootstrap-3.4.1/css/bootstrap.min.css" rel="stylesheet"/>

  <!-- IE10 viewport hack for Surface/desktop Windows 8 bug -->
  <link href="vendors/bootstrap-3.4.1/css/ie10-viewport-bug-workaround.css" rel="stylesheet"/>

  <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
  <!--[if lt IE 9]>
      <script src="vendors/html5shiv-3.7.3/html5shiv.min.js"></script>
      <script src="vendors/respond-1.4.2/respond.min.js"></script>
    <![endif]-->

  <!-- JsTree styles -->
  <link href="vendors/jstree-3.3.10/themes/default/style.min.css" rel="stylesheet"/>

  <!-- Hnd styles -->
  <link href="css/layout.min.css" rel="stylesheet" />
  <link href="css/effects.min.css" rel="stylesheet" />
  <link href="css/theme-light-blue.min.css" rel="stylesheet" />
  <link href="css/print.min.css" rel="stylesheet" media="print" />
  <style type="text/css">nav { width: 350px} @media screen and (min-width:769px) { body.md-nav-expanded div#main { margin-left: 350px} body.md-nav-expanded header { padding-left: 364px} }</style>
  <style type="text/css">.navigation #inline-toc { width: auto !important}</style>

  <!-- Content style -->
  <link href="css/hnd.content.css" rel="stylesheet" />

  



</head>

<body class="md-nav-expanded">



  

  <div id="skip-link">
    <a href="#main-content" class="element-invisible">Skip to main content</a>
  </div>

  <header class="headroom">
    <button class="hnd-toggle btn btn-default">
      <span class="sr-only">Toggle navigation</span>
      <span class="icon-bar"></span><span class="icon-bar"></span><span class="icon-bar"></span>        
    </button>
    <h1>IDesignSpec&trade;</h1>
    
  </header>

  <nav id="panel-left" class="md-nav-expanded">
    <!-- Nav tabs -->
    <ul class="tab-tabs nav nav-tabs" role="tablist">
      <li id="nav-close" role="presentation"> 
        <button class="hnd-toggle btn btn-default" aria-label="close">
          <span class="glyphicon glyphicon-remove" aria-hidden="true"></span>
        </button>
      </li>
      
	  
        <li role="presentation" class="tab active">
            <a href="#contents" id="tab-contents" aria-controls="contents" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-list"></i>
                Contents
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#index" id="tab-index" aria-controls="index" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-asterisk"></i>
                Index
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#search" id="tab-search" aria-controls="search" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-search"></i>
                Search
            </a>
        </li>
      
    </ul>  <!-- /Nav tabs -->

    <!-- Tab panes -->
    <div class="tab-content">
	  
      <div role="tabpanel" class="tab-pane active" id="contents">
        <div id="toc" class="tree-container unselectable"
            data-url="_toc.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /contents-->
      
      <div role="tabpanel" class="tab-pane" id="index">
        <div id="keywords" class="tree-container unselectable"
            data-url="_keywords.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /index-->
      
      <div role="tabpanel" class="tab-pane" id="search">
        <div class="search-content">
          <div class="search-input">
            <form id="search-form">
              <div class="form-group">
                <div class="input-group">
                  <input type="text" class="form-control" id="input-search" name="input-search" placeholder="Search..." aria-label="Search..." />
                  <span class="input-group-btn">
                    <button class="btn btn-default" type="submit" aria-label="Search...">
                      <span class="glyphicon glyphicon-search" aria-hidden="true"></span>
                    </button>
                  </span>
                </div>
              </div>
            </form>
          </div>  <!-- /search-input -->
          <div class="search-result">
            <div id="search-info"></div>
            <div class="tree-container unselectable" id="search-tree"></div>
          </div>  <!-- /search-result -->
        </div>  <!-- /search-content -->
      </div>  <!-- /search-->
      
    </div>  <!-- /Tab panes -->

  </nav>

  <div id="main">

    <article>
        <div id="topic-content" class="container-fluid" 
		  data-hnd-id="InvalidAddressError"
		  data-hnd-context="471"
		  data-hnd-title="Invalid Address Error"
		>
            
                <div class="navigation">
                    <ol class="breadcrumb">
                        <li><a href="AdvancedTopics.html">Advanced Topics</a></li><li><a href="AdvancedRTL.html">Advanced RTL</a></li>
                    </ol>
                    <div class="nav-arrows">
                        <div class="btn-group btn-group" role="group"><a class="btn btn-default" href="AdvancedRTL.html" title="Advanced RTL" role="button"><span class="glyphicon glyphicon-menu-up" aria-hidden="true"></span></a><a class="btn btn-default" href="ParameterNameFormat.html" title="Parameter Name Format" role="button"><span class="glyphicon glyphicon-menu-left" aria-hidden="true"></span></a><a class="btn btn-default" href="PartialAccessError.html" title="Partial Access Error" role="button"><span class="glyphicon glyphicon-menu-right" aria-hidden="true"></span></a></div>
                    </div>
                </div> 
            

            <a id="main-content"></a>

            <h2>Invalid Address Error</h2>

            <div class="main-content">
                
<p class="rvps2"><a name="Invalid_addr_err"></a><span class="rvts198"><br/></span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps12"><span class="rvts14">In IDesignSpec</span><span class="rvts1087">TM</span><span class="rvts14"> (IDS), error gets asserted whenever a bus tries to do read/write operation on undefined addresses. Currently,while asserting error, IDS does not consider the type of bus transaction, i.e., read/write, being taking place. So, to make it based on bus transaction, a property ‘invalid_addr_err’ has been introduced. The possible value for this property can be ‘read’ or ‘write’ and it can be applied at the block level only.&nbsp;</span></p>
<p class="rvps12"><span class="rvts14">When the value of this property is set to ‘write’, &nbsp;i.e., {invalid_addr_err=write}, then invalid error will only get asserted for write transactions of bus and will return zero for read transaction. Similarly, invalid error for read transactions will be asserted and zero will be returned for write transactions on unspecified &nbsp;addresses, if ‘read’ is passed as a value to the property.</span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDSWord</span></p>
<p class="rvps3"><img alt="" style="width : 563px; height : 288px; padding : 1px;" src="lib/NewItem3278.png"></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDSExcel&nbsp;</span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 622px; height : 170px; padding : 1px;" src="lib/NewItem3277.png"></p>
<p class="rvps2"><span class="rvts1320"><br/></span></p>
<p class="rvps2"><span class="rvts15">SystemRDL</span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps2"><span class="rvts356">property invalid_addr_err {type=string; component=addrmap;};</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356">addrmap Block1{</span></p>
<p class="rvps2"><span class="rvts356"></span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">invalid_addr_err="write";</span></p>
<p class="rvps2"><span class="rvts356"></span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts356"></span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">reg {</span></p>
<p class="rvps2"><span class="rvts356"></span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">field{</span></p>
<p class="rvps2"><span class="rvts356"></span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">hw=rw;</span></p>
<p class="rvps2"><span class="rvts356"></span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">sw=rw;</span></p>
<p class="rvps2"><span class="rvts356"></span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">}F1[31:0] = 32'h0;</span></p>
<p class="rvps2"><span class="rvts356"></span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; }Reg2 @0x4;</span></p>
<p class="rvps2"><span class="rvts356"></span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356"></span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">reg {</span></p>
<p class="rvps2"><span class="rvts356"></span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">field{</span></p>
<p class="rvps2"><span class="rvts356"></span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">hw=rw;</span></p>
<p class="rvps2"><span class="rvts356"></span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">sw=rw;</span></p>
<p class="rvps2"><span class="rvts356"></span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">}F1[31:0] = 32'h0;</span></p>
<p class="rvps2"><span class="rvts356"></span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; }Reg3 @0x9; &nbsp;</span></p>
<p class="rvps2"><span class="rvts356"></span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts356">};</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">Generated RTL code</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts356">module Block1_IDS #(&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // &nbsp;PARAMETERS</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; ...</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; )</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; (</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // REGISTER : &nbsp;SIGNALS</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; ...</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; //AXI signals</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; ...</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; );</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; ...</span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; wire &nbsp;[63:0] emptyaddress0_error_l;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; wire &nbsp;[63:0] emptyaddress0_error_h;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts385">wire &nbsp; emptyaddress0_error;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;// ERROR SIGNAL</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; wire &nbsp;[63:0] emptyaddress1_error_l;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; wire &nbsp;[63:0] emptyaddress1_error_h;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts385">wire &nbsp; emptyaddress1_error;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;// ERROR SIGNAL</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts385">wire &nbsp; invalid_address_error;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;...</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign emptyaddress0_error_l &nbsp;= block_offset +'h0;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign emptyaddress0_error_h &nbsp;= block_offset +'h3;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign emptyaddress0_error &nbsp;= ((address[addr_width - 1 : 0] &nbsp;&gt;= emptyaddress0_error_l[addr_width - 1 : 0]) &amp;&amp; (address[addr_width - 1 : 0] &nbsp;&lt;= &nbsp;emptyaddress0_error_h[addr_width - 1 : 0])) ? 1'b1 : 1'b0;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign emptyaddress1_error_l &nbsp;= block_offset +'h8;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign emptyaddress1_error_h &nbsp;= block_offset +'h8;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign emptyaddress1_error &nbsp;= ((address[addr_width - 1 : 0] &nbsp;&gt;= emptyaddress1_error_l[addr_width - 1 : 0]) &amp;&amp; (address[addr_width - 1 : 0] &nbsp;&lt;= &nbsp;emptyaddress1_error_h[addr_width - 1 : 0])) ? 1'b1 : 1'b0;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;...</span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts385">assign invalid_address_error = emptyaddress0_error|</span></p>
<p class="rvps2"><span class="rvts385">&nbsp; &nbsp; emptyaddress1_error;</span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign wr_error = 1'b0;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign rd_error = 1'b0;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts385">assign wr_decode_error = invalid_address_error;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts385">assign rd_decode_error = 1'b0;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; ...&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">endmodule</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><a name="invalid_addr_err_vhdl"></a><span class="rvts15">Generated VHDL code</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts35">For read</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-- ERROR SIGNAL</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;emptyaddress0_error &lt;= '1' when (( unsigned (address(G_APB_ADDR_WIDTH -1 downto 0)) &gt;= emptyaddress0_error_l ) and ( unsigned (address(G_APB_ADDR_WIDTH -1 downto 0)) &lt;= emptyaddress0_error_h ) and </span><span class="rvts373">rd_stb = '1' </span><span class="rvts370">) else '0';</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;emptyaddress1_error &lt;= '1' when (( unsigned (address(G_APB_ADDR_WIDTH -1 downto 0)) &gt;= emptyaddress1_error_l ) and ( unsigned (address(G_APB_ADDR_WIDTH -1 downto 0)) &lt;= emptyaddress1_error_h ) and </span><span class="rvts373">rd_stb = '1</span><span class="rvts370">' ) else '0';</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;invalid_address_error &lt;= emptyaddress0_error or emptyaddress1_error;</span></p>
<p class="rvps2"><span class="rvts35">For write</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-- ERROR SIGNAL</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;emptyaddress0_error &lt;= '1' when (( unsigned (address(G_APB_ADDR_WIDTH -1 downto 0)) &gt;= emptyaddress0_error_l ) and ( unsigned (address(G_APB_ADDR_WIDTH -1 downto 0)) &lt;= emptyaddress0_error_h ) and </span><span class="rvts373">wr_stb = '1'</span><span class="rvts370"> ) else '0';</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;emptyaddress1_error &lt;= '1' when (( unsigned (address(G_APB_ADDR_WIDTH -1 downto 0)) &gt;= emptyaddress1_error_l ) and ( unsigned (address(G_APB_ADDR_WIDTH -1 downto 0)) &lt;= emptyaddress1_error_h ) and </span><span class="rvts373">wr_stb = '1' </span><span class="rvts370">) else '0';</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;invalid_address_error &lt;= emptyaddress0_error or emptyaddress1_error;</span><span class="rvts29">&nbsp;</span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts15">Note:</span><span class="rvts6"> </span><span class="rvts118">For generating the vhdl output, it is mandatory to use the </span><span class="rvts55">-fast_vhdl switch.</span></p>
<p class="rvps2"><span class="rvts55"><br/></span></p>
<p class="rvps14"><span class="rvts126">invalid_addr</span><a name="invalid_addr_err"></a><span class="rvts126">_err=</span><span class="rvts1321">razwi</span></p>
<p class="rvps14"><span class="rvts35"><br/></span></p>
<p class="rvps544"><span class="rvts36">RAZWI(</span><span class="rvts34">read-as-zero-write-ignore</span><span class="rvts36">):- The write transactions of the bus are ignored in case the empty address decode gets asserted and read as zero by default.</span></p>
<p class="rvps544"><span class="rvts36"><br/></span></p>
<p class="rvps544"><span class="rvts36">The possible value for this property can be ‘read’ or ‘write’ or ‘</span><span class="rvts140">razwi</span><span class="rvts36">’. ‘invalid_addr_err=</span><span class="rvts140">razwi</span><span class="rvts36">’ it can be applied at block and chip level.</span></p>
<p class="rvps544"><span class="rvts36"><br/></span></p>
<p class="rvps544"><span class="rvts36">When the value of this property is set to ‘</span><span class="rvts140">razwi</span><span class="rvts36">’ i.e., {invalid_addr_err=</span><span class="rvts140">razwi</span><span class="rvts36">}, then no invalid address error will be asserted neither for write transaction nor read transaction of bus.</span></p>
<p class="rvps544"><span class="rvts37"><br/></span></p>
<p class="rvps10"><span class="rvts34">When the value of this property is set to ‘write’, &nbsp;i.e., {invalid_addr_err=write}, then invalid error will only get asserted for write transactions of bus and will return zero for read transaction. Similarly, invalid error for read transactions will be asserted and zero will be returned for write transactions on unspecified &nbsp;addresses, if ‘read’ is passed as a value to the property.</span></p>
<p class="rvps10"><span class="rvts34"><br/></span></p>
<p class="rvps544"><span class="rvts380">Note-</span><span class="rvts37"> This property will have impact only on Verilog output.</span></p>
<p class="rvps544"><span class="rvts37"><br/></span></p>
<p class="rvps10"><span class="rvts35">SystemRDL</span></p>
<p class="rvps10"><span class="rvts175"><br/></span></p>
<p class="rvps10"><span class="rvts370"><br/></span></p>
<p class="rvps10"><span class="rvts370">property invalid_addr_err {type = string;component = addrmap;};</span></p>
<p class="rvps10"><span class="rvts370"><br/></span></p>
<p class="rvps10"><span class="rvts370">addrmap chip_name {</span></p>
<p class="rvps10"><span class="rvts370">&nbsp; &nbsp; invalid_addr_err = "razwi";</span></p>
<p class="rvps10"><span class="rvts370">&nbsp; &nbsp; addrmap Block1 {</span></p>
<p class="rvps10"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; reg Reg1 {</span></p>
<p class="rvps10"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; field {}f1[15:0] = 16'h0;</span></p>
<p class="rvps10"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; field {}f2[31:16] = 16'h0;</span></p>
<p class="rvps10"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; };</span></p>
<p class="rvps10"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; Reg1 Reg1 @0x10;</span></p>
<p class="rvps10"><span class="rvts370">&nbsp; &nbsp; };</span></p>
<p class="rvps10"><span class="rvts370">&nbsp; &nbsp; addrmap Block2 {</span></p>
<p class="rvps10"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; reg Reg2 {</span></p>
<p class="rvps10"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; field {}f1[15:0] = 16'h0;</span></p>
<p class="rvps10"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; field {}f2[31:16] = 16'h0;</span></p>
<p class="rvps10"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; };</span></p>
<p class="rvps10"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; Reg2 Reg2;</span></p>
<p class="rvps10"><span class="rvts370">&nbsp; &nbsp; };</span></p>
<p class="rvps10"><span class="rvts370">&nbsp; &nbsp; Block1 Block1 @0x4000;</span></p>
<p class="rvps10"><span class="rvts370">&nbsp; &nbsp; Block2 Block2;</span></p>
<p class="rvps10"><span class="rvts370">};</span></p>
<p class="rvps10"><span class="rvts370"><br/></span></p>
<p class="rvps10"><span class="rvts451"><br/></span></p>
<p class="rvps10"><span class="rvts451"><br/></span></p>
<p class="rvps10"><span class="rvts451"><br/></span></p>
<p class="rvps10"><span class="rvts451"><br/></span></p>
<p class="rvps10"><span class="rvts35">IDSWord</span></p>
<p class="rvps191"><img alt="" style="padding : 1px;" src="lib/NewItem3827.png"></p>
<p class="rvps10"><span class="rvts35"><br/></span></p>
<p class="rvps191"><span class="rvts198"><br/></span></p>
<p class="rvps10"><span class="rvts35">IDSExcel</span></p>
<p class="rvps10"><span class="rvts238"><br/></span></p>
<p class="rvps191"><img alt="" style="padding : 1px;" src="lib/NewItem3825.png"></p>
<p class="rvps544"><span class="rvts36"><br/></span></p>
<p class="rvps2"><span class="rvts15">Generated RTL code</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">.</span><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts15">.</span><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts15">.</span><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts15">.</span><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts15">.</span><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts15">.</span></p>
<p class="rvps2"><span class="rvts15">.</span><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts15">.</span></p>
<p class="rvps14"><span class="rvts304"><br/></span></p>
<p class="rvps2"><span class="rvts6">&nbsp; &nbsp; </span><span class="rvts356">wire Reg1_decode; &nbsp; &nbsp; &nbsp; &nbsp;// Write Decode</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; wire Reg1_wr_valid; &nbsp; &nbsp; &nbsp; &nbsp;// Write Valid</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; wire [63 : 0] Reg1_offset; &nbsp; &nbsp; &nbsp; &nbsp;// Offset</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; wire Reg1_rd_valid; &nbsp; &nbsp; &nbsp; &nbsp;// Read Valid</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; wire [bus_width-1 : 0] Reg1_rd_data; &nbsp; &nbsp; &nbsp; &nbsp;// Read Data</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; output Reg1_enb; // REGISTER ENABLE</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; reg [15 : 0] Reg1_F1_q; // FIELD : F1</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; input [16- 1 : 0] Reg1_F1_in;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; input Reg1_F1_in_enb;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; output [15 : 0] Reg1_F1_r;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; reg [15 : 0] Reg1_F2_q; // FIELD : F2</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; input [16- 1 : 0] Reg1_F2_in;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; input Reg1_F2_in_enb;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; output [15 : 0] Reg1_F2_r;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; wire [63:0] emptyaddress0_error_h;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; wire emptyaddress0_error;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; wire invalid_address_error;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; //AMBA signals</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; input hclk;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; input hresetn;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; input hwrite;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; input [addr_width-1 : 0] haddr;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; input [bus_width-1 : 0] hwdata;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; output [bus_width-1 : 0] hrdata;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; output [1 : 0] hresp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; output hready;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; input [1 : 0] htrans;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; input [2 : 0] hsize;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; input [3 : 0] hprot;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; wire [3 : 0] hprot_i;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; input hsel;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; input [2 : 0] hburst;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; wire [bus_width-1 : 0] reg_enb;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; wire clk;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; wire reset_l;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; wire rd_stb;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; wire rd_wait;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; wire wr_stb;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; wire [addr_width-1 : 0] address;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; wire &nbsp;[bus_width/8 -1 : 0] byte_enb;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; wire [bus_width-1 : 0] wr_data;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; wire request;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; wire [bus_width-1 : 0] rd_data;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; wire rd_data_vld;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; wire error;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; amba_widget # (.addr_width(addr_width), .bus_width(bus_width) )amba (</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .hclk(hclk),</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .hresetn(hresetn),</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .hsize(hsize),</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .hresp(hresp),</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .hwrite(hwrite),</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .hwdata(hwdata),</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .haddr(haddr),</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .hrdata(hrdata),</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .hready(hready),</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .htrans(htrans),</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .hburst(hburst),</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .hsel(hsel),</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .hprot(hprot),</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .hprot_i(hprot_i),</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .clk(clk),</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .reset_l(reset_l),</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .request(request),</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .wr_stb(wr_stb),</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .rd_stb(rd_stb),</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .rd_data(rd_data),</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .wr_data(wr_data),</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .rd_wait(rd_wait),</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .address(address),</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .rd_data_vld(rd_data_vld),</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .byte_enb(byte_enb),</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .error(error));</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // end widget</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign reg_enb = {</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; {8{byte_enb[3]}} ,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; {8{byte_enb[2]}} ,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; {8{byte_enb[1]}} ,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; {8{byte_enb[0]}}};</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356"></span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;</span></p>
<p class="rvps2"><span class="rvts356"></span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;</span></p>
<p class="rvps2"><span class="rvts356"></span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; //----------------------------------------------------------------------------------------------------</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // REGISTER &nbsp; &nbsp; &nbsp;: &nbsp;REG1</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // ADDRESS &nbsp; &nbsp; &nbsp; : &nbsp;block_offset +'h10</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">WIDTH : 32</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // HW ACCESS &nbsp; &nbsp; : &nbsp;RW</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // SW ACCESS &nbsp; &nbsp; : &nbsp;READ-WRITE</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; //</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // FIELDS &nbsp; :</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // &nbsp; &nbsp; 15:0 : F1 &nbsp;( SW : RW HW : RW )</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // &nbsp; &nbsp; 31:16 : F2 &nbsp;( SW : RW HW : RW )</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; //-----------------------------------------------------------------------------</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; /* DESCRIPTION &nbsp;: &nbsp;NA</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; */</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign Reg1_wr_valid = Reg1_decode &amp;&amp; wr_stb &nbsp;;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign Reg1_offset = block_offset +'h10;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign Reg1_decode = (address[addr_width-1 : 0] == Reg1_offset[addr_width-1 : 0]) ? 1'b1 : 1'b0;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign Reg1_rd_valid = Reg1_decode &amp;&amp; rd_stb ;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign Reg1_enb = Reg1_wr_valid;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; //----------------------------------------------------------------------------</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // FIELD &nbsp;: F1</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // HW ACCESS &nbsp;: RW &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;WIDTH : 16</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // SW ACCESS &nbsp;: RW &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;OFFSET : 0</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; //-----------------------------------------------------------------</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; /*DESCRIPTION &nbsp; &nbsp;: NA</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; */</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; always @(posedge clk) &nbsp;begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; if (!reset_l)</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_F1_q &lt;= 16'd0;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; else</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; if (Reg1_F1_in_enb)</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> //F1 : HW Write</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_F1_q &lt;= Reg1_F1_in;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (Reg1_wr_valid)</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> //F1 : SW Write</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_F1_q &lt;= (wr_data [15 : 0] &nbsp;&amp; reg_enb &nbsp;[15 : 0] ) | (Reg1_F1_q &amp; (~reg_enb &nbsp;[15 : 0] ));</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; end //end always</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign Reg1_F1_r = Reg1_F1_q; // Field : F1</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; //----------------------------------------------------------------------------</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // FIELD &nbsp;: F2</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // HW ACCESS &nbsp;: RW &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;WIDTH : 16</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // SW ACCESS &nbsp;: RW &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;OFFSET : 16</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; //-----------------------------------------------------------------</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; /*DESCRIPTION &nbsp; &nbsp;: NA</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; */</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; always @(posedge clk) &nbsp;begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; if (!reset_l)</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_F2_q &lt;= 16'd0;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; else</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; if (Reg1_F2_in_enb)</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> //F2 : HW Write</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_F2_q &lt;= Reg1_F2_in;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (Reg1_wr_valid)</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> //F2 : SW Write</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_F2_q &lt;= (wr_data [31 : 16] &nbsp;&amp; reg_enb &nbsp;[31 : 16] ) | (Reg1_F2_q &amp; (~reg_enb &nbsp;[31 : 16] ));</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; end //end always</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign Reg1_F2_r = Reg1_F2_q; // Field : F2</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign Reg1_rd_data &nbsp;= Reg1_rd_valid ? {Reg1_F2_q, Reg1_F1_q} : 32'd0;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign emptyaddress0_error_h = block_offset + block_size-1;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign emptyaddress0_error = (address[addr_width - 1 : 0] &nbsp;&gt; emptyaddress0_error_h[addr_width - 1 : 0]) ? 1'b1 : 1'b0 ;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign rd_data_vld = rd_stb;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign rd_data = Reg1_rd_data ;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign request = 1'b1;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign rd_wait = 1'b1;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign invalid_address_error = emptyaddress0_error ;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign error = invalid_address_error;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">endmodule</span><span class="rvts6"></span></p>
<p class="rvps5" style="clear: both;"><span class="rvts12">Created with the Personal Edition of HelpNDoc: </span><a class="rvts13" href="https://www.helpndoc.com/feature-tour/iphone-website-generation">Create iPhone web-based documentation</a></p>

            </div>
            
            <div id="topic_footer"><div id="topic_footer_content">&copy; 2007 - 2023 Agnisys&reg; Inc. All Rights Reserved.                                         https://www.agnisys.com/submit-feedback/                 </div></div>
        </div>  <!-- /#topic-content -->
    </article>

    <footer></footer>

  </div>  <!-- /#main -->

  <div class="mask" data-toggle="sm-nav-expanded"></div>
  
  <!-- Modal -->
  <div class="modal fade" id="hndModal" tabindex="-1" role="dialog" aria-labelledby="hndModalLabel">
    <div class="modal-dialog" role="document">
      <div class="modal-content">
        <div class="modal-header">
          <button type="button" class="close" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">&times;</span></button>
          <h4 class="modal-title" id="hndModalLabel"></h4>
        </div>
        <div class="modal-body">
        </div>
        <div class="modal-footer">
          <button type="button" class="btn btn-primary modal-btn-close" data-dismiss="modal">Close</button>
        </div>
      </div>
    </div>
  </div>

  <!-- Splitter -->
  <div id="hnd-splitter" style="left: 350px"></div>  

  <!-- Scripts -->
  <script src="vendors/jquery-3.5.1/jquery.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/bootstrap.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/ie10-viewport-bug-workaround.js"></script>
  <script src="vendors/markjs-8.11.1/jquery.mark.min.js"></script>
  <script src="vendors/uri-1.19.11/uri.min.js"></script>
  <script src="vendors/imageMapResizer-1.0.10/imageMapResizer.min.js"></script>
  <script src="vendors/headroom-0.11.0/headroom.min.js"></script>
  <script src="vendors/jstree-3.3.10/jstree.min.js"></script>  
  <script src="vendors/interactjs-1.9.22/interact.min.js"></script>  

  <!-- HelpNDoc scripts -->
  <script src="js/polyfill.object.min.js"></script>
  <script src="_translations.js"></script>
  <script src="js/hndsd.min.js"></script>
  <script src="js/hndse.min.js"></script>
  <script src="js/app.min.js"></script>

  <!-- Init script -->
  <script>
    $(function() {
      // Create the app
      var app = new Hnd.App({
        searchEngineMinChars: 3
      });
      // Update translations
      hnd_ut(app);
	  // Instanciate imageMapResizer
	  imageMapResize();
	  // Custom JS
	  
      // Boot the app
      app.Boot();
    });
  </script>



</body>

</html>

