Part,IBIS File,IBIS Component,IBIS Model,Model Type,Corner,Mode,Vmeas R,Vmeas R Value,Vmeas F,Vmeas F Value,AC Overshoot Time,AC Overshoot Time Value,Slew Time Max,Slew Time Max Value,Overshoot High,Overshoot High Value,AC Overshoot High,AC Overshoot High Value,Vin AC High,Vin AC High Value,Vin DC High,Vin DC High Value,Ringback High,Ringback High Value,VinMeas R High,VinMeas R High Value,VinMeas F High,VinMeas F High Value,VinMeas R Low,VinMeas R Low Value,VinMeas F Low,VinMeas F Low Value,VinVref,VinVref Value,Ringback Low,Ringback Low Value,Vin DC Low,Vin DC Low Value,Vin AC Low,Vin AC Low Value,AC Overshoot Low,AC Overshoot Low Value,Overshoot Low,Overshoot Low Value,VCM Min,VCM Min Value,VCM Max,VCM Max Value
stratix,stratix.ibs,Stratix,1s_gtl25_io,I/O_open_drain,FF,,Vmeas,.8,Vmeas,.8,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinL,.75,VinL,.75,(Vin_Meas_Low+Vin_Meas_High)/2,.8,VinL,.75,VinL,.75,VinL,.75,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_gtl25_io,I/O_open_drain,TT,,Vmeas,.8,Vmeas,.8,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinL,.75,VinL,.75,(Vin_Meas_Low+Vin_Meas_High)/2,.8,VinL,.75,VinL,.75,VinL,.75,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_gtl25_io,I/O_open_drain,SS,,Vmeas,.8,Vmeas,.8,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinL,.75,VinL,.75,(Vin_Meas_Low+Vin_Meas_High)/2,.8,VinL,.75,VinL,.75,VinL,.75,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_gtl33_io,I/O_open_drain,FF,,Vmeas,.8,Vmeas,.8,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinL,.75,VinL,.75,(Vin_Meas_Low+Vin_Meas_High)/2,.8,VinL,.75,VinL,.75,VinL,.75,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_gtl33_io,I/O_open_drain,TT,,Vmeas,.8,Vmeas,.8,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinL,.75,VinL,.75,(Vin_Meas_Low+Vin_Meas_High)/2,.8,VinL,.75,VinL,.75,VinL,.75,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_gtl33_io,I/O_open_drain,SS,,Vmeas,.8,Vmeas,.8,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinL,.75,VinL,.75,(Vin_Meas_Low+Vin_Meas_High)/2,.8,VinL,.75,VinL,.75,VinL,.75,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_gtlp25_io,I/O_open_drain,FF,,Vmeas,1.,Vmeas,1.,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.1,VinH,1.1,VinH,1.1,VinH,1.1,VinH,1.1,VinL,.9,VinL,.9,(Vin_Meas_Low+Vin_Meas_High)/2,1.,VinL,.9,VinL,.9,VinL,.9,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_gtlp25_io,I/O_open_drain,TT,,Vmeas,1.,Vmeas,1.,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.1,VinH,1.1,VinH,1.1,VinH,1.1,VinH,1.1,VinL,.9,VinL,.9,(Vin_Meas_Low+Vin_Meas_High)/2,1.,VinL,.9,VinL,.9,VinL,.9,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_gtlp25_io,I/O_open_drain,SS,,Vmeas,1.,Vmeas,1.,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.1,VinH,1.1,VinH,1.1,VinH,1.1,VinH,1.1,VinL,.9,VinL,.9,(Vin_Meas_Low+Vin_Meas_High)/2,1.,VinL,.9,VinL,.9,VinL,.9,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_gtlp33_io,I/O_open_drain,FF,,Vmeas,1.,Vmeas,1.,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.1,VinH,1.1,VinH,1.1,VinH,1.1,VinH,1.1,VinL,.9,VinL,.9,(Vin_Meas_Low+Vin_Meas_High)/2,1.,VinL,.9,VinL,.9,VinL,.9,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_gtlp33_io,I/O_open_drain,TT,,Vmeas,1.,Vmeas,1.,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.1,VinH,1.1,VinH,1.1,VinH,1.1,VinH,1.1,VinL,.9,VinL,.9,(Vin_Meas_Low+Vin_Meas_High)/2,1.,VinL,.9,VinL,.9,VinL,.9,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_gtlp33_io,I/O_open_drain,SS,,Vmeas,1.,Vmeas,1.,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.1,VinH,1.1,VinH,1.1,VinH,1.1,VinH,1.1,VinL,.9,VinL,.9,(Vin_Meas_Low+Vin_Meas_High)/2,1.,VinL,.9,VinL,.9,VinL,.9,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_gtl25_io_s,I/O_open_drain,FF,,Vmeas,.8,Vmeas,.8,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinL,.75,VinL,.75,(Vin_Meas_Low+Vin_Meas_High)/2,.8,VinL,.75,VinL,.75,VinL,.75,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_gtl25_io_s,I/O_open_drain,TT,,Vmeas,.8,Vmeas,.8,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinL,.75,VinL,.75,(Vin_Meas_Low+Vin_Meas_High)/2,.8,VinL,.75,VinL,.75,VinL,.75,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_gtl25_io_s,I/O_open_drain,SS,,Vmeas,.8,Vmeas,.8,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinL,.75,VinL,.75,(Vin_Meas_Low+Vin_Meas_High)/2,.8,VinL,.75,VinL,.75,VinL,.75,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_gtl33_io_s,I/O_open_drain,FF,,Vmeas,.8,Vmeas,.8,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinL,.75,VinL,.75,(Vin_Meas_Low+Vin_Meas_High)/2,.8,VinL,.75,VinL,.75,VinL,.75,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_gtl33_io_s,I/O_open_drain,TT,,Vmeas,.8,Vmeas,.8,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinL,.75,VinL,.75,(Vin_Meas_Low+Vin_Meas_High)/2,.8,VinL,.75,VinL,.75,VinL,.75,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_gtl33_io_s,I/O_open_drain,SS,,Vmeas,.8,Vmeas,.8,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinL,.75,VinL,.75,(Vin_Meas_Low+Vin_Meas_High)/2,.8,VinL,.75,VinL,.75,VinL,.75,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_gtlp25_io_s,I/O_open_drain,FF,,Vmeas,1.,Vmeas,1.,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.1,VinH,1.1,VinH,1.1,VinH,1.1,VinH,1.1,VinL,.9,VinL,.9,(Vin_Meas_Low+Vin_Meas_High)/2,1.,VinL,.9,VinL,.9,VinL,.9,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_gtlp25_io_s,I/O_open_drain,TT,,Vmeas,1.,Vmeas,1.,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.1,VinH,1.1,VinH,1.1,VinH,1.1,VinH,1.1,VinL,.9,VinL,.9,(Vin_Meas_Low+Vin_Meas_High)/2,1.,VinL,.9,VinL,.9,VinL,.9,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_gtlp25_io_s,I/O_open_drain,SS,,Vmeas,1.,Vmeas,1.,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.1,VinH,1.1,VinH,1.1,VinH,1.1,VinH,1.1,VinL,.9,VinL,.9,(Vin_Meas_Low+Vin_Meas_High)/2,1.,VinL,.9,VinL,.9,VinL,.9,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_gtlp33_io_s,I/O_open_drain,FF,,Vmeas,1.,Vmeas,1.,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.1,VinH,1.1,VinH,1.1,VinH,1.1,VinH,1.1,VinL,.9,VinL,.9,(Vin_Meas_Low+Vin_Meas_High)/2,1.,VinL,.9,VinL,.9,VinL,.9,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_gtlp33_io_s,I/O_open_drain,TT,,Vmeas,1.,Vmeas,1.,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.1,VinH,1.1,VinH,1.1,VinH,1.1,VinH,1.1,VinL,.9,VinL,.9,(Vin_Meas_Low+Vin_Meas_High)/2,1.,VinL,.9,VinL,.9,VinL,.9,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_gtlp33_io_s,I/O_open_drain,SS,,Vmeas,1.,Vmeas,1.,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.1,VinH,1.1,VinH,1.1,VinH,1.1,VinH,1.1,VinL,.9,VinL,.9,(Vin_Meas_Low+Vin_Meas_High)/2,1.,VinL,.9,VinL,.9,VinL,.9,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_gtl25_in,Input,FF,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinL,.75,VinL,.75,(Vin_Meas_Low+Vin_Meas_High)/2,.8,VinL,.75,VinL,.75,VinL,.75,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_gtl25_in,Input,TT,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinL,.75,VinL,.75,(Vin_Meas_Low+Vin_Meas_High)/2,.8,VinL,.75,VinL,.75,VinL,.75,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_gtl25_in,Input,SS,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinL,.75,VinL,.75,(Vin_Meas_Low+Vin_Meas_High)/2,.8,VinL,.75,VinL,.75,VinL,.75,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_gtl33_in,Input,FF,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinL,.75,VinL,.75,(Vin_Meas_Low+Vin_Meas_High)/2,.8,VinL,.75,VinL,.75,VinL,.75,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_gtl33_in,Input,TT,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinL,.75,VinL,.75,(Vin_Meas_Low+Vin_Meas_High)/2,.8,VinL,.75,VinL,.75,VinL,.75,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_gtl33_in,Input,SS,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinL,.75,VinL,.75,(Vin_Meas_Low+Vin_Meas_High)/2,.8,VinL,.75,VinL,.75,VinL,.75,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_gtlp25_in,Input,FF,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.1,VinH,1.1,VinH,1.1,VinH,1.1,VinH,1.1,VinL,.9,VinL,.9,(Vin_Meas_Low+Vin_Meas_High)/2,1.,VinL,.9,VinL,.9,VinL,.9,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_gtlp25_in,Input,TT,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.1,VinH,1.1,VinH,1.1,VinH,1.1,VinH,1.1,VinL,.9,VinL,.9,(Vin_Meas_Low+Vin_Meas_High)/2,1.,VinL,.9,VinL,.9,VinL,.9,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_gtlp25_in,Input,SS,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.1,VinH,1.1,VinH,1.1,VinH,1.1,VinH,1.1,VinL,.9,VinL,.9,(Vin_Meas_Low+Vin_Meas_High)/2,1.,VinL,.9,VinL,.9,VinL,.9,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_gtlp33_in,Input,FF,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.1,VinH,1.1,VinH,1.1,VinH,1.1,VinH,1.1,VinL,.9,VinL,.9,(Vin_Meas_Low+Vin_Meas_High)/2,1.,VinL,.9,VinL,.9,VinL,.9,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_gtlp33_in,Input,TT,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.1,VinH,1.1,VinH,1.1,VinH,1.1,VinH,1.1,VinL,.9,VinL,.9,(Vin_Meas_Low+Vin_Meas_High)/2,1.,VinL,.9,VinL,.9,VinL,.9,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_gtlp33_in,Input,SS,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.1,VinH,1.1,VinH,1.1,VinH,1.1,VinH,1.1,VinL,.9,VinL,.9,(Vin_Meas_Low+Vin_Meas_High)/2,1.,VinL,.9,VinL,.9,VinL,.9,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ctt33_io,I/O,FF,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,1.3,VinL,1.3,(Vin_Meas_Low+Vin_Meas_High)/2,1.5,VinL,1.3,VinL,1.3,VinL,1.3,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ctt33_io,I/O,TT,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,1.3,VinL,1.3,(Vin_Meas_Low+Vin_Meas_High)/2,1.5,VinL,1.3,VinL,1.3,VinL,1.3,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ctt33_io,I/O,SS,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,1.3,VinL,1.3,(Vin_Meas_Low+Vin_Meas_High)/2,1.5,VinL,1.3,VinL,1.3,VinL,1.3,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ctt33_io_s,I/O,FF,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,1.3,VinL,1.3,(Vin_Meas_Low+Vin_Meas_High)/2,1.5,VinL,1.3,VinL,1.3,VinL,1.3,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ctt33_io_s,I/O,TT,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,1.3,VinL,1.3,(Vin_Meas_Low+Vin_Meas_High)/2,1.5,VinL,1.3,VinL,1.3,VinL,1.3,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ctt33_io_s,I/O,SS,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,1.3,VinL,1.3,(Vin_Meas_Low+Vin_Meas_High)/2,1.5,VinL,1.3,VinL,1.3,VinL,1.3,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ctt33_in,Input,FF,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,1.3,VinL,1.3,(Vin_Meas_Low+Vin_Meas_High)/2,1.5,VinL,1.3,VinL,1.3,VinL,1.3,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ctt33_in,Input,TT,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,1.3,VinL,1.3,(Vin_Meas_Low+Vin_Meas_High)/2,1.5,VinL,1.3,VinL,1.3,VinL,1.3,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ctt33_in,Input,SS,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,1.3,VinL,1.3,(Vin_Meas_Low+Vin_Meas_High)/2,1.5,VinL,1.3,VinL,1.3,VinL,1.3,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_pci33_io,I/O,FF,,Voltage_Range/2.,1.65,Voltage_Range/2.,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.65,VinH,1.65,VinH,1.65,VinH,1.65,VinH,1.65,VinL,.99,VinL,.99,(Vin_Meas_Low+Vin_Meas_High)/2,1.32,VinL,.99,VinL,.99,VinL,.99,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_pci33_io,I/O,TT,,Voltage_Range/2.,1.65,Voltage_Range/2.,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.65,VinH,1.65,VinH,1.65,VinH,1.65,VinH,1.65,VinL,.99,VinL,.99,(Vin_Meas_Low+Vin_Meas_High)/2,1.32,VinL,.99,VinL,.99,VinL,.99,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_pci33_io,I/O,SS,,Voltage_Range/2.,1.65,Voltage_Range/2.,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.65,VinH,1.65,VinH,1.65,VinH,1.65,VinH,1.65,VinL,.99,VinL,.99,(Vin_Meas_Low+Vin_Meas_High)/2,1.32,VinL,.99,VinL,.99,VinL,.99,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_pci33_io_s,I/O,FF,,Voltage_Range/2.,1.65,Voltage_Range/2.,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.65,VinH,1.65,VinH,1.65,VinH,1.65,VinH,1.65,VinL,.99,VinL,.99,(Vin_Meas_Low+Vin_Meas_High)/2,1.32,VinL,.99,VinL,.99,VinL,.99,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_pci33_io_s,I/O,TT,,Voltage_Range/2.,1.65,Voltage_Range/2.,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.65,VinH,1.65,VinH,1.65,VinH,1.65,VinH,1.65,VinL,.99,VinL,.99,(Vin_Meas_Low+Vin_Meas_High)/2,1.32,VinL,.99,VinL,.99,VinL,.99,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_pci33_io_s,I/O,SS,,Voltage_Range/2.,1.65,Voltage_Range/2.,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.65,VinH,1.65,VinH,1.65,VinH,1.65,VinH,1.65,VinL,.99,VinL,.99,(Vin_Meas_Low+Vin_Meas_High)/2,1.32,VinL,.99,VinL,.99,VinL,.99,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_pci33_in,Input,FF,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.65,VinH,1.65,VinH,1.65,VinH,1.65,VinH,1.65,VinL,.99,VinL,.99,(Vin_Meas_Low+Vin_Meas_High)/2,1.32,VinL,.99,VinL,.99,VinL,.99,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_pci33_in,Input,TT,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.65,VinH,1.65,VinH,1.65,VinH,1.65,VinH,1.65,VinL,.99,VinL,.99,(Vin_Meas_Low+Vin_Meas_High)/2,1.32,VinL,.99,VinL,.99,VinL,.99,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_pci33_in,Input,SS,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.65,VinH,1.65,VinH,1.65,VinH,1.65,VinH,1.65,VinL,.99,VinL,.99,(Vin_Meas_Low+Vin_Meas_High)/2,1.32,VinL,.99,VinL,.99,VinL,.99,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl18c1_io,I/O,FF,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.025,VinH,1.025,VinH,1.025,VinH,1.025,VinH,1.025,VinL,.775,VinL,.775,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.775,VinL,.775,VinL,.775,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl18c1_io,I/O,TT,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.025,VinH,1.025,VinH,1.025,VinH,1.025,VinH,1.025,VinL,.775,VinL,.775,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.775,VinL,.775,VinL,.775,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl18c1_io,I/O,SS,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.025,VinH,1.025,VinH,1.025,VinH,1.025,VinH,1.025,VinL,.775,VinL,.775,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.775,VinL,.775,VinL,.775,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl18c2_io,I/O,FF,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.025,VinH,1.025,VinH,1.025,VinH,1.025,VinH,1.025,VinL,.775,VinL,.775,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.775,VinL,.775,VinL,.775,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl18c2_io,I/O,TT,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.025,VinH,1.025,VinH,1.025,VinH,1.025,VinH,1.025,VinL,.775,VinL,.775,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.775,VinL,.775,VinL,.775,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl18c2_io,I/O,SS,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.025,VinH,1.025,VinH,1.025,VinH,1.025,VinH,1.025,VinL,.775,VinL,.775,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.775,VinL,.775,VinL,.775,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl18c1_io_s,I/O,FF,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.025,VinH,1.025,VinH,1.025,VinH,1.025,VinH,1.025,VinL,.775,VinL,.775,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.775,VinL,.775,VinL,.775,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl18c1_io_s,I/O,TT,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.025,VinH,1.025,VinH,1.025,VinH,1.025,VinH,1.025,VinL,.775,VinL,.775,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.775,VinL,.775,VinL,.775,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl18c1_io_s,I/O,SS,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.025,VinH,1.025,VinH,1.025,VinH,1.025,VinH,1.025,VinL,.775,VinL,.775,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.775,VinL,.775,VinL,.775,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl18c2_io_s,I/O,FF,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.025,VinH,1.025,VinH,1.025,VinH,1.025,VinH,1.025,VinL,.775,VinL,.775,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.775,VinL,.775,VinL,.775,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl18c2_io_s,I/O,TT,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.025,VinH,1.025,VinH,1.025,VinH,1.025,VinH,1.025,VinL,.775,VinL,.775,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.775,VinL,.775,VinL,.775,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl18c2_io_s,I/O,SS,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.025,VinH,1.025,VinH,1.025,VinH,1.025,VinH,1.025,VinL,.775,VinL,.775,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.775,VinL,.775,VinL,.775,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl18_in,Input,FF,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.025,VinH,1.025,VinH,1.025,VinH,1.025,VinH,1.025,VinL,.775,VinL,.775,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.775,VinL,.775,VinL,.775,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl18_in,Input,TT,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.025,VinH,1.025,VinH,1.025,VinH,1.025,VinH,1.025,VinL,.775,VinL,.775,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.775,VinL,.775,VinL,.775,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl18_in,Input,SS,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.025,VinH,1.025,VinH,1.025,VinH,1.025,VinH,1.025,VinL,.775,VinL,.775,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.775,VinL,.775,VinL,.775,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl25c1_io,I/O,FF,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinL,1.07,VinL,1.07,(Vin_Meas_Low+Vin_Meas_High)/2,1.25,VinL,1.07,VinL,1.07,VinL,1.07,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl25c1_io,I/O,TT,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinL,1.07,VinL,1.07,(Vin_Meas_Low+Vin_Meas_High)/2,1.25,VinL,1.07,VinL,1.07,VinL,1.07,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl25c1_io,I/O,SS,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinL,1.07,VinL,1.07,(Vin_Meas_Low+Vin_Meas_High)/2,1.25,VinL,1.07,VinL,1.07,VinL,1.07,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl25c2_io,I/O,FF,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinL,1.07,VinL,1.07,(Vin_Meas_Low+Vin_Meas_High)/2,1.25,VinL,1.07,VinL,1.07,VinL,1.07,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl25c2_io,I/O,TT,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinL,1.07,VinL,1.07,(Vin_Meas_Low+Vin_Meas_High)/2,1.25,VinL,1.07,VinL,1.07,VinL,1.07,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl25c2_io,I/O,SS,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinL,1.07,VinL,1.07,(Vin_Meas_Low+Vin_Meas_High)/2,1.25,VinL,1.07,VinL,1.07,VinL,1.07,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl25c1_io_dm,I/O,FF,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinL,1.07,VinL,1.07,(Vin_Meas_Low+Vin_Meas_High)/2,1.25,VinL,1.07,VinL,1.07,VinL,1.07,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl25c1_io_dm,I/O,TT,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinL,1.07,VinL,1.07,(Vin_Meas_Low+Vin_Meas_High)/2,1.25,VinL,1.07,VinL,1.07,VinL,1.07,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl25c1_io_dm,I/O,SS,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinL,1.07,VinL,1.07,(Vin_Meas_Low+Vin_Meas_High)/2,1.25,VinL,1.07,VinL,1.07,VinL,1.07,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl25c2_io_dm,I/O,FF,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinL,1.07,VinL,1.07,(Vin_Meas_Low+Vin_Meas_High)/2,1.25,VinL,1.07,VinL,1.07,VinL,1.07,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl25c2_io_dm,I/O,TT,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinL,1.07,VinL,1.07,(Vin_Meas_Low+Vin_Meas_High)/2,1.25,VinL,1.07,VinL,1.07,VinL,1.07,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl25c2_io_dm,I/O,SS,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinL,1.07,VinL,1.07,(Vin_Meas_Low+Vin_Meas_High)/2,1.25,VinL,1.07,VinL,1.07,VinL,1.07,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl25c1_io_s,I/O,FF,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinL,1.07,VinL,1.07,(Vin_Meas_Low+Vin_Meas_High)/2,1.25,VinL,1.07,VinL,1.07,VinL,1.07,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl25c1_io_s,I/O,TT,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinL,1.07,VinL,1.07,(Vin_Meas_Low+Vin_Meas_High)/2,1.25,VinL,1.07,VinL,1.07,VinL,1.07,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl25c1_io_s,I/O,SS,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinL,1.07,VinL,1.07,(Vin_Meas_Low+Vin_Meas_High)/2,1.25,VinL,1.07,VinL,1.07,VinL,1.07,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl25c2_io_s,I/O,FF,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinL,1.07,VinL,1.07,(Vin_Meas_Low+Vin_Meas_High)/2,1.25,VinL,1.07,VinL,1.07,VinL,1.07,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl25c2_io_s,I/O,TT,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinL,1.07,VinL,1.07,(Vin_Meas_Low+Vin_Meas_High)/2,1.25,VinL,1.07,VinL,1.07,VinL,1.07,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl25c2_io_s,I/O,SS,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinL,1.07,VinL,1.07,(Vin_Meas_Low+Vin_Meas_High)/2,1.25,VinL,1.07,VinL,1.07,VinL,1.07,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl25_in,Input,FF,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinL,1.07,VinL,1.07,(Vin_Meas_Low+Vin_Meas_High)/2,1.25,VinL,1.07,VinL,1.07,VinL,1.07,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl25_in,Input,TT,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinL,1.07,VinL,1.07,(Vin_Meas_Low+Vin_Meas_High)/2,1.25,VinL,1.07,VinL,1.07,VinL,1.07,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl25_in,Input,SS,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinL,1.07,VinL,1.07,(Vin_Meas_Low+Vin_Meas_High)/2,1.25,VinL,1.07,VinL,1.07,VinL,1.07,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl33c1_io,I/O,FF,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,1.3,VinL,1.3,(Vin_Meas_Low+Vin_Meas_High)/2,1.5,VinL,1.3,VinL,1.3,VinL,1.3,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl33c1_io,I/O,TT,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,1.3,VinL,1.3,(Vin_Meas_Low+Vin_Meas_High)/2,1.5,VinL,1.3,VinL,1.3,VinL,1.3,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl33c1_io,I/O,SS,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,1.3,VinL,1.3,(Vin_Meas_Low+Vin_Meas_High)/2,1.5,VinL,1.3,VinL,1.3,VinL,1.3,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl33c2_io,I/O,FF,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,1.3,VinL,1.3,(Vin_Meas_Low+Vin_Meas_High)/2,1.5,VinL,1.3,VinL,1.3,VinL,1.3,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl33c2_io,I/O,TT,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,1.3,VinL,1.3,(Vin_Meas_Low+Vin_Meas_High)/2,1.5,VinL,1.3,VinL,1.3,VinL,1.3,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl33c2_io,I/O,SS,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,1.3,VinL,1.3,(Vin_Meas_Low+Vin_Meas_High)/2,1.5,VinL,1.3,VinL,1.3,VinL,1.3,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl33c1_io_s,I/O,FF,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,1.3,VinL,1.3,(Vin_Meas_Low+Vin_Meas_High)/2,1.5,VinL,1.3,VinL,1.3,VinL,1.3,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl33c1_io_s,I/O,TT,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,1.3,VinL,1.3,(Vin_Meas_Low+Vin_Meas_High)/2,1.5,VinL,1.3,VinL,1.3,VinL,1.3,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl33c1_io_s,I/O,SS,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,1.3,VinL,1.3,(Vin_Meas_Low+Vin_Meas_High)/2,1.5,VinL,1.3,VinL,1.3,VinL,1.3,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl33c2_io_s,I/O,FF,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,1.3,VinL,1.3,(Vin_Meas_Low+Vin_Meas_High)/2,1.5,VinL,1.3,VinL,1.3,VinL,1.3,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl33c2_io_s,I/O,TT,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,1.3,VinL,1.3,(Vin_Meas_Low+Vin_Meas_High)/2,1.5,VinL,1.3,VinL,1.3,VinL,1.3,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl33c2_io_s,I/O,SS,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,1.3,VinL,1.3,(Vin_Meas_Low+Vin_Meas_High)/2,1.5,VinL,1.3,VinL,1.3,VinL,1.3,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl33_in,Input,FF,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,1.3,VinL,1.3,(Vin_Meas_Low+Vin_Meas_High)/2,1.5,VinL,1.3,VinL,1.3,VinL,1.3,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl33_in,Input,TT,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,1.3,VinL,1.3,(Vin_Meas_Low+Vin_Meas_High)/2,1.5,VinL,1.3,VinL,1.3,VinL,1.3,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl33_in,Input,SS,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,1.3,VinL,1.3,(Vin_Meas_Low+Vin_Meas_High)/2,1.5,VinL,1.3,VinL,1.3,VinL,1.3,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_hstl15c1_io,I/O,FF,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinL,.65,VinL,.65,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.65,VinL,.65,VinL,.65,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_hstl15c1_io,I/O,TT,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinL,.65,VinL,.65,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.65,VinL,.65,VinL,.65,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_hstl15c1_io,I/O,SS,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinL,.65,VinL,.65,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.65,VinL,.65,VinL,.65,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_hstl15c2_io,I/O,FF,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinL,.65,VinL,.65,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.65,VinL,.65,VinL,.65,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_hstl15c2_io,I/O,TT,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinL,.65,VinL,.65,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.65,VinL,.65,VinL,.65,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_hstl15c2_io,I/O,SS,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinL,.65,VinL,.65,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.65,VinL,.65,VinL,.65,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_hstl15c1_io_s,I/O,FF,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinL,.65,VinL,.65,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.65,VinL,.65,VinL,.65,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_hstl15c1_io_s,I/O,TT,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinL,.65,VinL,.65,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.65,VinL,.65,VinL,.65,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_hstl15c1_io_s,I/O,SS,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinL,.65,VinL,.65,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.65,VinL,.65,VinL,.65,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_hstl15c2_io_s,I/O,FF,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinL,.65,VinL,.65,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.65,VinL,.65,VinL,.65,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_hstl15c2_io_s,I/O,TT,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinL,.65,VinL,.65,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.65,VinL,.65,VinL,.65,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_hstl15c2_io_s,I/O,SS,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinL,.65,VinL,.65,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.65,VinL,.65,VinL,.65,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_hstl15_in,Input,FF,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinL,.65,VinL,.65,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.65,VinL,.65,VinL,.65,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_hstl15_in,Input,TT,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinL,.65,VinL,.65,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.65,VinL,.65,VinL,.65,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_hstl15_in,Input,SS,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinL,.65,VinL,.65,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.65,VinL,.65,VinL,.65,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_hstl18c1_io,I/O,FF,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.,VinH,1.,VinH,1.,VinH,1.,VinH,1.,VinL,.8,VinL,.8,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.8,VinL,.8,VinL,.8,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_hstl18c1_io,I/O,TT,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.,VinH,1.,VinH,1.,VinH,1.,VinH,1.,VinL,.8,VinL,.8,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.8,VinL,.8,VinL,.8,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_hstl18c1_io,I/O,SS,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.,VinH,1.,VinH,1.,VinH,1.,VinH,1.,VinL,.8,VinL,.8,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.8,VinL,.8,VinL,.8,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_hstl18c2_io,I/O,FF,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.,VinH,1.,VinH,1.,VinH,1.,VinH,1.,VinL,.8,VinL,.8,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.8,VinL,.8,VinL,.8,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_hstl18c2_io,I/O,TT,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.,VinH,1.,VinH,1.,VinH,1.,VinH,1.,VinL,.8,VinL,.8,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.8,VinL,.8,VinL,.8,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_hstl18c2_io,I/O,SS,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.,VinH,1.,VinH,1.,VinH,1.,VinH,1.,VinL,.8,VinL,.8,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.8,VinL,.8,VinL,.8,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_hstl18c1_io_s,I/O,FF,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.,VinH,1.,VinH,1.,VinH,1.,VinH,1.,VinL,.8,VinL,.8,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.8,VinL,.8,VinL,.8,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_hstl18c1_io_s,I/O,TT,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.,VinH,1.,VinH,1.,VinH,1.,VinH,1.,VinL,.8,VinL,.8,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.8,VinL,.8,VinL,.8,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_hstl18c1_io_s,I/O,SS,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.,VinH,1.,VinH,1.,VinH,1.,VinH,1.,VinL,.8,VinL,.8,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.8,VinL,.8,VinL,.8,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_hstl18c2_io_s,I/O,FF,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.,VinH,1.,VinH,1.,VinH,1.,VinH,1.,VinL,.8,VinL,.8,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.8,VinL,.8,VinL,.8,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_hstl18c2_io_s,I/O,TT,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.,VinH,1.,VinH,1.,VinH,1.,VinH,1.,VinL,.8,VinL,.8,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.8,VinL,.8,VinL,.8,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_hstl18c2_io_s,I/O,SS,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.,VinH,1.,VinH,1.,VinH,1.,VinH,1.,VinL,.8,VinL,.8,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.8,VinL,.8,VinL,.8,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_hstl18_in,Input,FF,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.,VinH,1.,VinH,1.,VinH,1.,VinH,1.,VinL,.8,VinL,.8,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.8,VinL,.8,VinL,.8,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_hstl18_in,Input,TT,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.,VinH,1.,VinH,1.,VinH,1.,VinH,1.,VinL,.8,VinL,.8,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.8,VinL,.8,VinL,.8,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_hstl18_in,Input,SS,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.,VinH,1.,VinH,1.,VinH,1.,VinH,1.,VinL,.8,VinL,.8,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.8,VinL,.8,VinL,.8,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d2,I/O,FF,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d2,I/O,TT,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d2,I/O,SS,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d4,I/O,FF,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d4,I/O,TT,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d4,I/O,SS,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d8,I/O,FF,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d8,I/O,TT,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d8,I/O,SS,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d12,I/O,FF,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d12,I/O,TT,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d12,I/O,SS,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d24,I/O,FF,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d24,I/O,TT,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d24,I/O,SS,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d2s,I/O,FF,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d2s,I/O,TT,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d2s,I/O,SS,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d4s,I/O,FF,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d4s,I/O,TT,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d4s,I/O,SS,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d8s,I/O,FF,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d8s,I/O,TT,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d8s,I/O,SS,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d12s,I/O,FF,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d12s,I/O,TT,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d12s,I/O,SS,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d24s,I/O,FF,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d24s,I/O,TT,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d24s,I/O,SS,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d2p,I/O,FF,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d2p,I/O,TT,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d2p,I/O,SS,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d4p,I/O,FF,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d4p,I/O,TT,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d4p,I/O,SS,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d8p,I/O,FF,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d8p,I/O,TT,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d8p,I/O,SS,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d12p,I/O,FF,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d12p,I/O,TT,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d12p,I/O,SS,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d24p,I/O,FF,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d24p,I/O,TT,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d24p,I/O,SS,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d2ps,I/O,FF,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d2ps,I/O,TT,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d2ps,I/O,SS,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d4ps,I/O,FF,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d4ps,I/O,TT,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d4ps,I/O,SS,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d8ps,I/O,FF,,Vmeas,1.5,Vmeas,1.5,AC_Overshoot_Time,.02,NoDef,NoDef,Overshoot_High,4.6,AC_Overshoot_High,3.6,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,AC_Overshoot_Low,0.,Overshoot_Low,-2.1,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d8ps,I/O,TT,,Vmeas,1.5,Vmeas,1.5,AC_Overshoot_Time,.02,NoDef,NoDef,Overshoot_High,4.5,AC_Overshoot_High,3.3,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,AC_Overshoot_Low,0.,Overshoot_Low,-2.,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d8ps,I/O,SS,,Vmeas,1.5,Vmeas,1.5,AC_Overshoot_Time,.02,NoDef,NoDef,Overshoot_High,4.3,AC_Overshoot_High,3.,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,AC_Overshoot_Low,0.,Overshoot_Low,-1.9,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d12ps,I/O,FF,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d12ps,I/O,TT,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d12ps,I/O,SS,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d24ps,I/O,FF,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d24ps,I/O,TT,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_io_d24ps,I/O,SS,,Vmeas,1.65,Vmeas,1.65,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d4,I/O,FF,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d4,I/O,TT,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d4,I/O,SS,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d8,I/O,FF,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d8,I/O,TT,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d8,I/O,SS,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d12,I/O,FF,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d12,I/O,TT,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d12,I/O,SS,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d16,I/O,FF,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d16,I/O,TT,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d16,I/O,SS,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d24,I/O,FF,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d24,I/O,TT,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d24,I/O,SS,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d24e,I/O_open_drain,FF,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d24e,I/O_open_drain,TT,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d24e,I/O_open_drain,SS,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d4s,I/O,FF,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d4s,I/O,TT,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d4s,I/O,SS,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d8s,I/O,FF,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d8s,I/O,TT,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d8s,I/O,SS,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d12s,I/O,FF,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d12s,I/O,TT,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d12s,I/O,SS,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d16s,I/O,FF,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d16s,I/O,TT,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d16s,I/O,SS,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d24s,I/O,FF,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d24s,I/O,TT,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d24s,I/O,SS,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d4p,I/O,FF,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d4p,I/O,TT,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d4p,I/O,SS,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d8p,I/O,FF,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d8p,I/O,TT,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d8p,I/O,SS,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d12p,I/O,FF,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d12p,I/O,TT,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d12p,I/O,SS,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d16p,I/O,FF,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d16p,I/O,TT,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d16p,I/O,SS,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d24p,I/O,FF,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d24p,I/O,TT,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d24p,I/O,SS,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d4ps,I/O,FF,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d4ps,I/O,TT,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d4ps,I/O,SS,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d8ps,I/O,FF,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d8ps,I/O,TT,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d8ps,I/O,SS,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d12ps,I/O,FF,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d12ps,I/O,TT,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d12ps,I/O,SS,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d16ps,I/O,FF,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d16ps,I/O,TT,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d16ps,I/O,SS,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d24ps,I/O,FF,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d24ps,I/O,TT,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_io_d24ps,I/O,SS,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_in,Input,FF,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_in,Input,TT,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_in,Input,SS,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_in,Input,FF,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_in,Input,TT,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_in,Input,SS,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_in_p,Input,FF,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_in_p,Input,TT,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_in_p,Input,SS,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_in_p,Input,FF,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_in_p,Input,TT,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos33_in_p,Input,SS,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d2,I/O,FF,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d2,I/O,TT,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d2,I/O,SS,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d8,I/O,FF,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d8,I/O,TT,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d8,I/O,SS,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d12,I/O,FF,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d12,I/O,TT,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d12,I/O,SS,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d16,I/O,FF,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d16,I/O,TT,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d16,I/O,SS,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d16e,I/O_open_drain,FF,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d16e,I/O_open_drain,TT,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d16e,I/O_open_drain,SS,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d2s,I/O,FF,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d2s,I/O,TT,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d2s,I/O,SS,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d8s,I/O,FF,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d8s,I/O,TT,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d8s,I/O,SS,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d12s,I/O,FF,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d12s,I/O,TT,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d12s,I/O,SS,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d16s,I/O,FF,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d16s,I/O,TT,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d16s,I/O,SS,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d2p,I/O,FF,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d2p,I/O,TT,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d2p,I/O,SS,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d8p,I/O,FF,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d8p,I/O,TT,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d8p,I/O,SS,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d12p,I/O,FF,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d12p,I/O,TT,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d12p,I/O,SS,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d16p,I/O,FF,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d16p,I/O,TT,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d16p,I/O,SS,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d2ps,I/O,FF,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d2ps,I/O,TT,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d2ps,I/O,SS,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d8ps,I/O,FF,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d8ps,I/O,TT,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d8ps,I/O,SS,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d12ps,I/O,FF,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d12ps,I/O,TT,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d12ps,I/O,SS,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d16ps,I/O,FF,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d16ps,I/O,TT,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_io_d16ps,I/O,SS,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_in,Input,FF,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_in,Input,TT,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_in,Input,SS,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl18_io_d2,I/O,FF,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinL,.63,VinL,.63,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.63,VinL,.63,VinL,.63,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl18_io_d2,I/O,TT,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinL,.63,VinL,.63,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.63,VinL,.63,VinL,.63,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl18_io_d2,I/O,SS,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinL,.63,VinL,.63,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.63,VinL,.63,VinL,.63,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl18_io_d8,I/O,FF,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinL,.63,VinL,.63,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.63,VinL,.63,VinL,.63,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl18_io_d8,I/O,TT,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinL,.63,VinL,.63,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.63,VinL,.63,VinL,.63,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl18_io_d8,I/O,SS,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinL,.63,VinL,.63,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.63,VinL,.63,VinL,.63,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl18_io_d12,I/O,FF,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinL,.63,VinL,.63,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.63,VinL,.63,VinL,.63,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl18_io_d12,I/O,TT,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinL,.63,VinL,.63,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.63,VinL,.63,VinL,.63,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl18_io_d12,I/O,SS,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinL,.63,VinL,.63,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.63,VinL,.63,VinL,.63,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl18_io_d12e,I/O_open_drain,FF,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinL,.63,VinL,.63,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.63,VinL,.63,VinL,.63,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl18_io_d12e,I/O_open_drain,TT,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinL,.63,VinL,.63,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.63,VinL,.63,VinL,.63,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl18_io_d12e,I/O_open_drain,SS,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinL,.63,VinL,.63,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.63,VinL,.63,VinL,.63,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl18_in,Input,FF,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinL,.63,VinL,.63,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.63,VinL,.63,VinL,.63,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl18_in,Input,TT,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinL,.63,VinL,.63,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.63,VinL,.63,VinL,.63,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl18_in,Input,SS,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinL,.63,VinL,.63,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.63,VinL,.63,VinL,.63,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl18_io_d2s,I/O,FF,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinL,.63,VinL,.63,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.63,VinL,.63,VinL,.63,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl18_io_d2s,I/O,TT,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinL,.63,VinL,.63,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.63,VinL,.63,VinL,.63,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl18_io_d2s,I/O,SS,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinL,.63,VinL,.63,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.63,VinL,.63,VinL,.63,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl18_io_d8s,I/O,FF,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinL,.63,VinL,.63,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.63,VinL,.63,VinL,.63,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl18_io_d8s,I/O,TT,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinL,.63,VinL,.63,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.63,VinL,.63,VinL,.63,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl18_io_d8s,I/O,SS,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinL,.63,VinL,.63,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.63,VinL,.63,VinL,.63,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl18_io_d12s,I/O,FF,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinL,.63,VinL,.63,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.63,VinL,.63,VinL,.63,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl18_io_d12s,I/O,TT,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinL,.63,VinL,.63,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.63,VinL,.63,VinL,.63,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl18_io_d12s,I/O,SS,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinL,.63,VinL,.63,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.63,VinL,.63,VinL,.63,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos15_io_d2,I/O,FF,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinL,.525,VinL,.525,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.525,VinL,.525,VinL,.525,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos15_io_d2,I/O,TT,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinL,.525,VinL,.525,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.525,VinL,.525,VinL,.525,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos15_io_d2,I/O,SS,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinL,.525,VinL,.525,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.525,VinL,.525,VinL,.525,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos15_io_d4,I/O,FF,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinL,.525,VinL,.525,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.525,VinL,.525,VinL,.525,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos15_io_d4,I/O,TT,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinL,.525,VinL,.525,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.525,VinL,.525,VinL,.525,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos15_io_d4,I/O,SS,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinL,.525,VinL,.525,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.525,VinL,.525,VinL,.525,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos15_io_d8,I/O,FF,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinL,.525,VinL,.525,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.525,VinL,.525,VinL,.525,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos15_io_d8,I/O,TT,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinL,.525,VinL,.525,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.525,VinL,.525,VinL,.525,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos15_io_d8,I/O,SS,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinL,.525,VinL,.525,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.525,VinL,.525,VinL,.525,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos15_io_d8e,I/O_open_drain,FF,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinL,.525,VinL,.525,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.525,VinL,.525,VinL,.525,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos15_io_d8e,I/O_open_drain,TT,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinL,.525,VinL,.525,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.525,VinL,.525,VinL,.525,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos15_io_d8e,I/O_open_drain,SS,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinL,.525,VinL,.525,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.525,VinL,.525,VinL,.525,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos15_io_d2s,I/O,FF,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinL,.525,VinL,.525,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.525,VinL,.525,VinL,.525,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos15_io_d2s,I/O,TT,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinL,.525,VinL,.525,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.525,VinL,.525,VinL,.525,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos15_io_d2s,I/O,SS,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinL,.525,VinL,.525,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.525,VinL,.525,VinL,.525,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos15_io_d4s,I/O,FF,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinL,.525,VinL,.525,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.525,VinL,.525,VinL,.525,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos15_io_d4s,I/O,TT,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinL,.525,VinL,.525,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.525,VinL,.525,VinL,.525,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos15_io_d4s,I/O,SS,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinL,.525,VinL,.525,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.525,VinL,.525,VinL,.525,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos15_io_d8s,I/O,FF,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinL,.525,VinL,.525,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.525,VinL,.525,VinL,.525,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos15_io_d8s,I/O,TT,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinL,.525,VinL,.525,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.525,VinL,.525,VinL,.525,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos15_io_d8s,I/O,SS,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinL,.525,VinL,.525,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.525,VinL,.525,VinL,.525,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos15_in,Input,FF,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinL,.525,VinL,.525,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.525,VinL,.525,VinL,.525,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos15_in,Input,TT,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinL,.525,VinL,.525,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.525,VinL,.525,VinL,.525,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos15_in,Input,SS,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinL,.525,VinL,.525,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.525,VinL,.525,VinL,.525,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_lvds33_out,3-state,FF,,Vmeas,1.2,Vmeas,1.2,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,(Vin_Meas_Low+Vin_Meas_High)/2,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_lvds33_out,3-state,TT,,Vmeas,1.2,Vmeas,1.2,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,(Vin_Meas_Low+Vin_Meas_High)/2,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_lvds33_out,3-state,SS,,Vmeas,1.2,Vmeas,1.2,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,(Vin_Meas_Low+Vin_Meas_High)/2,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_lvds33_in,Input,FF,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.4,VinH,1.4,VinH,1.4,VinH,1.4,VinH,1.4,VinL,1.,VinL,1.,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,1.,VinL,1.,VinL,1.,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_lvds33_in,Input,TT,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.4,VinH,1.4,VinH,1.4,VinH,1.4,VinH,1.4,VinL,1.,VinL,1.,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,1.,VinL,1.,VinL,1.,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_lvds33_in,Input,SS,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.4,VinH,1.4,VinH,1.4,VinH,1.4,VinH,1.4,VinL,1.,VinL,1.,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,1.,VinL,1.,VinL,1.,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_lvds33_in_t100,Input,FF,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.4,VinH,1.4,VinH,1.4,VinH,1.4,VinH,1.4,VinL,1.,VinL,1.,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,1.,VinL,1.,VinL,1.,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_lvds33_in_t100,Input,TT,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.4,VinH,1.4,VinH,1.4,VinH,1.4,VinH,1.4,VinL,1.,VinL,1.,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,1.,VinL,1.,VinL,1.,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_lvds33_in_t100,Input,SS,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.4,VinH,1.4,VinH,1.4,VinH,1.4,VinH,1.4,VinL,1.,VinL,1.,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,1.,VinL,1.,VinL,1.,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ht25_out,3-state,FF,,Vmeas,.6,Vmeas,.6,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,(Vin_Meas_Low+Vin_Meas_High)/2,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ht25_out,3-state,TT,,Vmeas,.6,Vmeas,.6,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,(Vin_Meas_Low+Vin_Meas_High)/2,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ht25_out,3-state,SS,,Vmeas,.6,Vmeas,.6,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,(Vin_Meas_Low+Vin_Meas_High)/2,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ht25_in,Input,FF,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.9,VinH,.9,VinH,.9,VinH,.9,VinH,.9,VinL,.3,VinL,.3,(Vin_Meas_Low+Vin_Meas_High)/2,.6,VinL,.3,VinL,.3,VinL,.3,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ht25_in,Input,TT,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.9,VinH,.9,VinH,.9,VinH,.9,VinH,.9,VinL,.3,VinL,.3,(Vin_Meas_Low+Vin_Meas_High)/2,.6,VinL,.3,VinL,.3,VinL,.3,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ht25_in,Input,SS,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.9,VinH,.9,VinH,.9,VinH,.9,VinH,.9,VinL,.3,VinL,.3,(Vin_Meas_Low+Vin_Meas_High)/2,.6,VinL,.3,VinL,.3,VinL,.3,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_lvpecl33_out,3-state,FF,,Vmeas,1.9,Vmeas,1.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,(Vin_Meas_Low+Vin_Meas_High)/2,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_lvpecl33_out,3-state,TT,,Vmeas,1.9,Vmeas,1.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,(Vin_Meas_Low+Vin_Meas_High)/2,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_lvpecl33_out,3-state,SS,,Vmeas,1.9,Vmeas,1.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,(Vin_Meas_Low+Vin_Meas_High)/2,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_lvpecl33_in,Input,FF,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,2.1,VinH,2.1,VinH,2.1,VinH,2.1,VinH,2.1,VinL,1.7,VinL,1.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.9,VinL,1.7,VinL,1.7,VinL,1.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_lvpecl33_in,Input,TT,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,2.1,VinH,2.1,VinH,2.1,VinH,2.1,VinH,2.1,VinL,1.7,VinL,1.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.9,VinL,1.7,VinL,1.7,VinL,1.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_lvpecl33_in,Input,SS,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,2.1,VinH,2.1,VinH,2.1,VinH,2.1,VinH,2.1,VinL,1.7,VinL,1.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.9,VinL,1.7,VinL,1.7,VinL,1.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_dhstl15c1_out,3-state,FF,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,(Vin_Meas_Low+Vin_Meas_High)/2,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_dhstl15c1_out,3-state,TT,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,(Vin_Meas_Low+Vin_Meas_High)/2,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_dhstl15c1_out,3-state,SS,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,(Vin_Meas_Low+Vin_Meas_High)/2,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_dhstl15c2_out,3-state,FF,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,(Vin_Meas_Low+Vin_Meas_High)/2,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_dhstl15c2_out,3-state,TT,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,(Vin_Meas_Low+Vin_Meas_High)/2,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_dhstl15c2_out,3-state,SS,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,(Vin_Meas_Low+Vin_Meas_High)/2,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_dhstl15_in,Input,FF,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinL,.65,VinL,.65,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.65,VinL,.65,VinL,.65,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_dhstl15_in,Input,TT,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinL,.65,VinL,.65,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.65,VinL,.65,VinL,.65,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_dhstl15_in,Input,SS,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinH,.85,VinL,.65,VinL,.65,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.65,VinL,.65,VinL,.65,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_dsstl25c2_out,3-state,FF,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,(Vin_Meas_Low+Vin_Meas_High)/2,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_dsstl25c2_out,3-state,TT,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,(Vin_Meas_Low+Vin_Meas_High)/2,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_dsstl25c2_out,3-state,SS,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,(Vin_Meas_Low+Vin_Meas_High)/2,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl25c1_io_dms,I/O,FF,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinL,1.07,VinL,1.07,(Vin_Meas_Low+Vin_Meas_High)/2,1.25,VinL,1.07,VinL,1.07,VinL,1.07,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl25c1_io_dms,I/O,TT,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinL,1.07,VinL,1.07,(Vin_Meas_Low+Vin_Meas_High)/2,1.25,VinL,1.07,VinL,1.07,VinL,1.07,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl25c1_io_dms,I/O,SS,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinL,1.07,VinL,1.07,(Vin_Meas_Low+Vin_Meas_High)/2,1.25,VinL,1.07,VinL,1.07,VinL,1.07,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl25c2_io_dms,I/O,FF,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinL,1.07,VinL,1.07,(Vin_Meas_Low+Vin_Meas_High)/2,1.25,VinL,1.07,VinL,1.07,VinL,1.07,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl25c2_io_dms,I/O,TT,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinL,1.07,VinL,1.07,(Vin_Meas_Low+Vin_Meas_High)/2,1.25,VinL,1.07,VinL,1.07,VinL,1.07,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_sstl25c2_io_dms,I/O,SS,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinH,1.43,VinL,1.07,VinL,1.07,(Vin_Meas_Low+Vin_Meas_High)/2,1.25,VinL,1.07,VinL,1.07,VinL,1.07,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos15_cfdone,I/O_open_drain,FF,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinL,.525,VinL,.525,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.525,VinL,.525,VinL,.525,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos15_cfdone,I/O_open_drain,TT,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinL,.525,VinL,.525,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.525,VinL,.525,VinL,.525,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos15_cfdone,I/O_open_drain,SS,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinL,.525,VinL,.525,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.525,VinL,.525,VinL,.525,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos15_nceo,I/O,FF,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinL,.525,VinL,.525,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.525,VinL,.525,VinL,.525,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos15_nceo,I/O,TT,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinL,.525,VinL,.525,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.525,VinL,.525,VinL,.525,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos15_nceo,I/O,SS,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinL,.525,VinL,.525,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.525,VinL,.525,VinL,.525,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos15_nstatus,I/O_open_drain,FF,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinL,.525,VinL,.525,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.525,VinL,.525,VinL,.525,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos15_nstatus,I/O_open_drain,TT,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinL,.525,VinL,.525,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.525,VinL,.525,VinL,.525,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos15_nstatus,I/O_open_drain,SS,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinL,.525,VinL,.525,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.525,VinL,.525,VinL,.525,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos15_tdo,I/O,FF,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinL,.525,VinL,.525,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.525,VinL,.525,VinL,.525,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos15_tdo,I/O,TT,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinL,.525,VinL,.525,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.525,VinL,.525,VinL,.525,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_cmos15_tdo,I/O,SS,,Vmeas,.75,Vmeas,.75,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinH,.975,VinL,.525,VinL,.525,(Vin_Meas_Low+Vin_Meas_High)/2,.75,VinL,.525,VinL,.525,VinL,.525,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl18_cfdone,I/O_open_drain,FF,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinL,.63,VinL,.63,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.63,VinL,.63,VinL,.63,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl18_cfdone,I/O_open_drain,TT,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinL,.63,VinL,.63,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.63,VinL,.63,VinL,.63,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl18_cfdone,I/O_open_drain,SS,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinL,.63,VinL,.63,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.63,VinL,.63,VinL,.63,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl18_nceo,I/O,FF,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinL,.63,VinL,.63,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.63,VinL,.63,VinL,.63,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl18_nceo,I/O,TT,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinL,.63,VinL,.63,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.63,VinL,.63,VinL,.63,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl18_nceo,I/O,SS,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinL,.63,VinL,.63,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.63,VinL,.63,VinL,.63,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl18_nstatus,I/O_open_drain,FF,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinL,.63,VinL,.63,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.63,VinL,.63,VinL,.63,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl18_nstatus,I/O_open_drain,TT,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinL,.63,VinL,.63,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.63,VinL,.63,VinL,.63,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl18_nstatus,I/O_open_drain,SS,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinL,.63,VinL,.63,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.63,VinL,.63,VinL,.63,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl18_tdo,I/O,FF,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinL,.63,VinL,.63,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.63,VinL,.63,VinL,.63,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl18_tdo,I/O,TT,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinL,.63,VinL,.63,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.63,VinL,.63,VinL,.63,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl18_tdo,I/O,SS,,Vmeas,.9,Vmeas,.9,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinH,1.17,VinL,.63,VinL,.63,(Vin_Meas_Low+Vin_Meas_High)/2,.9,VinL,.63,VinL,.63,VinL,.63,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_cfdone,I/O_open_drain,FF,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_cfdone,I/O_open_drain,TT,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_cfdone,I/O_open_drain,SS,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_nceo,I/O,FF,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_nceo,I/O,TT,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_nceo,I/O,SS,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_nstatus,I/O_open_drain,FF,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_nstatus,I/O_open_drain,TT,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_nstatus,I/O_open_drain,SS,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_tdo,I/O,FF,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_tdo,I/O,TT,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl25_tdo,I/O,SS,,Vmeas,1.25,Vmeas,1.25,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_cfdone,I/O_open_drain,FF,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_cfdone,I/O_open_drain,TT,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_cfdone,I/O_open_drain,SS,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_nceo,I/O,FF,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_nceo,I/O,TT,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_nceo,I/O,SS,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_nstatus,I/O_open_drain,FF,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_nstatus,I/O_open_drain,TT,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_nstatus,I/O_open_drain,SS,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_tdo,I/O,FF,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_tdo,I/O,TT,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
stratix,stratix.ibs,Stratix,1s_ttl33_tdo,I/O,SS,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinH,1.7,VinL,.7,VinL,.7,(Vin_Meas_Low+Vin_Meas_High)/2,1.2,VinL,.7,VinL,.7,VinL,.7,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
y95c,y95c.ibs,MT48LC32M4A2,dq,I/O,FF,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,2.,VinH,2.,VinH,2.,VinH,2.,VinH,2.,VinL,.8,VinL,.8,(Vin_Meas_Low+Vin_Meas_High)/2,1.4,VinL,.8,VinL,.8,VinL,.8,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
y95c,y95c.ibs,MT48LC32M4A2,dq,I/O,TT,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,2.,VinH,2.,VinH,2.,VinH,2.,VinH,2.,VinL,.8,VinL,.8,(Vin_Meas_Low+Vin_Meas_High)/2,1.4,VinL,.8,VinL,.8,VinL,.8,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
y95c,y95c.ibs,MT48LC32M4A2,dq,I/O,SS,,Vmeas,1.5,Vmeas,1.5,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,2.,VinH,2.,VinH,2.,VinH,2.,VinH,2.,VinL,.8,VinL,.8,(Vin_Meas_Low+Vin_Meas_High)/2,1.4,VinL,.8,VinL,.8,VinL,.8,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
y95c,y95c.ibs,MT48LC32M4A2,input,Input,FF,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,2.,VinH,2.,VinH,2.,VinH,2.,VinH,2.,VinL,.8,VinL,.8,(Vin_Meas_Low+Vin_Meas_High)/2,1.4,VinL,.8,VinL,.8,VinL,.8,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
y95c,y95c.ibs,MT48LC32M4A2,input,Input,TT,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,2.,VinH,2.,VinH,2.,VinH,2.,VinH,2.,VinL,.8,VinL,.8,(Vin_Meas_Low+Vin_Meas_High)/2,1.4,VinL,.8,VinL,.8,VinL,.8,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
y95c,y95c.ibs,MT48LC32M4A2,input,Input,SS,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,2.,VinH,2.,VinH,2.,VinH,2.,VinH,2.,VinL,.8,VinL,.8,(Vin_Meas_Low+Vin_Meas_High)/2,1.4,VinL,.8,VinL,.8,VinL,.8,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
y95c,y95c.ibs,MT48LC32M4A2,input2,Input,FF,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,2.,VinH,2.,VinH,2.,VinH,2.,VinH,2.,VinL,.8,VinL,.8,(Vin_Meas_Low+Vin_Meas_High)/2,1.4,VinL,.8,VinL,.8,VinL,.8,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
y95c,y95c.ibs,MT48LC32M4A2,input2,Input,TT,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,2.,VinH,2.,VinH,2.,VinH,2.,VinH,2.,VinL,.8,VinL,.8,(Vin_Meas_Low+Vin_Meas_High)/2,1.4,VinL,.8,VinL,.8,VinL,.8,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
y95c,y95c.ibs,MT48LC32M4A2,input2,Input,SS,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,2.,VinH,2.,VinH,2.,VinH,2.,VinH,2.,VinL,.8,VinL,.8,(Vin_Meas_Low+Vin_Meas_High)/2,1.4,VinL,.8,VinL,.8,VinL,.8,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
y95c,y95c.ibs,MT48LC32M4A2,input_clk,Input,FF,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,2.,VinH,2.,VinH,2.,VinH,2.,VinH,2.,VinL,.8,VinL,.8,(Vin_Meas_Low+Vin_Meas_High)/2,1.4,VinL,.8,VinL,.8,VinL,.8,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
y95c,y95c.ibs,MT48LC32M4A2,input_clk,Input,TT,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,2.,VinH,2.,VinH,2.,VinH,2.,VinH,2.,VinL,.8,VinL,.8,(Vin_Meas_Low+Vin_Meas_High)/2,1.4,VinL,.8,VinL,.8,VinL,.8,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
y95c,y95c.ibs,MT48LC32M4A2,input_clk,Input,SS,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,2.,VinH,2.,VinH,2.,VinH,2.,VinH,2.,VinL,.8,VinL,.8,(Vin_Meas_Low+Vin_Meas_High)/2,1.4,VinL,.8,VinL,.8,VinL,.8,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
y95c,y95c.ibs,MT48LC32M4A2,input_we,Input,FF,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,2.,VinH,2.,VinH,2.,VinH,2.,VinH,2.,VinL,.8,VinL,.8,(Vin_Meas_Low+Vin_Meas_High)/2,1.4,VinL,.8,VinL,.8,VinL,.8,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
y95c,y95c.ibs,MT48LC32M4A2,input_we,Input,TT,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,2.,VinH,2.,VinH,2.,VinH,2.,VinH,2.,VinL,.8,VinL,.8,(Vin_Meas_Low+Vin_Meas_High)/2,1.4,VinL,.8,VinL,.8,VinL,.8,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
y95c,y95c.ibs,MT48LC32M4A2,input_we,Input,SS,,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NoDef,NA,NA,VinH,2.,VinH,2.,VinH,2.,VinH,2.,VinH,2.,VinL,.8,VinL,.8,(Vin_Meas_Low+Vin_Meas_High)/2,1.4,VinL,.8,VinL,.8,VinL,.8,NA,NA,NoDef,NoDef,NA,NoDef,NA,NoDef
