# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# File: C:\intelFPGA_lite\18.1\Lab_3\Lab_3.csv
# Generated on: Mon Mar 06 13:36:32 2023

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Transceiver Analog Settings Protocol,VCCR_GXB/VCCT_GXB Voltage,Transceiver I/O Pin Termination,Transceiver Dedicated Refclk Pin Termination,Transmitter Common Mode Driver Voltage,Transmitter Slew Rate Control,Transmitter Differential Output Voltage,Receiver Buffer Common Mode Voltage,Strict Preservation
clk,Input,PIN_H13,7A,B7A_N0,PIN_M9,2.5 V,,,,,,,,,,,,,
q,Output,PIN_K22,5B,B5B_N0,PIN_L1,2.5 V,,,,,,,,,,,,,
qb,Output,PIN_L2,2A,B2A_N0,PIN_L2,2.5 V,,,,,,,,,,,,,
qbar,Output,PIN_N1,2A,B2A_N0,PIN_N1,2.5 V,,,,,,,,,,,,,
qbbar,Output,PIN_N2,2A,B2A_N0,PIN_N2,2.5 V,,,,,,,,,,,,,
rst,Input,PIN_U7,3A,B3A_N0,PIN_U7,2.5 V,,,,,,,,,,,,,
