Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Apr 27 13:09:05 2016
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_timing -file ./reports/timing/25bit_normal_adder_timing.rpt
| Design       : normal_adder
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            s[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.360ns  (logic 5.030ns (28.976%)  route 12.329ns (71.024%))
  Logic Levels:           14  (IBUF=1 LUT3=1 LUT5=10 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    P15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  a_IBUF[2]_inst/O
                         net (fo=2, routed)           2.370     3.305    a_IBUF[2]
    SLICE_X43Y25         LUT6 (Prop_lut6_I5_O)        0.124     3.429 r  s_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.957     4.387    c_2
    SLICE_X43Y28         LUT5 (Prop_lut5_I2_O)        0.124     4.511 r  s_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           0.171     4.681    c_4
    SLICE_X43Y28         LUT5 (Prop_lut5_I2_O)        0.124     4.805 r  s_OBUF[8]_inst_i_2/O
                         net (fo=3, routed)           1.150     5.956    c_6
    SLICE_X43Y32         LUT5 (Prop_lut5_I2_O)        0.124     6.080 r  s_OBUF[10]_inst_i_2/O
                         net (fo=3, routed)           0.424     6.504    c_8
    SLICE_X43Y33         LUT5 (Prop_lut5_I2_O)        0.124     6.628 r  s_OBUF[12]_inst_i_2/O
                         net (fo=3, routed)           0.592     7.220    c_1010_out
    SLICE_X43Y35         LUT5 (Prop_lut5_I2_O)        0.124     7.344 r  s_OBUF[14]_inst_i_2/O
                         net (fo=3, routed)           0.592     7.936    c_12
    SLICE_X43Y37         LUT5 (Prop_lut5_I2_O)        0.124     8.060 r  s_OBUF[16]_inst_i_2/O
                         net (fo=3, routed)           0.592     8.651    c_14
    SLICE_X43Y39         LUT5 (Prop_lut5_I2_O)        0.124     8.775 r  s_OBUF[18]_inst_i_2/O
                         net (fo=3, routed)           0.592     9.367    c_16
    SLICE_X43Y41         LUT5 (Prop_lut5_I2_O)        0.124     9.491 r  s_OBUF[20]_inst_i_2/O
                         net (fo=3, routed)           0.816    10.307    c_18
    SLICE_X43Y43         LUT5 (Prop_lut5_I2_O)        0.124    10.431 r  s_OBUF[22]_inst_i_2/O
                         net (fo=3, routed)           0.816    11.246    c_2022_out
    SLICE_X43Y45         LUT5 (Prop_lut5_I2_O)        0.124    11.370 r  s_OBUF[24]_inst_i_2/O
                         net (fo=2, routed)           0.949    12.319    c_22
    SLICE_X43Y49         LUT3 (Prop_lut3_I0_O)        0.124    12.443 r  s_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           2.310    14.753    s_OBUF[23]
    H17                  OBUF (Prop_obuf_I_O)         2.606    17.360 r  s_OBUF[23]_inst/O
                         net (fo=0)                   0.000    17.360    s[23]
    H17                                                               r  s[23] (OUT)
  -------------------------------------------------------------------    -------------------




