Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/yauheni/intelFPGA_lite/18.1/lesson_5f_1/loader.qsys --block-symbol-file --output-directory=/home/yauheni/intelFPGA_lite/18.1/lesson_5f_1/loader --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading lesson_5f_1/loader.qsys
Progress: Reading input file
Progress: Adding serial_flash_loader_0 [altera_serial_flash_loader 18.1]
Progress: Parameterizing module serial_flash_loader_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/yauheni/intelFPGA_lite/18.1/lesson_5f_1/loader.qsys --synthesis=VERILOG --output-directory=/home/yauheni/intelFPGA_lite/18.1/lesson_5f_1/loader/synthesis --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading lesson_5f_1/loader.qsys
Progress: Reading input file
Progress: Adding serial_flash_loader_0 [altera_serial_flash_loader 18.1]
Progress: Parameterizing module serial_flash_loader_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: loader: Generating loader "loader" for QUARTUS_SYNTH
Info: serial_flash_loader_0: generating top-level entity altera_serial_flash_loader
Info: serial_flash_loader_0: "loader" instantiated altera_serial_flash_loader "serial_flash_loader_0"
Info: loader: Done "loader" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
