# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_vendor.srcs/sources_1/new/display_num.v" \
"../../../../project_vendor.srcs/sources_1/new/divide_clk.v" \
"../../../../project_vendor.srcs/sources_1/new/show.v" \
"../../../../project_vendor.srcs/sim_1/new/show_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
