Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Fri Sep  7 16:29:38 2018
| Host             : guan-X450LN running 64-bit Ubuntu 16.04.5 LTS
| Command          : report_power -file zedboard_base_wrapper_power_routed.rpt -pb zedboard_base_wrapper_power_summary_routed.pb -rpx zedboard_base_wrapper_power_routed.rpx
| Design           : zedboard_base_wrapper
| Device           : xczu9eg-ffvb1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.562        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.839        |
| Device Static (W)        | 0.722        |
| Effective TJA (C/W)      | 1.0          |
| Max Ambient (C)          | 96.6         |
| Junction Temperature (C) | 28.4         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.015 |        3 |       --- |             --- |
| CLB Logic                |     0.022 |    12775 |       --- |             --- |
|   LUT as Logic           |     0.010 |     3991 |    274080 |            1.46 |
|   LUT as Distributed RAM |     0.010 |      360 |    144000 |            0.25 |
|   Register               |     0.001 |     6372 |    548160 |            1.16 |
|   LUT as Shift Register  |    <0.001 |      136 |    144000 |            0.09 |
|   CARRY8                 |    <0.001 |       62 |     34260 |            0.18 |
|   Others                 |     0.000 |      320 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |        6 |    274080 |           <0.01 |
|   BUFG                   |     0.000 |        1 |        32 |            3.13 |
| Signals                  |     0.014 |     9769 |       --- |             --- |
| Block RAM                |     0.014 |       14 |       912 |            1.54 |
| PS8                      |     2.774 |        1 |       --- |             --- |
| Static Power             |     0.722 |          |           |                 |
|   PS Static              |     0.099 |          |           |                 |
|   PL Static              |     0.624 |          |           |                 |
| Total                    |     3.562 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     0.276 |       0.076 |      0.200 |
| Vccint_io       |       0.850 |     0.036 |       0.000 |      0.036 |
| Vccbram         |       0.850 |     0.004 |       0.001 |      0.003 |
| Vccaux          |       1.800 |     0.193 |       0.000 |      0.193 |
| Vccaux_io       |       1.800 |     0.033 |       0.000 |      0.033 |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     1.112 |       1.077 |      0.035 |
| VCC_PSINTLP     |       0.850 |     0.275 |       0.268 |      0.007 |
| VPS_MGTRAVCC    |       0.850 |     0.190 |       0.189 |      0.001 |
| VCC_PSINTFP_DDR |       0.850 |     0.701 |       0.696 |      0.004 |
| VCC_PSPLL       |       1.200 |     0.073 |       0.071 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.034 |       0.033 |      0.001 |
| VCCO_PSDDR_504  |       1.200 |     0.626 |       0.592 |      0.034 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.012 |       0.011 |      0.001 |
| VCCO_PSIO0_500  |       1.800 |     0.001 |       0.001 |      0.001 |
| VCCO_PSIO1_501  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO2_502  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------+-------------------------------------------------------------+-----------------+
| Clock    | Domain                                                      | Constraint (ns) |
+----------+-------------------------------------------------------------+-----------------+
| clk_pl_0 | zedboard_base_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0] |            10.0 |
+----------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                              | Power (W) |
+---------------------------------------------------------------------------------------------------+-----------+
| zedboard_base_wrapper                                                                             |     2.839 |
|   zedboard_base_i                                                                                 |     2.839 |
|     axi_smc                                                                                       |     0.028 |
|       inst                                                                                        |     0.028 |
|         clk_map                                                                                   |    <0.001 |
|           psr_aclk                                                                                |    <0.001 |
|             U0                                                                                    |    <0.001 |
|               EXT_LPF                                                                             |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                         |    <0.001 |
|               SEQ                                                                                 |    <0.001 |
|                 SEQ_COUNTER                                                                       |    <0.001 |
|         m00_exit_pipeline                                                                         |     0.005 |
|           m00_exit                                                                                |     0.005 |
|             inst                                                                                  |     0.005 |
|               ar_reg                                                                              |    <0.001 |
|               aw_reg                                                                              |    <0.001 |
|               b_reg                                                                               |    <0.001 |
|               exit_inst                                                                           |    <0.001 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                         |    <0.001 |
|               r_reg                                                                               |     0.002 |
|               w_reg                                                                               |     0.002 |
|         s00_entry_pipeline                                                                        |     0.006 |
|           s00_mmu                                                                                 |     0.004 |
|             inst                                                                                  |     0.004 |
|               ar_reg_stall                                                                        |    <0.001 |
|               ar_sreg                                                                             |    <0.001 |
|               aw_reg_stall                                                                        |    <0.001 |
|               aw_sreg                                                                             |    <0.001 |
|               b_sreg                                                                              |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                      |    <0.001 |
|               r_sreg                                                                              |     0.001 |
|               w_sreg                                                                              |     0.001 |
|           s00_si_converter                                                                        |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               splitter_inst                                                                       |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|           s00_transaction_regulator                                                               |     0.001 |
|             inst                                                                                  |     0.001 |
|               gen_endpoint.gen_r_singleorder.r_singleorder                                        |    <0.001 |
|                 gen_cmd_reg.cmd_reg                                                               |    <0.001 |
|               gen_endpoint.gen_w_singleorder.w_singleorder                                        |    <0.001 |
|                 gen_cmd_reg.cmd_reg                                                               |    <0.001 |
|         s00_nodes                                                                                 |     0.017 |
|           s00_ar_node                                                                             |     0.003 |
|             inst                                                                                  |     0.003 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.002 |
|                       xpm_memory_base_inst                                                        |     0.002 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_aw_node                                                                             |     0.003 |
|             inst                                                                                  |     0.003 |
|               inst_mi_handler                                                                     |     0.003 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.003 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.003 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.002 |
|                       xpm_memory_base_inst                                                        |     0.002 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_b_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_r_node                                                                              |     0.005 |
|             inst                                                                                  |     0.005 |
|               inst_mi_handler                                                                     |     0.005 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                      |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.005 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.005 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.004 |
|                       xpm_memory_base_inst                                                        |     0.004 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_w_node                                                                              |     0.006 |
|             inst                                                                                  |     0.006 |
|               inst_mi_handler                                                                     |     0.006 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                          |    <0.001 |
|                   inst_upsizer_target_pipeline                                                    |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.006 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.006 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.005 |
|                       xpm_memory_base_inst                                                        |     0.005 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|     ddr_hls_test_0                                                                                |     0.021 |
|       inst                                                                                        |     0.021 |
|         addr_bram_U                                                                               |     0.006 |
|           ddr_hls_test_addrbkb_rom_U                                                              |     0.006 |
|         ddr_hls_test_BUS_A_s_axi_U                                                                |    <0.001 |
|         ddr_hls_test_gmem_m_axi_U                                                                 |     0.013 |
|           bus_read                                                                                |     0.007 |
|             buff_rdata                                                                            |     0.006 |
|             fifo_rctl                                                                             |    <0.001 |
|             fifo_rreq                                                                             |    <0.001 |
|             rs_rdata                                                                              |    <0.001 |
|             rs_rreq                                                                               |    <0.001 |
|           bus_write                                                                               |     0.006 |
|             buff_wdata                                                                            |     0.004 |
|             bus_equal_gen.fifo_burst                                                              |    <0.001 |
|             fifo_resp                                                                             |    <0.001 |
|             fifo_resp_to_user                                                                     |    <0.001 |
|             fifo_wreq                                                                             |    <0.001 |
|             rs_wreq                                                                               |    <0.001 |
|           wreq_throttl                                                                            |    <0.001 |
|     ps8_0_axi_periph                                                                              |     0.015 |
|       s00_couplers                                                                                |     0.007 |
|         auto_ds                                                                                   |     0.004 |
|           inst                                                                                    |     0.004 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                 |     0.004 |
|               USE_READ.read_addr_inst                                                             |     0.002 |
|                 cmd_queue                                                                         |     0.001 |
|                   inst                                                                            |     0.001 |
|                     fifo_gen_inst                                                                 |    <0.001 |
|                       inst_fifo_gen                                                               |    <0.001 |
|                         gconvfifo.rf                                                              |    <0.001 |
|                           grf.rf                                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                                   |    <0.001 |
|                               grss.rsts                                                           |    <0.001 |
|                               rpntr                                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                              |    <0.001 |
|                               gwss.wsts                                                           |    <0.001 |
|                               wpntr                                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                 |    <0.001 |
|                               gdm.dm_gen.dm                                                       |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                  |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                 |    <0.001 |
|                             rstblk                                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |    <0.001 |
|               USE_READ.read_data_inst                                                             |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                                 |    <0.001 |
|               USE_WRITE.write_addr_inst                                                           |     0.002 |
|                 USE_B_CHANNEL.cmd_b_queue                                                         |    <0.001 |
|                   inst                                                                            |    <0.001 |
|                     fifo_gen_inst                                                                 |    <0.001 |
|                       inst_fifo_gen                                                               |    <0.001 |
|                         gconvfifo.rf                                                              |    <0.001 |
|                           grf.rf                                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                                   |    <0.001 |
|                               grss.rsts                                                           |    <0.001 |
|                               rpntr                                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                              |    <0.001 |
|                               gwss.wsts                                                           |    <0.001 |
|                               wpntr                                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                 |    <0.001 |
|                               gdm.dm_gen.dm                                                       |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                  |    <0.001 |
|                             rstblk                                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |    <0.001 |
|                 cmd_queue                                                                         |    <0.001 |
|                   inst                                                                            |    <0.001 |
|                     fifo_gen_inst                                                                 |    <0.001 |
|                       inst_fifo_gen                                                               |    <0.001 |
|                         gconvfifo.rf                                                              |    <0.001 |
|                           grf.rf                                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                                   |    <0.001 |
|                               grss.rsts                                                           |    <0.001 |
|                               rpntr                                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                              |    <0.001 |
|                               gwss.wsts                                                           |    <0.001 |
|                               wpntr                                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                 |    <0.001 |
|                               gdm.dm_gen.dm                                                       |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                  |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                 |    <0.001 |
|                             rstblk                                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |    <0.001 |
|               USE_WRITE.write_data_inst                                                           |    <0.001 |
|         auto_pc                                                                                   |     0.003 |
|           inst                                                                                    |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                  |     0.003 |
|               RD.ar_channel_0                                                                     |    <0.001 |
|                 ar_cmd_fsm_0                                                                      |    <0.001 |
|                 cmd_translator_0                                                                  |    <0.001 |
|                   incr_cmd_0                                                                      |    <0.001 |
|                   wrap_cmd_0                                                                      |    <0.001 |
|               RD.r_channel_0                                                                      |    <0.001 |
|                 rd_data_fifo_0                                                                    |    <0.001 |
|                 transaction_fifo_0                                                                |    <0.001 |
|               SI_REG                                                                              |    <0.001 |
|                 ar.ar_pipe                                                                        |    <0.001 |
|                 aw.aw_pipe                                                                        |    <0.001 |
|                 b.b_pipe                                                                          |    <0.001 |
|                 r.r_pipe                                                                          |    <0.001 |
|               WR.aw_channel_0                                                                     |    <0.001 |
|                 aw_cmd_fsm_0                                                                      |    <0.001 |
|                 cmd_translator_0                                                                  |    <0.001 |
|                   incr_cmd_0                                                                      |    <0.001 |
|                   wrap_cmd_0                                                                      |    <0.001 |
|               WR.b_channel_0                                                                      |    <0.001 |
|                 bid_fifo_0                                                                        |    <0.001 |
|                 bresp_fifo_0                                                                      |    <0.001 |
|       s01_couplers                                                                                |     0.007 |
|         auto_ds                                                                                   |     0.004 |
|           inst                                                                                    |     0.004 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                 |     0.004 |
|               USE_READ.read_addr_inst                                                             |     0.002 |
|                 cmd_queue                                                                         |     0.001 |
|                   inst                                                                            |     0.001 |
|                     fifo_gen_inst                                                                 |    <0.001 |
|                       inst_fifo_gen                                                               |    <0.001 |
|                         gconvfifo.rf                                                              |    <0.001 |
|                           grf.rf                                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                                   |    <0.001 |
|                               grss.rsts                                                           |    <0.001 |
|                               rpntr                                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                              |    <0.001 |
|                               gwss.wsts                                                           |    <0.001 |
|                               wpntr                                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                 |    <0.001 |
|                               gdm.dm_gen.dm                                                       |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                  |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                 |    <0.001 |
|                             rstblk                                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |    <0.001 |
|               USE_READ.read_data_inst                                                             |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                                 |    <0.001 |
|               USE_WRITE.write_addr_inst                                                           |     0.002 |
|                 USE_B_CHANNEL.cmd_b_queue                                                         |    <0.001 |
|                   inst                                                                            |    <0.001 |
|                     fifo_gen_inst                                                                 |    <0.001 |
|                       inst_fifo_gen                                                               |    <0.001 |
|                         gconvfifo.rf                                                              |    <0.001 |
|                           grf.rf                                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                                   |    <0.001 |
|                               grss.rsts                                                           |    <0.001 |
|                               rpntr                                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                              |    <0.001 |
|                               gwss.wsts                                                           |    <0.001 |
|                               wpntr                                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                 |    <0.001 |
|                               gdm.dm_gen.dm                                                       |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                  |    <0.001 |
|                             rstblk                                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |    <0.001 |
|                 cmd_queue                                                                         |    <0.001 |
|                   inst                                                                            |    <0.001 |
|                     fifo_gen_inst                                                                 |    <0.001 |
|                       inst_fifo_gen                                                               |    <0.001 |
|                         gconvfifo.rf                                                              |    <0.001 |
|                           grf.rf                                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                                   |    <0.001 |
|                               grss.rsts                                                           |    <0.001 |
|                               rpntr                                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                              |    <0.001 |
|                               gwss.wsts                                                           |    <0.001 |
|                               wpntr                                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                 |    <0.001 |
|                               gdm.dm_gen.dm                                                       |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                  |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                 |    <0.001 |
|                             rstblk                                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |    <0.001 |
|               USE_WRITE.write_data_inst                                                           |    <0.001 |
|         auto_pc                                                                                   |     0.003 |
|           inst                                                                                    |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                  |     0.003 |
|               RD.ar_channel_0                                                                     |    <0.001 |
|                 ar_cmd_fsm_0                                                                      |    <0.001 |
|                 cmd_translator_0                                                                  |    <0.001 |
|                   incr_cmd_0                                                                      |    <0.001 |
|                   wrap_cmd_0                                                                      |    <0.001 |
|               RD.r_channel_0                                                                      |    <0.001 |
|                 rd_data_fifo_0                                                                    |    <0.001 |
|                 transaction_fifo_0                                                                |    <0.001 |
|               SI_REG                                                                              |    <0.001 |
|                 ar.ar_pipe                                                                        |    <0.001 |
|                 aw.aw_pipe                                                                        |    <0.001 |
|                 b.b_pipe                                                                          |    <0.001 |
|                 r.r_pipe                                                                          |    <0.001 |
|               WR.aw_channel_0                                                                     |    <0.001 |
|                 aw_cmd_fsm_0                                                                      |    <0.001 |
|                 cmd_translator_0                                                                  |    <0.001 |
|                   incr_cmd_0                                                                      |    <0.001 |
|                   wrap_cmd_0                                                                      |    <0.001 |
|               WR.b_channel_0                                                                      |    <0.001 |
|                 bid_fifo_0                                                                        |    <0.001 |
|                 bresp_fifo_0                                                                      |    <0.001 |
|       xbar                                                                                        |     0.001 |
|         inst                                                                                      |     0.001 |
|           gen_sasd.crossbar_sasd_0                                                                |     0.001 |
|             addr_arbiter_inst                                                                     |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                          |    <0.001 |
|             reg_slice_r                                                                           |    <0.001 |
|             splitter_ar                                                                           |    <0.001 |
|             splitter_aw                                                                           |    <0.001 |
|     rst_ps8_0_99M                                                                                 |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         EXT_LPF                                                                                   |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                               |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                               |    <0.001 |
|         SEQ                                                                                       |    <0.001 |
|           SEQ_COUNTER                                                                             |    <0.001 |
|     zynq_ultra_ps_e_0                                                                             |     2.776 |
|       inst                                                                                        |     2.776 |
+---------------------------------------------------------------------------------------------------+-----------+


