
This is Jiawei Liang. He is currently a PhD student superivised by Professor Wei Zhang in Reconfigurable computing system laboratory (RCSL) at the Department of Electronic & Computer Engineering in HKUST. His research interests focus on hardware system and EDA for FPGA.
Previously, He obtained BEng and MSc Degree in school of EE from Beihang University, China. He worked for CNN pruning at that time. Later, he served as an IC designer for 2 years.

* * *

# Experience

### Education Experience

#### HongKong University of Science and Technology, HongKong, China.

_(2024.01 - )_

Doctor of Philosophy (Ph.D.) in Electronic and Computer Engineering (ECE).

#### Beihang University, Beijing, China.

_(2019.09 - 2022.01)_

Master of Research in Electronic and Information Engineering (EE).

#### Beihang University, Beijing, China.

_(2015.09 - 2019.07)_

Bachelor of Engineering (B.Eng.) in Electronic and Information Engineer (EE).

### Industrial Experience 

#### Zeku Tech., Beijing, China.

_(2022.02 - 2023.05)_

* Served as a Modem PHY IC designer, worked for 4/5G uplink channel encoder (TX ENC), FFT, 23G DMA pre-process module design, and some common IP were designed such as pipo-based pseudo double port SRAM interface, FIFO based PIPE module. 
* Unforgettable Memories: I have completed the first **ECO** in my department, and I have complated totally three **ECO** T\_T.
* In last year rating, I get "Outstanding" (Top 10%)^\_^

#### NVIDIA Tech., Beijing, China.

_(2021.07 - 2021.09)_

* Served as a Physical Design intern, worked for clock skew analyzing in chiplet level.
* An interesting tool was developed for visualization of clock skews.

### Teaching Experience

#### ELEC 4320, FPGA-based Design: From Theory to Practice, Autumn

_School of Engineering, Department of ECE, HKUST. (2024.09 - )_

#### Digital Signal Processing, Autumn

_Department of EE, BUAA. (2020.09 - 2021.01)_

#### Electronic Design, Summer

_Department of EE, BUAA. (2020.07 - 2020.09)_


* * *

# Publication

### Journal

[J2] He Li, **Jiawei Liang**, Hongxiang Fan, "Design space exploration for efficient quantum most-significant digit-first arithmetic", to appear in the IEEE Transactions on Computers (TC), 2022.

[J1] Pei Lei, **Jiawei Liang**, Tong Zheng, Jun Wang, "Design space exploration for efficient quantum most-significant digit-first arithmetic", to appear in the IEEE Transactions on Neural Network and Learning System (TNNLS), 2022.

### Conference

[C1] He Li, Hongxiang Fan, **Jiawei Liang**, "Quantum most-significant digit-first addition", to appear in 12th International Green and Sustainable Computing Conference (IGSC), 2021.

