#include <string>
#include <map>

#include "glframe_amd_counters.hpp"
#include "amd_kernel_include/gfx_8_0_enum.h"

const std::string GPUTime::s_name("GPUTime");
const std::string GPUTime::s_description("Time this API call took to execute on the GPU in milliseconds. Does not include time that draw calls are processed in parallel.");

const std::map<std::string, uint32_t> counter_offsets {
  {"GRBM_PERF_SEL_COUNT", GRBM_PERF_SEL_COUNT},
  {"GRBM_PERF_SEL_USER_DEFINED", GRBM_PERF_SEL_USER_DEFINED},
  {"GRBM_PERF_SEL_GUI_ACTIVE", GRBM_PERF_SEL_GUI_ACTIVE},
  {"GRBM_PERF_SEL_CP_BUSY", GRBM_PERF_SEL_CP_BUSY},
  {"GRBM_PERF_SEL_CP_COHER_BUSY", GRBM_PERF_SEL_CP_COHER_BUSY},
  {"GRBM_PERF_SEL_CP_DMA_BUSY", GRBM_PERF_SEL_CP_DMA_BUSY},
  {"GRBM_PERF_SEL_CB_BUSY", GRBM_PERF_SEL_CB_BUSY},
  {"GRBM_PERF_SEL_DB_BUSY", GRBM_PERF_SEL_DB_BUSY},
  {"GRBM_PERF_SEL_PA_BUSY", GRBM_PERF_SEL_PA_BUSY},
  {"GRBM_PERF_SEL_SC_BUSY", GRBM_PERF_SEL_SC_BUSY},
  {"GRBM_PERF_SEL_RESERVED_6", GRBM_PERF_SEL_RESERVED_6},
  {"GRBM_PERF_SEL_SPI_BUSY", GRBM_PERF_SEL_SPI_BUSY},
  {"GRBM_PERF_SEL_SX_BUSY", GRBM_PERF_SEL_SX_BUSY},
  {"GRBM_PERF_SEL_TA_BUSY", GRBM_PERF_SEL_TA_BUSY},
  {"GRBM_PERF_SEL_CB_CLEAN", GRBM_PERF_SEL_CB_CLEAN},
  {"GRBM_PERF_SEL_DB_CLEAN", GRBM_PERF_SEL_DB_CLEAN},
  {"GRBM_PERF_SEL_RESERVED_5", GRBM_PERF_SEL_RESERVED_5},
  {"GRBM_PERF_SEL_VGT_BUSY", GRBM_PERF_SEL_VGT_BUSY},
  {"GRBM_PERF_SEL_RESERVED_4", GRBM_PERF_SEL_RESERVED_4},
  {"GRBM_PERF_SEL_RESERVED_3", GRBM_PERF_SEL_RESERVED_3},
  {"GRBM_PERF_SEL_RESERVED_2", GRBM_PERF_SEL_RESERVED_2},
  {"GRBM_PERF_SEL_RESERVED_1", GRBM_PERF_SEL_RESERVED_1},
  {"GRBM_PERF_SEL_RESERVED_0", GRBM_PERF_SEL_RESERVED_0},
  {"GRBM_PERF_SEL_IA_BUSY", GRBM_PERF_SEL_IA_BUSY},
  {"GRBM_PERF_SEL_IA_NO_DMA_BUSY", GRBM_PERF_SEL_IA_NO_DMA_BUSY},
  {"GRBM_PERF_SEL_GDS_BUSY", GRBM_PERF_SEL_GDS_BUSY},
  {"GRBM_PERF_SEL_BCI_BUSY", GRBM_PERF_SEL_BCI_BUSY},
  {"GRBM_PERF_SEL_RLC_BUSY", GRBM_PERF_SEL_RLC_BUSY},
  {"GRBM_PERF_SEL_TC_BUSY", GRBM_PERF_SEL_TC_BUSY},
  {"GRBM_PERF_SEL_CPG_BUSY", GRBM_PERF_SEL_CPG_BUSY},
  {"GRBM_PERF_SEL_CPC_BUSY", GRBM_PERF_SEL_CPC_BUSY},
  {"GRBM_PERF_SEL_CPF_BUSY", GRBM_PERF_SEL_CPF_BUSY},
  {"GRBM_PERF_SEL_WD_BUSY", GRBM_PERF_SEL_WD_BUSY},
  {"GRBM_PERF_SEL_WD_NO_DMA_BUSY", GRBM_PERF_SEL_WD_NO_DMA_BUSY},
  {"SPI_PERF_VS_WINDOW_VALID", SPI_PERF_VS_WINDOW_VALID},
  {"SPI_PERF_VS_BUSY", SPI_PERF_VS_BUSY},
  {"SPI_PERF_VS_FIRST_WAVE", SPI_PERF_VS_FIRST_WAVE},
  {"SPI_PERF_VS_LAST_WAVE", SPI_PERF_VS_LAST_WAVE},
  {"SPI_PERF_VS_LSHS_DEALLOC", SPI_PERF_VS_LSHS_DEALLOC},
  {"SPI_PERF_VS_PC_STALL", SPI_PERF_VS_PC_STALL},
  {"SPI_PERF_VS_POS0_STALL", SPI_PERF_VS_POS0_STALL},
  {"SPI_PERF_VS_POS1_STALL", SPI_PERF_VS_POS1_STALL},
  {"SPI_PERF_VS_CRAWLER_STALL", SPI_PERF_VS_CRAWLER_STALL},
  {"SPI_PERF_VS_EVENT_WAVE", SPI_PERF_VS_EVENT_WAVE},
  {"SPI_PERF_VS_WAVE", SPI_PERF_VS_WAVE},
  {"SPI_PERF_VS_PERS_UPD_FULL0", SPI_PERF_VS_PERS_UPD_FULL0},
  {"SPI_PERF_VS_PERS_UPD_FULL1", SPI_PERF_VS_PERS_UPD_FULL1},
  {"SPI_PERF_VS_LATE_ALLOC_FULL", SPI_PERF_VS_LATE_ALLOC_FULL},
  {"SPI_PERF_VS_FIRST_SUBGRP", SPI_PERF_VS_FIRST_SUBGRP},
  {"SPI_PERF_VS_LAST_SUBGRP", SPI_PERF_VS_LAST_SUBGRP},
  {"SPI_PERF_GS_WINDOW_VALID", SPI_PERF_GS_WINDOW_VALID},
  {"SPI_PERF_GS_BUSY", SPI_PERF_GS_BUSY},
  {"SPI_PERF_GS_CRAWLER_STALL", SPI_PERF_GS_CRAWLER_STALL},
  {"SPI_PERF_GS_EVENT_WAVE", SPI_PERF_GS_EVENT_WAVE},
  {"SPI_PERF_GS_WAVE", SPI_PERF_GS_WAVE},
  {"SPI_PERF_GS_PERS_UPD_FULL0", SPI_PERF_GS_PERS_UPD_FULL0},
  {"SPI_PERF_GS_PERS_UPD_FULL1", SPI_PERF_GS_PERS_UPD_FULL1},
  {"SPI_PERF_GS_FIRST_SUBGRP", SPI_PERF_GS_FIRST_SUBGRP},
  {"SPI_PERF_GS_LAST_SUBGRP", SPI_PERF_GS_LAST_SUBGRP},
  {"SPI_PERF_ES_WINDOW_VALID", SPI_PERF_ES_WINDOW_VALID},
  {"SPI_PERF_ES_BUSY", SPI_PERF_ES_BUSY},
  {"SPI_PERF_ES_CRAWLER_STALL", SPI_PERF_ES_CRAWLER_STALL},
  {"SPI_PERF_ES_FIRST_WAVE", SPI_PERF_ES_FIRST_WAVE},
  {"SPI_PERF_ES_LAST_WAVE", SPI_PERF_ES_LAST_WAVE},
  {"SPI_PERF_ES_LSHS_DEALLOC", SPI_PERF_ES_LSHS_DEALLOC},
  {"SPI_PERF_ES_EVENT_WAVE", SPI_PERF_ES_EVENT_WAVE},
  {"SPI_PERF_ES_WAVE", SPI_PERF_ES_WAVE},
  {"SPI_PERF_ES_PERS_UPD_FULL0", SPI_PERF_ES_PERS_UPD_FULL0},
  {"SPI_PERF_ES_PERS_UPD_FULL1", SPI_PERF_ES_PERS_UPD_FULL1},
  {"SPI_PERF_ES_FIRST_SUBGRP", SPI_PERF_ES_FIRST_SUBGRP},
  {"SPI_PERF_ES_LAST_SUBGRP", SPI_PERF_ES_LAST_SUBGRP},
  {"SPI_PERF_HS_WINDOW_VALID", SPI_PERF_HS_WINDOW_VALID},
  {"SPI_PERF_HS_BUSY", SPI_PERF_HS_BUSY},
  {"SPI_PERF_HS_CRAWLER_STALL", SPI_PERF_HS_CRAWLER_STALL},
  {"SPI_PERF_HS_FIRST_WAVE", SPI_PERF_HS_FIRST_WAVE},
  {"SPI_PERF_HS_LAST_WAVE", SPI_PERF_HS_LAST_WAVE},
  {"SPI_PERF_HS_LSHS_DEALLOC", SPI_PERF_HS_LSHS_DEALLOC},
  {"SPI_PERF_HS_EVENT_WAVE", SPI_PERF_HS_EVENT_WAVE},
  {"SPI_PERF_HS_WAVE", SPI_PERF_HS_WAVE},
  {"SPI_PERF_HS_PERS_UPD_FULL0", SPI_PERF_HS_PERS_UPD_FULL0},
  {"SPI_PERF_HS_PERS_UPD_FULL1", SPI_PERF_HS_PERS_UPD_FULL1},
  {"SPI_PERF_LS_WINDOW_VALID", SPI_PERF_LS_WINDOW_VALID},
  {"SPI_PERF_LS_BUSY", SPI_PERF_LS_BUSY},
  {"SPI_PERF_LS_CRAWLER_STALL", SPI_PERF_LS_CRAWLER_STALL},
  {"SPI_PERF_LS_FIRST_WAVE", SPI_PERF_LS_FIRST_WAVE},
  {"SPI_PERF_LS_LAST_WAVE", SPI_PERF_LS_LAST_WAVE},
  {"SPI_PERF_OFFCHIP_LDS_STALL_LS", SPI_PERF_OFFCHIP_LDS_STALL_LS},
  {"SPI_PERF_LS_EVENT_WAVE", SPI_PERF_LS_EVENT_WAVE},
  {"SPI_PERF_LS_WAVE", SPI_PERF_LS_WAVE},
  {"SPI_PERF_LS_PERS_UPD_FULL0", SPI_PERF_LS_PERS_UPD_FULL0},
  {"SPI_PERF_LS_PERS_UPD_FULL1", SPI_PERF_LS_PERS_UPD_FULL1},
  {"SPI_PERF_CSG_WINDOW_VALID", SPI_PERF_CSG_WINDOW_VALID},
  {"SPI_PERF_CSG_BUSY", SPI_PERF_CSG_BUSY},
  {"SPI_PERF_CSG_NUM_THREADGROUPS", SPI_PERF_CSG_NUM_THREADGROUPS},
  {"SPI_PERF_CSG_CRAWLER_STALL", SPI_PERF_CSG_CRAWLER_STALL},
  {"SPI_PERF_CSG_EVENT_WAVE", SPI_PERF_CSG_EVENT_WAVE},
  {"SPI_PERF_CSG_WAVE", SPI_PERF_CSG_WAVE},
  {"SPI_PERF_CSN_WINDOW_VALID", SPI_PERF_CSN_WINDOW_VALID},
  {"SPI_PERF_CSN_BUSY", SPI_PERF_CSN_BUSY},
  {"SPI_PERF_CSN_NUM_THREADGROUPS", SPI_PERF_CSN_NUM_THREADGROUPS},
  {"SPI_PERF_CSN_CRAWLER_STALL", SPI_PERF_CSN_CRAWLER_STALL},
  {"SPI_PERF_CSN_EVENT_WAVE", SPI_PERF_CSN_EVENT_WAVE},
  {"SPI_PERF_CSN_WAVE", SPI_PERF_CSN_WAVE},
  {"SPI_PERF_PS_CTL_WINDOW_VALID", SPI_PERF_PS_CTL_WINDOW_VALID},
  {"SPI_PERF_PS_CTL_BUSY", SPI_PERF_PS_CTL_BUSY},
  {"SPI_PERF_PS_CTL_ACTIVE", SPI_PERF_PS_CTL_ACTIVE},
  {"SPI_PERF_PS_CTL_DEALLOC_BIN0", SPI_PERF_PS_CTL_DEALLOC_BIN0},
  {"SPI_PERF_PS_CTL_FPOS_BIN1_STALL", SPI_PERF_PS_CTL_FPOS_BIN1_STALL},
  {"SPI_PERF_PS_CTL_EVENT_WAVE", SPI_PERF_PS_CTL_EVENT_WAVE},
  {"SPI_PERF_PS_CTL_WAVE", SPI_PERF_PS_CTL_WAVE},
  {"SPI_PERF_PS_CTL_OPT_WAVE", SPI_PERF_PS_CTL_OPT_WAVE},
  {"SPI_PERF_PS_CTL_PASS_BIN0", SPI_PERF_PS_CTL_PASS_BIN0},
  {"SPI_PERF_PS_CTL_PASS_BIN1", SPI_PERF_PS_CTL_PASS_BIN1},
  {"SPI_PERF_PS_CTL_FPOS_BIN2", SPI_PERF_PS_CTL_FPOS_BIN2},
  {"SPI_PERF_PS_CTL_PRIM_BIN0", SPI_PERF_PS_CTL_PRIM_BIN0},
  {"SPI_PERF_PS_CTL_PRIM_BIN1", SPI_PERF_PS_CTL_PRIM_BIN1},
  {"SPI_PERF_PS_CTL_CNF_BIN2", SPI_PERF_PS_CTL_CNF_BIN2},
  {"SPI_PERF_PS_CTL_CNF_BIN3", SPI_PERF_PS_CTL_CNF_BIN3},
  {"SPI_PERF_PS_CTL_CRAWLER_STALL", SPI_PERF_PS_CTL_CRAWLER_STALL},
  {"SPI_PERF_PS_CTL_LDS_RES_FULL", SPI_PERF_PS_CTL_LDS_RES_FULL},
  {"SPI_PERF_PS_PERS_UPD_FULL0", SPI_PERF_PS_PERS_UPD_FULL0},
  {"SPI_PERF_PS_PERS_UPD_FULL1", SPI_PERF_PS_PERS_UPD_FULL1},
  {"SPI_PERF_PIX_ALLOC_PEND_CNT", SPI_PERF_PIX_ALLOC_PEND_CNT},
  {"SPI_PERF_PIX_ALLOC_SCB_STALL", SPI_PERF_PIX_ALLOC_SCB_STALL},
  {"SPI_PERF_PIX_ALLOC_DB0_STALL", SPI_PERF_PIX_ALLOC_DB0_STALL},
  {"SPI_PERF_PIX_ALLOC_DB1_STALL", SPI_PERF_PIX_ALLOC_DB1_STALL},
  {"SPI_PERF_PIX_ALLOC_DB2_STALL", SPI_PERF_PIX_ALLOC_DB2_STALL},
  {"SPI_PERF_PIX_ALLOC_DB3_STALL", SPI_PERF_PIX_ALLOC_DB3_STALL},
  {"SPI_PERF_LDS0_PC_VALID", SPI_PERF_LDS0_PC_VALID},
  {"SPI_PERF_LDS1_PC_VALID", SPI_PERF_LDS1_PC_VALID},
  {"SPI_PERF_RA_PIPE_REQ_BIN2", SPI_PERF_RA_PIPE_REQ_BIN2},
  {"SPI_PERF_RA_TASK_REQ_BIN3", SPI_PERF_RA_TASK_REQ_BIN3},
  {"SPI_PERF_RA_WR_CTL_FULL", SPI_PERF_RA_WR_CTL_FULL},
  {"SPI_PERF_RA_REQ_NO_ALLOC", SPI_PERF_RA_REQ_NO_ALLOC},
  {"SPI_PERF_RA_REQ_NO_ALLOC_PS", SPI_PERF_RA_REQ_NO_ALLOC_PS},
  {"SPI_PERF_RA_REQ_NO_ALLOC_VS", SPI_PERF_RA_REQ_NO_ALLOC_VS},
  {"SPI_PERF_RA_REQ_NO_ALLOC_GS", SPI_PERF_RA_REQ_NO_ALLOC_GS},
  {"SPI_PERF_RA_REQ_NO_ALLOC_ES", SPI_PERF_RA_REQ_NO_ALLOC_ES},
  {"SPI_PERF_RA_REQ_NO_ALLOC_HS", SPI_PERF_RA_REQ_NO_ALLOC_HS},
  {"SPI_PERF_RA_REQ_NO_ALLOC_LS", SPI_PERF_RA_REQ_NO_ALLOC_LS},
  {"SPI_PERF_RA_REQ_NO_ALLOC_CSG", SPI_PERF_RA_REQ_NO_ALLOC_CSG},
  {"SPI_PERF_RA_REQ_NO_ALLOC_CSN", SPI_PERF_RA_REQ_NO_ALLOC_CSN},
  {"SPI_PERF_RA_RES_STALL_PS", SPI_PERF_RA_RES_STALL_PS},
  {"SPI_PERF_RA_RES_STALL_VS", SPI_PERF_RA_RES_STALL_VS},
  {"SPI_PERF_RA_RES_STALL_GS", SPI_PERF_RA_RES_STALL_GS},
  {"SPI_PERF_RA_RES_STALL_ES", SPI_PERF_RA_RES_STALL_ES},
  {"SPI_PERF_RA_RES_STALL_HS", SPI_PERF_RA_RES_STALL_HS},
  {"SPI_PERF_RA_RES_STALL_LS", SPI_PERF_RA_RES_STALL_LS},
  {"SPI_PERF_RA_RES_STALL_CSG", SPI_PERF_RA_RES_STALL_CSG},
  {"SPI_PERF_RA_RES_STALL_CSN", SPI_PERF_RA_RES_STALL_CSN},
  {"SPI_PERF_RA_TMP_STALL_PS", SPI_PERF_RA_TMP_STALL_PS},
  {"SPI_PERF_RA_TMP_STALL_VS", SPI_PERF_RA_TMP_STALL_VS},
  {"SPI_PERF_RA_TMP_STALL_GS", SPI_PERF_RA_TMP_STALL_GS},
  {"SPI_PERF_RA_TMP_STALL_ES", SPI_PERF_RA_TMP_STALL_ES},
  {"SPI_PERF_RA_TMP_STALL_HS", SPI_PERF_RA_TMP_STALL_HS},
  {"SPI_PERF_RA_TMP_STALL_LS", SPI_PERF_RA_TMP_STALL_LS},
  {"SPI_PERF_RA_TMP_STALL_CSG", SPI_PERF_RA_TMP_STALL_CSG},
  {"SPI_PERF_RA_TMP_STALL_CSN", SPI_PERF_RA_TMP_STALL_CSN},
  {"SPI_PERF_RA_WAVE_SIMD_FULL_PS", SPI_PERF_RA_WAVE_SIMD_FULL_PS},
  {"SPI_PERF_RA_WAVE_SIMD_FULL_VS", SPI_PERF_RA_WAVE_SIMD_FULL_VS},
  {"SPI_PERF_RA_WAVE_SIMD_FULL_GS", SPI_PERF_RA_WAVE_SIMD_FULL_GS},
  {"SPI_PERF_RA_WAVE_SIMD_FULL_ES", SPI_PERF_RA_WAVE_SIMD_FULL_ES},
  {"SPI_PERF_RA_WAVE_SIMD_FULL_HS", SPI_PERF_RA_WAVE_SIMD_FULL_HS},
  {"SPI_PERF_RA_WAVE_SIMD_FULL_LS", SPI_PERF_RA_WAVE_SIMD_FULL_LS},
  {"SPI_PERF_RA_WAVE_SIMD_FULL_CSG", SPI_PERF_RA_WAVE_SIMD_FULL_CSG},
  {"SPI_PERF_RA_WAVE_SIMD_FULL_CSN", SPI_PERF_RA_WAVE_SIMD_FULL_CSN},
  {"SPI_PERF_RA_VGPR_SIMD_FULL_PS", SPI_PERF_RA_VGPR_SIMD_FULL_PS},
  {"SPI_PERF_RA_VGPR_SIMD_FULL_VS", SPI_PERF_RA_VGPR_SIMD_FULL_VS},
  {"SPI_PERF_RA_VGPR_SIMD_FULL_GS", SPI_PERF_RA_VGPR_SIMD_FULL_GS},
  {"SPI_PERF_RA_VGPR_SIMD_FULL_ES", SPI_PERF_RA_VGPR_SIMD_FULL_ES},
  {"SPI_PERF_RA_VGPR_SIMD_FULL_HS", SPI_PERF_RA_VGPR_SIMD_FULL_HS},
  {"SPI_PERF_RA_VGPR_SIMD_FULL_LS", SPI_PERF_RA_VGPR_SIMD_FULL_LS},
  {"SPI_PERF_RA_VGPR_SIMD_FULL_CSG", SPI_PERF_RA_VGPR_SIMD_FULL_CSG},
  {"SPI_PERF_RA_VGPR_SIMD_FULL_CSN", SPI_PERF_RA_VGPR_SIMD_FULL_CSN},
  {"SPI_PERF_RA_SGPR_SIMD_FULL_PS", SPI_PERF_RA_SGPR_SIMD_FULL_PS},
  {"SPI_PERF_RA_SGPR_SIMD_FULL_VS", SPI_PERF_RA_SGPR_SIMD_FULL_VS},
  {"SPI_PERF_RA_SGPR_SIMD_FULL_GS", SPI_PERF_RA_SGPR_SIMD_FULL_GS},
  {"SPI_PERF_RA_SGPR_SIMD_FULL_ES", SPI_PERF_RA_SGPR_SIMD_FULL_ES},
  {"SPI_PERF_RA_SGPR_SIMD_FULL_HS", SPI_PERF_RA_SGPR_SIMD_FULL_HS},
  {"SPI_PERF_RA_SGPR_SIMD_FULL_LS", SPI_PERF_RA_SGPR_SIMD_FULL_LS},
  {"SPI_PERF_RA_SGPR_SIMD_FULL_CSG", SPI_PERF_RA_SGPR_SIMD_FULL_CSG},
  {"SPI_PERF_RA_SGPR_SIMD_FULL_CSN", SPI_PERF_RA_SGPR_SIMD_FULL_CSN},
  {"SPI_PERF_RA_LDS_CU_FULL_PS", SPI_PERF_RA_LDS_CU_FULL_PS},
  {"SPI_PERF_RA_LDS_CU_FULL_LS", SPI_PERF_RA_LDS_CU_FULL_LS},
  {"SPI_PERF_RA_LDS_CU_FULL_ES", SPI_PERF_RA_LDS_CU_FULL_ES},
  {"SPI_PERF_RA_LDS_CU_FULL_CSG", SPI_PERF_RA_LDS_CU_FULL_CSG},
  {"SPI_PERF_RA_LDS_CU_FULL_CSN", SPI_PERF_RA_LDS_CU_FULL_CSN},
  {"SPI_PERF_RA_BAR_CU_FULL_HS", SPI_PERF_RA_BAR_CU_FULL_HS},
  {"SPI_PERF_RA_BAR_CU_FULL_CSG", SPI_PERF_RA_BAR_CU_FULL_CSG},
  {"SPI_PERF_RA_BAR_CU_FULL_CSN", SPI_PERF_RA_BAR_CU_FULL_CSN},
  {"SPI_PERF_RA_BULKY_CU_FULL_CSG", SPI_PERF_RA_BULKY_CU_FULL_CSG},
  {"SPI_PERF_RA_BULKY_CU_FULL_CSN", SPI_PERF_RA_BULKY_CU_FULL_CSN},
  {"SPI_PERF_RA_TGLIM_CU_FULL_CSG", SPI_PERF_RA_TGLIM_CU_FULL_CSG},
  {"SPI_PERF_RA_TGLIM_CU_FULL_CSN", SPI_PERF_RA_TGLIM_CU_FULL_CSN},
  {"SPI_PERF_RA_WVLIM_STALL_PS", SPI_PERF_RA_WVLIM_STALL_PS},
  {"SPI_PERF_RA_WVLIM_STALL_VS", SPI_PERF_RA_WVLIM_STALL_VS},
  {"SPI_PERF_RA_WVLIM_STALL_GS", SPI_PERF_RA_WVLIM_STALL_GS},
  {"SPI_PERF_RA_WVLIM_STALL_ES", SPI_PERF_RA_WVLIM_STALL_ES},
  {"SPI_PERF_RA_WVLIM_STALL_HS", SPI_PERF_RA_WVLIM_STALL_HS},
  {"SPI_PERF_RA_WVLIM_STALL_LS", SPI_PERF_RA_WVLIM_STALL_LS},
  {"SPI_PERF_RA_WVLIM_STALL_CSG", SPI_PERF_RA_WVLIM_STALL_CSG},
  {"SPI_PERF_RA_WVLIM_STALL_CSN", SPI_PERF_RA_WVLIM_STALL_CSN},
  {"SPI_PERF_RA_PS_LOCK_NA", SPI_PERF_RA_PS_LOCK_NA},
  {"SPI_PERF_RA_VS_LOCK", SPI_PERF_RA_VS_LOCK},
  {"SPI_PERF_RA_GS_LOCK", SPI_PERF_RA_GS_LOCK},
  {"SPI_PERF_RA_ES_LOCK", SPI_PERF_RA_ES_LOCK},
  {"SPI_PERF_RA_HS_LOCK", SPI_PERF_RA_HS_LOCK},
  {"SPI_PERF_RA_LS_LOCK", SPI_PERF_RA_LS_LOCK},
  {"SPI_PERF_RA_CSG_LOCK", SPI_PERF_RA_CSG_LOCK},
  {"SPI_PERF_RA_CSN_LOCK", SPI_PERF_RA_CSN_LOCK},
  {"SPI_PERF_RA_RSV_UPD", SPI_PERF_RA_RSV_UPD},
  {"SPI_PERF_EXP_ARB_COL_CNT", SPI_PERF_EXP_ARB_COL_CNT},
  {"SPI_PERF_EXP_ARB_PAR_CNT", SPI_PERF_EXP_ARB_PAR_CNT},
  {"SPI_PERF_EXP_ARB_POS_CNT", SPI_PERF_EXP_ARB_POS_CNT},
  {"SPI_PERF_EXP_ARB_GDS_CNT", SPI_PERF_EXP_ARB_GDS_CNT},
  {"SPI_PERF_CLKGATE_BUSY_STALL", SPI_PERF_CLKGATE_BUSY_STALL},
  {"SPI_PERF_CLKGATE_ACTIVE_STALL", SPI_PERF_CLKGATE_ACTIVE_STALL},
  {"SPI_PERF_CLKGATE_ALL_CLOCKS_ON", SPI_PERF_CLKGATE_ALL_CLOCKS_ON},
  {"SPI_PERF_CLKGATE_CGTT_DYN_ON", SPI_PERF_CLKGATE_CGTT_DYN_ON},
  {"SPI_PERF_CLKGATE_CGTT_REG_ON", SPI_PERF_CLKGATE_CGTT_REG_ON},
  {"SPI_PERF_NUM_VS_POS_EXPORTS", SPI_PERF_NUM_VS_POS_EXPORTS},
  {"SPI_PERF_NUM_VS_PARAM_EXPORTS", SPI_PERF_NUM_VS_PARAM_EXPORTS},
  {"SPI_PERF_NUM_PS_COL_EXPORTS", SPI_PERF_NUM_PS_COL_EXPORTS},
  {"SPI_PERF_ES_GRP_FIFO_FULL", SPI_PERF_ES_GRP_FIFO_FULL},
  {"SPI_PERF_GS_GRP_FIFO_FULL", SPI_PERF_GS_GRP_FIFO_FULL},
  {"SPI_PERF_HS_GRP_FIFO_FULL", SPI_PERF_HS_GRP_FIFO_FULL},
  {"SPI_PERF_LS_GRP_FIFO_FULL", SPI_PERF_LS_GRP_FIFO_FULL},
  {"SPI_PERF_VS_ALLOC_CNT", SPI_PERF_VS_ALLOC_CNT},
  {"SPI_PERF_VS_LATE_ALLOC_ACCUM", SPI_PERF_VS_LATE_ALLOC_ACCUM},
  {"SPI_PERF_PC_ALLOC_CNT", SPI_PERF_PC_ALLOC_CNT},
  {"SPI_PERF_PC_ALLOC_ACCUM", SPI_PERF_PC_ALLOC_ACCUM},
      };  


const std::map<const std::string, const AMDMetric *> AMDMetric::metrics {
  {std::string("GPUTime"), new GPUTime()},
      };

void
GPUTime::selectCounters(const std::vector<unsigned int> &monitors) const {
}

float
GPUTime::parseMetric(const std::vector<unsigned char> &buffer) const {
  return 0;
}
