
_3_pp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002e94  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  0800301c  0800301c  0000401c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800302c  0800302c  0000505c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800302c  0800302c  0000402c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003034  08003034  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003034  08003034  00004034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003038  08003038  00004038  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  0800303c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000505c  2**0
                  CONTENTS
 10 .bss          00000070  2000005c  2000005c  0000505c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200000cc  200000cc  0000505c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a22c  00000000  00000000  0000508c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001ecd  00000000  00000000  0000f2b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ac8  00000000  00000000  00011188  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000082c  00000000  00000000  00011c50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020fd4  00000000  00000000  0001247c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e122  00000000  00000000  00033450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c5fa5  00000000  00000000  00041572  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00107517  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002ac0  00000000  00000000  0010755c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004b  00000000  00000000  0010a01c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000005c 	.word	0x2000005c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003004 	.word	0x08003004

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000060 	.word	0x20000060
 80001c4:	08003004 	.word	0x08003004

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004f8:	f000 fa38 	bl	800096c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004fc:	f000 f80a 	bl	8000514 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000500:	f000 f8a8 	bl	8000654 <MX_GPIO_Init>
  MX_TIM6_Init();
 8000504:	f000 f870 	bl	80005e8 <MX_TIM6_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  app_init();
 8000508:	f002 fb1c 	bl	8002b44 <app_init>
  while (1)
  {
	  app_loop();
 800050c:	f002 fb2a 	bl	8002b64 <app_loop>
 8000510:	e7fc      	b.n	800050c <main+0x18>
	...

08000514 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	b094      	sub	sp, #80	@ 0x50
 8000518:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800051a:	f107 0320 	add.w	r3, r7, #32
 800051e:	2230      	movs	r2, #48	@ 0x30
 8000520:	2100      	movs	r1, #0
 8000522:	4618      	mov	r0, r3
 8000524:	f002 fd42 	bl	8002fac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000528:	f107 030c 	add.w	r3, r7, #12
 800052c:	2200      	movs	r2, #0
 800052e:	601a      	str	r2, [r3, #0]
 8000530:	605a      	str	r2, [r3, #4]
 8000532:	609a      	str	r2, [r3, #8]
 8000534:	60da      	str	r2, [r3, #12]
 8000536:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000538:	2300      	movs	r3, #0
 800053a:	60bb      	str	r3, [r7, #8]
 800053c:	4b28      	ldr	r3, [pc, #160]	@ (80005e0 <SystemClock_Config+0xcc>)
 800053e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000540:	4a27      	ldr	r2, [pc, #156]	@ (80005e0 <SystemClock_Config+0xcc>)
 8000542:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000546:	6413      	str	r3, [r2, #64]	@ 0x40
 8000548:	4b25      	ldr	r3, [pc, #148]	@ (80005e0 <SystemClock_Config+0xcc>)
 800054a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800054c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000550:	60bb      	str	r3, [r7, #8]
 8000552:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000554:	2300      	movs	r3, #0
 8000556:	607b      	str	r3, [r7, #4]
 8000558:	4b22      	ldr	r3, [pc, #136]	@ (80005e4 <SystemClock_Config+0xd0>)
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	4a21      	ldr	r2, [pc, #132]	@ (80005e4 <SystemClock_Config+0xd0>)
 800055e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000562:	6013      	str	r3, [r2, #0]
 8000564:	4b1f      	ldr	r3, [pc, #124]	@ (80005e4 <SystemClock_Config+0xd0>)
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800056c:	607b      	str	r3, [r7, #4]
 800056e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000570:	2301      	movs	r3, #1
 8000572:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000574:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000578:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800057a:	2302      	movs	r3, #2
 800057c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800057e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000582:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000584:	2304      	movs	r3, #4
 8000586:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000588:	23a8      	movs	r3, #168	@ 0xa8
 800058a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800058c:	2302      	movs	r3, #2
 800058e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000590:	2304      	movs	r3, #4
 8000592:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000594:	f107 0320 	add.w	r3, r7, #32
 8000598:	4618      	mov	r0, r3
 800059a:	f000 fd5d 	bl	8001058 <HAL_RCC_OscConfig>
 800059e:	4603      	mov	r3, r0
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d001      	beq.n	80005a8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80005a4:	f000 f916 	bl	80007d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005a8:	230f      	movs	r3, #15
 80005aa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005ac:	2302      	movs	r3, #2
 80005ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005b0:	2300      	movs	r3, #0
 80005b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80005b4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80005b8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80005ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80005be:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80005c0:	f107 030c 	add.w	r3, r7, #12
 80005c4:	2105      	movs	r1, #5
 80005c6:	4618      	mov	r0, r3
 80005c8:	f000 ffbe 	bl	8001548 <HAL_RCC_ClockConfig>
 80005cc:	4603      	mov	r3, r0
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d001      	beq.n	80005d6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80005d2:	f000 f8ff 	bl	80007d4 <Error_Handler>
  }
}
 80005d6:	bf00      	nop
 80005d8:	3750      	adds	r7, #80	@ 0x50
 80005da:	46bd      	mov	sp, r7
 80005dc:	bd80      	pop	{r7, pc}
 80005de:	bf00      	nop
 80005e0:	40023800 	.word	0x40023800
 80005e4:	40007000 	.word	0x40007000

080005e8 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b082      	sub	sp, #8
 80005ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80005ee:	463b      	mov	r3, r7
 80005f0:	2200      	movs	r2, #0
 80005f2:	601a      	str	r2, [r3, #0]
 80005f4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80005f6:	4b15      	ldr	r3, [pc, #84]	@ (800064c <MX_TIM6_Init+0x64>)
 80005f8:	4a15      	ldr	r2, [pc, #84]	@ (8000650 <MX_TIM6_Init+0x68>)
 80005fa:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 8400 - 1;
 80005fc:	4b13      	ldr	r3, [pc, #76]	@ (800064c <MX_TIM6_Init+0x64>)
 80005fe:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8000602:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000604:	4b11      	ldr	r3, [pc, #68]	@ (800064c <MX_TIM6_Init+0x64>)
 8000606:	2200      	movs	r2, #0
 8000608:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10 - 1;
 800060a:	4b10      	ldr	r3, [pc, #64]	@ (800064c <MX_TIM6_Init+0x64>)
 800060c:	2209      	movs	r2, #9
 800060e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000610:	4b0e      	ldr	r3, [pc, #56]	@ (800064c <MX_TIM6_Init+0x64>)
 8000612:	2200      	movs	r2, #0
 8000614:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000616:	480d      	ldr	r0, [pc, #52]	@ (800064c <MX_TIM6_Init+0x64>)
 8000618:	f001 f982 	bl	8001920 <HAL_TIM_Base_Init>
 800061c:	4603      	mov	r3, r0
 800061e:	2b00      	cmp	r3, #0
 8000620:	d001      	beq.n	8000626 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8000622:	f000 f8d7 	bl	80007d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000626:	2300      	movs	r3, #0
 8000628:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800062a:	2300      	movs	r3, #0
 800062c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800062e:	463b      	mov	r3, r7
 8000630:	4619      	mov	r1, r3
 8000632:	4806      	ldr	r0, [pc, #24]	@ (800064c <MX_TIM6_Init+0x64>)
 8000634:	f001 fbf2 	bl	8001e1c <HAL_TIMEx_MasterConfigSynchronization>
 8000638:	4603      	mov	r3, r0
 800063a:	2b00      	cmp	r3, #0
 800063c:	d001      	beq.n	8000642 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800063e:	f000 f8c9 	bl	80007d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000642:	bf00      	nop
 8000644:	3708      	adds	r7, #8
 8000646:	46bd      	mov	sp, r7
 8000648:	bd80      	pop	{r7, pc}
 800064a:	bf00      	nop
 800064c:	20000078 	.word	0x20000078
 8000650:	40001000 	.word	0x40001000

08000654 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b08a      	sub	sp, #40	@ 0x28
 8000658:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800065a:	f107 0314 	add.w	r3, r7, #20
 800065e:	2200      	movs	r2, #0
 8000660:	601a      	str	r2, [r3, #0]
 8000662:	605a      	str	r2, [r3, #4]
 8000664:	609a      	str	r2, [r3, #8]
 8000666:	60da      	str	r2, [r3, #12]
 8000668:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800066a:	2300      	movs	r3, #0
 800066c:	613b      	str	r3, [r7, #16]
 800066e:	4b54      	ldr	r3, [pc, #336]	@ (80007c0 <MX_GPIO_Init+0x16c>)
 8000670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000672:	4a53      	ldr	r2, [pc, #332]	@ (80007c0 <MX_GPIO_Init+0x16c>)
 8000674:	f043 0310 	orr.w	r3, r3, #16
 8000678:	6313      	str	r3, [r2, #48]	@ 0x30
 800067a:	4b51      	ldr	r3, [pc, #324]	@ (80007c0 <MX_GPIO_Init+0x16c>)
 800067c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800067e:	f003 0310 	and.w	r3, r3, #16
 8000682:	613b      	str	r3, [r7, #16]
 8000684:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000686:	2300      	movs	r3, #0
 8000688:	60fb      	str	r3, [r7, #12]
 800068a:	4b4d      	ldr	r3, [pc, #308]	@ (80007c0 <MX_GPIO_Init+0x16c>)
 800068c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800068e:	4a4c      	ldr	r2, [pc, #304]	@ (80007c0 <MX_GPIO_Init+0x16c>)
 8000690:	f043 0304 	orr.w	r3, r3, #4
 8000694:	6313      	str	r3, [r2, #48]	@ 0x30
 8000696:	4b4a      	ldr	r3, [pc, #296]	@ (80007c0 <MX_GPIO_Init+0x16c>)
 8000698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800069a:	f003 0304 	and.w	r3, r3, #4
 800069e:	60fb      	str	r3, [r7, #12]
 80006a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006a2:	2300      	movs	r3, #0
 80006a4:	60bb      	str	r3, [r7, #8]
 80006a6:	4b46      	ldr	r3, [pc, #280]	@ (80007c0 <MX_GPIO_Init+0x16c>)
 80006a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006aa:	4a45      	ldr	r2, [pc, #276]	@ (80007c0 <MX_GPIO_Init+0x16c>)
 80006ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80006b2:	4b43      	ldr	r3, [pc, #268]	@ (80007c0 <MX_GPIO_Init+0x16c>)
 80006b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006ba:	60bb      	str	r3, [r7, #8]
 80006bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006be:	2300      	movs	r3, #0
 80006c0:	607b      	str	r3, [r7, #4]
 80006c2:	4b3f      	ldr	r3, [pc, #252]	@ (80007c0 <MX_GPIO_Init+0x16c>)
 80006c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006c6:	4a3e      	ldr	r2, [pc, #248]	@ (80007c0 <MX_GPIO_Init+0x16c>)
 80006c8:	f043 0302 	orr.w	r3, r3, #2
 80006cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80006ce:	4b3c      	ldr	r3, [pc, #240]	@ (80007c0 <MX_GPIO_Init+0x16c>)
 80006d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006d2:	f003 0302 	and.w	r3, r3, #2
 80006d6:	607b      	str	r3, [r7, #4]
 80006d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80006da:	2300      	movs	r3, #0
 80006dc:	603b      	str	r3, [r7, #0]
 80006de:	4b38      	ldr	r3, [pc, #224]	@ (80007c0 <MX_GPIO_Init+0x16c>)
 80006e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006e2:	4a37      	ldr	r2, [pc, #220]	@ (80007c0 <MX_GPIO_Init+0x16c>)
 80006e4:	f043 0308 	orr.w	r3, r3, #8
 80006e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80006ea:	4b35      	ldr	r3, [pc, #212]	@ (80007c0 <MX_GPIO_Init+0x16c>)
 80006ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ee:	f003 0308 	and.w	r3, r3, #8
 80006f2:	603b      	str	r3, [r7, #0]
 80006f4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RIGHT_BLUE_Pin|RIGHT_GREEN_Pin, GPIO_PIN_SET);
 80006f6:	2201      	movs	r2, #1
 80006f8:	2121      	movs	r1, #33	@ 0x21
 80006fa:	4832      	ldr	r0, [pc, #200]	@ (80007c4 <MX_GPIO_Init+0x170>)
 80006fc:	f000 fc92 	bl	8001024 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LEFT_RED_Pin|LEFT_GREEN_Pin|LEFT_BLUE_Pin, GPIO_PIN_SET);
 8000700:	2201      	movs	r2, #1
 8000702:	f44f 41e0 	mov.w	r1, #28672	@ 0x7000
 8000706:	4830      	ldr	r0, [pc, #192]	@ (80007c8 <MX_GPIO_Init+0x174>)
 8000708:	f000 fc8c 	bl	8001024 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RIGHT_RED_GPIO_Port, RIGHT_RED_Pin, GPIO_PIN_SET);
 800070c:	2201      	movs	r2, #1
 800070e:	2140      	movs	r1, #64	@ 0x40
 8000710:	482e      	ldr	r0, [pc, #184]	@ (80007cc <MX_GPIO_Init+0x178>)
 8000712:	f000 fc87 	bl	8001024 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON_1_Pin */
  GPIO_InitStruct.Pin = BUTTON_1_Pin;
 8000716:	2308      	movs	r3, #8
 8000718:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800071a:	2300      	movs	r3, #0
 800071c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800071e:	2300      	movs	r3, #0
 8000720:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_1_GPIO_Port, &GPIO_InitStruct);
 8000722:	f107 0314 	add.w	r3, r7, #20
 8000726:	4619      	mov	r1, r3
 8000728:	4829      	ldr	r0, [pc, #164]	@ (80007d0 <MX_GPIO_Init+0x17c>)
 800072a:	f000 fac7 	bl	8000cbc <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_2_Pin */
  GPIO_InitStruct.Pin = BUTTON_2_Pin;
 800072e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000732:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000734:	2300      	movs	r3, #0
 8000736:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000738:	2300      	movs	r3, #0
 800073a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_2_GPIO_Port, &GPIO_InitStruct);
 800073c:	f107 0314 	add.w	r3, r7, #20
 8000740:	4619      	mov	r1, r3
 8000742:	4822      	ldr	r0, [pc, #136]	@ (80007cc <MX_GPIO_Init+0x178>)
 8000744:	f000 faba 	bl	8000cbc <HAL_GPIO_Init>

  /*Configure GPIO pins : RIGHT_BLUE_Pin RIGHT_GREEN_Pin */
  GPIO_InitStruct.Pin = RIGHT_BLUE_Pin|RIGHT_GREEN_Pin;
 8000748:	2321      	movs	r3, #33	@ 0x21
 800074a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800074c:	2301      	movs	r3, #1
 800074e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000750:	2300      	movs	r3, #0
 8000752:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000754:	2300      	movs	r3, #0
 8000756:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000758:	f107 0314 	add.w	r3, r7, #20
 800075c:	4619      	mov	r1, r3
 800075e:	4819      	ldr	r0, [pc, #100]	@ (80007c4 <MX_GPIO_Init+0x170>)
 8000760:	f000 faac 	bl	8000cbc <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_4_Pin BUTTON_3_Pin */
  GPIO_InitStruct.Pin = BUTTON_4_Pin|BUTTON_3_Pin;
 8000764:	f44f 6382 	mov.w	r3, #1040	@ 0x410
 8000768:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800076a:	2300      	movs	r3, #0
 800076c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800076e:	2300      	movs	r3, #0
 8000770:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000772:	f107 0314 	add.w	r3, r7, #20
 8000776:	4619      	mov	r1, r3
 8000778:	4813      	ldr	r0, [pc, #76]	@ (80007c8 <MX_GPIO_Init+0x174>)
 800077a:	f000 fa9f 	bl	8000cbc <HAL_GPIO_Init>

  /*Configure GPIO pins : LEFT_RED_Pin LEFT_GREEN_Pin LEFT_BLUE_Pin */
  GPIO_InitStruct.Pin = LEFT_RED_Pin|LEFT_GREEN_Pin|LEFT_BLUE_Pin;
 800077e:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8000782:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000784:	2301      	movs	r3, #1
 8000786:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000788:	2300      	movs	r3, #0
 800078a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800078c:	2300      	movs	r3, #0
 800078e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000790:	f107 0314 	add.w	r3, r7, #20
 8000794:	4619      	mov	r1, r3
 8000796:	480c      	ldr	r0, [pc, #48]	@ (80007c8 <MX_GPIO_Init+0x174>)
 8000798:	f000 fa90 	bl	8000cbc <HAL_GPIO_Init>

  /*Configure GPIO pin : RIGHT_RED_Pin */
  GPIO_InitStruct.Pin = RIGHT_RED_Pin;
 800079c:	2340      	movs	r3, #64	@ 0x40
 800079e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007a0:	2301      	movs	r3, #1
 80007a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a4:	2300      	movs	r3, #0
 80007a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007a8:	2300      	movs	r3, #0
 80007aa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RIGHT_RED_GPIO_Port, &GPIO_InitStruct);
 80007ac:	f107 0314 	add.w	r3, r7, #20
 80007b0:	4619      	mov	r1, r3
 80007b2:	4806      	ldr	r0, [pc, #24]	@ (80007cc <MX_GPIO_Init+0x178>)
 80007b4:	f000 fa82 	bl	8000cbc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80007b8:	bf00      	nop
 80007ba:	3728      	adds	r7, #40	@ 0x28
 80007bc:	46bd      	mov	sp, r7
 80007be:	bd80      	pop	{r7, pc}
 80007c0:	40023800 	.word	0x40023800
 80007c4:	40020400 	.word	0x40020400
 80007c8:	40020c00 	.word	0x40020c00
 80007cc:	40020800 	.word	0x40020800
 80007d0:	40021000 	.word	0x40021000

080007d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007d4:	b480      	push	{r7}
 80007d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007d8:	b672      	cpsid	i
}
 80007da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007dc:	bf00      	nop
 80007de:	e7fd      	b.n	80007dc <Error_Handler+0x8>

080007e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007e0:	b480      	push	{r7}
 80007e2:	b083      	sub	sp, #12
 80007e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007e6:	2300      	movs	r3, #0
 80007e8:	607b      	str	r3, [r7, #4]
 80007ea:	4b10      	ldr	r3, [pc, #64]	@ (800082c <HAL_MspInit+0x4c>)
 80007ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007ee:	4a0f      	ldr	r2, [pc, #60]	@ (800082c <HAL_MspInit+0x4c>)
 80007f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80007f6:	4b0d      	ldr	r3, [pc, #52]	@ (800082c <HAL_MspInit+0x4c>)
 80007f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80007fe:	607b      	str	r3, [r7, #4]
 8000800:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000802:	2300      	movs	r3, #0
 8000804:	603b      	str	r3, [r7, #0]
 8000806:	4b09      	ldr	r3, [pc, #36]	@ (800082c <HAL_MspInit+0x4c>)
 8000808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800080a:	4a08      	ldr	r2, [pc, #32]	@ (800082c <HAL_MspInit+0x4c>)
 800080c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000810:	6413      	str	r3, [r2, #64]	@ 0x40
 8000812:	4b06      	ldr	r3, [pc, #24]	@ (800082c <HAL_MspInit+0x4c>)
 8000814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000816:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800081a:	603b      	str	r3, [r7, #0]
 800081c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800081e:	bf00      	nop
 8000820:	370c      	adds	r7, #12
 8000822:	46bd      	mov	sp, r7
 8000824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000828:	4770      	bx	lr
 800082a:	bf00      	nop
 800082c:	40023800 	.word	0x40023800

08000830 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b084      	sub	sp, #16
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	4a0e      	ldr	r2, [pc, #56]	@ (8000878 <HAL_TIM_Base_MspInit+0x48>)
 800083e:	4293      	cmp	r3, r2
 8000840:	d115      	bne.n	800086e <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000842:	2300      	movs	r3, #0
 8000844:	60fb      	str	r3, [r7, #12]
 8000846:	4b0d      	ldr	r3, [pc, #52]	@ (800087c <HAL_TIM_Base_MspInit+0x4c>)
 8000848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800084a:	4a0c      	ldr	r2, [pc, #48]	@ (800087c <HAL_TIM_Base_MspInit+0x4c>)
 800084c:	f043 0310 	orr.w	r3, r3, #16
 8000850:	6413      	str	r3, [r2, #64]	@ 0x40
 8000852:	4b0a      	ldr	r3, [pc, #40]	@ (800087c <HAL_TIM_Base_MspInit+0x4c>)
 8000854:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000856:	f003 0310 	and.w	r3, r3, #16
 800085a:	60fb      	str	r3, [r7, #12]
 800085c:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800085e:	2200      	movs	r2, #0
 8000860:	2100      	movs	r1, #0
 8000862:	2036      	movs	r0, #54	@ 0x36
 8000864:	f000 f9f3 	bl	8000c4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000868:	2036      	movs	r0, #54	@ 0x36
 800086a:	f000 fa0c 	bl	8000c86 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 800086e:	bf00      	nop
 8000870:	3710      	adds	r7, #16
 8000872:	46bd      	mov	sp, r7
 8000874:	bd80      	pop	{r7, pc}
 8000876:	bf00      	nop
 8000878:	40001000 	.word	0x40001000
 800087c:	40023800 	.word	0x40023800

08000880 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000880:	b480      	push	{r7}
 8000882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000884:	bf00      	nop
 8000886:	e7fd      	b.n	8000884 <NMI_Handler+0x4>

08000888 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000888:	b480      	push	{r7}
 800088a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800088c:	bf00      	nop
 800088e:	e7fd      	b.n	800088c <HardFault_Handler+0x4>

08000890 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000894:	bf00      	nop
 8000896:	e7fd      	b.n	8000894 <MemManage_Handler+0x4>

08000898 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000898:	b480      	push	{r7}
 800089a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800089c:	bf00      	nop
 800089e:	e7fd      	b.n	800089c <BusFault_Handler+0x4>

080008a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008a4:	bf00      	nop
 80008a6:	e7fd      	b.n	80008a4 <UsageFault_Handler+0x4>

080008a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008a8:	b480      	push	{r7}
 80008aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008ac:	bf00      	nop
 80008ae:	46bd      	mov	sp, r7
 80008b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b4:	4770      	bx	lr

080008b6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008b6:	b480      	push	{r7}
 80008b8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008ba:	bf00      	nop
 80008bc:	46bd      	mov	sp, r7
 80008be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c2:	4770      	bx	lr

080008c4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008c4:	b480      	push	{r7}
 80008c6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008c8:	bf00      	nop
 80008ca:	46bd      	mov	sp, r7
 80008cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d0:	4770      	bx	lr

080008d2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008d2:	b580      	push	{r7, lr}
 80008d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008d6:	f000 f89b 	bl	8000a10 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008da:	bf00      	nop
 80008dc:	bd80      	pop	{r7, pc}
	...

080008e0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80008e4:	4802      	ldr	r0, [pc, #8]	@ (80008f0 <TIM6_DAC_IRQHandler+0x10>)
 80008e6:	f001 f8db 	bl	8001aa0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80008ea:	bf00      	nop
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	bf00      	nop
 80008f0:	20000078 	.word	0x20000078

080008f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80008f8:	4b06      	ldr	r3, [pc, #24]	@ (8000914 <SystemInit+0x20>)
 80008fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80008fe:	4a05      	ldr	r2, [pc, #20]	@ (8000914 <SystemInit+0x20>)
 8000900:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000904:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000908:	bf00      	nop
 800090a:	46bd      	mov	sp, r7
 800090c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000910:	4770      	bx	lr
 8000912:	bf00      	nop
 8000914:	e000ed00 	.word	0xe000ed00

08000918 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000918:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000950 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800091c:	f7ff ffea 	bl	80008f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000920:	480c      	ldr	r0, [pc, #48]	@ (8000954 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000922:	490d      	ldr	r1, [pc, #52]	@ (8000958 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000924:	4a0d      	ldr	r2, [pc, #52]	@ (800095c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000926:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000928:	e002      	b.n	8000930 <LoopCopyDataInit>

0800092a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800092a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800092c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800092e:	3304      	adds	r3, #4

08000930 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000930:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000932:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000934:	d3f9      	bcc.n	800092a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000936:	4a0a      	ldr	r2, [pc, #40]	@ (8000960 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000938:	4c0a      	ldr	r4, [pc, #40]	@ (8000964 <LoopFillZerobss+0x22>)
  movs r3, #0
 800093a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800093c:	e001      	b.n	8000942 <LoopFillZerobss>

0800093e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800093e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000940:	3204      	adds	r2, #4

08000942 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000942:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000944:	d3fb      	bcc.n	800093e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000946:	f002 fb39 	bl	8002fbc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800094a:	f7ff fdd3 	bl	80004f4 <main>
  bx  lr    
 800094e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000950:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000954:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000958:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 800095c:	0800303c 	.word	0x0800303c
  ldr r2, =_sbss
 8000960:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000964:	200000cc 	.word	0x200000cc

08000968 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000968:	e7fe      	b.n	8000968 <ADC_IRQHandler>
	...

0800096c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000970:	4b0e      	ldr	r3, [pc, #56]	@ (80009ac <HAL_Init+0x40>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	4a0d      	ldr	r2, [pc, #52]	@ (80009ac <HAL_Init+0x40>)
 8000976:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800097a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800097c:	4b0b      	ldr	r3, [pc, #44]	@ (80009ac <HAL_Init+0x40>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	4a0a      	ldr	r2, [pc, #40]	@ (80009ac <HAL_Init+0x40>)
 8000982:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000986:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000988:	4b08      	ldr	r3, [pc, #32]	@ (80009ac <HAL_Init+0x40>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	4a07      	ldr	r2, [pc, #28]	@ (80009ac <HAL_Init+0x40>)
 800098e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000992:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000994:	2003      	movs	r0, #3
 8000996:	f000 f94f 	bl	8000c38 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800099a:	200f      	movs	r0, #15
 800099c:	f000 f808 	bl	80009b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009a0:	f7ff ff1e 	bl	80007e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009a4:	2300      	movs	r3, #0
}
 80009a6:	4618      	mov	r0, r3
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	bf00      	nop
 80009ac:	40023c00 	.word	0x40023c00

080009b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b082      	sub	sp, #8
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80009b8:	4b12      	ldr	r3, [pc, #72]	@ (8000a04 <HAL_InitTick+0x54>)
 80009ba:	681a      	ldr	r2, [r3, #0]
 80009bc:	4b12      	ldr	r3, [pc, #72]	@ (8000a08 <HAL_InitTick+0x58>)
 80009be:	781b      	ldrb	r3, [r3, #0]
 80009c0:	4619      	mov	r1, r3
 80009c2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80009ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80009ce:	4618      	mov	r0, r3
 80009d0:	f000 f967 	bl	8000ca2 <HAL_SYSTICK_Config>
 80009d4:	4603      	mov	r3, r0
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d001      	beq.n	80009de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80009da:	2301      	movs	r3, #1
 80009dc:	e00e      	b.n	80009fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	2b0f      	cmp	r3, #15
 80009e2:	d80a      	bhi.n	80009fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009e4:	2200      	movs	r2, #0
 80009e6:	6879      	ldr	r1, [r7, #4]
 80009e8:	f04f 30ff 	mov.w	r0, #4294967295
 80009ec:	f000 f92f 	bl	8000c4e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009f0:	4a06      	ldr	r2, [pc, #24]	@ (8000a0c <HAL_InitTick+0x5c>)
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80009f6:	2300      	movs	r3, #0
 80009f8:	e000      	b.n	80009fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80009fa:	2301      	movs	r3, #1
}
 80009fc:	4618      	mov	r0, r3
 80009fe:	3708      	adds	r7, #8
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bd80      	pop	{r7, pc}
 8000a04:	20000000 	.word	0x20000000
 8000a08:	20000008 	.word	0x20000008
 8000a0c:	20000004 	.word	0x20000004

08000a10 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a10:	b480      	push	{r7}
 8000a12:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a14:	4b06      	ldr	r3, [pc, #24]	@ (8000a30 <HAL_IncTick+0x20>)
 8000a16:	781b      	ldrb	r3, [r3, #0]
 8000a18:	461a      	mov	r2, r3
 8000a1a:	4b06      	ldr	r3, [pc, #24]	@ (8000a34 <HAL_IncTick+0x24>)
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	4413      	add	r3, r2
 8000a20:	4a04      	ldr	r2, [pc, #16]	@ (8000a34 <HAL_IncTick+0x24>)
 8000a22:	6013      	str	r3, [r2, #0]
}
 8000a24:	bf00      	nop
 8000a26:	46bd      	mov	sp, r7
 8000a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop
 8000a30:	20000008 	.word	0x20000008
 8000a34:	200000c0 	.word	0x200000c0

08000a38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	af00      	add	r7, sp, #0
  return uwTick;
 8000a3c:	4b03      	ldr	r3, [pc, #12]	@ (8000a4c <HAL_GetTick+0x14>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
}
 8000a40:	4618      	mov	r0, r3
 8000a42:	46bd      	mov	sp, r7
 8000a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop
 8000a4c:	200000c0 	.word	0x200000c0

08000a50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b084      	sub	sp, #16
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a58:	f7ff ffee 	bl	8000a38 <HAL_GetTick>
 8000a5c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a62:	68fb      	ldr	r3, [r7, #12]
 8000a64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a68:	d005      	beq.n	8000a76 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a6a:	4b0a      	ldr	r3, [pc, #40]	@ (8000a94 <HAL_Delay+0x44>)
 8000a6c:	781b      	ldrb	r3, [r3, #0]
 8000a6e:	461a      	mov	r2, r3
 8000a70:	68fb      	ldr	r3, [r7, #12]
 8000a72:	4413      	add	r3, r2
 8000a74:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000a76:	bf00      	nop
 8000a78:	f7ff ffde 	bl	8000a38 <HAL_GetTick>
 8000a7c:	4602      	mov	r2, r0
 8000a7e:	68bb      	ldr	r3, [r7, #8]
 8000a80:	1ad3      	subs	r3, r2, r3
 8000a82:	68fa      	ldr	r2, [r7, #12]
 8000a84:	429a      	cmp	r2, r3
 8000a86:	d8f7      	bhi.n	8000a78 <HAL_Delay+0x28>
  {
  }
}
 8000a88:	bf00      	nop
 8000a8a:	bf00      	nop
 8000a8c:	3710      	adds	r7, #16
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	bf00      	nop
 8000a94:	20000008 	.word	0x20000008

08000a98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	b085      	sub	sp, #20
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	f003 0307 	and.w	r3, r3, #7
 8000aa6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000aa8:	4b0c      	ldr	r3, [pc, #48]	@ (8000adc <__NVIC_SetPriorityGrouping+0x44>)
 8000aaa:	68db      	ldr	r3, [r3, #12]
 8000aac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000aae:	68ba      	ldr	r2, [r7, #8]
 8000ab0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ab4:	4013      	ands	r3, r2
 8000ab6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000abc:	68bb      	ldr	r3, [r7, #8]
 8000abe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ac0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ac4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ac8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000aca:	4a04      	ldr	r2, [pc, #16]	@ (8000adc <__NVIC_SetPriorityGrouping+0x44>)
 8000acc:	68bb      	ldr	r3, [r7, #8]
 8000ace:	60d3      	str	r3, [r2, #12]
}
 8000ad0:	bf00      	nop
 8000ad2:	3714      	adds	r7, #20
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ada:	4770      	bx	lr
 8000adc:	e000ed00 	.word	0xe000ed00

08000ae0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ae4:	4b04      	ldr	r3, [pc, #16]	@ (8000af8 <__NVIC_GetPriorityGrouping+0x18>)
 8000ae6:	68db      	ldr	r3, [r3, #12]
 8000ae8:	0a1b      	lsrs	r3, r3, #8
 8000aea:	f003 0307 	and.w	r3, r3, #7
}
 8000aee:	4618      	mov	r0, r3
 8000af0:	46bd      	mov	sp, r7
 8000af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af6:	4770      	bx	lr
 8000af8:	e000ed00 	.word	0xe000ed00

08000afc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000afc:	b480      	push	{r7}
 8000afe:	b083      	sub	sp, #12
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	4603      	mov	r3, r0
 8000b04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	db0b      	blt.n	8000b26 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b0e:	79fb      	ldrb	r3, [r7, #7]
 8000b10:	f003 021f 	and.w	r2, r3, #31
 8000b14:	4907      	ldr	r1, [pc, #28]	@ (8000b34 <__NVIC_EnableIRQ+0x38>)
 8000b16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b1a:	095b      	lsrs	r3, r3, #5
 8000b1c:	2001      	movs	r0, #1
 8000b1e:	fa00 f202 	lsl.w	r2, r0, r2
 8000b22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000b26:	bf00      	nop
 8000b28:	370c      	adds	r7, #12
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b30:	4770      	bx	lr
 8000b32:	bf00      	nop
 8000b34:	e000e100 	.word	0xe000e100

08000b38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	b083      	sub	sp, #12
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	4603      	mov	r3, r0
 8000b40:	6039      	str	r1, [r7, #0]
 8000b42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	db0a      	blt.n	8000b62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b4c:	683b      	ldr	r3, [r7, #0]
 8000b4e:	b2da      	uxtb	r2, r3
 8000b50:	490c      	ldr	r1, [pc, #48]	@ (8000b84 <__NVIC_SetPriority+0x4c>)
 8000b52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b56:	0112      	lsls	r2, r2, #4
 8000b58:	b2d2      	uxtb	r2, r2
 8000b5a:	440b      	add	r3, r1
 8000b5c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b60:	e00a      	b.n	8000b78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b62:	683b      	ldr	r3, [r7, #0]
 8000b64:	b2da      	uxtb	r2, r3
 8000b66:	4908      	ldr	r1, [pc, #32]	@ (8000b88 <__NVIC_SetPriority+0x50>)
 8000b68:	79fb      	ldrb	r3, [r7, #7]
 8000b6a:	f003 030f 	and.w	r3, r3, #15
 8000b6e:	3b04      	subs	r3, #4
 8000b70:	0112      	lsls	r2, r2, #4
 8000b72:	b2d2      	uxtb	r2, r2
 8000b74:	440b      	add	r3, r1
 8000b76:	761a      	strb	r2, [r3, #24]
}
 8000b78:	bf00      	nop
 8000b7a:	370c      	adds	r7, #12
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b82:	4770      	bx	lr
 8000b84:	e000e100 	.word	0xe000e100
 8000b88:	e000ed00 	.word	0xe000ed00

08000b8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	b089      	sub	sp, #36	@ 0x24
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	60f8      	str	r0, [r7, #12]
 8000b94:	60b9      	str	r1, [r7, #8]
 8000b96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	f003 0307 	and.w	r3, r3, #7
 8000b9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ba0:	69fb      	ldr	r3, [r7, #28]
 8000ba2:	f1c3 0307 	rsb	r3, r3, #7
 8000ba6:	2b04      	cmp	r3, #4
 8000ba8:	bf28      	it	cs
 8000baa:	2304      	movcs	r3, #4
 8000bac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bae:	69fb      	ldr	r3, [r7, #28]
 8000bb0:	3304      	adds	r3, #4
 8000bb2:	2b06      	cmp	r3, #6
 8000bb4:	d902      	bls.n	8000bbc <NVIC_EncodePriority+0x30>
 8000bb6:	69fb      	ldr	r3, [r7, #28]
 8000bb8:	3b03      	subs	r3, #3
 8000bba:	e000      	b.n	8000bbe <NVIC_EncodePriority+0x32>
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bc0:	f04f 32ff 	mov.w	r2, #4294967295
 8000bc4:	69bb      	ldr	r3, [r7, #24]
 8000bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8000bca:	43da      	mvns	r2, r3
 8000bcc:	68bb      	ldr	r3, [r7, #8]
 8000bce:	401a      	ands	r2, r3
 8000bd0:	697b      	ldr	r3, [r7, #20]
 8000bd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bd4:	f04f 31ff 	mov.w	r1, #4294967295
 8000bd8:	697b      	ldr	r3, [r7, #20]
 8000bda:	fa01 f303 	lsl.w	r3, r1, r3
 8000bde:	43d9      	mvns	r1, r3
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000be4:	4313      	orrs	r3, r2
         );
}
 8000be6:	4618      	mov	r0, r3
 8000be8:	3724      	adds	r7, #36	@ 0x24
 8000bea:	46bd      	mov	sp, r7
 8000bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf0:	4770      	bx	lr
	...

08000bf4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b082      	sub	sp, #8
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	3b01      	subs	r3, #1
 8000c00:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000c04:	d301      	bcc.n	8000c0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c06:	2301      	movs	r3, #1
 8000c08:	e00f      	b.n	8000c2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c0a:	4a0a      	ldr	r2, [pc, #40]	@ (8000c34 <SysTick_Config+0x40>)
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	3b01      	subs	r3, #1
 8000c10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c12:	210f      	movs	r1, #15
 8000c14:	f04f 30ff 	mov.w	r0, #4294967295
 8000c18:	f7ff ff8e 	bl	8000b38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c1c:	4b05      	ldr	r3, [pc, #20]	@ (8000c34 <SysTick_Config+0x40>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c22:	4b04      	ldr	r3, [pc, #16]	@ (8000c34 <SysTick_Config+0x40>)
 8000c24:	2207      	movs	r2, #7
 8000c26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c28:	2300      	movs	r3, #0
}
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	3708      	adds	r7, #8
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	e000e010 	.word	0xe000e010

08000c38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b082      	sub	sp, #8
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c40:	6878      	ldr	r0, [r7, #4]
 8000c42:	f7ff ff29 	bl	8000a98 <__NVIC_SetPriorityGrouping>
}
 8000c46:	bf00      	nop
 8000c48:	3708      	adds	r7, #8
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}

08000c4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c4e:	b580      	push	{r7, lr}
 8000c50:	b086      	sub	sp, #24
 8000c52:	af00      	add	r7, sp, #0
 8000c54:	4603      	mov	r3, r0
 8000c56:	60b9      	str	r1, [r7, #8]
 8000c58:	607a      	str	r2, [r7, #4]
 8000c5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c60:	f7ff ff3e 	bl	8000ae0 <__NVIC_GetPriorityGrouping>
 8000c64:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c66:	687a      	ldr	r2, [r7, #4]
 8000c68:	68b9      	ldr	r1, [r7, #8]
 8000c6a:	6978      	ldr	r0, [r7, #20]
 8000c6c:	f7ff ff8e 	bl	8000b8c <NVIC_EncodePriority>
 8000c70:	4602      	mov	r2, r0
 8000c72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c76:	4611      	mov	r1, r2
 8000c78:	4618      	mov	r0, r3
 8000c7a:	f7ff ff5d 	bl	8000b38 <__NVIC_SetPriority>
}
 8000c7e:	bf00      	nop
 8000c80:	3718      	adds	r7, #24
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bd80      	pop	{r7, pc}

08000c86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c86:	b580      	push	{r7, lr}
 8000c88:	b082      	sub	sp, #8
 8000c8a:	af00      	add	r7, sp, #0
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c94:	4618      	mov	r0, r3
 8000c96:	f7ff ff31 	bl	8000afc <__NVIC_EnableIRQ>
}
 8000c9a:	bf00      	nop
 8000c9c:	3708      	adds	r7, #8
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}

08000ca2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ca2:	b580      	push	{r7, lr}
 8000ca4:	b082      	sub	sp, #8
 8000ca6:	af00      	add	r7, sp, #0
 8000ca8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000caa:	6878      	ldr	r0, [r7, #4]
 8000cac:	f7ff ffa2 	bl	8000bf4 <SysTick_Config>
 8000cb0:	4603      	mov	r3, r0
}
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	3708      	adds	r7, #8
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}
	...

08000cbc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	b089      	sub	sp, #36	@ 0x24
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
 8000cc4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	61fb      	str	r3, [r7, #28]
 8000cd6:	e16b      	b.n	8000fb0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000cd8:	2201      	movs	r2, #1
 8000cda:	69fb      	ldr	r3, [r7, #28]
 8000cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ce0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ce2:	683b      	ldr	r3, [r7, #0]
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	697a      	ldr	r2, [r7, #20]
 8000ce8:	4013      	ands	r3, r2
 8000cea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000cec:	693a      	ldr	r2, [r7, #16]
 8000cee:	697b      	ldr	r3, [r7, #20]
 8000cf0:	429a      	cmp	r2, r3
 8000cf2:	f040 815a 	bne.w	8000faa <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000cf6:	683b      	ldr	r3, [r7, #0]
 8000cf8:	685b      	ldr	r3, [r3, #4]
 8000cfa:	f003 0303 	and.w	r3, r3, #3
 8000cfe:	2b01      	cmp	r3, #1
 8000d00:	d005      	beq.n	8000d0e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d02:	683b      	ldr	r3, [r7, #0]
 8000d04:	685b      	ldr	r3, [r3, #4]
 8000d06:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000d0a:	2b02      	cmp	r3, #2
 8000d0c:	d130      	bne.n	8000d70 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	689b      	ldr	r3, [r3, #8]
 8000d12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000d14:	69fb      	ldr	r3, [r7, #28]
 8000d16:	005b      	lsls	r3, r3, #1
 8000d18:	2203      	movs	r2, #3
 8000d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d1e:	43db      	mvns	r3, r3
 8000d20:	69ba      	ldr	r2, [r7, #24]
 8000d22:	4013      	ands	r3, r2
 8000d24:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000d26:	683b      	ldr	r3, [r7, #0]
 8000d28:	68da      	ldr	r2, [r3, #12]
 8000d2a:	69fb      	ldr	r3, [r7, #28]
 8000d2c:	005b      	lsls	r3, r3, #1
 8000d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d32:	69ba      	ldr	r2, [r7, #24]
 8000d34:	4313      	orrs	r3, r2
 8000d36:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	69ba      	ldr	r2, [r7, #24]
 8000d3c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	685b      	ldr	r3, [r3, #4]
 8000d42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d44:	2201      	movs	r2, #1
 8000d46:	69fb      	ldr	r3, [r7, #28]
 8000d48:	fa02 f303 	lsl.w	r3, r2, r3
 8000d4c:	43db      	mvns	r3, r3
 8000d4e:	69ba      	ldr	r2, [r7, #24]
 8000d50:	4013      	ands	r3, r2
 8000d52:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000d54:	683b      	ldr	r3, [r7, #0]
 8000d56:	685b      	ldr	r3, [r3, #4]
 8000d58:	091b      	lsrs	r3, r3, #4
 8000d5a:	f003 0201 	and.w	r2, r3, #1
 8000d5e:	69fb      	ldr	r3, [r7, #28]
 8000d60:	fa02 f303 	lsl.w	r3, r2, r3
 8000d64:	69ba      	ldr	r2, [r7, #24]
 8000d66:	4313      	orrs	r3, r2
 8000d68:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	69ba      	ldr	r2, [r7, #24]
 8000d6e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d70:	683b      	ldr	r3, [r7, #0]
 8000d72:	685b      	ldr	r3, [r3, #4]
 8000d74:	f003 0303 	and.w	r3, r3, #3
 8000d78:	2b03      	cmp	r3, #3
 8000d7a:	d017      	beq.n	8000dac <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	68db      	ldr	r3, [r3, #12]
 8000d80:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000d82:	69fb      	ldr	r3, [r7, #28]
 8000d84:	005b      	lsls	r3, r3, #1
 8000d86:	2203      	movs	r2, #3
 8000d88:	fa02 f303 	lsl.w	r3, r2, r3
 8000d8c:	43db      	mvns	r3, r3
 8000d8e:	69ba      	ldr	r2, [r7, #24]
 8000d90:	4013      	ands	r3, r2
 8000d92:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000d94:	683b      	ldr	r3, [r7, #0]
 8000d96:	689a      	ldr	r2, [r3, #8]
 8000d98:	69fb      	ldr	r3, [r7, #28]
 8000d9a:	005b      	lsls	r3, r3, #1
 8000d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000da0:	69ba      	ldr	r2, [r7, #24]
 8000da2:	4313      	orrs	r3, r2
 8000da4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	69ba      	ldr	r2, [r7, #24]
 8000daa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000dac:	683b      	ldr	r3, [r7, #0]
 8000dae:	685b      	ldr	r3, [r3, #4]
 8000db0:	f003 0303 	and.w	r3, r3, #3
 8000db4:	2b02      	cmp	r3, #2
 8000db6:	d123      	bne.n	8000e00 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000db8:	69fb      	ldr	r3, [r7, #28]
 8000dba:	08da      	lsrs	r2, r3, #3
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	3208      	adds	r2, #8
 8000dc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000dc4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000dc6:	69fb      	ldr	r3, [r7, #28]
 8000dc8:	f003 0307 	and.w	r3, r3, #7
 8000dcc:	009b      	lsls	r3, r3, #2
 8000dce:	220f      	movs	r2, #15
 8000dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd4:	43db      	mvns	r3, r3
 8000dd6:	69ba      	ldr	r2, [r7, #24]
 8000dd8:	4013      	ands	r3, r2
 8000dda:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	691a      	ldr	r2, [r3, #16]
 8000de0:	69fb      	ldr	r3, [r7, #28]
 8000de2:	f003 0307 	and.w	r3, r3, #7
 8000de6:	009b      	lsls	r3, r3, #2
 8000de8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dec:	69ba      	ldr	r2, [r7, #24]
 8000dee:	4313      	orrs	r3, r2
 8000df0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000df2:	69fb      	ldr	r3, [r7, #28]
 8000df4:	08da      	lsrs	r2, r3, #3
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	3208      	adds	r2, #8
 8000dfa:	69b9      	ldr	r1, [r7, #24]
 8000dfc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000e06:	69fb      	ldr	r3, [r7, #28]
 8000e08:	005b      	lsls	r3, r3, #1
 8000e0a:	2203      	movs	r2, #3
 8000e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e10:	43db      	mvns	r3, r3
 8000e12:	69ba      	ldr	r2, [r7, #24]
 8000e14:	4013      	ands	r3, r2
 8000e16:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000e18:	683b      	ldr	r3, [r7, #0]
 8000e1a:	685b      	ldr	r3, [r3, #4]
 8000e1c:	f003 0203 	and.w	r2, r3, #3
 8000e20:	69fb      	ldr	r3, [r7, #28]
 8000e22:	005b      	lsls	r3, r3, #1
 8000e24:	fa02 f303 	lsl.w	r3, r2, r3
 8000e28:	69ba      	ldr	r2, [r7, #24]
 8000e2a:	4313      	orrs	r3, r2
 8000e2c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	69ba      	ldr	r2, [r7, #24]
 8000e32:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000e34:	683b      	ldr	r3, [r7, #0]
 8000e36:	685b      	ldr	r3, [r3, #4]
 8000e38:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	f000 80b4 	beq.w	8000faa <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e42:	2300      	movs	r3, #0
 8000e44:	60fb      	str	r3, [r7, #12]
 8000e46:	4b60      	ldr	r3, [pc, #384]	@ (8000fc8 <HAL_GPIO_Init+0x30c>)
 8000e48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e4a:	4a5f      	ldr	r2, [pc, #380]	@ (8000fc8 <HAL_GPIO_Init+0x30c>)
 8000e4c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e50:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e52:	4b5d      	ldr	r3, [pc, #372]	@ (8000fc8 <HAL_GPIO_Init+0x30c>)
 8000e54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e56:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e5a:	60fb      	str	r3, [r7, #12]
 8000e5c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000e5e:	4a5b      	ldr	r2, [pc, #364]	@ (8000fcc <HAL_GPIO_Init+0x310>)
 8000e60:	69fb      	ldr	r3, [r7, #28]
 8000e62:	089b      	lsrs	r3, r3, #2
 8000e64:	3302      	adds	r3, #2
 8000e66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000e6c:	69fb      	ldr	r3, [r7, #28]
 8000e6e:	f003 0303 	and.w	r3, r3, #3
 8000e72:	009b      	lsls	r3, r3, #2
 8000e74:	220f      	movs	r2, #15
 8000e76:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7a:	43db      	mvns	r3, r3
 8000e7c:	69ba      	ldr	r2, [r7, #24]
 8000e7e:	4013      	ands	r3, r2
 8000e80:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	4a52      	ldr	r2, [pc, #328]	@ (8000fd0 <HAL_GPIO_Init+0x314>)
 8000e86:	4293      	cmp	r3, r2
 8000e88:	d02b      	beq.n	8000ee2 <HAL_GPIO_Init+0x226>
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	4a51      	ldr	r2, [pc, #324]	@ (8000fd4 <HAL_GPIO_Init+0x318>)
 8000e8e:	4293      	cmp	r3, r2
 8000e90:	d025      	beq.n	8000ede <HAL_GPIO_Init+0x222>
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	4a50      	ldr	r2, [pc, #320]	@ (8000fd8 <HAL_GPIO_Init+0x31c>)
 8000e96:	4293      	cmp	r3, r2
 8000e98:	d01f      	beq.n	8000eda <HAL_GPIO_Init+0x21e>
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	4a4f      	ldr	r2, [pc, #316]	@ (8000fdc <HAL_GPIO_Init+0x320>)
 8000e9e:	4293      	cmp	r3, r2
 8000ea0:	d019      	beq.n	8000ed6 <HAL_GPIO_Init+0x21a>
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	4a4e      	ldr	r2, [pc, #312]	@ (8000fe0 <HAL_GPIO_Init+0x324>)
 8000ea6:	4293      	cmp	r3, r2
 8000ea8:	d013      	beq.n	8000ed2 <HAL_GPIO_Init+0x216>
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	4a4d      	ldr	r2, [pc, #308]	@ (8000fe4 <HAL_GPIO_Init+0x328>)
 8000eae:	4293      	cmp	r3, r2
 8000eb0:	d00d      	beq.n	8000ece <HAL_GPIO_Init+0x212>
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	4a4c      	ldr	r2, [pc, #304]	@ (8000fe8 <HAL_GPIO_Init+0x32c>)
 8000eb6:	4293      	cmp	r3, r2
 8000eb8:	d007      	beq.n	8000eca <HAL_GPIO_Init+0x20e>
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	4a4b      	ldr	r2, [pc, #300]	@ (8000fec <HAL_GPIO_Init+0x330>)
 8000ebe:	4293      	cmp	r3, r2
 8000ec0:	d101      	bne.n	8000ec6 <HAL_GPIO_Init+0x20a>
 8000ec2:	2307      	movs	r3, #7
 8000ec4:	e00e      	b.n	8000ee4 <HAL_GPIO_Init+0x228>
 8000ec6:	2308      	movs	r3, #8
 8000ec8:	e00c      	b.n	8000ee4 <HAL_GPIO_Init+0x228>
 8000eca:	2306      	movs	r3, #6
 8000ecc:	e00a      	b.n	8000ee4 <HAL_GPIO_Init+0x228>
 8000ece:	2305      	movs	r3, #5
 8000ed0:	e008      	b.n	8000ee4 <HAL_GPIO_Init+0x228>
 8000ed2:	2304      	movs	r3, #4
 8000ed4:	e006      	b.n	8000ee4 <HAL_GPIO_Init+0x228>
 8000ed6:	2303      	movs	r3, #3
 8000ed8:	e004      	b.n	8000ee4 <HAL_GPIO_Init+0x228>
 8000eda:	2302      	movs	r3, #2
 8000edc:	e002      	b.n	8000ee4 <HAL_GPIO_Init+0x228>
 8000ede:	2301      	movs	r3, #1
 8000ee0:	e000      	b.n	8000ee4 <HAL_GPIO_Init+0x228>
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	69fa      	ldr	r2, [r7, #28]
 8000ee6:	f002 0203 	and.w	r2, r2, #3
 8000eea:	0092      	lsls	r2, r2, #2
 8000eec:	4093      	lsls	r3, r2
 8000eee:	69ba      	ldr	r2, [r7, #24]
 8000ef0:	4313      	orrs	r3, r2
 8000ef2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000ef4:	4935      	ldr	r1, [pc, #212]	@ (8000fcc <HAL_GPIO_Init+0x310>)
 8000ef6:	69fb      	ldr	r3, [r7, #28]
 8000ef8:	089b      	lsrs	r3, r3, #2
 8000efa:	3302      	adds	r3, #2
 8000efc:	69ba      	ldr	r2, [r7, #24]
 8000efe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000f02:	4b3b      	ldr	r3, [pc, #236]	@ (8000ff0 <HAL_GPIO_Init+0x334>)
 8000f04:	689b      	ldr	r3, [r3, #8]
 8000f06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f08:	693b      	ldr	r3, [r7, #16]
 8000f0a:	43db      	mvns	r3, r3
 8000f0c:	69ba      	ldr	r2, [r7, #24]
 8000f0e:	4013      	ands	r3, r2
 8000f10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	685b      	ldr	r3, [r3, #4]
 8000f16:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d003      	beq.n	8000f26 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8000f1e:	69ba      	ldr	r2, [r7, #24]
 8000f20:	693b      	ldr	r3, [r7, #16]
 8000f22:	4313      	orrs	r3, r2
 8000f24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000f26:	4a32      	ldr	r2, [pc, #200]	@ (8000ff0 <HAL_GPIO_Init+0x334>)
 8000f28:	69bb      	ldr	r3, [r7, #24]
 8000f2a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000f2c:	4b30      	ldr	r3, [pc, #192]	@ (8000ff0 <HAL_GPIO_Init+0x334>)
 8000f2e:	68db      	ldr	r3, [r3, #12]
 8000f30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f32:	693b      	ldr	r3, [r7, #16]
 8000f34:	43db      	mvns	r3, r3
 8000f36:	69ba      	ldr	r2, [r7, #24]
 8000f38:	4013      	ands	r3, r2
 8000f3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	685b      	ldr	r3, [r3, #4]
 8000f40:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d003      	beq.n	8000f50 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8000f48:	69ba      	ldr	r2, [r7, #24]
 8000f4a:	693b      	ldr	r3, [r7, #16]
 8000f4c:	4313      	orrs	r3, r2
 8000f4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000f50:	4a27      	ldr	r2, [pc, #156]	@ (8000ff0 <HAL_GPIO_Init+0x334>)
 8000f52:	69bb      	ldr	r3, [r7, #24]
 8000f54:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000f56:	4b26      	ldr	r3, [pc, #152]	@ (8000ff0 <HAL_GPIO_Init+0x334>)
 8000f58:	685b      	ldr	r3, [r3, #4]
 8000f5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f5c:	693b      	ldr	r3, [r7, #16]
 8000f5e:	43db      	mvns	r3, r3
 8000f60:	69ba      	ldr	r2, [r7, #24]
 8000f62:	4013      	ands	r3, r2
 8000f64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	685b      	ldr	r3, [r3, #4]
 8000f6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d003      	beq.n	8000f7a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8000f72:	69ba      	ldr	r2, [r7, #24]
 8000f74:	693b      	ldr	r3, [r7, #16]
 8000f76:	4313      	orrs	r3, r2
 8000f78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000f7a:	4a1d      	ldr	r2, [pc, #116]	@ (8000ff0 <HAL_GPIO_Init+0x334>)
 8000f7c:	69bb      	ldr	r3, [r7, #24]
 8000f7e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f80:	4b1b      	ldr	r3, [pc, #108]	@ (8000ff0 <HAL_GPIO_Init+0x334>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f86:	693b      	ldr	r3, [r7, #16]
 8000f88:	43db      	mvns	r3, r3
 8000f8a:	69ba      	ldr	r2, [r7, #24]
 8000f8c:	4013      	ands	r3, r2
 8000f8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	685b      	ldr	r3, [r3, #4]
 8000f94:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d003      	beq.n	8000fa4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8000f9c:	69ba      	ldr	r2, [r7, #24]
 8000f9e:	693b      	ldr	r3, [r7, #16]
 8000fa0:	4313      	orrs	r3, r2
 8000fa2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000fa4:	4a12      	ldr	r2, [pc, #72]	@ (8000ff0 <HAL_GPIO_Init+0x334>)
 8000fa6:	69bb      	ldr	r3, [r7, #24]
 8000fa8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000faa:	69fb      	ldr	r3, [r7, #28]
 8000fac:	3301      	adds	r3, #1
 8000fae:	61fb      	str	r3, [r7, #28]
 8000fb0:	69fb      	ldr	r3, [r7, #28]
 8000fb2:	2b0f      	cmp	r3, #15
 8000fb4:	f67f ae90 	bls.w	8000cd8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000fb8:	bf00      	nop
 8000fba:	bf00      	nop
 8000fbc:	3724      	adds	r7, #36	@ 0x24
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop
 8000fc8:	40023800 	.word	0x40023800
 8000fcc:	40013800 	.word	0x40013800
 8000fd0:	40020000 	.word	0x40020000
 8000fd4:	40020400 	.word	0x40020400
 8000fd8:	40020800 	.word	0x40020800
 8000fdc:	40020c00 	.word	0x40020c00
 8000fe0:	40021000 	.word	0x40021000
 8000fe4:	40021400 	.word	0x40021400
 8000fe8:	40021800 	.word	0x40021800
 8000fec:	40021c00 	.word	0x40021c00
 8000ff0:	40013c00 	.word	0x40013c00

08000ff4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b085      	sub	sp, #20
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
 8000ffc:	460b      	mov	r3, r1
 8000ffe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	691a      	ldr	r2, [r3, #16]
 8001004:	887b      	ldrh	r3, [r7, #2]
 8001006:	4013      	ands	r3, r2
 8001008:	2b00      	cmp	r3, #0
 800100a:	d002      	beq.n	8001012 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800100c:	2301      	movs	r3, #1
 800100e:	73fb      	strb	r3, [r7, #15]
 8001010:	e001      	b.n	8001016 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001012:	2300      	movs	r3, #0
 8001014:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001016:	7bfb      	ldrb	r3, [r7, #15]
}
 8001018:	4618      	mov	r0, r3
 800101a:	3714      	adds	r7, #20
 800101c:	46bd      	mov	sp, r7
 800101e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001022:	4770      	bx	lr

08001024 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001024:	b480      	push	{r7}
 8001026:	b083      	sub	sp, #12
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
 800102c:	460b      	mov	r3, r1
 800102e:	807b      	strh	r3, [r7, #2]
 8001030:	4613      	mov	r3, r2
 8001032:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001034:	787b      	ldrb	r3, [r7, #1]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d003      	beq.n	8001042 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800103a:	887a      	ldrh	r2, [r7, #2]
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001040:	e003      	b.n	800104a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001042:	887b      	ldrh	r3, [r7, #2]
 8001044:	041a      	lsls	r2, r3, #16
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	619a      	str	r2, [r3, #24]
}
 800104a:	bf00      	nop
 800104c:	370c      	adds	r7, #12
 800104e:	46bd      	mov	sp, r7
 8001050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001054:	4770      	bx	lr
	...

08001058 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b086      	sub	sp, #24
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	2b00      	cmp	r3, #0
 8001064:	d101      	bne.n	800106a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001066:	2301      	movs	r3, #1
 8001068:	e267      	b.n	800153a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f003 0301 	and.w	r3, r3, #1
 8001072:	2b00      	cmp	r3, #0
 8001074:	d075      	beq.n	8001162 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001076:	4b88      	ldr	r3, [pc, #544]	@ (8001298 <HAL_RCC_OscConfig+0x240>)
 8001078:	689b      	ldr	r3, [r3, #8]
 800107a:	f003 030c 	and.w	r3, r3, #12
 800107e:	2b04      	cmp	r3, #4
 8001080:	d00c      	beq.n	800109c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001082:	4b85      	ldr	r3, [pc, #532]	@ (8001298 <HAL_RCC_OscConfig+0x240>)
 8001084:	689b      	ldr	r3, [r3, #8]
 8001086:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800108a:	2b08      	cmp	r3, #8
 800108c:	d112      	bne.n	80010b4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800108e:	4b82      	ldr	r3, [pc, #520]	@ (8001298 <HAL_RCC_OscConfig+0x240>)
 8001090:	685b      	ldr	r3, [r3, #4]
 8001092:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001096:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800109a:	d10b      	bne.n	80010b4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800109c:	4b7e      	ldr	r3, [pc, #504]	@ (8001298 <HAL_RCC_OscConfig+0x240>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d05b      	beq.n	8001160 <HAL_RCC_OscConfig+0x108>
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	685b      	ldr	r3, [r3, #4]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d157      	bne.n	8001160 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80010b0:	2301      	movs	r3, #1
 80010b2:	e242      	b.n	800153a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	685b      	ldr	r3, [r3, #4]
 80010b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80010bc:	d106      	bne.n	80010cc <HAL_RCC_OscConfig+0x74>
 80010be:	4b76      	ldr	r3, [pc, #472]	@ (8001298 <HAL_RCC_OscConfig+0x240>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	4a75      	ldr	r2, [pc, #468]	@ (8001298 <HAL_RCC_OscConfig+0x240>)
 80010c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80010c8:	6013      	str	r3, [r2, #0]
 80010ca:	e01d      	b.n	8001108 <HAL_RCC_OscConfig+0xb0>
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	685b      	ldr	r3, [r3, #4]
 80010d0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80010d4:	d10c      	bne.n	80010f0 <HAL_RCC_OscConfig+0x98>
 80010d6:	4b70      	ldr	r3, [pc, #448]	@ (8001298 <HAL_RCC_OscConfig+0x240>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	4a6f      	ldr	r2, [pc, #444]	@ (8001298 <HAL_RCC_OscConfig+0x240>)
 80010dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80010e0:	6013      	str	r3, [r2, #0]
 80010e2:	4b6d      	ldr	r3, [pc, #436]	@ (8001298 <HAL_RCC_OscConfig+0x240>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	4a6c      	ldr	r2, [pc, #432]	@ (8001298 <HAL_RCC_OscConfig+0x240>)
 80010e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80010ec:	6013      	str	r3, [r2, #0]
 80010ee:	e00b      	b.n	8001108 <HAL_RCC_OscConfig+0xb0>
 80010f0:	4b69      	ldr	r3, [pc, #420]	@ (8001298 <HAL_RCC_OscConfig+0x240>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	4a68      	ldr	r2, [pc, #416]	@ (8001298 <HAL_RCC_OscConfig+0x240>)
 80010f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80010fa:	6013      	str	r3, [r2, #0]
 80010fc:	4b66      	ldr	r3, [pc, #408]	@ (8001298 <HAL_RCC_OscConfig+0x240>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	4a65      	ldr	r2, [pc, #404]	@ (8001298 <HAL_RCC_OscConfig+0x240>)
 8001102:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001106:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	685b      	ldr	r3, [r3, #4]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d013      	beq.n	8001138 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001110:	f7ff fc92 	bl	8000a38 <HAL_GetTick>
 8001114:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001116:	e008      	b.n	800112a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001118:	f7ff fc8e 	bl	8000a38 <HAL_GetTick>
 800111c:	4602      	mov	r2, r0
 800111e:	693b      	ldr	r3, [r7, #16]
 8001120:	1ad3      	subs	r3, r2, r3
 8001122:	2b64      	cmp	r3, #100	@ 0x64
 8001124:	d901      	bls.n	800112a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001126:	2303      	movs	r3, #3
 8001128:	e207      	b.n	800153a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800112a:	4b5b      	ldr	r3, [pc, #364]	@ (8001298 <HAL_RCC_OscConfig+0x240>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001132:	2b00      	cmp	r3, #0
 8001134:	d0f0      	beq.n	8001118 <HAL_RCC_OscConfig+0xc0>
 8001136:	e014      	b.n	8001162 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001138:	f7ff fc7e 	bl	8000a38 <HAL_GetTick>
 800113c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800113e:	e008      	b.n	8001152 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001140:	f7ff fc7a 	bl	8000a38 <HAL_GetTick>
 8001144:	4602      	mov	r2, r0
 8001146:	693b      	ldr	r3, [r7, #16]
 8001148:	1ad3      	subs	r3, r2, r3
 800114a:	2b64      	cmp	r3, #100	@ 0x64
 800114c:	d901      	bls.n	8001152 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800114e:	2303      	movs	r3, #3
 8001150:	e1f3      	b.n	800153a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001152:	4b51      	ldr	r3, [pc, #324]	@ (8001298 <HAL_RCC_OscConfig+0x240>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800115a:	2b00      	cmp	r3, #0
 800115c:	d1f0      	bne.n	8001140 <HAL_RCC_OscConfig+0xe8>
 800115e:	e000      	b.n	8001162 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001160:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f003 0302 	and.w	r3, r3, #2
 800116a:	2b00      	cmp	r3, #0
 800116c:	d063      	beq.n	8001236 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800116e:	4b4a      	ldr	r3, [pc, #296]	@ (8001298 <HAL_RCC_OscConfig+0x240>)
 8001170:	689b      	ldr	r3, [r3, #8]
 8001172:	f003 030c 	and.w	r3, r3, #12
 8001176:	2b00      	cmp	r3, #0
 8001178:	d00b      	beq.n	8001192 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800117a:	4b47      	ldr	r3, [pc, #284]	@ (8001298 <HAL_RCC_OscConfig+0x240>)
 800117c:	689b      	ldr	r3, [r3, #8]
 800117e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001182:	2b08      	cmp	r3, #8
 8001184:	d11c      	bne.n	80011c0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001186:	4b44      	ldr	r3, [pc, #272]	@ (8001298 <HAL_RCC_OscConfig+0x240>)
 8001188:	685b      	ldr	r3, [r3, #4]
 800118a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800118e:	2b00      	cmp	r3, #0
 8001190:	d116      	bne.n	80011c0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001192:	4b41      	ldr	r3, [pc, #260]	@ (8001298 <HAL_RCC_OscConfig+0x240>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	f003 0302 	and.w	r3, r3, #2
 800119a:	2b00      	cmp	r3, #0
 800119c:	d005      	beq.n	80011aa <HAL_RCC_OscConfig+0x152>
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	68db      	ldr	r3, [r3, #12]
 80011a2:	2b01      	cmp	r3, #1
 80011a4:	d001      	beq.n	80011aa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80011a6:	2301      	movs	r3, #1
 80011a8:	e1c7      	b.n	800153a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011aa:	4b3b      	ldr	r3, [pc, #236]	@ (8001298 <HAL_RCC_OscConfig+0x240>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	691b      	ldr	r3, [r3, #16]
 80011b6:	00db      	lsls	r3, r3, #3
 80011b8:	4937      	ldr	r1, [pc, #220]	@ (8001298 <HAL_RCC_OscConfig+0x240>)
 80011ba:	4313      	orrs	r3, r2
 80011bc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011be:	e03a      	b.n	8001236 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	68db      	ldr	r3, [r3, #12]
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d020      	beq.n	800120a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80011c8:	4b34      	ldr	r3, [pc, #208]	@ (800129c <HAL_RCC_OscConfig+0x244>)
 80011ca:	2201      	movs	r2, #1
 80011cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011ce:	f7ff fc33 	bl	8000a38 <HAL_GetTick>
 80011d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011d4:	e008      	b.n	80011e8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80011d6:	f7ff fc2f 	bl	8000a38 <HAL_GetTick>
 80011da:	4602      	mov	r2, r0
 80011dc:	693b      	ldr	r3, [r7, #16]
 80011de:	1ad3      	subs	r3, r2, r3
 80011e0:	2b02      	cmp	r3, #2
 80011e2:	d901      	bls.n	80011e8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80011e4:	2303      	movs	r3, #3
 80011e6:	e1a8      	b.n	800153a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011e8:	4b2b      	ldr	r3, [pc, #172]	@ (8001298 <HAL_RCC_OscConfig+0x240>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	f003 0302 	and.w	r3, r3, #2
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d0f0      	beq.n	80011d6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011f4:	4b28      	ldr	r3, [pc, #160]	@ (8001298 <HAL_RCC_OscConfig+0x240>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	691b      	ldr	r3, [r3, #16]
 8001200:	00db      	lsls	r3, r3, #3
 8001202:	4925      	ldr	r1, [pc, #148]	@ (8001298 <HAL_RCC_OscConfig+0x240>)
 8001204:	4313      	orrs	r3, r2
 8001206:	600b      	str	r3, [r1, #0]
 8001208:	e015      	b.n	8001236 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800120a:	4b24      	ldr	r3, [pc, #144]	@ (800129c <HAL_RCC_OscConfig+0x244>)
 800120c:	2200      	movs	r2, #0
 800120e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001210:	f7ff fc12 	bl	8000a38 <HAL_GetTick>
 8001214:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001216:	e008      	b.n	800122a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001218:	f7ff fc0e 	bl	8000a38 <HAL_GetTick>
 800121c:	4602      	mov	r2, r0
 800121e:	693b      	ldr	r3, [r7, #16]
 8001220:	1ad3      	subs	r3, r2, r3
 8001222:	2b02      	cmp	r3, #2
 8001224:	d901      	bls.n	800122a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001226:	2303      	movs	r3, #3
 8001228:	e187      	b.n	800153a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800122a:	4b1b      	ldr	r3, [pc, #108]	@ (8001298 <HAL_RCC_OscConfig+0x240>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	f003 0302 	and.w	r3, r3, #2
 8001232:	2b00      	cmp	r3, #0
 8001234:	d1f0      	bne.n	8001218 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	f003 0308 	and.w	r3, r3, #8
 800123e:	2b00      	cmp	r3, #0
 8001240:	d036      	beq.n	80012b0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	695b      	ldr	r3, [r3, #20]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d016      	beq.n	8001278 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800124a:	4b15      	ldr	r3, [pc, #84]	@ (80012a0 <HAL_RCC_OscConfig+0x248>)
 800124c:	2201      	movs	r2, #1
 800124e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001250:	f7ff fbf2 	bl	8000a38 <HAL_GetTick>
 8001254:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001256:	e008      	b.n	800126a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001258:	f7ff fbee 	bl	8000a38 <HAL_GetTick>
 800125c:	4602      	mov	r2, r0
 800125e:	693b      	ldr	r3, [r7, #16]
 8001260:	1ad3      	subs	r3, r2, r3
 8001262:	2b02      	cmp	r3, #2
 8001264:	d901      	bls.n	800126a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001266:	2303      	movs	r3, #3
 8001268:	e167      	b.n	800153a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800126a:	4b0b      	ldr	r3, [pc, #44]	@ (8001298 <HAL_RCC_OscConfig+0x240>)
 800126c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800126e:	f003 0302 	and.w	r3, r3, #2
 8001272:	2b00      	cmp	r3, #0
 8001274:	d0f0      	beq.n	8001258 <HAL_RCC_OscConfig+0x200>
 8001276:	e01b      	b.n	80012b0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001278:	4b09      	ldr	r3, [pc, #36]	@ (80012a0 <HAL_RCC_OscConfig+0x248>)
 800127a:	2200      	movs	r2, #0
 800127c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800127e:	f7ff fbdb 	bl	8000a38 <HAL_GetTick>
 8001282:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001284:	e00e      	b.n	80012a4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001286:	f7ff fbd7 	bl	8000a38 <HAL_GetTick>
 800128a:	4602      	mov	r2, r0
 800128c:	693b      	ldr	r3, [r7, #16]
 800128e:	1ad3      	subs	r3, r2, r3
 8001290:	2b02      	cmp	r3, #2
 8001292:	d907      	bls.n	80012a4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001294:	2303      	movs	r3, #3
 8001296:	e150      	b.n	800153a <HAL_RCC_OscConfig+0x4e2>
 8001298:	40023800 	.word	0x40023800
 800129c:	42470000 	.word	0x42470000
 80012a0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012a4:	4b88      	ldr	r3, [pc, #544]	@ (80014c8 <HAL_RCC_OscConfig+0x470>)
 80012a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80012a8:	f003 0302 	and.w	r3, r3, #2
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d1ea      	bne.n	8001286 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	f003 0304 	and.w	r3, r3, #4
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	f000 8097 	beq.w	80013ec <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80012be:	2300      	movs	r3, #0
 80012c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012c2:	4b81      	ldr	r3, [pc, #516]	@ (80014c8 <HAL_RCC_OscConfig+0x470>)
 80012c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d10f      	bne.n	80012ee <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80012ce:	2300      	movs	r3, #0
 80012d0:	60bb      	str	r3, [r7, #8]
 80012d2:	4b7d      	ldr	r3, [pc, #500]	@ (80014c8 <HAL_RCC_OscConfig+0x470>)
 80012d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012d6:	4a7c      	ldr	r2, [pc, #496]	@ (80014c8 <HAL_RCC_OscConfig+0x470>)
 80012d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80012de:	4b7a      	ldr	r3, [pc, #488]	@ (80014c8 <HAL_RCC_OscConfig+0x470>)
 80012e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012e6:	60bb      	str	r3, [r7, #8]
 80012e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80012ea:	2301      	movs	r3, #1
 80012ec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012ee:	4b77      	ldr	r3, [pc, #476]	@ (80014cc <HAL_RCC_OscConfig+0x474>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d118      	bne.n	800132c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80012fa:	4b74      	ldr	r3, [pc, #464]	@ (80014cc <HAL_RCC_OscConfig+0x474>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	4a73      	ldr	r2, [pc, #460]	@ (80014cc <HAL_RCC_OscConfig+0x474>)
 8001300:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001304:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001306:	f7ff fb97 	bl	8000a38 <HAL_GetTick>
 800130a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800130c:	e008      	b.n	8001320 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800130e:	f7ff fb93 	bl	8000a38 <HAL_GetTick>
 8001312:	4602      	mov	r2, r0
 8001314:	693b      	ldr	r3, [r7, #16]
 8001316:	1ad3      	subs	r3, r2, r3
 8001318:	2b02      	cmp	r3, #2
 800131a:	d901      	bls.n	8001320 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800131c:	2303      	movs	r3, #3
 800131e:	e10c      	b.n	800153a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001320:	4b6a      	ldr	r3, [pc, #424]	@ (80014cc <HAL_RCC_OscConfig+0x474>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001328:	2b00      	cmp	r3, #0
 800132a:	d0f0      	beq.n	800130e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	689b      	ldr	r3, [r3, #8]
 8001330:	2b01      	cmp	r3, #1
 8001332:	d106      	bne.n	8001342 <HAL_RCC_OscConfig+0x2ea>
 8001334:	4b64      	ldr	r3, [pc, #400]	@ (80014c8 <HAL_RCC_OscConfig+0x470>)
 8001336:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001338:	4a63      	ldr	r2, [pc, #396]	@ (80014c8 <HAL_RCC_OscConfig+0x470>)
 800133a:	f043 0301 	orr.w	r3, r3, #1
 800133e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001340:	e01c      	b.n	800137c <HAL_RCC_OscConfig+0x324>
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	689b      	ldr	r3, [r3, #8]
 8001346:	2b05      	cmp	r3, #5
 8001348:	d10c      	bne.n	8001364 <HAL_RCC_OscConfig+0x30c>
 800134a:	4b5f      	ldr	r3, [pc, #380]	@ (80014c8 <HAL_RCC_OscConfig+0x470>)
 800134c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800134e:	4a5e      	ldr	r2, [pc, #376]	@ (80014c8 <HAL_RCC_OscConfig+0x470>)
 8001350:	f043 0304 	orr.w	r3, r3, #4
 8001354:	6713      	str	r3, [r2, #112]	@ 0x70
 8001356:	4b5c      	ldr	r3, [pc, #368]	@ (80014c8 <HAL_RCC_OscConfig+0x470>)
 8001358:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800135a:	4a5b      	ldr	r2, [pc, #364]	@ (80014c8 <HAL_RCC_OscConfig+0x470>)
 800135c:	f043 0301 	orr.w	r3, r3, #1
 8001360:	6713      	str	r3, [r2, #112]	@ 0x70
 8001362:	e00b      	b.n	800137c <HAL_RCC_OscConfig+0x324>
 8001364:	4b58      	ldr	r3, [pc, #352]	@ (80014c8 <HAL_RCC_OscConfig+0x470>)
 8001366:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001368:	4a57      	ldr	r2, [pc, #348]	@ (80014c8 <HAL_RCC_OscConfig+0x470>)
 800136a:	f023 0301 	bic.w	r3, r3, #1
 800136e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001370:	4b55      	ldr	r3, [pc, #340]	@ (80014c8 <HAL_RCC_OscConfig+0x470>)
 8001372:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001374:	4a54      	ldr	r2, [pc, #336]	@ (80014c8 <HAL_RCC_OscConfig+0x470>)
 8001376:	f023 0304 	bic.w	r3, r3, #4
 800137a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	689b      	ldr	r3, [r3, #8]
 8001380:	2b00      	cmp	r3, #0
 8001382:	d015      	beq.n	80013b0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001384:	f7ff fb58 	bl	8000a38 <HAL_GetTick>
 8001388:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800138a:	e00a      	b.n	80013a2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800138c:	f7ff fb54 	bl	8000a38 <HAL_GetTick>
 8001390:	4602      	mov	r2, r0
 8001392:	693b      	ldr	r3, [r7, #16]
 8001394:	1ad3      	subs	r3, r2, r3
 8001396:	f241 3288 	movw	r2, #5000	@ 0x1388
 800139a:	4293      	cmp	r3, r2
 800139c:	d901      	bls.n	80013a2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800139e:	2303      	movs	r3, #3
 80013a0:	e0cb      	b.n	800153a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013a2:	4b49      	ldr	r3, [pc, #292]	@ (80014c8 <HAL_RCC_OscConfig+0x470>)
 80013a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80013a6:	f003 0302 	and.w	r3, r3, #2
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d0ee      	beq.n	800138c <HAL_RCC_OscConfig+0x334>
 80013ae:	e014      	b.n	80013da <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013b0:	f7ff fb42 	bl	8000a38 <HAL_GetTick>
 80013b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013b6:	e00a      	b.n	80013ce <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013b8:	f7ff fb3e 	bl	8000a38 <HAL_GetTick>
 80013bc:	4602      	mov	r2, r0
 80013be:	693b      	ldr	r3, [r7, #16]
 80013c0:	1ad3      	subs	r3, r2, r3
 80013c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d901      	bls.n	80013ce <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80013ca:	2303      	movs	r3, #3
 80013cc:	e0b5      	b.n	800153a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013ce:	4b3e      	ldr	r3, [pc, #248]	@ (80014c8 <HAL_RCC_OscConfig+0x470>)
 80013d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80013d2:	f003 0302 	and.w	r3, r3, #2
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d1ee      	bne.n	80013b8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80013da:	7dfb      	ldrb	r3, [r7, #23]
 80013dc:	2b01      	cmp	r3, #1
 80013de:	d105      	bne.n	80013ec <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80013e0:	4b39      	ldr	r3, [pc, #228]	@ (80014c8 <HAL_RCC_OscConfig+0x470>)
 80013e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013e4:	4a38      	ldr	r2, [pc, #224]	@ (80014c8 <HAL_RCC_OscConfig+0x470>)
 80013e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80013ea:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	699b      	ldr	r3, [r3, #24]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	f000 80a1 	beq.w	8001538 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80013f6:	4b34      	ldr	r3, [pc, #208]	@ (80014c8 <HAL_RCC_OscConfig+0x470>)
 80013f8:	689b      	ldr	r3, [r3, #8]
 80013fa:	f003 030c 	and.w	r3, r3, #12
 80013fe:	2b08      	cmp	r3, #8
 8001400:	d05c      	beq.n	80014bc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	699b      	ldr	r3, [r3, #24]
 8001406:	2b02      	cmp	r3, #2
 8001408:	d141      	bne.n	800148e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800140a:	4b31      	ldr	r3, [pc, #196]	@ (80014d0 <HAL_RCC_OscConfig+0x478>)
 800140c:	2200      	movs	r2, #0
 800140e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001410:	f7ff fb12 	bl	8000a38 <HAL_GetTick>
 8001414:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001416:	e008      	b.n	800142a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001418:	f7ff fb0e 	bl	8000a38 <HAL_GetTick>
 800141c:	4602      	mov	r2, r0
 800141e:	693b      	ldr	r3, [r7, #16]
 8001420:	1ad3      	subs	r3, r2, r3
 8001422:	2b02      	cmp	r3, #2
 8001424:	d901      	bls.n	800142a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001426:	2303      	movs	r3, #3
 8001428:	e087      	b.n	800153a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800142a:	4b27      	ldr	r3, [pc, #156]	@ (80014c8 <HAL_RCC_OscConfig+0x470>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001432:	2b00      	cmp	r3, #0
 8001434:	d1f0      	bne.n	8001418 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	69da      	ldr	r2, [r3, #28]
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	6a1b      	ldr	r3, [r3, #32]
 800143e:	431a      	orrs	r2, r3
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001444:	019b      	lsls	r3, r3, #6
 8001446:	431a      	orrs	r2, r3
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800144c:	085b      	lsrs	r3, r3, #1
 800144e:	3b01      	subs	r3, #1
 8001450:	041b      	lsls	r3, r3, #16
 8001452:	431a      	orrs	r2, r3
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001458:	061b      	lsls	r3, r3, #24
 800145a:	491b      	ldr	r1, [pc, #108]	@ (80014c8 <HAL_RCC_OscConfig+0x470>)
 800145c:	4313      	orrs	r3, r2
 800145e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001460:	4b1b      	ldr	r3, [pc, #108]	@ (80014d0 <HAL_RCC_OscConfig+0x478>)
 8001462:	2201      	movs	r2, #1
 8001464:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001466:	f7ff fae7 	bl	8000a38 <HAL_GetTick>
 800146a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800146c:	e008      	b.n	8001480 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800146e:	f7ff fae3 	bl	8000a38 <HAL_GetTick>
 8001472:	4602      	mov	r2, r0
 8001474:	693b      	ldr	r3, [r7, #16]
 8001476:	1ad3      	subs	r3, r2, r3
 8001478:	2b02      	cmp	r3, #2
 800147a:	d901      	bls.n	8001480 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800147c:	2303      	movs	r3, #3
 800147e:	e05c      	b.n	800153a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001480:	4b11      	ldr	r3, [pc, #68]	@ (80014c8 <HAL_RCC_OscConfig+0x470>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001488:	2b00      	cmp	r3, #0
 800148a:	d0f0      	beq.n	800146e <HAL_RCC_OscConfig+0x416>
 800148c:	e054      	b.n	8001538 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800148e:	4b10      	ldr	r3, [pc, #64]	@ (80014d0 <HAL_RCC_OscConfig+0x478>)
 8001490:	2200      	movs	r2, #0
 8001492:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001494:	f7ff fad0 	bl	8000a38 <HAL_GetTick>
 8001498:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800149a:	e008      	b.n	80014ae <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800149c:	f7ff facc 	bl	8000a38 <HAL_GetTick>
 80014a0:	4602      	mov	r2, r0
 80014a2:	693b      	ldr	r3, [r7, #16]
 80014a4:	1ad3      	subs	r3, r2, r3
 80014a6:	2b02      	cmp	r3, #2
 80014a8:	d901      	bls.n	80014ae <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80014aa:	2303      	movs	r3, #3
 80014ac:	e045      	b.n	800153a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014ae:	4b06      	ldr	r3, [pc, #24]	@ (80014c8 <HAL_RCC_OscConfig+0x470>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d1f0      	bne.n	800149c <HAL_RCC_OscConfig+0x444>
 80014ba:	e03d      	b.n	8001538 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	699b      	ldr	r3, [r3, #24]
 80014c0:	2b01      	cmp	r3, #1
 80014c2:	d107      	bne.n	80014d4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80014c4:	2301      	movs	r3, #1
 80014c6:	e038      	b.n	800153a <HAL_RCC_OscConfig+0x4e2>
 80014c8:	40023800 	.word	0x40023800
 80014cc:	40007000 	.word	0x40007000
 80014d0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80014d4:	4b1b      	ldr	r3, [pc, #108]	@ (8001544 <HAL_RCC_OscConfig+0x4ec>)
 80014d6:	685b      	ldr	r3, [r3, #4]
 80014d8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	699b      	ldr	r3, [r3, #24]
 80014de:	2b01      	cmp	r3, #1
 80014e0:	d028      	beq.n	8001534 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80014ec:	429a      	cmp	r2, r3
 80014ee:	d121      	bne.n	8001534 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014fa:	429a      	cmp	r2, r3
 80014fc:	d11a      	bne.n	8001534 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80014fe:	68fa      	ldr	r2, [r7, #12]
 8001500:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001504:	4013      	ands	r3, r2
 8001506:	687a      	ldr	r2, [r7, #4]
 8001508:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800150a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800150c:	4293      	cmp	r3, r2
 800150e:	d111      	bne.n	8001534 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800151a:	085b      	lsrs	r3, r3, #1
 800151c:	3b01      	subs	r3, #1
 800151e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001520:	429a      	cmp	r2, r3
 8001522:	d107      	bne.n	8001534 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800152e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001530:	429a      	cmp	r2, r3
 8001532:	d001      	beq.n	8001538 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001534:	2301      	movs	r3, #1
 8001536:	e000      	b.n	800153a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001538:	2300      	movs	r3, #0
}
 800153a:	4618      	mov	r0, r3
 800153c:	3718      	adds	r7, #24
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	40023800 	.word	0x40023800

08001548 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b084      	sub	sp, #16
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
 8001550:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d101      	bne.n	800155c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001558:	2301      	movs	r3, #1
 800155a:	e0cc      	b.n	80016f6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800155c:	4b68      	ldr	r3, [pc, #416]	@ (8001700 <HAL_RCC_ClockConfig+0x1b8>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f003 0307 	and.w	r3, r3, #7
 8001564:	683a      	ldr	r2, [r7, #0]
 8001566:	429a      	cmp	r2, r3
 8001568:	d90c      	bls.n	8001584 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800156a:	4b65      	ldr	r3, [pc, #404]	@ (8001700 <HAL_RCC_ClockConfig+0x1b8>)
 800156c:	683a      	ldr	r2, [r7, #0]
 800156e:	b2d2      	uxtb	r2, r2
 8001570:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001572:	4b63      	ldr	r3, [pc, #396]	@ (8001700 <HAL_RCC_ClockConfig+0x1b8>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f003 0307 	and.w	r3, r3, #7
 800157a:	683a      	ldr	r2, [r7, #0]
 800157c:	429a      	cmp	r2, r3
 800157e:	d001      	beq.n	8001584 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001580:	2301      	movs	r3, #1
 8001582:	e0b8      	b.n	80016f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	f003 0302 	and.w	r3, r3, #2
 800158c:	2b00      	cmp	r3, #0
 800158e:	d020      	beq.n	80015d2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f003 0304 	and.w	r3, r3, #4
 8001598:	2b00      	cmp	r3, #0
 800159a:	d005      	beq.n	80015a8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800159c:	4b59      	ldr	r3, [pc, #356]	@ (8001704 <HAL_RCC_ClockConfig+0x1bc>)
 800159e:	689b      	ldr	r3, [r3, #8]
 80015a0:	4a58      	ldr	r2, [pc, #352]	@ (8001704 <HAL_RCC_ClockConfig+0x1bc>)
 80015a2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80015a6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f003 0308 	and.w	r3, r3, #8
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d005      	beq.n	80015c0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80015b4:	4b53      	ldr	r3, [pc, #332]	@ (8001704 <HAL_RCC_ClockConfig+0x1bc>)
 80015b6:	689b      	ldr	r3, [r3, #8]
 80015b8:	4a52      	ldr	r2, [pc, #328]	@ (8001704 <HAL_RCC_ClockConfig+0x1bc>)
 80015ba:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80015be:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015c0:	4b50      	ldr	r3, [pc, #320]	@ (8001704 <HAL_RCC_ClockConfig+0x1bc>)
 80015c2:	689b      	ldr	r3, [r3, #8]
 80015c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	689b      	ldr	r3, [r3, #8]
 80015cc:	494d      	ldr	r1, [pc, #308]	@ (8001704 <HAL_RCC_ClockConfig+0x1bc>)
 80015ce:	4313      	orrs	r3, r2
 80015d0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f003 0301 	and.w	r3, r3, #1
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d044      	beq.n	8001668 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	685b      	ldr	r3, [r3, #4]
 80015e2:	2b01      	cmp	r3, #1
 80015e4:	d107      	bne.n	80015f6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015e6:	4b47      	ldr	r3, [pc, #284]	@ (8001704 <HAL_RCC_ClockConfig+0x1bc>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d119      	bne.n	8001626 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015f2:	2301      	movs	r3, #1
 80015f4:	e07f      	b.n	80016f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	2b02      	cmp	r3, #2
 80015fc:	d003      	beq.n	8001606 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001602:	2b03      	cmp	r3, #3
 8001604:	d107      	bne.n	8001616 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001606:	4b3f      	ldr	r3, [pc, #252]	@ (8001704 <HAL_RCC_ClockConfig+0x1bc>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800160e:	2b00      	cmp	r3, #0
 8001610:	d109      	bne.n	8001626 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001612:	2301      	movs	r3, #1
 8001614:	e06f      	b.n	80016f6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001616:	4b3b      	ldr	r3, [pc, #236]	@ (8001704 <HAL_RCC_ClockConfig+0x1bc>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f003 0302 	and.w	r3, r3, #2
 800161e:	2b00      	cmp	r3, #0
 8001620:	d101      	bne.n	8001626 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001622:	2301      	movs	r3, #1
 8001624:	e067      	b.n	80016f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001626:	4b37      	ldr	r3, [pc, #220]	@ (8001704 <HAL_RCC_ClockConfig+0x1bc>)
 8001628:	689b      	ldr	r3, [r3, #8]
 800162a:	f023 0203 	bic.w	r2, r3, #3
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	685b      	ldr	r3, [r3, #4]
 8001632:	4934      	ldr	r1, [pc, #208]	@ (8001704 <HAL_RCC_ClockConfig+0x1bc>)
 8001634:	4313      	orrs	r3, r2
 8001636:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001638:	f7ff f9fe 	bl	8000a38 <HAL_GetTick>
 800163c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800163e:	e00a      	b.n	8001656 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001640:	f7ff f9fa 	bl	8000a38 <HAL_GetTick>
 8001644:	4602      	mov	r2, r0
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	1ad3      	subs	r3, r2, r3
 800164a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800164e:	4293      	cmp	r3, r2
 8001650:	d901      	bls.n	8001656 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001652:	2303      	movs	r3, #3
 8001654:	e04f      	b.n	80016f6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001656:	4b2b      	ldr	r3, [pc, #172]	@ (8001704 <HAL_RCC_ClockConfig+0x1bc>)
 8001658:	689b      	ldr	r3, [r3, #8]
 800165a:	f003 020c 	and.w	r2, r3, #12
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	685b      	ldr	r3, [r3, #4]
 8001662:	009b      	lsls	r3, r3, #2
 8001664:	429a      	cmp	r2, r3
 8001666:	d1eb      	bne.n	8001640 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001668:	4b25      	ldr	r3, [pc, #148]	@ (8001700 <HAL_RCC_ClockConfig+0x1b8>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f003 0307 	and.w	r3, r3, #7
 8001670:	683a      	ldr	r2, [r7, #0]
 8001672:	429a      	cmp	r2, r3
 8001674:	d20c      	bcs.n	8001690 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001676:	4b22      	ldr	r3, [pc, #136]	@ (8001700 <HAL_RCC_ClockConfig+0x1b8>)
 8001678:	683a      	ldr	r2, [r7, #0]
 800167a:	b2d2      	uxtb	r2, r2
 800167c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800167e:	4b20      	ldr	r3, [pc, #128]	@ (8001700 <HAL_RCC_ClockConfig+0x1b8>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f003 0307 	and.w	r3, r3, #7
 8001686:	683a      	ldr	r2, [r7, #0]
 8001688:	429a      	cmp	r2, r3
 800168a:	d001      	beq.n	8001690 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800168c:	2301      	movs	r3, #1
 800168e:	e032      	b.n	80016f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f003 0304 	and.w	r3, r3, #4
 8001698:	2b00      	cmp	r3, #0
 800169a:	d008      	beq.n	80016ae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800169c:	4b19      	ldr	r3, [pc, #100]	@ (8001704 <HAL_RCC_ClockConfig+0x1bc>)
 800169e:	689b      	ldr	r3, [r3, #8]
 80016a0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	68db      	ldr	r3, [r3, #12]
 80016a8:	4916      	ldr	r1, [pc, #88]	@ (8001704 <HAL_RCC_ClockConfig+0x1bc>)
 80016aa:	4313      	orrs	r3, r2
 80016ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f003 0308 	and.w	r3, r3, #8
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d009      	beq.n	80016ce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80016ba:	4b12      	ldr	r3, [pc, #72]	@ (8001704 <HAL_RCC_ClockConfig+0x1bc>)
 80016bc:	689b      	ldr	r3, [r3, #8]
 80016be:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	691b      	ldr	r3, [r3, #16]
 80016c6:	00db      	lsls	r3, r3, #3
 80016c8:	490e      	ldr	r1, [pc, #56]	@ (8001704 <HAL_RCC_ClockConfig+0x1bc>)
 80016ca:	4313      	orrs	r3, r2
 80016cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80016ce:	f000 f821 	bl	8001714 <HAL_RCC_GetSysClockFreq>
 80016d2:	4602      	mov	r2, r0
 80016d4:	4b0b      	ldr	r3, [pc, #44]	@ (8001704 <HAL_RCC_ClockConfig+0x1bc>)
 80016d6:	689b      	ldr	r3, [r3, #8]
 80016d8:	091b      	lsrs	r3, r3, #4
 80016da:	f003 030f 	and.w	r3, r3, #15
 80016de:	490a      	ldr	r1, [pc, #40]	@ (8001708 <HAL_RCC_ClockConfig+0x1c0>)
 80016e0:	5ccb      	ldrb	r3, [r1, r3]
 80016e2:	fa22 f303 	lsr.w	r3, r2, r3
 80016e6:	4a09      	ldr	r2, [pc, #36]	@ (800170c <HAL_RCC_ClockConfig+0x1c4>)
 80016e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80016ea:	4b09      	ldr	r3, [pc, #36]	@ (8001710 <HAL_RCC_ClockConfig+0x1c8>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	4618      	mov	r0, r3
 80016f0:	f7ff f95e 	bl	80009b0 <HAL_InitTick>

  return HAL_OK;
 80016f4:	2300      	movs	r3, #0
}
 80016f6:	4618      	mov	r0, r3
 80016f8:	3710      	adds	r7, #16
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	40023c00 	.word	0x40023c00
 8001704:	40023800 	.word	0x40023800
 8001708:	0800301c 	.word	0x0800301c
 800170c:	20000000 	.word	0x20000000
 8001710:	20000004 	.word	0x20000004

08001714 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001714:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001718:	b094      	sub	sp, #80	@ 0x50
 800171a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800171c:	2300      	movs	r3, #0
 800171e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8001720:	2300      	movs	r3, #0
 8001722:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001724:	2300      	movs	r3, #0
 8001726:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001728:	2300      	movs	r3, #0
 800172a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800172c:	4b79      	ldr	r3, [pc, #484]	@ (8001914 <HAL_RCC_GetSysClockFreq+0x200>)
 800172e:	689b      	ldr	r3, [r3, #8]
 8001730:	f003 030c 	and.w	r3, r3, #12
 8001734:	2b08      	cmp	r3, #8
 8001736:	d00d      	beq.n	8001754 <HAL_RCC_GetSysClockFreq+0x40>
 8001738:	2b08      	cmp	r3, #8
 800173a:	f200 80e1 	bhi.w	8001900 <HAL_RCC_GetSysClockFreq+0x1ec>
 800173e:	2b00      	cmp	r3, #0
 8001740:	d002      	beq.n	8001748 <HAL_RCC_GetSysClockFreq+0x34>
 8001742:	2b04      	cmp	r3, #4
 8001744:	d003      	beq.n	800174e <HAL_RCC_GetSysClockFreq+0x3a>
 8001746:	e0db      	b.n	8001900 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001748:	4b73      	ldr	r3, [pc, #460]	@ (8001918 <HAL_RCC_GetSysClockFreq+0x204>)
 800174a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800174c:	e0db      	b.n	8001906 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800174e:	4b73      	ldr	r3, [pc, #460]	@ (800191c <HAL_RCC_GetSysClockFreq+0x208>)
 8001750:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001752:	e0d8      	b.n	8001906 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001754:	4b6f      	ldr	r3, [pc, #444]	@ (8001914 <HAL_RCC_GetSysClockFreq+0x200>)
 8001756:	685b      	ldr	r3, [r3, #4]
 8001758:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800175c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800175e:	4b6d      	ldr	r3, [pc, #436]	@ (8001914 <HAL_RCC_GetSysClockFreq+0x200>)
 8001760:	685b      	ldr	r3, [r3, #4]
 8001762:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001766:	2b00      	cmp	r3, #0
 8001768:	d063      	beq.n	8001832 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800176a:	4b6a      	ldr	r3, [pc, #424]	@ (8001914 <HAL_RCC_GetSysClockFreq+0x200>)
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	099b      	lsrs	r3, r3, #6
 8001770:	2200      	movs	r2, #0
 8001772:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001774:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001776:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001778:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800177c:	633b      	str	r3, [r7, #48]	@ 0x30
 800177e:	2300      	movs	r3, #0
 8001780:	637b      	str	r3, [r7, #52]	@ 0x34
 8001782:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001786:	4622      	mov	r2, r4
 8001788:	462b      	mov	r3, r5
 800178a:	f04f 0000 	mov.w	r0, #0
 800178e:	f04f 0100 	mov.w	r1, #0
 8001792:	0159      	lsls	r1, r3, #5
 8001794:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001798:	0150      	lsls	r0, r2, #5
 800179a:	4602      	mov	r2, r0
 800179c:	460b      	mov	r3, r1
 800179e:	4621      	mov	r1, r4
 80017a0:	1a51      	subs	r1, r2, r1
 80017a2:	6139      	str	r1, [r7, #16]
 80017a4:	4629      	mov	r1, r5
 80017a6:	eb63 0301 	sbc.w	r3, r3, r1
 80017aa:	617b      	str	r3, [r7, #20]
 80017ac:	f04f 0200 	mov.w	r2, #0
 80017b0:	f04f 0300 	mov.w	r3, #0
 80017b4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80017b8:	4659      	mov	r1, fp
 80017ba:	018b      	lsls	r3, r1, #6
 80017bc:	4651      	mov	r1, sl
 80017be:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80017c2:	4651      	mov	r1, sl
 80017c4:	018a      	lsls	r2, r1, #6
 80017c6:	4651      	mov	r1, sl
 80017c8:	ebb2 0801 	subs.w	r8, r2, r1
 80017cc:	4659      	mov	r1, fp
 80017ce:	eb63 0901 	sbc.w	r9, r3, r1
 80017d2:	f04f 0200 	mov.w	r2, #0
 80017d6:	f04f 0300 	mov.w	r3, #0
 80017da:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80017de:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80017e2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80017e6:	4690      	mov	r8, r2
 80017e8:	4699      	mov	r9, r3
 80017ea:	4623      	mov	r3, r4
 80017ec:	eb18 0303 	adds.w	r3, r8, r3
 80017f0:	60bb      	str	r3, [r7, #8]
 80017f2:	462b      	mov	r3, r5
 80017f4:	eb49 0303 	adc.w	r3, r9, r3
 80017f8:	60fb      	str	r3, [r7, #12]
 80017fa:	f04f 0200 	mov.w	r2, #0
 80017fe:	f04f 0300 	mov.w	r3, #0
 8001802:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001806:	4629      	mov	r1, r5
 8001808:	024b      	lsls	r3, r1, #9
 800180a:	4621      	mov	r1, r4
 800180c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001810:	4621      	mov	r1, r4
 8001812:	024a      	lsls	r2, r1, #9
 8001814:	4610      	mov	r0, r2
 8001816:	4619      	mov	r1, r3
 8001818:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800181a:	2200      	movs	r2, #0
 800181c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800181e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001820:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001824:	f7fe fcd0 	bl	80001c8 <__aeabi_uldivmod>
 8001828:	4602      	mov	r2, r0
 800182a:	460b      	mov	r3, r1
 800182c:	4613      	mov	r3, r2
 800182e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001830:	e058      	b.n	80018e4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001832:	4b38      	ldr	r3, [pc, #224]	@ (8001914 <HAL_RCC_GetSysClockFreq+0x200>)
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	099b      	lsrs	r3, r3, #6
 8001838:	2200      	movs	r2, #0
 800183a:	4618      	mov	r0, r3
 800183c:	4611      	mov	r1, r2
 800183e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001842:	623b      	str	r3, [r7, #32]
 8001844:	2300      	movs	r3, #0
 8001846:	627b      	str	r3, [r7, #36]	@ 0x24
 8001848:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800184c:	4642      	mov	r2, r8
 800184e:	464b      	mov	r3, r9
 8001850:	f04f 0000 	mov.w	r0, #0
 8001854:	f04f 0100 	mov.w	r1, #0
 8001858:	0159      	lsls	r1, r3, #5
 800185a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800185e:	0150      	lsls	r0, r2, #5
 8001860:	4602      	mov	r2, r0
 8001862:	460b      	mov	r3, r1
 8001864:	4641      	mov	r1, r8
 8001866:	ebb2 0a01 	subs.w	sl, r2, r1
 800186a:	4649      	mov	r1, r9
 800186c:	eb63 0b01 	sbc.w	fp, r3, r1
 8001870:	f04f 0200 	mov.w	r2, #0
 8001874:	f04f 0300 	mov.w	r3, #0
 8001878:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800187c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001880:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001884:	ebb2 040a 	subs.w	r4, r2, sl
 8001888:	eb63 050b 	sbc.w	r5, r3, fp
 800188c:	f04f 0200 	mov.w	r2, #0
 8001890:	f04f 0300 	mov.w	r3, #0
 8001894:	00eb      	lsls	r3, r5, #3
 8001896:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800189a:	00e2      	lsls	r2, r4, #3
 800189c:	4614      	mov	r4, r2
 800189e:	461d      	mov	r5, r3
 80018a0:	4643      	mov	r3, r8
 80018a2:	18e3      	adds	r3, r4, r3
 80018a4:	603b      	str	r3, [r7, #0]
 80018a6:	464b      	mov	r3, r9
 80018a8:	eb45 0303 	adc.w	r3, r5, r3
 80018ac:	607b      	str	r3, [r7, #4]
 80018ae:	f04f 0200 	mov.w	r2, #0
 80018b2:	f04f 0300 	mov.w	r3, #0
 80018b6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80018ba:	4629      	mov	r1, r5
 80018bc:	028b      	lsls	r3, r1, #10
 80018be:	4621      	mov	r1, r4
 80018c0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80018c4:	4621      	mov	r1, r4
 80018c6:	028a      	lsls	r2, r1, #10
 80018c8:	4610      	mov	r0, r2
 80018ca:	4619      	mov	r1, r3
 80018cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80018ce:	2200      	movs	r2, #0
 80018d0:	61bb      	str	r3, [r7, #24]
 80018d2:	61fa      	str	r2, [r7, #28]
 80018d4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80018d8:	f7fe fc76 	bl	80001c8 <__aeabi_uldivmod>
 80018dc:	4602      	mov	r2, r0
 80018de:	460b      	mov	r3, r1
 80018e0:	4613      	mov	r3, r2
 80018e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80018e4:	4b0b      	ldr	r3, [pc, #44]	@ (8001914 <HAL_RCC_GetSysClockFreq+0x200>)
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	0c1b      	lsrs	r3, r3, #16
 80018ea:	f003 0303 	and.w	r3, r3, #3
 80018ee:	3301      	adds	r3, #1
 80018f0:	005b      	lsls	r3, r3, #1
 80018f2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80018f4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80018f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80018f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80018fc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80018fe:	e002      	b.n	8001906 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001900:	4b05      	ldr	r3, [pc, #20]	@ (8001918 <HAL_RCC_GetSysClockFreq+0x204>)
 8001902:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001904:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001906:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001908:	4618      	mov	r0, r3
 800190a:	3750      	adds	r7, #80	@ 0x50
 800190c:	46bd      	mov	sp, r7
 800190e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001912:	bf00      	nop
 8001914:	40023800 	.word	0x40023800
 8001918:	00f42400 	.word	0x00f42400
 800191c:	007a1200 	.word	0x007a1200

08001920 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b082      	sub	sp, #8
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d101      	bne.n	8001932 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800192e:	2301      	movs	r3, #1
 8001930:	e041      	b.n	80019b6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001938:	b2db      	uxtb	r3, r3
 800193a:	2b00      	cmp	r3, #0
 800193c:	d106      	bne.n	800194c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	2200      	movs	r2, #0
 8001942:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001946:	6878      	ldr	r0, [r7, #4]
 8001948:	f7fe ff72 	bl	8000830 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	2202      	movs	r2, #2
 8001950:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681a      	ldr	r2, [r3, #0]
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	3304      	adds	r3, #4
 800195c:	4619      	mov	r1, r3
 800195e:	4610      	mov	r0, r2
 8001960:	f000 f9b6 	bl	8001cd0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2201      	movs	r2, #1
 8001968:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2201      	movs	r2, #1
 8001970:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	2201      	movs	r2, #1
 8001978:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	2201      	movs	r2, #1
 8001980:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2201      	movs	r2, #1
 8001988:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2201      	movs	r2, #1
 8001990:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2201      	movs	r2, #1
 8001998:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	2201      	movs	r2, #1
 80019a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	2201      	movs	r2, #1
 80019a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	2201      	movs	r2, #1
 80019b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80019b4:	2300      	movs	r3, #0
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	3708      	adds	r7, #8
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}
	...

080019c0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b085      	sub	sp, #20
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80019ce:	b2db      	uxtb	r3, r3
 80019d0:	2b01      	cmp	r3, #1
 80019d2:	d001      	beq.n	80019d8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80019d4:	2301      	movs	r3, #1
 80019d6:	e04e      	b.n	8001a76 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	2202      	movs	r2, #2
 80019dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	68da      	ldr	r2, [r3, #12]
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f042 0201 	orr.w	r2, r2, #1
 80019ee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4a23      	ldr	r2, [pc, #140]	@ (8001a84 <HAL_TIM_Base_Start_IT+0xc4>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d022      	beq.n	8001a40 <HAL_TIM_Base_Start_IT+0x80>
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a02:	d01d      	beq.n	8001a40 <HAL_TIM_Base_Start_IT+0x80>
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4a1f      	ldr	r2, [pc, #124]	@ (8001a88 <HAL_TIM_Base_Start_IT+0xc8>)
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	d018      	beq.n	8001a40 <HAL_TIM_Base_Start_IT+0x80>
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4a1e      	ldr	r2, [pc, #120]	@ (8001a8c <HAL_TIM_Base_Start_IT+0xcc>)
 8001a14:	4293      	cmp	r3, r2
 8001a16:	d013      	beq.n	8001a40 <HAL_TIM_Base_Start_IT+0x80>
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4a1c      	ldr	r2, [pc, #112]	@ (8001a90 <HAL_TIM_Base_Start_IT+0xd0>)
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	d00e      	beq.n	8001a40 <HAL_TIM_Base_Start_IT+0x80>
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	4a1b      	ldr	r2, [pc, #108]	@ (8001a94 <HAL_TIM_Base_Start_IT+0xd4>)
 8001a28:	4293      	cmp	r3, r2
 8001a2a:	d009      	beq.n	8001a40 <HAL_TIM_Base_Start_IT+0x80>
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	4a19      	ldr	r2, [pc, #100]	@ (8001a98 <HAL_TIM_Base_Start_IT+0xd8>)
 8001a32:	4293      	cmp	r3, r2
 8001a34:	d004      	beq.n	8001a40 <HAL_TIM_Base_Start_IT+0x80>
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	4a18      	ldr	r2, [pc, #96]	@ (8001a9c <HAL_TIM_Base_Start_IT+0xdc>)
 8001a3c:	4293      	cmp	r3, r2
 8001a3e:	d111      	bne.n	8001a64 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	689b      	ldr	r3, [r3, #8]
 8001a46:	f003 0307 	and.w	r3, r3, #7
 8001a4a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	2b06      	cmp	r3, #6
 8001a50:	d010      	beq.n	8001a74 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	681a      	ldr	r2, [r3, #0]
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f042 0201 	orr.w	r2, r2, #1
 8001a60:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001a62:	e007      	b.n	8001a74 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	681a      	ldr	r2, [r3, #0]
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f042 0201 	orr.w	r2, r2, #1
 8001a72:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001a74:	2300      	movs	r3, #0
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	3714      	adds	r7, #20
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a80:	4770      	bx	lr
 8001a82:	bf00      	nop
 8001a84:	40010000 	.word	0x40010000
 8001a88:	40000400 	.word	0x40000400
 8001a8c:	40000800 	.word	0x40000800
 8001a90:	40000c00 	.word	0x40000c00
 8001a94:	40010400 	.word	0x40010400
 8001a98:	40014000 	.word	0x40014000
 8001a9c:	40001800 	.word	0x40001800

08001aa0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b084      	sub	sp, #16
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	68db      	ldr	r3, [r3, #12]
 8001aae:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	691b      	ldr	r3, [r3, #16]
 8001ab6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001ab8:	68bb      	ldr	r3, [r7, #8]
 8001aba:	f003 0302 	and.w	r3, r3, #2
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d020      	beq.n	8001b04 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	f003 0302 	and.w	r3, r3, #2
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d01b      	beq.n	8001b04 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f06f 0202 	mvn.w	r2, #2
 8001ad4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2201      	movs	r2, #1
 8001ada:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	699b      	ldr	r3, [r3, #24]
 8001ae2:	f003 0303 	and.w	r3, r3, #3
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d003      	beq.n	8001af2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001aea:	6878      	ldr	r0, [r7, #4]
 8001aec:	f000 f8d2 	bl	8001c94 <HAL_TIM_IC_CaptureCallback>
 8001af0:	e005      	b.n	8001afe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001af2:	6878      	ldr	r0, [r7, #4]
 8001af4:	f000 f8c4 	bl	8001c80 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001af8:	6878      	ldr	r0, [r7, #4]
 8001afa:	f000 f8d5 	bl	8001ca8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	2200      	movs	r2, #0
 8001b02:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001b04:	68bb      	ldr	r3, [r7, #8]
 8001b06:	f003 0304 	and.w	r3, r3, #4
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d020      	beq.n	8001b50 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	f003 0304 	and.w	r3, r3, #4
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d01b      	beq.n	8001b50 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f06f 0204 	mvn.w	r2, #4
 8001b20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	2202      	movs	r2, #2
 8001b26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	699b      	ldr	r3, [r3, #24]
 8001b2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d003      	beq.n	8001b3e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001b36:	6878      	ldr	r0, [r7, #4]
 8001b38:	f000 f8ac 	bl	8001c94 <HAL_TIM_IC_CaptureCallback>
 8001b3c:	e005      	b.n	8001b4a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b3e:	6878      	ldr	r0, [r7, #4]
 8001b40:	f000 f89e 	bl	8001c80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b44:	6878      	ldr	r0, [r7, #4]
 8001b46:	f000 f8af 	bl	8001ca8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001b50:	68bb      	ldr	r3, [r7, #8]
 8001b52:	f003 0308 	and.w	r3, r3, #8
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d020      	beq.n	8001b9c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	f003 0308 	and.w	r3, r3, #8
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d01b      	beq.n	8001b9c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f06f 0208 	mvn.w	r2, #8
 8001b6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2204      	movs	r2, #4
 8001b72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	69db      	ldr	r3, [r3, #28]
 8001b7a:	f003 0303 	and.w	r3, r3, #3
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d003      	beq.n	8001b8a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001b82:	6878      	ldr	r0, [r7, #4]
 8001b84:	f000 f886 	bl	8001c94 <HAL_TIM_IC_CaptureCallback>
 8001b88:	e005      	b.n	8001b96 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b8a:	6878      	ldr	r0, [r7, #4]
 8001b8c:	f000 f878 	bl	8001c80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b90:	6878      	ldr	r0, [r7, #4]
 8001b92:	f000 f889 	bl	8001ca8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	2200      	movs	r2, #0
 8001b9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001b9c:	68bb      	ldr	r3, [r7, #8]
 8001b9e:	f003 0310 	and.w	r3, r3, #16
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d020      	beq.n	8001be8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	f003 0310 	and.w	r3, r3, #16
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d01b      	beq.n	8001be8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f06f 0210 	mvn.w	r2, #16
 8001bb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	2208      	movs	r2, #8
 8001bbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	69db      	ldr	r3, [r3, #28]
 8001bc6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d003      	beq.n	8001bd6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001bce:	6878      	ldr	r0, [r7, #4]
 8001bd0:	f000 f860 	bl	8001c94 <HAL_TIM_IC_CaptureCallback>
 8001bd4:	e005      	b.n	8001be2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001bd6:	6878      	ldr	r0, [r7, #4]
 8001bd8:	f000 f852 	bl	8001c80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001bdc:	6878      	ldr	r0, [r7, #4]
 8001bde:	f000 f863 	bl	8001ca8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	2200      	movs	r2, #0
 8001be6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001be8:	68bb      	ldr	r3, [r7, #8]
 8001bea:	f003 0301 	and.w	r3, r3, #1
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d00c      	beq.n	8001c0c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	f003 0301 	and.w	r3, r3, #1
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d007      	beq.n	8001c0c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f06f 0201 	mvn.w	r2, #1
 8001c04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001c06:	6878      	ldr	r0, [r7, #4]
 8001c08:	f001 f850 	bl	8002cac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001c0c:	68bb      	ldr	r3, [r7, #8]
 8001c0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d00c      	beq.n	8001c30 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d007      	beq.n	8001c30 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001c28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001c2a:	6878      	ldr	r0, [r7, #4]
 8001c2c:	f000 f97c 	bl	8001f28 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001c30:	68bb      	ldr	r3, [r7, #8]
 8001c32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d00c      	beq.n	8001c54 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d007      	beq.n	8001c54 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001c4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001c4e:	6878      	ldr	r0, [r7, #4]
 8001c50:	f000 f834 	bl	8001cbc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001c54:	68bb      	ldr	r3, [r7, #8]
 8001c56:	f003 0320 	and.w	r3, r3, #32
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d00c      	beq.n	8001c78 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	f003 0320 	and.w	r3, r3, #32
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d007      	beq.n	8001c78 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f06f 0220 	mvn.w	r2, #32
 8001c70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001c72:	6878      	ldr	r0, [r7, #4]
 8001c74:	f000 f94e 	bl	8001f14 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001c78:	bf00      	nop
 8001c7a:	3710      	adds	r7, #16
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}

08001c80 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b083      	sub	sp, #12
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001c88:	bf00      	nop
 8001c8a:	370c      	adds	r7, #12
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c92:	4770      	bx	lr

08001c94 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b083      	sub	sp, #12
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001c9c:	bf00      	nop
 8001c9e:	370c      	adds	r7, #12
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca6:	4770      	bx	lr

08001ca8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b083      	sub	sp, #12
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001cb0:	bf00      	nop
 8001cb2:	370c      	adds	r7, #12
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr

08001cbc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b083      	sub	sp, #12
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001cc4:	bf00      	nop
 8001cc6:	370c      	adds	r7, #12
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cce:	4770      	bx	lr

08001cd0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b085      	sub	sp, #20
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
 8001cd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	4a43      	ldr	r2, [pc, #268]	@ (8001df0 <TIM_Base_SetConfig+0x120>)
 8001ce4:	4293      	cmp	r3, r2
 8001ce6:	d013      	beq.n	8001d10 <TIM_Base_SetConfig+0x40>
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001cee:	d00f      	beq.n	8001d10 <TIM_Base_SetConfig+0x40>
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	4a40      	ldr	r2, [pc, #256]	@ (8001df4 <TIM_Base_SetConfig+0x124>)
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d00b      	beq.n	8001d10 <TIM_Base_SetConfig+0x40>
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	4a3f      	ldr	r2, [pc, #252]	@ (8001df8 <TIM_Base_SetConfig+0x128>)
 8001cfc:	4293      	cmp	r3, r2
 8001cfe:	d007      	beq.n	8001d10 <TIM_Base_SetConfig+0x40>
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	4a3e      	ldr	r2, [pc, #248]	@ (8001dfc <TIM_Base_SetConfig+0x12c>)
 8001d04:	4293      	cmp	r3, r2
 8001d06:	d003      	beq.n	8001d10 <TIM_Base_SetConfig+0x40>
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	4a3d      	ldr	r2, [pc, #244]	@ (8001e00 <TIM_Base_SetConfig+0x130>)
 8001d0c:	4293      	cmp	r3, r2
 8001d0e:	d108      	bne.n	8001d22 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001d16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	685b      	ldr	r3, [r3, #4]
 8001d1c:	68fa      	ldr	r2, [r7, #12]
 8001d1e:	4313      	orrs	r3, r2
 8001d20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	4a32      	ldr	r2, [pc, #200]	@ (8001df0 <TIM_Base_SetConfig+0x120>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d02b      	beq.n	8001d82 <TIM_Base_SetConfig+0xb2>
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d30:	d027      	beq.n	8001d82 <TIM_Base_SetConfig+0xb2>
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	4a2f      	ldr	r2, [pc, #188]	@ (8001df4 <TIM_Base_SetConfig+0x124>)
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d023      	beq.n	8001d82 <TIM_Base_SetConfig+0xb2>
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	4a2e      	ldr	r2, [pc, #184]	@ (8001df8 <TIM_Base_SetConfig+0x128>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d01f      	beq.n	8001d82 <TIM_Base_SetConfig+0xb2>
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	4a2d      	ldr	r2, [pc, #180]	@ (8001dfc <TIM_Base_SetConfig+0x12c>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d01b      	beq.n	8001d82 <TIM_Base_SetConfig+0xb2>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	4a2c      	ldr	r2, [pc, #176]	@ (8001e00 <TIM_Base_SetConfig+0x130>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d017      	beq.n	8001d82 <TIM_Base_SetConfig+0xb2>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	4a2b      	ldr	r2, [pc, #172]	@ (8001e04 <TIM_Base_SetConfig+0x134>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d013      	beq.n	8001d82 <TIM_Base_SetConfig+0xb2>
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	4a2a      	ldr	r2, [pc, #168]	@ (8001e08 <TIM_Base_SetConfig+0x138>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d00f      	beq.n	8001d82 <TIM_Base_SetConfig+0xb2>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	4a29      	ldr	r2, [pc, #164]	@ (8001e0c <TIM_Base_SetConfig+0x13c>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d00b      	beq.n	8001d82 <TIM_Base_SetConfig+0xb2>
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	4a28      	ldr	r2, [pc, #160]	@ (8001e10 <TIM_Base_SetConfig+0x140>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d007      	beq.n	8001d82 <TIM_Base_SetConfig+0xb2>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	4a27      	ldr	r2, [pc, #156]	@ (8001e14 <TIM_Base_SetConfig+0x144>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d003      	beq.n	8001d82 <TIM_Base_SetConfig+0xb2>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	4a26      	ldr	r2, [pc, #152]	@ (8001e18 <TIM_Base_SetConfig+0x148>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d108      	bne.n	8001d94 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001d88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	68db      	ldr	r3, [r3, #12]
 8001d8e:	68fa      	ldr	r2, [r7, #12]
 8001d90:	4313      	orrs	r3, r2
 8001d92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	695b      	ldr	r3, [r3, #20]
 8001d9e:	4313      	orrs	r3, r2
 8001da0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	689a      	ldr	r2, [r3, #8]
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	681a      	ldr	r2, [r3, #0]
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	4a0e      	ldr	r2, [pc, #56]	@ (8001df0 <TIM_Base_SetConfig+0x120>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d003      	beq.n	8001dc2 <TIM_Base_SetConfig+0xf2>
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	4a10      	ldr	r2, [pc, #64]	@ (8001e00 <TIM_Base_SetConfig+0x130>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d103      	bne.n	8001dca <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	691a      	ldr	r2, [r3, #16]
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f043 0204 	orr.w	r2, r3, #4
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	2201      	movs	r2, #1
 8001dda:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	68fa      	ldr	r2, [r7, #12]
 8001de0:	601a      	str	r2, [r3, #0]
}
 8001de2:	bf00      	nop
 8001de4:	3714      	adds	r7, #20
 8001de6:	46bd      	mov	sp, r7
 8001de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dec:	4770      	bx	lr
 8001dee:	bf00      	nop
 8001df0:	40010000 	.word	0x40010000
 8001df4:	40000400 	.word	0x40000400
 8001df8:	40000800 	.word	0x40000800
 8001dfc:	40000c00 	.word	0x40000c00
 8001e00:	40010400 	.word	0x40010400
 8001e04:	40014000 	.word	0x40014000
 8001e08:	40014400 	.word	0x40014400
 8001e0c:	40014800 	.word	0x40014800
 8001e10:	40001800 	.word	0x40001800
 8001e14:	40001c00 	.word	0x40001c00
 8001e18:	40002000 	.word	0x40002000

08001e1c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b085      	sub	sp, #20
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
 8001e24:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001e2c:	2b01      	cmp	r3, #1
 8001e2e:	d101      	bne.n	8001e34 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001e30:	2302      	movs	r3, #2
 8001e32:	e05a      	b.n	8001eea <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2201      	movs	r2, #1
 8001e38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2202      	movs	r2, #2
 8001e40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	689b      	ldr	r3, [r3, #8]
 8001e52:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001e5a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	68fa      	ldr	r2, [r7, #12]
 8001e62:	4313      	orrs	r3, r2
 8001e64:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	68fa      	ldr	r2, [r7, #12]
 8001e6c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	4a21      	ldr	r2, [pc, #132]	@ (8001ef8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8001e74:	4293      	cmp	r3, r2
 8001e76:	d022      	beq.n	8001ebe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e80:	d01d      	beq.n	8001ebe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	4a1d      	ldr	r2, [pc, #116]	@ (8001efc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	d018      	beq.n	8001ebe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4a1b      	ldr	r2, [pc, #108]	@ (8001f00 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d013      	beq.n	8001ebe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4a1a      	ldr	r2, [pc, #104]	@ (8001f04 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d00e      	beq.n	8001ebe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4a18      	ldr	r2, [pc, #96]	@ (8001f08 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d009      	beq.n	8001ebe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	4a17      	ldr	r2, [pc, #92]	@ (8001f0c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d004      	beq.n	8001ebe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a15      	ldr	r2, [pc, #84]	@ (8001f10 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d10c      	bne.n	8001ed8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001ebe:	68bb      	ldr	r3, [r7, #8]
 8001ec0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001ec4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	68ba      	ldr	r2, [r7, #8]
 8001ecc:	4313      	orrs	r3, r2
 8001ece:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	68ba      	ldr	r2, [r7, #8]
 8001ed6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2201      	movs	r2, #1
 8001edc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8001ee8:	2300      	movs	r3, #0
}
 8001eea:	4618      	mov	r0, r3
 8001eec:	3714      	adds	r7, #20
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr
 8001ef6:	bf00      	nop
 8001ef8:	40010000 	.word	0x40010000
 8001efc:	40000400 	.word	0x40000400
 8001f00:	40000800 	.word	0x40000800
 8001f04:	40000c00 	.word	0x40000c00
 8001f08:	40010400 	.word	0x40010400
 8001f0c:	40014000 	.word	0x40014000
 8001f10:	40001800 	.word	0x40001800

08001f14 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b083      	sub	sp, #12
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001f1c:	bf00      	nop
 8001f1e:	370c      	adds	r7, #12
 8001f20:	46bd      	mov	sp, r7
 8001f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f26:	4770      	bx	lr

08001f28 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b083      	sub	sp, #12
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001f30:	bf00      	nop
 8001f32:	370c      	adds	r7, #12
 8001f34:	46bd      	mov	sp, r7
 8001f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3a:	4770      	bx	lr

08001f3c <_7SEG_GPIO_Init>:
 */

#include "7seg.h"

void _7SEG_GPIO_Init()
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b08a      	sub	sp, #40	@ 0x28
 8001f40:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOA,D,E Periph clock enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001f42:	2300      	movs	r3, #0
 8001f44:	613b      	str	r3, [r7, #16]
 8001f46:	4b6b      	ldr	r3, [pc, #428]	@ (80020f4 <_7SEG_GPIO_Init+0x1b8>)
 8001f48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f4a:	4a6a      	ldr	r2, [pc, #424]	@ (80020f4 <_7SEG_GPIO_Init+0x1b8>)
 8001f4c:	f043 0301 	orr.w	r3, r3, #1
 8001f50:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f52:	4b68      	ldr	r3, [pc, #416]	@ (80020f4 <_7SEG_GPIO_Init+0x1b8>)
 8001f54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f56:	f003 0301 	and.w	r3, r3, #1
 8001f5a:	613b      	str	r3, [r7, #16]
 8001f5c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001f5e:	2300      	movs	r3, #0
 8001f60:	60fb      	str	r3, [r7, #12]
 8001f62:	4b64      	ldr	r3, [pc, #400]	@ (80020f4 <_7SEG_GPIO_Init+0x1b8>)
 8001f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f66:	4a63      	ldr	r2, [pc, #396]	@ (80020f4 <_7SEG_GPIO_Init+0x1b8>)
 8001f68:	f043 0304 	orr.w	r3, r3, #4
 8001f6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f6e:	4b61      	ldr	r3, [pc, #388]	@ (80020f4 <_7SEG_GPIO_Init+0x1b8>)
 8001f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f72:	f003 0304 	and.w	r3, r3, #4
 8001f76:	60fb      	str	r3, [r7, #12]
 8001f78:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	60bb      	str	r3, [r7, #8]
 8001f7e:	4b5d      	ldr	r3, [pc, #372]	@ (80020f4 <_7SEG_GPIO_Init+0x1b8>)
 8001f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f82:	4a5c      	ldr	r2, [pc, #368]	@ (80020f4 <_7SEG_GPIO_Init+0x1b8>)
 8001f84:	f043 0308 	orr.w	r3, r3, #8
 8001f88:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f8a:	4b5a      	ldr	r3, [pc, #360]	@ (80020f4 <_7SEG_GPIO_Init+0x1b8>)
 8001f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f8e:	f003 0308 	and.w	r3, r3, #8
 8001f92:	60bb      	str	r3, [r7, #8]
 8001f94:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001f96:	2300      	movs	r3, #0
 8001f98:	607b      	str	r3, [r7, #4]
 8001f9a:	4b56      	ldr	r3, [pc, #344]	@ (80020f4 <_7SEG_GPIO_Init+0x1b8>)
 8001f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f9e:	4a55      	ldr	r2, [pc, #340]	@ (80020f4 <_7SEG_GPIO_Init+0x1b8>)
 8001fa0:	f043 0310 	orr.w	r3, r3, #16
 8001fa4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fa6:	4b53      	ldr	r3, [pc, #332]	@ (80020f4 <_7SEG_GPIO_Init+0x1b8>)
 8001fa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001faa:	f003 0310 	and.w	r3, r3, #16
 8001fae:	607b      	str	r3, [r7, #4]
 8001fb0:	687b      	ldr	r3, [r7, #4]

	//Digit1
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_A;
 8001fb2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001fb6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fb8:	2301      	movs	r3, #1
 8001fba:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIO_DGT1_A, &GPIO_InitStruct);
 8001fc4:	f107 0314 	add.w	r3, r7, #20
 8001fc8:	4619      	mov	r1, r3
 8001fca:	484b      	ldr	r0, [pc, #300]	@ (80020f8 <_7SEG_GPIO_Init+0x1bc>)
 8001fcc:	f7fe fe76 	bl	8000cbc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_B;
 8001fd0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001fd4:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_B, &GPIO_InitStruct);
 8001fd6:	f107 0314 	add.w	r3, r7, #20
 8001fda:	4619      	mov	r1, r3
 8001fdc:	4847      	ldr	r0, [pc, #284]	@ (80020fc <_7SEG_GPIO_Init+0x1c0>)
 8001fde:	f7fe fe6d 	bl	8000cbc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_C;
 8001fe2:	2340      	movs	r3, #64	@ 0x40
 8001fe4:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_C, &GPIO_InitStruct);
 8001fe6:	f107 0314 	add.w	r3, r7, #20
 8001fea:	4619      	mov	r1, r3
 8001fec:	4842      	ldr	r0, [pc, #264]	@ (80020f8 <_7SEG_GPIO_Init+0x1bc>)
 8001fee:	f7fe fe65 	bl	8000cbc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_D;
 8001ff2:	2320      	movs	r3, #32
 8001ff4:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_D, &GPIO_InitStruct);
 8001ff6:	f107 0314 	add.w	r3, r7, #20
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	483e      	ldr	r0, [pc, #248]	@ (80020f8 <_7SEG_GPIO_Init+0x1bc>)
 8001ffe:	f7fe fe5d 	bl	8000cbc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_E;
 8002002:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002006:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_E, &GPIO_InitStruct);
 8002008:	f107 0314 	add.w	r3, r7, #20
 800200c:	4619      	mov	r1, r3
 800200e:	483c      	ldr	r0, [pc, #240]	@ (8002100 <_7SEG_GPIO_Init+0x1c4>)
 8002010:	f7fe fe54 	bl	8000cbc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_F;
 8002014:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002018:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_F, &GPIO_InitStruct);
 800201a:	f107 0314 	add.w	r3, r7, #20
 800201e:	4619      	mov	r1, r3
 8002020:	4837      	ldr	r0, [pc, #220]	@ (8002100 <_7SEG_GPIO_Init+0x1c4>)
 8002022:	f7fe fe4b 	bl	8000cbc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_G;
 8002026:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800202a:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_G, &GPIO_InitStruct);
 800202c:	f107 0314 	add.w	r3, r7, #20
 8002030:	4619      	mov	r1, r3
 8002032:	4831      	ldr	r0, [pc, #196]	@ (80020f8 <_7SEG_GPIO_Init+0x1bc>)
 8002034:	f7fe fe42 	bl	8000cbc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_DP;
 8002038:	2380      	movs	r3, #128	@ 0x80
 800203a:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_DP, &GPIO_InitStruct);
 800203c:	f107 0314 	add.w	r3, r7, #20
 8002040:	4619      	mov	r1, r3
 8002042:	482d      	ldr	r0, [pc, #180]	@ (80020f8 <_7SEG_GPIO_Init+0x1bc>)
 8002044:	f7fe fe3a 	bl	8000cbc <HAL_GPIO_Init>

	//Digit2
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_A;
 8002048:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800204c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_A, &GPIO_InitStruct);
 800204e:	f107 0314 	add.w	r3, r7, #20
 8002052:	4619      	mov	r1, r3
 8002054:	482b      	ldr	r0, [pc, #172]	@ (8002104 <_7SEG_GPIO_Init+0x1c8>)
 8002056:	f7fe fe31 	bl	8000cbc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_B;
 800205a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800205e:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_B, &GPIO_InitStruct);
 8002060:	f107 0314 	add.w	r3, r7, #20
 8002064:	4619      	mov	r1, r3
 8002066:	4827      	ldr	r0, [pc, #156]	@ (8002104 <_7SEG_GPIO_Init+0x1c8>)
 8002068:	f7fe fe28 	bl	8000cbc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_C;
 800206c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002070:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_C, &GPIO_InitStruct);
 8002072:	f107 0314 	add.w	r3, r7, #20
 8002076:	4619      	mov	r1, r3
 8002078:	4822      	ldr	r0, [pc, #136]	@ (8002104 <_7SEG_GPIO_Init+0x1c8>)
 800207a:	f7fe fe1f 	bl	8000cbc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_D;
 800207e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002082:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_D, &GPIO_InitStruct);
 8002084:	f107 0314 	add.w	r3, r7, #20
 8002088:	4619      	mov	r1, r3
 800208a:	481e      	ldr	r0, [pc, #120]	@ (8002104 <_7SEG_GPIO_Init+0x1c8>)
 800208c:	f7fe fe16 	bl	8000cbc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_E;
 8002090:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002094:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_E, &GPIO_InitStruct);
 8002096:	f107 0314 	add.w	r3, r7, #20
 800209a:	4619      	mov	r1, r3
 800209c:	4819      	ldr	r0, [pc, #100]	@ (8002104 <_7SEG_GPIO_Init+0x1c8>)
 800209e:	f7fe fe0d 	bl	8000cbc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_F;
 80020a2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80020a6:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_F, &GPIO_InitStruct);
 80020a8:	f107 0314 	add.w	r3, r7, #20
 80020ac:	4619      	mov	r1, r3
 80020ae:	4815      	ldr	r0, [pc, #84]	@ (8002104 <_7SEG_GPIO_Init+0x1c8>)
 80020b0:	f7fe fe04 	bl	8000cbc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_G;
 80020b4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80020b8:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_G, &GPIO_InitStruct);
 80020ba:	f107 0314 	add.w	r3, r7, #20
 80020be:	4619      	mov	r1, r3
 80020c0:	4810      	ldr	r0, [pc, #64]	@ (8002104 <_7SEG_GPIO_Init+0x1c8>)
 80020c2:	f7fe fdfb 	bl	8000cbc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_DP;
 80020c6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80020ca:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_DP, &GPIO_InitStruct);
 80020cc:	f107 0314 	add.w	r3, r7, #20
 80020d0:	4619      	mov	r1, r3
 80020d2:	480c      	ldr	r0, [pc, #48]	@ (8002104 <_7SEG_GPIO_Init+0x1c8>)
 80020d4:	f7fe fdf2 	bl	8000cbc <HAL_GPIO_Init>

	
	_7SEG_SetNumber(DGT1, 0, ON);
 80020d8:	2201      	movs	r2, #1
 80020da:	2100      	movs	r1, #0
 80020dc:	2000      	movs	r0, #0
 80020de:	f000 f813 	bl	8002108 <_7SEG_SetNumber>
	_7SEG_SetNumber(DGT2, 0, ON);
 80020e2:	2201      	movs	r2, #1
 80020e4:	2100      	movs	r1, #0
 80020e6:	2001      	movs	r0, #1
 80020e8:	f000 f80e 	bl	8002108 <_7SEG_SetNumber>
}
 80020ec:	bf00      	nop
 80020ee:	3728      	adds	r7, #40	@ 0x28
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	40023800 	.word	0x40023800
 80020f8:	40020c00 	.word	0x40020c00
 80020fc:	40020000 	.word	0x40020000
 8002100:	40020800 	.word	0x40020800
 8002104:	40021000 	.word	0x40021000

08002108 <_7SEG_SetNumber>:


void _7SEG_SetNumber(int dgt, int num, int dp)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b084      	sub	sp, #16
 800210c:	af00      	add	r7, sp, #0
 800210e:	60f8      	str	r0, [r7, #12]
 8002110:	60b9      	str	r1, [r7, #8]
 8002112:	607a      	str	r2, [r7, #4]
	if(dgt == DGT1)
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	2b00      	cmp	r3, #0
 8002118:	f040 81dc 	bne.w	80024d4 <_7SEG_SetNumber+0x3cc>
	{
		switch(num%10)
 800211c:	68b9      	ldr	r1, [r7, #8]
 800211e:	4bcb      	ldr	r3, [pc, #812]	@ (800244c <_7SEG_SetNumber+0x344>)
 8002120:	fb83 2301 	smull	r2, r3, r3, r1
 8002124:	109a      	asrs	r2, r3, #2
 8002126:	17cb      	asrs	r3, r1, #31
 8002128:	1ad2      	subs	r2, r2, r3
 800212a:	4613      	mov	r3, r2
 800212c:	009b      	lsls	r3, r3, #2
 800212e:	4413      	add	r3, r2
 8002130:	005b      	lsls	r3, r3, #1
 8002132:	1aca      	subs	r2, r1, r3
 8002134:	2a09      	cmp	r2, #9
 8002136:	f200 81ba 	bhi.w	80024ae <_7SEG_SetNumber+0x3a6>
 800213a:	a301      	add	r3, pc, #4	@ (adr r3, 8002140 <_7SEG_SetNumber+0x38>)
 800213c:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8002140:	08002169 	.word	0x08002169
 8002144:	080021bb 	.word	0x080021bb
 8002148:	0800220d 	.word	0x0800220d
 800214c:	0800225f 	.word	0x0800225f
 8002150:	080022b1 	.word	0x080022b1
 8002154:	08002303 	.word	0x08002303
 8002158:	08002355 	.word	0x08002355
 800215c:	080023a7 	.word	0x080023a7
 8002160:	080023f9 	.word	0x080023f9
 8002164:	0800245d 	.word	0x0800245d
		{
			case 0: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON;
 8002168:	2200      	movs	r2, #0
 800216a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800216e:	48b8      	ldr	r0, [pc, #736]	@ (8002450 <_7SEG_SetNumber+0x348>)
 8002170:	f7fe ff58 	bl	8001024 <HAL_GPIO_WritePin>
 8002174:	2200      	movs	r2, #0
 8002176:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800217a:	48b6      	ldr	r0, [pc, #728]	@ (8002454 <_7SEG_SetNumber+0x34c>)
 800217c:	f7fe ff52 	bl	8001024 <HAL_GPIO_WritePin>
 8002180:	2200      	movs	r2, #0
 8002182:	2140      	movs	r1, #64	@ 0x40
 8002184:	48b2      	ldr	r0, [pc, #712]	@ (8002450 <_7SEG_SetNumber+0x348>)
 8002186:	f7fe ff4d 	bl	8001024 <HAL_GPIO_WritePin>
 800218a:	2200      	movs	r2, #0
 800218c:	2120      	movs	r1, #32
 800218e:	48b0      	ldr	r0, [pc, #704]	@ (8002450 <_7SEG_SetNumber+0x348>)
 8002190:	f7fe ff48 	bl	8001024 <HAL_GPIO_WritePin>
 8002194:	2200      	movs	r2, #0
 8002196:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800219a:	48af      	ldr	r0, [pc, #700]	@ (8002458 <_7SEG_SetNumber+0x350>)
 800219c:	f7fe ff42 	bl	8001024 <HAL_GPIO_WritePin>
 80021a0:	2200      	movs	r2, #0
 80021a2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80021a6:	48ac      	ldr	r0, [pc, #688]	@ (8002458 <_7SEG_SetNumber+0x350>)
 80021a8:	f7fe ff3c 	bl	8001024 <HAL_GPIO_WritePin>
					DGT1_G_OFF;
 80021ac:	2201      	movs	r2, #1
 80021ae:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80021b2:	48a7      	ldr	r0, [pc, #668]	@ (8002450 <_7SEG_SetNumber+0x348>)
 80021b4:	f7fe ff36 	bl	8001024 <HAL_GPIO_WritePin>
				break;
 80021b8:	e179      	b.n	80024ae <_7SEG_SetNumber+0x3a6>
			case 1: DGT1_B_ON; DGT1_C_ON;
 80021ba:	2200      	movs	r2, #0
 80021bc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80021c0:	48a4      	ldr	r0, [pc, #656]	@ (8002454 <_7SEG_SetNumber+0x34c>)
 80021c2:	f7fe ff2f 	bl	8001024 <HAL_GPIO_WritePin>
 80021c6:	2200      	movs	r2, #0
 80021c8:	2140      	movs	r1, #64	@ 0x40
 80021ca:	48a1      	ldr	r0, [pc, #644]	@ (8002450 <_7SEG_SetNumber+0x348>)
 80021cc:	f7fe ff2a 	bl	8001024 <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF; DGT1_F_OFF; DGT1_G_OFF;
 80021d0:	2201      	movs	r2, #1
 80021d2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80021d6:	489e      	ldr	r0, [pc, #632]	@ (8002450 <_7SEG_SetNumber+0x348>)
 80021d8:	f7fe ff24 	bl	8001024 <HAL_GPIO_WritePin>
 80021dc:	2201      	movs	r2, #1
 80021de:	2120      	movs	r1, #32
 80021e0:	489b      	ldr	r0, [pc, #620]	@ (8002450 <_7SEG_SetNumber+0x348>)
 80021e2:	f7fe ff1f 	bl	8001024 <HAL_GPIO_WritePin>
 80021e6:	2201      	movs	r2, #1
 80021e8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80021ec:	489a      	ldr	r0, [pc, #616]	@ (8002458 <_7SEG_SetNumber+0x350>)
 80021ee:	f7fe ff19 	bl	8001024 <HAL_GPIO_WritePin>
 80021f2:	2201      	movs	r2, #1
 80021f4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80021f8:	4897      	ldr	r0, [pc, #604]	@ (8002458 <_7SEG_SetNumber+0x350>)
 80021fa:	f7fe ff13 	bl	8001024 <HAL_GPIO_WritePin>
 80021fe:	2201      	movs	r2, #1
 8002200:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002204:	4892      	ldr	r0, [pc, #584]	@ (8002450 <_7SEG_SetNumber+0x348>)
 8002206:	f7fe ff0d 	bl	8001024 <HAL_GPIO_WritePin>
				break;
 800220a:	e150      	b.n	80024ae <_7SEG_SetNumber+0x3a6>
			case 2: DGT1_A_ON; DGT1_B_ON; DGT1_G_ON; DGT1_E_ON; DGT1_D_ON;
 800220c:	2200      	movs	r2, #0
 800220e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002212:	488f      	ldr	r0, [pc, #572]	@ (8002450 <_7SEG_SetNumber+0x348>)
 8002214:	f7fe ff06 	bl	8001024 <HAL_GPIO_WritePin>
 8002218:	2200      	movs	r2, #0
 800221a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800221e:	488d      	ldr	r0, [pc, #564]	@ (8002454 <_7SEG_SetNumber+0x34c>)
 8002220:	f7fe ff00 	bl	8001024 <HAL_GPIO_WritePin>
 8002224:	2200      	movs	r2, #0
 8002226:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800222a:	4889      	ldr	r0, [pc, #548]	@ (8002450 <_7SEG_SetNumber+0x348>)
 800222c:	f7fe fefa 	bl	8001024 <HAL_GPIO_WritePin>
 8002230:	2200      	movs	r2, #0
 8002232:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002236:	4888      	ldr	r0, [pc, #544]	@ (8002458 <_7SEG_SetNumber+0x350>)
 8002238:	f7fe fef4 	bl	8001024 <HAL_GPIO_WritePin>
 800223c:	2200      	movs	r2, #0
 800223e:	2120      	movs	r1, #32
 8002240:	4883      	ldr	r0, [pc, #524]	@ (8002450 <_7SEG_SetNumber+0x348>)
 8002242:	f7fe feef 	bl	8001024 <HAL_GPIO_WritePin>
					DGT1_C_OFF; DGT1_F_OFF;
 8002246:	2201      	movs	r2, #1
 8002248:	2140      	movs	r1, #64	@ 0x40
 800224a:	4881      	ldr	r0, [pc, #516]	@ (8002450 <_7SEG_SetNumber+0x348>)
 800224c:	f7fe feea 	bl	8001024 <HAL_GPIO_WritePin>
 8002250:	2201      	movs	r2, #1
 8002252:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002256:	4880      	ldr	r0, [pc, #512]	@ (8002458 <_7SEG_SetNumber+0x350>)
 8002258:	f7fe fee4 	bl	8001024 <HAL_GPIO_WritePin>
				break;
 800225c:	e127      	b.n	80024ae <_7SEG_SetNumber+0x3a6>
			case 3: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_G_ON;
 800225e:	2200      	movs	r2, #0
 8002260:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002264:	487a      	ldr	r0, [pc, #488]	@ (8002450 <_7SEG_SetNumber+0x348>)
 8002266:	f7fe fedd 	bl	8001024 <HAL_GPIO_WritePin>
 800226a:	2200      	movs	r2, #0
 800226c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002270:	4878      	ldr	r0, [pc, #480]	@ (8002454 <_7SEG_SetNumber+0x34c>)
 8002272:	f7fe fed7 	bl	8001024 <HAL_GPIO_WritePin>
 8002276:	2200      	movs	r2, #0
 8002278:	2140      	movs	r1, #64	@ 0x40
 800227a:	4875      	ldr	r0, [pc, #468]	@ (8002450 <_7SEG_SetNumber+0x348>)
 800227c:	f7fe fed2 	bl	8001024 <HAL_GPIO_WritePin>
 8002280:	2200      	movs	r2, #0
 8002282:	2120      	movs	r1, #32
 8002284:	4872      	ldr	r0, [pc, #456]	@ (8002450 <_7SEG_SetNumber+0x348>)
 8002286:	f7fe fecd 	bl	8001024 <HAL_GPIO_WritePin>
 800228a:	2200      	movs	r2, #0
 800228c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002290:	486f      	ldr	r0, [pc, #444]	@ (8002450 <_7SEG_SetNumber+0x348>)
 8002292:	f7fe fec7 	bl	8001024 <HAL_GPIO_WritePin>
					DGT1_E_OFF; DGT1_F_OFF;
 8002296:	2201      	movs	r2, #1
 8002298:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800229c:	486e      	ldr	r0, [pc, #440]	@ (8002458 <_7SEG_SetNumber+0x350>)
 800229e:	f7fe fec1 	bl	8001024 <HAL_GPIO_WritePin>
 80022a2:	2201      	movs	r2, #1
 80022a4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80022a8:	486b      	ldr	r0, [pc, #428]	@ (8002458 <_7SEG_SetNumber+0x350>)
 80022aa:	f7fe febb 	bl	8001024 <HAL_GPIO_WritePin>
				break;
 80022ae:	e0fe      	b.n	80024ae <_7SEG_SetNumber+0x3a6>
			case 4: DGT1_F_ON; DGT1_G_ON; DGT1_B_ON; DGT1_C_ON;
 80022b0:	2200      	movs	r2, #0
 80022b2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80022b6:	4868      	ldr	r0, [pc, #416]	@ (8002458 <_7SEG_SetNumber+0x350>)
 80022b8:	f7fe feb4 	bl	8001024 <HAL_GPIO_WritePin>
 80022bc:	2200      	movs	r2, #0
 80022be:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80022c2:	4863      	ldr	r0, [pc, #396]	@ (8002450 <_7SEG_SetNumber+0x348>)
 80022c4:	f7fe feae 	bl	8001024 <HAL_GPIO_WritePin>
 80022c8:	2200      	movs	r2, #0
 80022ca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80022ce:	4861      	ldr	r0, [pc, #388]	@ (8002454 <_7SEG_SetNumber+0x34c>)
 80022d0:	f7fe fea8 	bl	8001024 <HAL_GPIO_WritePin>
 80022d4:	2200      	movs	r2, #0
 80022d6:	2140      	movs	r1, #64	@ 0x40
 80022d8:	485d      	ldr	r0, [pc, #372]	@ (8002450 <_7SEG_SetNumber+0x348>)
 80022da:	f7fe fea3 	bl	8001024 <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF;
 80022de:	2201      	movs	r2, #1
 80022e0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80022e4:	485a      	ldr	r0, [pc, #360]	@ (8002450 <_7SEG_SetNumber+0x348>)
 80022e6:	f7fe fe9d 	bl	8001024 <HAL_GPIO_WritePin>
 80022ea:	2201      	movs	r2, #1
 80022ec:	2120      	movs	r1, #32
 80022ee:	4858      	ldr	r0, [pc, #352]	@ (8002450 <_7SEG_SetNumber+0x348>)
 80022f0:	f7fe fe98 	bl	8001024 <HAL_GPIO_WritePin>
 80022f4:	2201      	movs	r2, #1
 80022f6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80022fa:	4857      	ldr	r0, [pc, #348]	@ (8002458 <_7SEG_SetNumber+0x350>)
 80022fc:	f7fe fe92 	bl	8001024 <HAL_GPIO_WritePin>
				break;
 8002300:	e0d5      	b.n	80024ae <_7SEG_SetNumber+0x3a6>
			case 5: DGT1_A_ON; DGT1_F_ON; DGT1_G_ON; DGT1_C_ON; DGT1_D_ON;
 8002302:	2200      	movs	r2, #0
 8002304:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002308:	4851      	ldr	r0, [pc, #324]	@ (8002450 <_7SEG_SetNumber+0x348>)
 800230a:	f7fe fe8b 	bl	8001024 <HAL_GPIO_WritePin>
 800230e:	2200      	movs	r2, #0
 8002310:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002314:	4850      	ldr	r0, [pc, #320]	@ (8002458 <_7SEG_SetNumber+0x350>)
 8002316:	f7fe fe85 	bl	8001024 <HAL_GPIO_WritePin>
 800231a:	2200      	movs	r2, #0
 800231c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002320:	484b      	ldr	r0, [pc, #300]	@ (8002450 <_7SEG_SetNumber+0x348>)
 8002322:	f7fe fe7f 	bl	8001024 <HAL_GPIO_WritePin>
 8002326:	2200      	movs	r2, #0
 8002328:	2140      	movs	r1, #64	@ 0x40
 800232a:	4849      	ldr	r0, [pc, #292]	@ (8002450 <_7SEG_SetNumber+0x348>)
 800232c:	f7fe fe7a 	bl	8001024 <HAL_GPIO_WritePin>
 8002330:	2200      	movs	r2, #0
 8002332:	2120      	movs	r1, #32
 8002334:	4846      	ldr	r0, [pc, #280]	@ (8002450 <_7SEG_SetNumber+0x348>)
 8002336:	f7fe fe75 	bl	8001024 <HAL_GPIO_WritePin>
					DGT1_B_OFF; DGT1_E_OFF;
 800233a:	2201      	movs	r2, #1
 800233c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002340:	4844      	ldr	r0, [pc, #272]	@ (8002454 <_7SEG_SetNumber+0x34c>)
 8002342:	f7fe fe6f 	bl	8001024 <HAL_GPIO_WritePin>
 8002346:	2201      	movs	r2, #1
 8002348:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800234c:	4842      	ldr	r0, [pc, #264]	@ (8002458 <_7SEG_SetNumber+0x350>)
 800234e:	f7fe fe69 	bl	8001024 <HAL_GPIO_WritePin>
				break;
 8002352:	e0ac      	b.n	80024ae <_7SEG_SetNumber+0x3a6>
			case 6: DGT1_A_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 8002354:	2200      	movs	r2, #0
 8002356:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800235a:	483d      	ldr	r0, [pc, #244]	@ (8002450 <_7SEG_SetNumber+0x348>)
 800235c:	f7fe fe62 	bl	8001024 <HAL_GPIO_WritePin>
 8002360:	2200      	movs	r2, #0
 8002362:	2140      	movs	r1, #64	@ 0x40
 8002364:	483a      	ldr	r0, [pc, #232]	@ (8002450 <_7SEG_SetNumber+0x348>)
 8002366:	f7fe fe5d 	bl	8001024 <HAL_GPIO_WritePin>
 800236a:	2200      	movs	r2, #0
 800236c:	2120      	movs	r1, #32
 800236e:	4838      	ldr	r0, [pc, #224]	@ (8002450 <_7SEG_SetNumber+0x348>)
 8002370:	f7fe fe58 	bl	8001024 <HAL_GPIO_WritePin>
 8002374:	2200      	movs	r2, #0
 8002376:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800237a:	4837      	ldr	r0, [pc, #220]	@ (8002458 <_7SEG_SetNumber+0x350>)
 800237c:	f7fe fe52 	bl	8001024 <HAL_GPIO_WritePin>
 8002380:	2200      	movs	r2, #0
 8002382:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002386:	4834      	ldr	r0, [pc, #208]	@ (8002458 <_7SEG_SetNumber+0x350>)
 8002388:	f7fe fe4c 	bl	8001024 <HAL_GPIO_WritePin>
 800238c:	2200      	movs	r2, #0
 800238e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002392:	482f      	ldr	r0, [pc, #188]	@ (8002450 <_7SEG_SetNumber+0x348>)
 8002394:	f7fe fe46 	bl	8001024 <HAL_GPIO_WritePin>
					DGT1_B_OFF;
 8002398:	2201      	movs	r2, #1
 800239a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800239e:	482d      	ldr	r0, [pc, #180]	@ (8002454 <_7SEG_SetNumber+0x34c>)
 80023a0:	f7fe fe40 	bl	8001024 <HAL_GPIO_WritePin>
				break;
 80023a4:	e083      	b.n	80024ae <_7SEG_SetNumber+0x3a6>
			case 7: DGT1_F_ON; DGT1_A_ON; DGT1_B_ON; DGT1_C_ON;
 80023a6:	2200      	movs	r2, #0
 80023a8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80023ac:	482a      	ldr	r0, [pc, #168]	@ (8002458 <_7SEG_SetNumber+0x350>)
 80023ae:	f7fe fe39 	bl	8001024 <HAL_GPIO_WritePin>
 80023b2:	2200      	movs	r2, #0
 80023b4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80023b8:	4825      	ldr	r0, [pc, #148]	@ (8002450 <_7SEG_SetNumber+0x348>)
 80023ba:	f7fe fe33 	bl	8001024 <HAL_GPIO_WritePin>
 80023be:	2200      	movs	r2, #0
 80023c0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80023c4:	4823      	ldr	r0, [pc, #140]	@ (8002454 <_7SEG_SetNumber+0x34c>)
 80023c6:	f7fe fe2d 	bl	8001024 <HAL_GPIO_WritePin>
 80023ca:	2200      	movs	r2, #0
 80023cc:	2140      	movs	r1, #64	@ 0x40
 80023ce:	4820      	ldr	r0, [pc, #128]	@ (8002450 <_7SEG_SetNumber+0x348>)
 80023d0:	f7fe fe28 	bl	8001024 <HAL_GPIO_WritePin>
					DGT1_D_OFF; DGT1_E_OFF; DGT1_G_OFF;
 80023d4:	2201      	movs	r2, #1
 80023d6:	2120      	movs	r1, #32
 80023d8:	481d      	ldr	r0, [pc, #116]	@ (8002450 <_7SEG_SetNumber+0x348>)
 80023da:	f7fe fe23 	bl	8001024 <HAL_GPIO_WritePin>
 80023de:	2201      	movs	r2, #1
 80023e0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80023e4:	481c      	ldr	r0, [pc, #112]	@ (8002458 <_7SEG_SetNumber+0x350>)
 80023e6:	f7fe fe1d 	bl	8001024 <HAL_GPIO_WritePin>
 80023ea:	2201      	movs	r2, #1
 80023ec:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80023f0:	4817      	ldr	r0, [pc, #92]	@ (8002450 <_7SEG_SetNumber+0x348>)
 80023f2:	f7fe fe17 	bl	8001024 <HAL_GPIO_WritePin>
				break;
 80023f6:	e05a      	b.n	80024ae <_7SEG_SetNumber+0x3a6>
			case 8: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 80023f8:	2200      	movs	r2, #0
 80023fa:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80023fe:	4814      	ldr	r0, [pc, #80]	@ (8002450 <_7SEG_SetNumber+0x348>)
 8002400:	f7fe fe10 	bl	8001024 <HAL_GPIO_WritePin>
 8002404:	2200      	movs	r2, #0
 8002406:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800240a:	4812      	ldr	r0, [pc, #72]	@ (8002454 <_7SEG_SetNumber+0x34c>)
 800240c:	f7fe fe0a 	bl	8001024 <HAL_GPIO_WritePin>
 8002410:	2200      	movs	r2, #0
 8002412:	2140      	movs	r1, #64	@ 0x40
 8002414:	480e      	ldr	r0, [pc, #56]	@ (8002450 <_7SEG_SetNumber+0x348>)
 8002416:	f7fe fe05 	bl	8001024 <HAL_GPIO_WritePin>
 800241a:	2200      	movs	r2, #0
 800241c:	2120      	movs	r1, #32
 800241e:	480c      	ldr	r0, [pc, #48]	@ (8002450 <_7SEG_SetNumber+0x348>)
 8002420:	f7fe fe00 	bl	8001024 <HAL_GPIO_WritePin>
 8002424:	2200      	movs	r2, #0
 8002426:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800242a:	480b      	ldr	r0, [pc, #44]	@ (8002458 <_7SEG_SetNumber+0x350>)
 800242c:	f7fe fdfa 	bl	8001024 <HAL_GPIO_WritePin>
 8002430:	2200      	movs	r2, #0
 8002432:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002436:	4808      	ldr	r0, [pc, #32]	@ (8002458 <_7SEG_SetNumber+0x350>)
 8002438:	f7fe fdf4 	bl	8001024 <HAL_GPIO_WritePin>
 800243c:	2200      	movs	r2, #0
 800243e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002442:	4803      	ldr	r0, [pc, #12]	@ (8002450 <_7SEG_SetNumber+0x348>)
 8002444:	f7fe fdee 	bl	8001024 <HAL_GPIO_WritePin>
				break;
 8002448:	e031      	b.n	80024ae <_7SEG_SetNumber+0x3a6>
 800244a:	bf00      	nop
 800244c:	66666667 	.word	0x66666667
 8002450:	40020c00 	.word	0x40020c00
 8002454:	40020000 	.word	0x40020000
 8002458:	40020800 	.word	0x40020800
			case 9: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_F_ON; DGT1_G_ON;
 800245c:	2200      	movs	r2, #0
 800245e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002462:	48c8      	ldr	r0, [pc, #800]	@ (8002784 <_7SEG_SetNumber+0x67c>)
 8002464:	f7fe fdde 	bl	8001024 <HAL_GPIO_WritePin>
 8002468:	2200      	movs	r2, #0
 800246a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800246e:	48c6      	ldr	r0, [pc, #792]	@ (8002788 <_7SEG_SetNumber+0x680>)
 8002470:	f7fe fdd8 	bl	8001024 <HAL_GPIO_WritePin>
 8002474:	2200      	movs	r2, #0
 8002476:	2140      	movs	r1, #64	@ 0x40
 8002478:	48c2      	ldr	r0, [pc, #776]	@ (8002784 <_7SEG_SetNumber+0x67c>)
 800247a:	f7fe fdd3 	bl	8001024 <HAL_GPIO_WritePin>
 800247e:	2200      	movs	r2, #0
 8002480:	2120      	movs	r1, #32
 8002482:	48c0      	ldr	r0, [pc, #768]	@ (8002784 <_7SEG_SetNumber+0x67c>)
 8002484:	f7fe fdce 	bl	8001024 <HAL_GPIO_WritePin>
 8002488:	2200      	movs	r2, #0
 800248a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800248e:	48bf      	ldr	r0, [pc, #764]	@ (800278c <_7SEG_SetNumber+0x684>)
 8002490:	f7fe fdc8 	bl	8001024 <HAL_GPIO_WritePin>
 8002494:	2200      	movs	r2, #0
 8002496:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800249a:	48ba      	ldr	r0, [pc, #744]	@ (8002784 <_7SEG_SetNumber+0x67c>)
 800249c:	f7fe fdc2 	bl	8001024 <HAL_GPIO_WritePin>
					DGT1_E_OFF;
 80024a0:	2201      	movs	r2, #1
 80024a2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80024a6:	48b9      	ldr	r0, [pc, #740]	@ (800278c <_7SEG_SetNumber+0x684>)
 80024a8:	f7fe fdbc 	bl	8001024 <HAL_GPIO_WritePin>
				break;
 80024ac:	bf00      	nop
		}

		if(dp == ON)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2b01      	cmp	r3, #1
 80024b2:	d105      	bne.n	80024c0 <_7SEG_SetNumber+0x3b8>
		{
			DGT1_DP_ON;
 80024b4:	2200      	movs	r2, #0
 80024b6:	2180      	movs	r1, #128	@ 0x80
 80024b8:	48b2      	ldr	r0, [pc, #712]	@ (8002784 <_7SEG_SetNumber+0x67c>)
 80024ba:	f7fe fdb3 	bl	8001024 <HAL_GPIO_WritePin>
		else if(dp == OFF)
		{
			DGT2_DP_OFF;
		}
	}
}
 80024be:	e1ff      	b.n	80028c0 <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	f040 81fc 	bne.w	80028c0 <_7SEG_SetNumber+0x7b8>
			DGT1_DP_OFF;
 80024c8:	2201      	movs	r2, #1
 80024ca:	2180      	movs	r1, #128	@ 0x80
 80024cc:	48ad      	ldr	r0, [pc, #692]	@ (8002784 <_7SEG_SetNumber+0x67c>)
 80024ce:	f7fe fda9 	bl	8001024 <HAL_GPIO_WritePin>
}
 80024d2:	e1f5      	b.n	80028c0 <_7SEG_SetNumber+0x7b8>
	else if(dgt == DGT2)
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	2b01      	cmp	r3, #1
 80024d8:	f040 81f2 	bne.w	80028c0 <_7SEG_SetNumber+0x7b8>
		switch(num%10)
 80024dc:	68b9      	ldr	r1, [r7, #8]
 80024de:	4bac      	ldr	r3, [pc, #688]	@ (8002790 <_7SEG_SetNumber+0x688>)
 80024e0:	fb83 2301 	smull	r2, r3, r3, r1
 80024e4:	109a      	asrs	r2, r3, #2
 80024e6:	17cb      	asrs	r3, r1, #31
 80024e8:	1ad2      	subs	r2, r2, r3
 80024ea:	4613      	mov	r3, r2
 80024ec:	009b      	lsls	r3, r3, #2
 80024ee:	4413      	add	r3, r2
 80024f0:	005b      	lsls	r3, r3, #1
 80024f2:	1aca      	subs	r2, r1, r3
 80024f4:	2a09      	cmp	r2, #9
 80024f6:	f200 81d0 	bhi.w	800289a <_7SEG_SetNumber+0x792>
 80024fa:	a301      	add	r3, pc, #4	@ (adr r3, 8002500 <_7SEG_SetNumber+0x3f8>)
 80024fc:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8002500:	08002529 	.word	0x08002529
 8002504:	0800257f 	.word	0x0800257f
 8002508:	080025d5 	.word	0x080025d5
 800250c:	0800262b 	.word	0x0800262b
 8002510:	08002681 	.word	0x08002681
 8002514:	080026d7 	.word	0x080026d7
 8002518:	0800272d 	.word	0x0800272d
 800251c:	08002799 	.word	0x08002799
 8002520:	080027ef 	.word	0x080027ef
 8002524:	08002845 	.word	0x08002845
			case 0: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON;
 8002528:	2200      	movs	r2, #0
 800252a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800252e:	4899      	ldr	r0, [pc, #612]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 8002530:	f7fe fd78 	bl	8001024 <HAL_GPIO_WritePin>
 8002534:	2200      	movs	r2, #0
 8002536:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800253a:	4896      	ldr	r0, [pc, #600]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 800253c:	f7fe fd72 	bl	8001024 <HAL_GPIO_WritePin>
 8002540:	2200      	movs	r2, #0
 8002542:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002546:	4893      	ldr	r0, [pc, #588]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 8002548:	f7fe fd6c 	bl	8001024 <HAL_GPIO_WritePin>
 800254c:	2200      	movs	r2, #0
 800254e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002552:	4890      	ldr	r0, [pc, #576]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 8002554:	f7fe fd66 	bl	8001024 <HAL_GPIO_WritePin>
 8002558:	2200      	movs	r2, #0
 800255a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800255e:	488d      	ldr	r0, [pc, #564]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 8002560:	f7fe fd60 	bl	8001024 <HAL_GPIO_WritePin>
 8002564:	2200      	movs	r2, #0
 8002566:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800256a:	488a      	ldr	r0, [pc, #552]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 800256c:	f7fe fd5a 	bl	8001024 <HAL_GPIO_WritePin>
					DGT2_G_OFF;
 8002570:	2201      	movs	r2, #1
 8002572:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002576:	4887      	ldr	r0, [pc, #540]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 8002578:	f7fe fd54 	bl	8001024 <HAL_GPIO_WritePin>
				break;
 800257c:	e18d      	b.n	800289a <_7SEG_SetNumber+0x792>
			case 1: DGT2_B_ON; DGT2_C_ON;
 800257e:	2200      	movs	r2, #0
 8002580:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002584:	4883      	ldr	r0, [pc, #524]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 8002586:	f7fe fd4d 	bl	8001024 <HAL_GPIO_WritePin>
 800258a:	2200      	movs	r2, #0
 800258c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002590:	4880      	ldr	r0, [pc, #512]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 8002592:	f7fe fd47 	bl	8001024 <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF; DGT2_F_OFF; DGT2_G_OFF;
 8002596:	2201      	movs	r2, #1
 8002598:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800259c:	487d      	ldr	r0, [pc, #500]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 800259e:	f7fe fd41 	bl	8001024 <HAL_GPIO_WritePin>
 80025a2:	2201      	movs	r2, #1
 80025a4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80025a8:	487a      	ldr	r0, [pc, #488]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 80025aa:	f7fe fd3b 	bl	8001024 <HAL_GPIO_WritePin>
 80025ae:	2201      	movs	r2, #1
 80025b0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80025b4:	4877      	ldr	r0, [pc, #476]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 80025b6:	f7fe fd35 	bl	8001024 <HAL_GPIO_WritePin>
 80025ba:	2201      	movs	r2, #1
 80025bc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80025c0:	4874      	ldr	r0, [pc, #464]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 80025c2:	f7fe fd2f 	bl	8001024 <HAL_GPIO_WritePin>
 80025c6:	2201      	movs	r2, #1
 80025c8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80025cc:	4871      	ldr	r0, [pc, #452]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 80025ce:	f7fe fd29 	bl	8001024 <HAL_GPIO_WritePin>
				break;
 80025d2:	e162      	b.n	800289a <_7SEG_SetNumber+0x792>
			case 2: DGT2_A_ON; DGT2_B_ON; DGT2_G_ON; DGT2_E_ON; DGT2_D_ON;
 80025d4:	2200      	movs	r2, #0
 80025d6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80025da:	486e      	ldr	r0, [pc, #440]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 80025dc:	f7fe fd22 	bl	8001024 <HAL_GPIO_WritePin>
 80025e0:	2200      	movs	r2, #0
 80025e2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80025e6:	486b      	ldr	r0, [pc, #428]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 80025e8:	f7fe fd1c 	bl	8001024 <HAL_GPIO_WritePin>
 80025ec:	2200      	movs	r2, #0
 80025ee:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80025f2:	4868      	ldr	r0, [pc, #416]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 80025f4:	f7fe fd16 	bl	8001024 <HAL_GPIO_WritePin>
 80025f8:	2200      	movs	r2, #0
 80025fa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80025fe:	4865      	ldr	r0, [pc, #404]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 8002600:	f7fe fd10 	bl	8001024 <HAL_GPIO_WritePin>
 8002604:	2200      	movs	r2, #0
 8002606:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800260a:	4862      	ldr	r0, [pc, #392]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 800260c:	f7fe fd0a 	bl	8001024 <HAL_GPIO_WritePin>
					DGT2_C_OFF; DGT2_F_OFF;
 8002610:	2201      	movs	r2, #1
 8002612:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002616:	485f      	ldr	r0, [pc, #380]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 8002618:	f7fe fd04 	bl	8001024 <HAL_GPIO_WritePin>
 800261c:	2201      	movs	r2, #1
 800261e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002622:	485c      	ldr	r0, [pc, #368]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 8002624:	f7fe fcfe 	bl	8001024 <HAL_GPIO_WritePin>
				break;
 8002628:	e137      	b.n	800289a <_7SEG_SetNumber+0x792>
			case 3: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_G_ON;
 800262a:	2200      	movs	r2, #0
 800262c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002630:	4858      	ldr	r0, [pc, #352]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 8002632:	f7fe fcf7 	bl	8001024 <HAL_GPIO_WritePin>
 8002636:	2200      	movs	r2, #0
 8002638:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800263c:	4855      	ldr	r0, [pc, #340]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 800263e:	f7fe fcf1 	bl	8001024 <HAL_GPIO_WritePin>
 8002642:	2200      	movs	r2, #0
 8002644:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002648:	4852      	ldr	r0, [pc, #328]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 800264a:	f7fe fceb 	bl	8001024 <HAL_GPIO_WritePin>
 800264e:	2200      	movs	r2, #0
 8002650:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002654:	484f      	ldr	r0, [pc, #316]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 8002656:	f7fe fce5 	bl	8001024 <HAL_GPIO_WritePin>
 800265a:	2200      	movs	r2, #0
 800265c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002660:	484c      	ldr	r0, [pc, #304]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 8002662:	f7fe fcdf 	bl	8001024 <HAL_GPIO_WritePin>
					DGT2_E_OFF; DGT2_F_OFF;
 8002666:	2201      	movs	r2, #1
 8002668:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800266c:	4849      	ldr	r0, [pc, #292]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 800266e:	f7fe fcd9 	bl	8001024 <HAL_GPIO_WritePin>
 8002672:	2201      	movs	r2, #1
 8002674:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002678:	4846      	ldr	r0, [pc, #280]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 800267a:	f7fe fcd3 	bl	8001024 <HAL_GPIO_WritePin>
				break;
 800267e:	e10c      	b.n	800289a <_7SEG_SetNumber+0x792>
			case 4: DGT2_F_ON; DGT2_G_ON; DGT2_B_ON; DGT2_C_ON;
 8002680:	2200      	movs	r2, #0
 8002682:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002686:	4843      	ldr	r0, [pc, #268]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 8002688:	f7fe fccc 	bl	8001024 <HAL_GPIO_WritePin>
 800268c:	2200      	movs	r2, #0
 800268e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002692:	4840      	ldr	r0, [pc, #256]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 8002694:	f7fe fcc6 	bl	8001024 <HAL_GPIO_WritePin>
 8002698:	2200      	movs	r2, #0
 800269a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800269e:	483d      	ldr	r0, [pc, #244]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 80026a0:	f7fe fcc0 	bl	8001024 <HAL_GPIO_WritePin>
 80026a4:	2200      	movs	r2, #0
 80026a6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80026aa:	483a      	ldr	r0, [pc, #232]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 80026ac:	f7fe fcba 	bl	8001024 <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF;
 80026b0:	2201      	movs	r2, #1
 80026b2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80026b6:	4837      	ldr	r0, [pc, #220]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 80026b8:	f7fe fcb4 	bl	8001024 <HAL_GPIO_WritePin>
 80026bc:	2201      	movs	r2, #1
 80026be:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80026c2:	4834      	ldr	r0, [pc, #208]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 80026c4:	f7fe fcae 	bl	8001024 <HAL_GPIO_WritePin>
 80026c8:	2201      	movs	r2, #1
 80026ca:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80026ce:	4831      	ldr	r0, [pc, #196]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 80026d0:	f7fe fca8 	bl	8001024 <HAL_GPIO_WritePin>
				break;
 80026d4:	e0e1      	b.n	800289a <_7SEG_SetNumber+0x792>
			case 5: DGT2_A_ON; DGT2_F_ON; DGT2_G_ON; DGT2_C_ON; DGT2_D_ON;
 80026d6:	2200      	movs	r2, #0
 80026d8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80026dc:	482d      	ldr	r0, [pc, #180]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 80026de:	f7fe fca1 	bl	8001024 <HAL_GPIO_WritePin>
 80026e2:	2200      	movs	r2, #0
 80026e4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80026e8:	482a      	ldr	r0, [pc, #168]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 80026ea:	f7fe fc9b 	bl	8001024 <HAL_GPIO_WritePin>
 80026ee:	2200      	movs	r2, #0
 80026f0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80026f4:	4827      	ldr	r0, [pc, #156]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 80026f6:	f7fe fc95 	bl	8001024 <HAL_GPIO_WritePin>
 80026fa:	2200      	movs	r2, #0
 80026fc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002700:	4824      	ldr	r0, [pc, #144]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 8002702:	f7fe fc8f 	bl	8001024 <HAL_GPIO_WritePin>
 8002706:	2200      	movs	r2, #0
 8002708:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800270c:	4821      	ldr	r0, [pc, #132]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 800270e:	f7fe fc89 	bl	8001024 <HAL_GPIO_WritePin>
					DGT2_B_OFF; DGT2_E_OFF;
 8002712:	2201      	movs	r2, #1
 8002714:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002718:	481e      	ldr	r0, [pc, #120]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 800271a:	f7fe fc83 	bl	8001024 <HAL_GPIO_WritePin>
 800271e:	2201      	movs	r2, #1
 8002720:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002724:	481b      	ldr	r0, [pc, #108]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 8002726:	f7fe fc7d 	bl	8001024 <HAL_GPIO_WritePin>
				break;
 800272a:	e0b6      	b.n	800289a <_7SEG_SetNumber+0x792>
			case 6: DGT2_A_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 800272c:	2200      	movs	r2, #0
 800272e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002732:	4818      	ldr	r0, [pc, #96]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 8002734:	f7fe fc76 	bl	8001024 <HAL_GPIO_WritePin>
 8002738:	2200      	movs	r2, #0
 800273a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800273e:	4815      	ldr	r0, [pc, #84]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 8002740:	f7fe fc70 	bl	8001024 <HAL_GPIO_WritePin>
 8002744:	2200      	movs	r2, #0
 8002746:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800274a:	4812      	ldr	r0, [pc, #72]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 800274c:	f7fe fc6a 	bl	8001024 <HAL_GPIO_WritePin>
 8002750:	2200      	movs	r2, #0
 8002752:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002756:	480f      	ldr	r0, [pc, #60]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 8002758:	f7fe fc64 	bl	8001024 <HAL_GPIO_WritePin>
 800275c:	2200      	movs	r2, #0
 800275e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002762:	480c      	ldr	r0, [pc, #48]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 8002764:	f7fe fc5e 	bl	8001024 <HAL_GPIO_WritePin>
 8002768:	2200      	movs	r2, #0
 800276a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800276e:	4809      	ldr	r0, [pc, #36]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 8002770:	f7fe fc58 	bl	8001024 <HAL_GPIO_WritePin>
					DGT2_B_OFF;
 8002774:	2201      	movs	r2, #1
 8002776:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800277a:	4806      	ldr	r0, [pc, #24]	@ (8002794 <_7SEG_SetNumber+0x68c>)
 800277c:	f7fe fc52 	bl	8001024 <HAL_GPIO_WritePin>
				break;
 8002780:	e08b      	b.n	800289a <_7SEG_SetNumber+0x792>
 8002782:	bf00      	nop
 8002784:	40020c00 	.word	0x40020c00
 8002788:	40020000 	.word	0x40020000
 800278c:	40020800 	.word	0x40020800
 8002790:	66666667 	.word	0x66666667
 8002794:	40021000 	.word	0x40021000
			case 7: DGT2_F_ON; DGT2_A_ON; DGT2_B_ON; DGT2_C_ON;
 8002798:	2200      	movs	r2, #0
 800279a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800279e:	484a      	ldr	r0, [pc, #296]	@ (80028c8 <_7SEG_SetNumber+0x7c0>)
 80027a0:	f7fe fc40 	bl	8001024 <HAL_GPIO_WritePin>
 80027a4:	2200      	movs	r2, #0
 80027a6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80027aa:	4847      	ldr	r0, [pc, #284]	@ (80028c8 <_7SEG_SetNumber+0x7c0>)
 80027ac:	f7fe fc3a 	bl	8001024 <HAL_GPIO_WritePin>
 80027b0:	2200      	movs	r2, #0
 80027b2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80027b6:	4844      	ldr	r0, [pc, #272]	@ (80028c8 <_7SEG_SetNumber+0x7c0>)
 80027b8:	f7fe fc34 	bl	8001024 <HAL_GPIO_WritePin>
 80027bc:	2200      	movs	r2, #0
 80027be:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80027c2:	4841      	ldr	r0, [pc, #260]	@ (80028c8 <_7SEG_SetNumber+0x7c0>)
 80027c4:	f7fe fc2e 	bl	8001024 <HAL_GPIO_WritePin>
					DGT2_D_OFF; DGT2_E_OFF; DGT2_G_OFF;
 80027c8:	2201      	movs	r2, #1
 80027ca:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80027ce:	483e      	ldr	r0, [pc, #248]	@ (80028c8 <_7SEG_SetNumber+0x7c0>)
 80027d0:	f7fe fc28 	bl	8001024 <HAL_GPIO_WritePin>
 80027d4:	2201      	movs	r2, #1
 80027d6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80027da:	483b      	ldr	r0, [pc, #236]	@ (80028c8 <_7SEG_SetNumber+0x7c0>)
 80027dc:	f7fe fc22 	bl	8001024 <HAL_GPIO_WritePin>
 80027e0:	2201      	movs	r2, #1
 80027e2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80027e6:	4838      	ldr	r0, [pc, #224]	@ (80028c8 <_7SEG_SetNumber+0x7c0>)
 80027e8:	f7fe fc1c 	bl	8001024 <HAL_GPIO_WritePin>
				break;
 80027ec:	e055      	b.n	800289a <_7SEG_SetNumber+0x792>
			case 8: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 80027ee:	2200      	movs	r2, #0
 80027f0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80027f4:	4834      	ldr	r0, [pc, #208]	@ (80028c8 <_7SEG_SetNumber+0x7c0>)
 80027f6:	f7fe fc15 	bl	8001024 <HAL_GPIO_WritePin>
 80027fa:	2200      	movs	r2, #0
 80027fc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002800:	4831      	ldr	r0, [pc, #196]	@ (80028c8 <_7SEG_SetNumber+0x7c0>)
 8002802:	f7fe fc0f 	bl	8001024 <HAL_GPIO_WritePin>
 8002806:	2200      	movs	r2, #0
 8002808:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800280c:	482e      	ldr	r0, [pc, #184]	@ (80028c8 <_7SEG_SetNumber+0x7c0>)
 800280e:	f7fe fc09 	bl	8001024 <HAL_GPIO_WritePin>
 8002812:	2200      	movs	r2, #0
 8002814:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002818:	482b      	ldr	r0, [pc, #172]	@ (80028c8 <_7SEG_SetNumber+0x7c0>)
 800281a:	f7fe fc03 	bl	8001024 <HAL_GPIO_WritePin>
 800281e:	2200      	movs	r2, #0
 8002820:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002824:	4828      	ldr	r0, [pc, #160]	@ (80028c8 <_7SEG_SetNumber+0x7c0>)
 8002826:	f7fe fbfd 	bl	8001024 <HAL_GPIO_WritePin>
 800282a:	2200      	movs	r2, #0
 800282c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002830:	4825      	ldr	r0, [pc, #148]	@ (80028c8 <_7SEG_SetNumber+0x7c0>)
 8002832:	f7fe fbf7 	bl	8001024 <HAL_GPIO_WritePin>
 8002836:	2200      	movs	r2, #0
 8002838:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800283c:	4822      	ldr	r0, [pc, #136]	@ (80028c8 <_7SEG_SetNumber+0x7c0>)
 800283e:	f7fe fbf1 	bl	8001024 <HAL_GPIO_WritePin>
				break;
 8002842:	e02a      	b.n	800289a <_7SEG_SetNumber+0x792>
			case 9: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_F_ON; DGT2_G_ON;
 8002844:	2200      	movs	r2, #0
 8002846:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800284a:	481f      	ldr	r0, [pc, #124]	@ (80028c8 <_7SEG_SetNumber+0x7c0>)
 800284c:	f7fe fbea 	bl	8001024 <HAL_GPIO_WritePin>
 8002850:	2200      	movs	r2, #0
 8002852:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002856:	481c      	ldr	r0, [pc, #112]	@ (80028c8 <_7SEG_SetNumber+0x7c0>)
 8002858:	f7fe fbe4 	bl	8001024 <HAL_GPIO_WritePin>
 800285c:	2200      	movs	r2, #0
 800285e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002862:	4819      	ldr	r0, [pc, #100]	@ (80028c8 <_7SEG_SetNumber+0x7c0>)
 8002864:	f7fe fbde 	bl	8001024 <HAL_GPIO_WritePin>
 8002868:	2200      	movs	r2, #0
 800286a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800286e:	4816      	ldr	r0, [pc, #88]	@ (80028c8 <_7SEG_SetNumber+0x7c0>)
 8002870:	f7fe fbd8 	bl	8001024 <HAL_GPIO_WritePin>
 8002874:	2200      	movs	r2, #0
 8002876:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800287a:	4813      	ldr	r0, [pc, #76]	@ (80028c8 <_7SEG_SetNumber+0x7c0>)
 800287c:	f7fe fbd2 	bl	8001024 <HAL_GPIO_WritePin>
 8002880:	2200      	movs	r2, #0
 8002882:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002886:	4810      	ldr	r0, [pc, #64]	@ (80028c8 <_7SEG_SetNumber+0x7c0>)
 8002888:	f7fe fbcc 	bl	8001024 <HAL_GPIO_WritePin>
					DGT2_E_OFF;
 800288c:	2201      	movs	r2, #1
 800288e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002892:	480d      	ldr	r0, [pc, #52]	@ (80028c8 <_7SEG_SetNumber+0x7c0>)
 8002894:	f7fe fbc6 	bl	8001024 <HAL_GPIO_WritePin>
				break;
 8002898:	bf00      	nop
		if(dp == ON)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2b01      	cmp	r3, #1
 800289e:	d106      	bne.n	80028ae <_7SEG_SetNumber+0x7a6>
			DGT2_DP_ON;
 80028a0:	2200      	movs	r2, #0
 80028a2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80028a6:	4808      	ldr	r0, [pc, #32]	@ (80028c8 <_7SEG_SetNumber+0x7c0>)
 80028a8:	f7fe fbbc 	bl	8001024 <HAL_GPIO_WritePin>
}
 80028ac:	e008      	b.n	80028c0 <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d105      	bne.n	80028c0 <_7SEG_SetNumber+0x7b8>
			DGT2_DP_OFF;
 80028b4:	2201      	movs	r2, #1
 80028b6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80028ba:	4803      	ldr	r0, [pc, #12]	@ (80028c8 <_7SEG_SetNumber+0x7c0>)
 80028bc:	f7fe fbb2 	bl	8001024 <HAL_GPIO_WritePin>
}
 80028c0:	bf00      	nop
 80028c2:	3710      	adds	r7, #16
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}
 80028c8:	40021000 	.word	0x40021000

080028cc <CLCD_GPIO_Init>:
 */

#include "CLCD.h"

void CLCD_GPIO_Init(void)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b086      	sub	sp, #24
 80028d0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOE Periph clock enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80028d2:	2300      	movs	r3, #0
 80028d4:	603b      	str	r3, [r7, #0]
 80028d6:	4b23      	ldr	r3, [pc, #140]	@ (8002964 <CLCD_GPIO_Init+0x98>)
 80028d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028da:	4a22      	ldr	r2, [pc, #136]	@ (8002964 <CLCD_GPIO_Init+0x98>)
 80028dc:	f043 0310 	orr.w	r3, r3, #16
 80028e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80028e2:	4b20      	ldr	r3, [pc, #128]	@ (8002964 <CLCD_GPIO_Init+0x98>)
 80028e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028e6:	f003 0310 	and.w	r3, r3, #16
 80028ea:	603b      	str	r3, [r7, #0]
 80028ec:	683b      	ldr	r3, [r7, #0]
	
	/* Configure RS, RW, EN, D4, D5, D6, D7 in output pushpull mode */
	GPIO_InitStruct.Pin = GPIO_PIN_RS;
 80028ee:	2301      	movs	r3, #1
 80028f0:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028f2:	2301      	movs	r3, #1
 80028f4:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f6:	2300      	movs	r3, #0
 80028f8:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028fa:	2300      	movs	r3, #0
 80028fc:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIO_RS, &GPIO_InitStruct);
 80028fe:	1d3b      	adds	r3, r7, #4
 8002900:	4619      	mov	r1, r3
 8002902:	4819      	ldr	r0, [pc, #100]	@ (8002968 <CLCD_GPIO_Init+0x9c>)
 8002904:	f7fe f9da 	bl	8000cbc <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_RW;
 8002908:	2302      	movs	r3, #2
 800290a:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_RW, &GPIO_InitStruct);
 800290c:	1d3b      	adds	r3, r7, #4
 800290e:	4619      	mov	r1, r3
 8002910:	4815      	ldr	r0, [pc, #84]	@ (8002968 <CLCD_GPIO_Init+0x9c>)
 8002912:	f7fe f9d3 	bl	8000cbc <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_EN;
 8002916:	2304      	movs	r3, #4
 8002918:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_EN, &GPIO_InitStruct);
 800291a:	1d3b      	adds	r3, r7, #4
 800291c:	4619      	mov	r1, r3
 800291e:	4812      	ldr	r0, [pc, #72]	@ (8002968 <CLCD_GPIO_Init+0x9c>)
 8002920:	f7fe f9cc 	bl	8000cbc <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D4;
 8002924:	2310      	movs	r3, #16
 8002926:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D4, &GPIO_InitStruct);
 8002928:	1d3b      	adds	r3, r7, #4
 800292a:	4619      	mov	r1, r3
 800292c:	480e      	ldr	r0, [pc, #56]	@ (8002968 <CLCD_GPIO_Init+0x9c>)
 800292e:	f7fe f9c5 	bl	8000cbc <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D5;
 8002932:	2320      	movs	r3, #32
 8002934:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D5, &GPIO_InitStruct);
 8002936:	1d3b      	adds	r3, r7, #4
 8002938:	4619      	mov	r1, r3
 800293a:	480b      	ldr	r0, [pc, #44]	@ (8002968 <CLCD_GPIO_Init+0x9c>)
 800293c:	f7fe f9be 	bl	8000cbc <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D6;
 8002940:	2340      	movs	r3, #64	@ 0x40
 8002942:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D6, &GPIO_InitStruct);
 8002944:	1d3b      	adds	r3, r7, #4
 8002946:	4619      	mov	r1, r3
 8002948:	4807      	ldr	r0, [pc, #28]	@ (8002968 <CLCD_GPIO_Init+0x9c>)
 800294a:	f7fe f9b7 	bl	8000cbc <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D7;
 800294e:	2380      	movs	r3, #128	@ 0x80
 8002950:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D7, &GPIO_InitStruct);
 8002952:	1d3b      	adds	r3, r7, #4
 8002954:	4619      	mov	r1, r3
 8002956:	4804      	ldr	r0, [pc, #16]	@ (8002968 <CLCD_GPIO_Init+0x9c>)
 8002958:	f7fe f9b0 	bl	8000cbc <HAL_GPIO_Init>
}
 800295c:	bf00      	nop
 800295e:	3718      	adds	r7, #24
 8002960:	46bd      	mov	sp, r7
 8002962:	bd80      	pop	{r7, pc}
 8002964:	40023800 	.word	0x40023800
 8002968:	40021000 	.word	0x40021000

0800296c <CLCD_Write_Instruction>:

void CLCD_Write_Instruction(unsigned char b)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b082      	sub	sp, #8
 8002970:	af00      	add	r7, sp, #0
 8002972:	4603      	mov	r3, r0
 8002974:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8002976:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800297a:	2b00      	cmp	r3, #0
 800297c:	da04      	bge.n	8002988 <CLCD_Write_Instruction+0x1c>
 800297e:	4b5f      	ldr	r3, [pc, #380]	@ (8002afc <CLCD_Write_Instruction+0x190>)
 8002980:	695b      	ldr	r3, [r3, #20]
 8002982:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002986:	e003      	b.n	8002990 <CLCD_Write_Instruction+0x24>
 8002988:	4b5c      	ldr	r3, [pc, #368]	@ (8002afc <CLCD_Write_Instruction+0x190>)
 800298a:	695b      	ldr	r3, [r3, #20]
 800298c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002990:	4a5a      	ldr	r2, [pc, #360]	@ (8002afc <CLCD_Write_Instruction+0x190>)
 8002992:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8002994:	79fb      	ldrb	r3, [r7, #7]
 8002996:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800299a:	2b00      	cmp	r3, #0
 800299c:	d004      	beq.n	80029a8 <CLCD_Write_Instruction+0x3c>
 800299e:	4b57      	ldr	r3, [pc, #348]	@ (8002afc <CLCD_Write_Instruction+0x190>)
 80029a0:	695b      	ldr	r3, [r3, #20]
 80029a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80029a6:	e003      	b.n	80029b0 <CLCD_Write_Instruction+0x44>
 80029a8:	4b54      	ldr	r3, [pc, #336]	@ (8002afc <CLCD_Write_Instruction+0x190>)
 80029aa:	695b      	ldr	r3, [r3, #20]
 80029ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80029b0:	4a52      	ldr	r2, [pc, #328]	@ (8002afc <CLCD_Write_Instruction+0x190>)
 80029b2:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 80029b4:	79fb      	ldrb	r3, [r7, #7]
 80029b6:	f003 0320 	and.w	r3, r3, #32
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d004      	beq.n	80029c8 <CLCD_Write_Instruction+0x5c>
 80029be:	4b4f      	ldr	r3, [pc, #316]	@ (8002afc <CLCD_Write_Instruction+0x190>)
 80029c0:	695b      	ldr	r3, [r3, #20]
 80029c2:	f043 0320 	orr.w	r3, r3, #32
 80029c6:	e003      	b.n	80029d0 <CLCD_Write_Instruction+0x64>
 80029c8:	4b4c      	ldr	r3, [pc, #304]	@ (8002afc <CLCD_Write_Instruction+0x190>)
 80029ca:	695b      	ldr	r3, [r3, #20]
 80029cc:	f023 0320 	bic.w	r3, r3, #32
 80029d0:	4a4a      	ldr	r2, [pc, #296]	@ (8002afc <CLCD_Write_Instruction+0x190>)
 80029d2:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 80029d4:	79fb      	ldrb	r3, [r7, #7]
 80029d6:	f003 0310 	and.w	r3, r3, #16
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d004      	beq.n	80029e8 <CLCD_Write_Instruction+0x7c>
 80029de:	4b47      	ldr	r3, [pc, #284]	@ (8002afc <CLCD_Write_Instruction+0x190>)
 80029e0:	695b      	ldr	r3, [r3, #20]
 80029e2:	f043 0310 	orr.w	r3, r3, #16
 80029e6:	e003      	b.n	80029f0 <CLCD_Write_Instruction+0x84>
 80029e8:	4b44      	ldr	r3, [pc, #272]	@ (8002afc <CLCD_Write_Instruction+0x190>)
 80029ea:	695b      	ldr	r3, [r3, #20]
 80029ec:	f023 0310 	bic.w	r3, r3, #16
 80029f0:	4a42      	ldr	r2, [pc, #264]	@ (8002afc <CLCD_Write_Instruction+0x190>)
 80029f2:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 80029f4:	4b41      	ldr	r3, [pc, #260]	@ (8002afc <CLCD_Write_Instruction+0x190>)
 80029f6:	695b      	ldr	r3, [r3, #20]
 80029f8:	4a40      	ldr	r2, [pc, #256]	@ (8002afc <CLCD_Write_Instruction+0x190>)
 80029fa:	f023 0301 	bic.w	r3, r3, #1
 80029fe:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8002a00:	4b3e      	ldr	r3, [pc, #248]	@ (8002afc <CLCD_Write_Instruction+0x190>)
 8002a02:	695b      	ldr	r3, [r3, #20]
 8002a04:	4a3d      	ldr	r2, [pc, #244]	@ (8002afc <CLCD_Write_Instruction+0x190>)
 8002a06:	f023 0302 	bic.w	r3, r3, #2
 8002a0a:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8002a0c:	4b3b      	ldr	r3, [pc, #236]	@ (8002afc <CLCD_Write_Instruction+0x190>)
 8002a0e:	695b      	ldr	r3, [r3, #20]
 8002a10:	4a3a      	ldr	r2, [pc, #232]	@ (8002afc <CLCD_Write_Instruction+0x190>)
 8002a12:	f023 0304 	bic.w	r3, r3, #4
 8002a16:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8002a18:	4b38      	ldr	r3, [pc, #224]	@ (8002afc <CLCD_Write_Instruction+0x190>)
 8002a1a:	695b      	ldr	r3, [r3, #20]
 8002a1c:	4a37      	ldr	r2, [pc, #220]	@ (8002afc <CLCD_Write_Instruction+0x190>)
 8002a1e:	f043 0304 	orr.w	r3, r3, #4
 8002a22:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8002a24:	4b35      	ldr	r3, [pc, #212]	@ (8002afc <CLCD_Write_Instruction+0x190>)
 8002a26:	695b      	ldr	r3, [r3, #20]
 8002a28:	4a34      	ldr	r2, [pc, #208]	@ (8002afc <CLCD_Write_Instruction+0x190>)
 8002a2a:	f023 0304 	bic.w	r3, r3, #4
 8002a2e:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8002a30:	79fb      	ldrb	r3, [r7, #7]
 8002a32:	f003 0308 	and.w	r3, r3, #8
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d004      	beq.n	8002a44 <CLCD_Write_Instruction+0xd8>
 8002a3a:	4b30      	ldr	r3, [pc, #192]	@ (8002afc <CLCD_Write_Instruction+0x190>)
 8002a3c:	695b      	ldr	r3, [r3, #20]
 8002a3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002a42:	e003      	b.n	8002a4c <CLCD_Write_Instruction+0xe0>
 8002a44:	4b2d      	ldr	r3, [pc, #180]	@ (8002afc <CLCD_Write_Instruction+0x190>)
 8002a46:	695b      	ldr	r3, [r3, #20]
 8002a48:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002a4c:	4a2b      	ldr	r2, [pc, #172]	@ (8002afc <CLCD_Write_Instruction+0x190>)
 8002a4e:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8002a50:	79fb      	ldrb	r3, [r7, #7]
 8002a52:	f003 0304 	and.w	r3, r3, #4
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d004      	beq.n	8002a64 <CLCD_Write_Instruction+0xf8>
 8002a5a:	4b28      	ldr	r3, [pc, #160]	@ (8002afc <CLCD_Write_Instruction+0x190>)
 8002a5c:	695b      	ldr	r3, [r3, #20]
 8002a5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002a62:	e003      	b.n	8002a6c <CLCD_Write_Instruction+0x100>
 8002a64:	4b25      	ldr	r3, [pc, #148]	@ (8002afc <CLCD_Write_Instruction+0x190>)
 8002a66:	695b      	ldr	r3, [r3, #20]
 8002a68:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002a6c:	4a23      	ldr	r2, [pc, #140]	@ (8002afc <CLCD_Write_Instruction+0x190>)
 8002a6e:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8002a70:	79fb      	ldrb	r3, [r7, #7]
 8002a72:	f003 0302 	and.w	r3, r3, #2
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d004      	beq.n	8002a84 <CLCD_Write_Instruction+0x118>
 8002a7a:	4b20      	ldr	r3, [pc, #128]	@ (8002afc <CLCD_Write_Instruction+0x190>)
 8002a7c:	695b      	ldr	r3, [r3, #20]
 8002a7e:	f043 0320 	orr.w	r3, r3, #32
 8002a82:	e003      	b.n	8002a8c <CLCD_Write_Instruction+0x120>
 8002a84:	4b1d      	ldr	r3, [pc, #116]	@ (8002afc <CLCD_Write_Instruction+0x190>)
 8002a86:	695b      	ldr	r3, [r3, #20]
 8002a88:	f023 0320 	bic.w	r3, r3, #32
 8002a8c:	4a1b      	ldr	r2, [pc, #108]	@ (8002afc <CLCD_Write_Instruction+0x190>)
 8002a8e:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8002a90:	79fb      	ldrb	r3, [r7, #7]
 8002a92:	f003 0301 	and.w	r3, r3, #1
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d004      	beq.n	8002aa4 <CLCD_Write_Instruction+0x138>
 8002a9a:	4b18      	ldr	r3, [pc, #96]	@ (8002afc <CLCD_Write_Instruction+0x190>)
 8002a9c:	695b      	ldr	r3, [r3, #20]
 8002a9e:	f043 0310 	orr.w	r3, r3, #16
 8002aa2:	e003      	b.n	8002aac <CLCD_Write_Instruction+0x140>
 8002aa4:	4b15      	ldr	r3, [pc, #84]	@ (8002afc <CLCD_Write_Instruction+0x190>)
 8002aa6:	695b      	ldr	r3, [r3, #20]
 8002aa8:	f023 0310 	bic.w	r3, r3, #16
 8002aac:	4a13      	ldr	r2, [pc, #76]	@ (8002afc <CLCD_Write_Instruction+0x190>)
 8002aae:	6153      	str	r3, [r2, #20]

	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 8002ab0:	4b12      	ldr	r3, [pc, #72]	@ (8002afc <CLCD_Write_Instruction+0x190>)
 8002ab2:	695b      	ldr	r3, [r3, #20]
 8002ab4:	4a11      	ldr	r2, [pc, #68]	@ (8002afc <CLCD_Write_Instruction+0x190>)
 8002ab6:	f023 0301 	bic.w	r3, r3, #1
 8002aba:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8002abc:	4b0f      	ldr	r3, [pc, #60]	@ (8002afc <CLCD_Write_Instruction+0x190>)
 8002abe:	695b      	ldr	r3, [r3, #20]
 8002ac0:	4a0e      	ldr	r2, [pc, #56]	@ (8002afc <CLCD_Write_Instruction+0x190>)
 8002ac2:	f023 0302 	bic.w	r3, r3, #2
 8002ac6:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8002ac8:	4b0c      	ldr	r3, [pc, #48]	@ (8002afc <CLCD_Write_Instruction+0x190>)
 8002aca:	695b      	ldr	r3, [r3, #20]
 8002acc:	4a0b      	ldr	r2, [pc, #44]	@ (8002afc <CLCD_Write_Instruction+0x190>)
 8002ace:	f023 0304 	bic.w	r3, r3, #4
 8002ad2:	6153      	str	r3, [r2, #20]

	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8002ad4:	4b09      	ldr	r3, [pc, #36]	@ (8002afc <CLCD_Write_Instruction+0x190>)
 8002ad6:	695b      	ldr	r3, [r3, #20]
 8002ad8:	4a08      	ldr	r2, [pc, #32]	@ (8002afc <CLCD_Write_Instruction+0x190>)
 8002ada:	f043 0304 	orr.w	r3, r3, #4
 8002ade:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8002ae0:	4b06      	ldr	r3, [pc, #24]	@ (8002afc <CLCD_Write_Instruction+0x190>)
 8002ae2:	695b      	ldr	r3, [r3, #20]
 8002ae4:	4a05      	ldr	r2, [pc, #20]	@ (8002afc <CLCD_Write_Instruction+0x190>)
 8002ae6:	f023 0304 	bic.w	r3, r3, #4
 8002aea:	6153      	str	r3, [r2, #20]

	HAL_Delay(1);
 8002aec:	2001      	movs	r0, #1
 8002aee:	f7fd ffaf 	bl	8000a50 <HAL_Delay>
}
 8002af2:	bf00      	nop
 8002af4:	3708      	adds	r7, #8
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}
 8002afa:	bf00      	nop
 8002afc:	40021000 	.word	0x40021000

08002b00 <CLCD_Init>:
	}
	while(str[++i]!='\0');
}

void CLCD_Init(void)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 8002b04:	2064      	movs	r0, #100	@ 0x64
 8002b06:	f7fd ffa3 	bl	8000a50 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 8002b0a:	2028      	movs	r0, #40	@ 0x28
 8002b0c:	f7ff ff2e 	bl	800296c <CLCD_Write_Instruction>
	HAL_Delay(10);
 8002b10:	200a      	movs	r0, #10
 8002b12:	f7fd ff9d 	bl	8000a50 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 8002b16:	2028      	movs	r0, #40	@ 0x28
 8002b18:	f7ff ff28 	bl	800296c <CLCD_Write_Instruction>
	HAL_Delay(10);
 8002b1c:	200a      	movs	r0, #10
 8002b1e:	f7fd ff97 	bl	8000a50 <HAL_Delay>
	CLCD_Write_Instruction(0x0C);
 8002b22:	200c      	movs	r0, #12
 8002b24:	f7ff ff22 	bl	800296c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x06);
 8002b28:	2006      	movs	r0, #6
 8002b2a:	f7ff ff1f 	bl	800296c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x02);
 8002b2e:	2002      	movs	r0, #2
 8002b30:	f7ff ff1c 	bl	800296c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 8002b34:	2001      	movs	r0, #1
 8002b36:	f7ff ff19 	bl	800296c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 8002b3a:	2001      	movs	r0, #1
 8002b3c:	f7ff ff16 	bl	800296c <CLCD_Write_Instruction>
}
 8002b40:	bf00      	nop
 8002b42:	bd80      	pop	{r7, pc}

08002b44 <app_init>:
//void CLCD_Gotoxy(unsigned char x, unsigned char y);
//void CLCD_Puts(unsigned char x, unsigned char y, unsigned char *str);
//void CLCD_Init(void);

void app_init(void)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim6);
 8002b48:	4805      	ldr	r0, [pc, #20]	@ (8002b60 <app_init+0x1c>)
 8002b4a:	f7fe ff39 	bl	80019c0 <HAL_TIM_Base_Start_IT>
	_7SEG_GPIO_Init();
 8002b4e:	f7ff f9f5 	bl	8001f3c <_7SEG_GPIO_Init>
	CLCD_GPIO_Init();
 8002b52:	f7ff febb 	bl	80028cc <CLCD_GPIO_Init>
	CLCD_Init();
 8002b56:	f7ff ffd3 	bl	8002b00 <CLCD_Init>
}
 8002b5a:	bf00      	nop
 8002b5c:	bd80      	pop	{r7, pc}
 8002b5e:	bf00      	nop
 8002b60:	20000078 	.word	0x20000078

08002b64 <app_loop>:

void app_loop(void)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	af00      	add	r7, sp, #0
	update(BUTTON_1);
 8002b68:	2000      	movs	r0, #0
 8002b6a:	f000 f8cb 	bl	8002d04 <update>
	update(BUTTON_2);
 8002b6e:	2001      	movs	r0, #1
 8002b70:	f000 f8c8 	bl	8002d04 <update>
	update(BUTTON_3);
 8002b74:	2002      	movs	r0, #2
 8002b76:	f000 f8c5 	bl	8002d04 <update>

	if(is_pressed(BUTTON_1)) toggle(LEFT_RED);
 8002b7a:	2000      	movs	r0, #0
 8002b7c:	f000 f8fa 	bl	8002d74 <is_pressed>
 8002b80:	4603      	mov	r3, r0
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d002      	beq.n	8002b8c <app_loop+0x28>
 8002b86:	2000      	movs	r0, #0
 8002b88:	f000 f974 	bl	8002e74 <toggle>
	if(is_pressed(BUTTON_2)) toggle(LEFT_GREEN);
 8002b8c:	2001      	movs	r0, #1
 8002b8e:	f000 f8f1 	bl	8002d74 <is_pressed>
 8002b92:	4603      	mov	r3, r0
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d002      	beq.n	8002b9e <app_loop+0x3a>
 8002b98:	2001      	movs	r0, #1
 8002b9a:	f000 f96b 	bl	8002e74 <toggle>
	if(is_pressed(BUTTON_3)) toggle(LEFT_BLUE);
 8002b9e:	2002      	movs	r0, #2
 8002ba0:	f000 f8e8 	bl	8002d74 <is_pressed>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d002      	beq.n	8002bb0 <app_loop+0x4c>
 8002baa:	2002      	movs	r0, #2
 8002bac:	f000 f962 	bl	8002e74 <toggle>

	if(is_released(BUTTON_1)) toggle(RIGHT_RED);
 8002bb0:	2000      	movs	r0, #0
 8002bb2:	f000 f903 	bl	8002dbc <is_released>
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d002      	beq.n	8002bc2 <app_loop+0x5e>
 8002bbc:	2003      	movs	r0, #3
 8002bbe:	f000 f959 	bl	8002e74 <toggle>
	if(is_released(BUTTON_2)) toggle(RIGHT_GREEN);
 8002bc2:	2001      	movs	r0, #1
 8002bc4:	f000 f8fa 	bl	8002dbc <is_released>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d002      	beq.n	8002bd4 <app_loop+0x70>
 8002bce:	2004      	movs	r0, #4
 8002bd0:	f000 f950 	bl	8002e74 <toggle>
	if(is_released(BUTTON_3)) toggle(RIGHT_BLUE);
 8002bd4:	2002      	movs	r0, #2
 8002bd6:	f000 f8f1 	bl	8002dbc <is_released>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d002      	beq.n	8002be6 <app_loop+0x82>
 8002be0:	2005      	movs	r0, #5
 8002be2:	f000 f947 	bl	8002e74 <toggle>

	operate_segment(state != STOPPED);
 8002be6:	4b10      	ldr	r3, [pc, #64]	@ (8002c28 <app_loop+0xc4>)
 8002be8:	781b      	ldrb	r3, [r3, #0]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	bf14      	ite	ne
 8002bee:	2301      	movne	r3, #1
 8002bf0:	2300      	moveq	r3, #0
 8002bf2:	b2db      	uxtb	r3, r3
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	f000 f95b 	bl	8002eb0 <operate_segment>

	switch (mode)
 8002bfa:	4b0c      	ldr	r3, [pc, #48]	@ (8002c2c <app_loop+0xc8>)
 8002bfc:	781b      	ldrb	r3, [r3, #0]
 8002bfe:	2b04      	cmp	r3, #4
 8002c00:	d80f      	bhi.n	8002c22 <app_loop+0xbe>
 8002c02:	a201      	add	r2, pc, #4	@ (adr r2, 8002c08 <app_loop+0xa4>)
 8002c04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c08:	08002c23 	.word	0x08002c23
 8002c0c:	08002c23 	.word	0x08002c23
 8002c10:	08002c1d 	.word	0x08002c1d
 8002c14:	08002c23 	.word	0x08002c23
 8002c18:	08002c23 	.word	0x08002c23
	case CLOCK:
		return;
	case TIMER:
		return;
	case STOPWATCH:
		operate_stopwatch();
 8002c1c:	f000 f808 	bl	8002c30 <operate_stopwatch>
		return;
 8002c20:	e000      	b.n	8002c24 <app_loop+0xc0>
	case ALARM:
		return;
	case MUSIC_PLAYER:
		return;
	default:
		return;
 8002c22:	bf00      	nop
	}
}
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	bf00      	nop
 8002c28:	200000c4 	.word	0x200000c4
 8002c2c:	20000009 	.word	0x20000009

08002c30 <operate_stopwatch>:

void operate_stopwatch(void)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	af00      	add	r7, sp, #0
	switch (state)
 8002c34:	4b1c      	ldr	r3, [pc, #112]	@ (8002ca8 <operate_stopwatch+0x78>)
 8002c36:	781b      	ldrb	r3, [r3, #0]
 8002c38:	2b02      	cmp	r3, #2
 8002c3a:	d010      	beq.n	8002c5e <operate_stopwatch+0x2e>
 8002c3c:	2b02      	cmp	r3, #2
 8002c3e:	dc2b      	bgt.n	8002c98 <operate_stopwatch+0x68>
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d002      	beq.n	8002c4a <operate_stopwatch+0x1a>
 8002c44:	2b01      	cmp	r3, #1
 8002c46:	d014      	beq.n	8002c72 <operate_stopwatch+0x42>
	case PAUSED:
		if (is_released(BUTTON_2)) state = RUNNING;
		if (is_released(BUTTON_3)) state = STOPPED;
		return;
	default:
		return;
 8002c48:	e026      	b.n	8002c98 <operate_stopwatch+0x68>
		if (is_released(BUTTON_2)) state = RUNNING;
 8002c4a:	2001      	movs	r0, #1
 8002c4c:	f000 f8b6 	bl	8002dbc <is_released>
 8002c50:	4603      	mov	r3, r0
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d022      	beq.n	8002c9c <operate_stopwatch+0x6c>
 8002c56:	4b14      	ldr	r3, [pc, #80]	@ (8002ca8 <operate_stopwatch+0x78>)
 8002c58:	2202      	movs	r2, #2
 8002c5a:	701a      	strb	r2, [r3, #0]
		return;
 8002c5c:	e01e      	b.n	8002c9c <operate_stopwatch+0x6c>
		if (is_released(BUTTON_2)) state = PAUSED;
 8002c5e:	2001      	movs	r0, #1
 8002c60:	f000 f8ac 	bl	8002dbc <is_released>
 8002c64:	4603      	mov	r3, r0
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d01a      	beq.n	8002ca0 <operate_stopwatch+0x70>
 8002c6a:	4b0f      	ldr	r3, [pc, #60]	@ (8002ca8 <operate_stopwatch+0x78>)
 8002c6c:	2201      	movs	r2, #1
 8002c6e:	701a      	strb	r2, [r3, #0]
		return;
 8002c70:	e016      	b.n	8002ca0 <operate_stopwatch+0x70>
		if (is_released(BUTTON_2)) state = RUNNING;
 8002c72:	2001      	movs	r0, #1
 8002c74:	f000 f8a2 	bl	8002dbc <is_released>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d002      	beq.n	8002c84 <operate_stopwatch+0x54>
 8002c7e:	4b0a      	ldr	r3, [pc, #40]	@ (8002ca8 <operate_stopwatch+0x78>)
 8002c80:	2202      	movs	r2, #2
 8002c82:	701a      	strb	r2, [r3, #0]
		if (is_released(BUTTON_3)) state = STOPPED;
 8002c84:	2002      	movs	r0, #2
 8002c86:	f000 f899 	bl	8002dbc <is_released>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d009      	beq.n	8002ca4 <operate_stopwatch+0x74>
 8002c90:	4b05      	ldr	r3, [pc, #20]	@ (8002ca8 <operate_stopwatch+0x78>)
 8002c92:	2200      	movs	r2, #0
 8002c94:	701a      	strb	r2, [r3, #0]
		return;
 8002c96:	e005      	b.n	8002ca4 <operate_stopwatch+0x74>
		return;
 8002c98:	bf00      	nop
 8002c9a:	e004      	b.n	8002ca6 <operate_stopwatch+0x76>
		return;
 8002c9c:	bf00      	nop
 8002c9e:	e002      	b.n	8002ca6 <operate_stopwatch+0x76>
		return;
 8002ca0:	bf00      	nop
 8002ca2:	e000      	b.n	8002ca6 <operate_stopwatch+0x76>
		return;
 8002ca4:	bf00      	nop
	}
}
 8002ca6:	bd80      	pop	{r7, pc}
 8002ca8:	200000c4 	.word	0x200000c4

08002cac <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b082      	sub	sp, #8
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM6)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a10      	ldr	r2, [pc, #64]	@ (8002cfc <HAL_TIM_PeriodElapsedCallback+0x50>)
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d11b      	bne.n	8002cf6 <HAL_TIM_PeriodElapsedCallback+0x4a>
	{
		if(is_held(BUTTON_1)) increase_time();
 8002cbe:	2000      	movs	r0, #0
 8002cc0:	f000 f844 	bl	8002d4c <is_held>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d001      	beq.n	8002cce <HAL_TIM_PeriodElapsedCallback+0x22>
 8002cca:	f000 f919 	bl	8002f00 <increase_time>

		switch (state)
 8002cce:	4b0c      	ldr	r3, [pc, #48]	@ (8002d00 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8002cd0:	781b      	ldrb	r3, [r3, #0]
 8002cd2:	2b02      	cmp	r3, #2
 8002cd4:	d009      	beq.n	8002cea <HAL_TIM_PeriodElapsedCallback+0x3e>
 8002cd6:	2b02      	cmp	r3, #2
 8002cd8:	dc0a      	bgt.n	8002cf0 <HAL_TIM_PeriodElapsedCallback+0x44>
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d002      	beq.n	8002ce4 <HAL_TIM_PeriodElapsedCallback+0x38>
 8002cde:	2b01      	cmp	r3, #1
 8002ce0:	d008      	beq.n	8002cf4 <HAL_TIM_PeriodElapsedCallback+0x48>
			increase_time();
			return;
		case PAUSED:
			return;
		default:
			return;
 8002ce2:	e005      	b.n	8002cf0 <HAL_TIM_PeriodElapsedCallback+0x44>
			set_time_zero();
 8002ce4:	f000 f91a 	bl	8002f1c <set_time_zero>
			return;
 8002ce8:	e005      	b.n	8002cf6 <HAL_TIM_PeriodElapsedCallback+0x4a>
			increase_time();
 8002cea:	f000 f909 	bl	8002f00 <increase_time>
			return;
 8002cee:	e002      	b.n	8002cf6 <HAL_TIM_PeriodElapsedCallback+0x4a>
			return;
 8002cf0:	bf00      	nop
 8002cf2:	e000      	b.n	8002cf6 <HAL_TIM_PeriodElapsedCallback+0x4a>
			return;
 8002cf4:	bf00      	nop
		}

	}
}
 8002cf6:	3708      	adds	r7, #8
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bd80      	pop	{r7, pc}
 8002cfc:	40001000 	.word	0x40001000
 8002d00:	200000c4 	.word	0x200000c4

08002d04 <update>:
		{ BUTTON_3_GPIO_Port, BUTTON_3_Pin },
		{ BUTTON_4_GPIO_Port, BUTTON_4_Pin }
};

void update(InputIndex index)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b084      	sub	sp, #16
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	71fb      	strb	r3, [r7, #7]
	InputConfig* config = &input_config[index];
 8002d0e:	79fb      	ldrb	r3, [r7, #7]
 8002d10:	00db      	lsls	r3, r3, #3
 8002d12:	4a0d      	ldr	r2, [pc, #52]	@ (8002d48 <update+0x44>)
 8002d14:	4413      	add	r3, r2
 8002d16:	60fb      	str	r3, [r7, #12]
	config->last_state = config->state;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	79da      	ldrb	r2, [r3, #7]
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	719a      	strb	r2, [r3, #6]
	config->state = HAL_GPIO_ReadPin(config->port, config->pin);
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681a      	ldr	r2, [r3, #0]
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	889b      	ldrh	r3, [r3, #4]
 8002d28:	4619      	mov	r1, r3
 8002d2a:	4610      	mov	r0, r2
 8002d2c:	f7fe f962 	bl	8000ff4 <HAL_GPIO_ReadPin>
 8002d30:	4603      	mov	r3, r0
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	bf14      	ite	ne
 8002d36:	2301      	movne	r3, #1
 8002d38:	2300      	moveq	r3, #0
 8002d3a:	b2da      	uxtb	r2, r3
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	71da      	strb	r2, [r3, #7]
}
 8002d40:	bf00      	nop
 8002d42:	3710      	adds	r7, #16
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}
 8002d48:	2000000c 	.word	0x2000000c

08002d4c <is_held>:

bool is_held(InputIndex index)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	b085      	sub	sp, #20
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	4603      	mov	r3, r0
 8002d54:	71fb      	strb	r3, [r7, #7]
	InputConfig* config = &input_config[index];
 8002d56:	79fb      	ldrb	r3, [r7, #7]
 8002d58:	00db      	lsls	r3, r3, #3
 8002d5a:	4a05      	ldr	r2, [pc, #20]	@ (8002d70 <is_held+0x24>)
 8002d5c:	4413      	add	r3, r2
 8002d5e:	60fb      	str	r3, [r7, #12]

	return config->state;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	79db      	ldrb	r3, [r3, #7]
}
 8002d64:	4618      	mov	r0, r3
 8002d66:	3714      	adds	r7, #20
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6e:	4770      	bx	lr
 8002d70:	2000000c 	.word	0x2000000c

08002d74 <is_pressed>:

bool is_pressed(InputIndex index)
{
 8002d74:	b480      	push	{r7}
 8002d76:	b085      	sub	sp, #20
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	71fb      	strb	r3, [r7, #7]
	InputConfig* config = &input_config[index];
 8002d7e:	79fb      	ldrb	r3, [r7, #7]
 8002d80:	00db      	lsls	r3, r3, #3
 8002d82:	4a0d      	ldr	r2, [pc, #52]	@ (8002db8 <is_pressed+0x44>)
 8002d84:	4413      	add	r3, r2
 8002d86:	60fb      	str	r3, [r7, #12]

	return !config->last_state && config->state;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	799b      	ldrb	r3, [r3, #6]
 8002d8c:	f083 0301 	eor.w	r3, r3, #1
 8002d90:	b2db      	uxtb	r3, r3
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d005      	beq.n	8002da2 <is_pressed+0x2e>
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	79db      	ldrb	r3, [r3, #7]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d001      	beq.n	8002da2 <is_pressed+0x2e>
 8002d9e:	2301      	movs	r3, #1
 8002da0:	e000      	b.n	8002da4 <is_pressed+0x30>
 8002da2:	2300      	movs	r3, #0
 8002da4:	f003 0301 	and.w	r3, r3, #1
 8002da8:	b2db      	uxtb	r3, r3
}
 8002daa:	4618      	mov	r0, r3
 8002dac:	3714      	adds	r7, #20
 8002dae:	46bd      	mov	sp, r7
 8002db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db4:	4770      	bx	lr
 8002db6:	bf00      	nop
 8002db8:	2000000c 	.word	0x2000000c

08002dbc <is_released>:

bool is_released(InputIndex index)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b085      	sub	sp, #20
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	71fb      	strb	r3, [r7, #7]
	InputConfig* config = &input_config[index];
 8002dc6:	79fb      	ldrb	r3, [r7, #7]
 8002dc8:	00db      	lsls	r3, r3, #3
 8002dca:	4a0d      	ldr	r2, [pc, #52]	@ (8002e00 <is_released+0x44>)
 8002dcc:	4413      	add	r3, r2
 8002dce:	60fb      	str	r3, [r7, #12]

	return config->last_state && !config->state;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	799b      	ldrb	r3, [r3, #6]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d008      	beq.n	8002dea <is_released+0x2e>
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	79db      	ldrb	r3, [r3, #7]
 8002ddc:	f083 0301 	eor.w	r3, r3, #1
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d001      	beq.n	8002dea <is_released+0x2e>
 8002de6:	2301      	movs	r3, #1
 8002de8:	e000      	b.n	8002dec <is_released+0x30>
 8002dea:	2300      	movs	r3, #0
 8002dec:	f003 0301 	and.w	r3, r3, #1
 8002df0:	b2db      	uxtb	r3, r3
}
 8002df2:	4618      	mov	r0, r3
 8002df4:	3714      	adds	r7, #20
 8002df6:	46bd      	mov	sp, r7
 8002df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfc:	4770      	bx	lr
 8002dfe:	bf00      	nop
 8002e00:	2000000c 	.word	0x2000000c

08002e04 <turn_on>:
		{ RIGHT_GREEN_GPIO_Port, RIGHT_GREEN_Pin },
		{ RIGHT_BLUE_GPIO_Port,  RIGHT_BLUE_Pin  }
};

void turn_on(OutputIndex index)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b084      	sub	sp, #16
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	71fb      	strb	r3, [r7, #7]
	OutputConfig* config = &output_config[index];
 8002e0e:	79fb      	ldrb	r3, [r7, #7]
 8002e10:	00db      	lsls	r3, r3, #3
 8002e12:	4a09      	ldr	r2, [pc, #36]	@ (8002e38 <turn_on+0x34>)
 8002e14:	4413      	add	r3, r2
 8002e16:	60fb      	str	r3, [r7, #12]

	HAL_GPIO_WritePin(config->port, config->pin, GPIO_PIN_RESET);
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	6818      	ldr	r0, [r3, #0]
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	889b      	ldrh	r3, [r3, #4]
 8002e20:	2200      	movs	r2, #0
 8002e22:	4619      	mov	r1, r3
 8002e24:	f7fe f8fe 	bl	8001024 <HAL_GPIO_WritePin>
	config->state = true;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	2201      	movs	r2, #1
 8002e2c:	719a      	strb	r2, [r3, #6]
}
 8002e2e:	bf00      	nop
 8002e30:	3710      	adds	r7, #16
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bd80      	pop	{r7, pc}
 8002e36:	bf00      	nop
 8002e38:	2000002c 	.word	0x2000002c

08002e3c <turn_off>:

void turn_off(OutputIndex index)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b084      	sub	sp, #16
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	4603      	mov	r3, r0
 8002e44:	71fb      	strb	r3, [r7, #7]
	OutputConfig* config = &output_config[index];
 8002e46:	79fb      	ldrb	r3, [r7, #7]
 8002e48:	00db      	lsls	r3, r3, #3
 8002e4a:	4a09      	ldr	r2, [pc, #36]	@ (8002e70 <turn_off+0x34>)
 8002e4c:	4413      	add	r3, r2
 8002e4e:	60fb      	str	r3, [r7, #12]

	HAL_GPIO_WritePin(config->port, config->pin, GPIO_PIN_SET);
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	6818      	ldr	r0, [r3, #0]
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	889b      	ldrh	r3, [r3, #4]
 8002e58:	2201      	movs	r2, #1
 8002e5a:	4619      	mov	r1, r3
 8002e5c:	f7fe f8e2 	bl	8001024 <HAL_GPIO_WritePin>
	config->state = false;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	2200      	movs	r2, #0
 8002e64:	719a      	strb	r2, [r3, #6]
}
 8002e66:	bf00      	nop
 8002e68:	3710      	adds	r7, #16
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bd80      	pop	{r7, pc}
 8002e6e:	bf00      	nop
 8002e70:	2000002c 	.word	0x2000002c

08002e74 <toggle>:

void toggle(OutputIndex index)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b084      	sub	sp, #16
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	71fb      	strb	r3, [r7, #7]
	OutputConfig* config = &output_config[index];
 8002e7e:	79fb      	ldrb	r3, [r7, #7]
 8002e80:	00db      	lsls	r3, r3, #3
 8002e82:	4a0a      	ldr	r2, [pc, #40]	@ (8002eac <toggle+0x38>)
 8002e84:	4413      	add	r3, r2
 8002e86:	60fb      	str	r3, [r7, #12]

	config->state ? turn_off(index) : turn_on(index);
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	799b      	ldrb	r3, [r3, #6]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d004      	beq.n	8002e9a <toggle+0x26>
 8002e90:	79fb      	ldrb	r3, [r7, #7]
 8002e92:	4618      	mov	r0, r3
 8002e94:	f7ff ffd2 	bl	8002e3c <turn_off>
}
 8002e98:	e003      	b.n	8002ea2 <toggle+0x2e>
	config->state ? turn_off(index) : turn_on(index);
 8002e9a:	79fb      	ldrb	r3, [r7, #7]
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	f7ff ffb1 	bl	8002e04 <turn_on>
}
 8002ea2:	bf00      	nop
 8002ea4:	3710      	adds	r7, #16
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}
 8002eaa:	bf00      	nop
 8002eac:	2000002c 	.word	0x2000002c

08002eb0 <operate_segment>:


#include <segment.h>

void operate_segment(bool is_held)
{
 8002eb0:	b590      	push	{r4, r7, lr}
 8002eb2:	b083      	sub	sp, #12
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	71fb      	strb	r3, [r7, #7]
	_7SEG_SetNumber(DGT1, get_time(TIME_SEC), (is_held && get_time(TIME_100MS) < 5) ? OFF : ON);
 8002eba:	2001      	movs	r0, #1
 8002ebc:	f000 f83a 	bl	8002f34 <get_time>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	461c      	mov	r4, r3
 8002ec4:	79fb      	ldrb	r3, [r7, #7]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d005      	beq.n	8002ed6 <operate_segment+0x26>
 8002eca:	2000      	movs	r0, #0
 8002ecc:	f000 f832 	bl	8002f34 <get_time>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	2b04      	cmp	r3, #4
 8002ed4:	d901      	bls.n	8002eda <operate_segment+0x2a>
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	e000      	b.n	8002edc <operate_segment+0x2c>
 8002eda:	2300      	movs	r3, #0
 8002edc:	461a      	mov	r2, r3
 8002ede:	4621      	mov	r1, r4
 8002ee0:	2000      	movs	r0, #0
 8002ee2:	f7ff f911 	bl	8002108 <_7SEG_SetNumber>
	_7SEG_SetNumber(DGT2, get_time(TIME_100MS), OFF);
 8002ee6:	2000      	movs	r0, #0
 8002ee8:	f000 f824 	bl	8002f34 <get_time>
 8002eec:	4603      	mov	r3, r0
 8002eee:	2200      	movs	r2, #0
 8002ef0:	4619      	mov	r1, r3
 8002ef2:	2001      	movs	r0, #1
 8002ef4:	f7ff f908 	bl	8002108 <_7SEG_SetNumber>
}
 8002ef8:	bf00      	nop
 8002efa:	370c      	adds	r7, #12
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bd90      	pop	{r4, r7, pc}

08002f00 <increase_time>:
#include <timer.h>

static uint32_t time;

void increase_time(void)
{
 8002f00:	b480      	push	{r7}
 8002f02:	af00      	add	r7, sp, #0
	time++;
 8002f04:	4b04      	ldr	r3, [pc, #16]	@ (8002f18 <increase_time+0x18>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	3301      	adds	r3, #1
 8002f0a:	4a03      	ldr	r2, [pc, #12]	@ (8002f18 <increase_time+0x18>)
 8002f0c:	6013      	str	r3, [r2, #0]
}
 8002f0e:	bf00      	nop
 8002f10:	46bd      	mov	sp, r7
 8002f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f16:	4770      	bx	lr
 8002f18:	200000c8 	.word	0x200000c8

08002f1c <set_time_zero>:

void set_time_zero(void)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	af00      	add	r7, sp, #0
	time = 0;
 8002f20:	4b03      	ldr	r3, [pc, #12]	@ (8002f30 <set_time_zero+0x14>)
 8002f22:	2200      	movs	r2, #0
 8002f24:	601a      	str	r2, [r3, #0]
}
 8002f26:	bf00      	nop
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2e:	4770      	bx	lr
 8002f30:	200000c8 	.word	0x200000c8

08002f34 <get_time>:

uint32_t get_time(TimeIndex index)
{
 8002f34:	b480      	push	{r7}
 8002f36:	b083      	sub	sp, #12
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	71fb      	strb	r3, [r7, #7]
	switch (index)
 8002f3e:	79fb      	ldrb	r3, [r7, #7]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d002      	beq.n	8002f4a <get_time+0x16>
 8002f44:	2b01      	cmp	r3, #1
 8002f46:	d011      	beq.n	8002f6c <get_time+0x38>
 8002f48:	e021      	b.n	8002f8e <get_time+0x5a>
	{
	case TIME_100MS:
		return (time / 100) % 10;
 8002f4a:	4b14      	ldr	r3, [pc, #80]	@ (8002f9c <get_time+0x68>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a14      	ldr	r2, [pc, #80]	@ (8002fa0 <get_time+0x6c>)
 8002f50:	fba2 2303 	umull	r2, r3, r2, r3
 8002f54:	0959      	lsrs	r1, r3, #5
 8002f56:	4b13      	ldr	r3, [pc, #76]	@ (8002fa4 <get_time+0x70>)
 8002f58:	fba3 2301 	umull	r2, r3, r3, r1
 8002f5c:	08db      	lsrs	r3, r3, #3
 8002f5e:	461a      	mov	r2, r3
 8002f60:	0092      	lsls	r2, r2, #2
 8002f62:	441a      	add	r2, r3
 8002f64:	0053      	lsls	r3, r2, #1
 8002f66:	461a      	mov	r2, r3
 8002f68:	1a8b      	subs	r3, r1, r2
 8002f6a:	e011      	b.n	8002f90 <get_time+0x5c>
	case TIME_SEC:
		return (time / 1000) % 10;
 8002f6c:	4b0b      	ldr	r3, [pc, #44]	@ (8002f9c <get_time+0x68>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a0d      	ldr	r2, [pc, #52]	@ (8002fa8 <get_time+0x74>)
 8002f72:	fba2 2303 	umull	r2, r3, r2, r3
 8002f76:	0999      	lsrs	r1, r3, #6
 8002f78:	4b0a      	ldr	r3, [pc, #40]	@ (8002fa4 <get_time+0x70>)
 8002f7a:	fba3 2301 	umull	r2, r3, r3, r1
 8002f7e:	08db      	lsrs	r3, r3, #3
 8002f80:	461a      	mov	r2, r3
 8002f82:	0092      	lsls	r2, r2, #2
 8002f84:	441a      	add	r2, r3
 8002f86:	0053      	lsls	r3, r2, #1
 8002f88:	461a      	mov	r2, r3
 8002f8a:	1a8b      	subs	r3, r1, r2
 8002f8c:	e000      	b.n	8002f90 <get_time+0x5c>
	default:
		return 0;
 8002f8e:	2300      	movs	r3, #0
	}
}
 8002f90:	4618      	mov	r0, r3
 8002f92:	370c      	adds	r7, #12
 8002f94:	46bd      	mov	sp, r7
 8002f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9a:	4770      	bx	lr
 8002f9c:	200000c8 	.word	0x200000c8
 8002fa0:	51eb851f 	.word	0x51eb851f
 8002fa4:	cccccccd 	.word	0xcccccccd
 8002fa8:	10624dd3 	.word	0x10624dd3

08002fac <memset>:
 8002fac:	4402      	add	r2, r0
 8002fae:	4603      	mov	r3, r0
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d100      	bne.n	8002fb6 <memset+0xa>
 8002fb4:	4770      	bx	lr
 8002fb6:	f803 1b01 	strb.w	r1, [r3], #1
 8002fba:	e7f9      	b.n	8002fb0 <memset+0x4>

08002fbc <__libc_init_array>:
 8002fbc:	b570      	push	{r4, r5, r6, lr}
 8002fbe:	4d0d      	ldr	r5, [pc, #52]	@ (8002ff4 <__libc_init_array+0x38>)
 8002fc0:	4c0d      	ldr	r4, [pc, #52]	@ (8002ff8 <__libc_init_array+0x3c>)
 8002fc2:	1b64      	subs	r4, r4, r5
 8002fc4:	10a4      	asrs	r4, r4, #2
 8002fc6:	2600      	movs	r6, #0
 8002fc8:	42a6      	cmp	r6, r4
 8002fca:	d109      	bne.n	8002fe0 <__libc_init_array+0x24>
 8002fcc:	4d0b      	ldr	r5, [pc, #44]	@ (8002ffc <__libc_init_array+0x40>)
 8002fce:	4c0c      	ldr	r4, [pc, #48]	@ (8003000 <__libc_init_array+0x44>)
 8002fd0:	f000 f818 	bl	8003004 <_init>
 8002fd4:	1b64      	subs	r4, r4, r5
 8002fd6:	10a4      	asrs	r4, r4, #2
 8002fd8:	2600      	movs	r6, #0
 8002fda:	42a6      	cmp	r6, r4
 8002fdc:	d105      	bne.n	8002fea <__libc_init_array+0x2e>
 8002fde:	bd70      	pop	{r4, r5, r6, pc}
 8002fe0:	f855 3b04 	ldr.w	r3, [r5], #4
 8002fe4:	4798      	blx	r3
 8002fe6:	3601      	adds	r6, #1
 8002fe8:	e7ee      	b.n	8002fc8 <__libc_init_array+0xc>
 8002fea:	f855 3b04 	ldr.w	r3, [r5], #4
 8002fee:	4798      	blx	r3
 8002ff0:	3601      	adds	r6, #1
 8002ff2:	e7f2      	b.n	8002fda <__libc_init_array+0x1e>
 8002ff4:	08003034 	.word	0x08003034
 8002ff8:	08003034 	.word	0x08003034
 8002ffc:	08003034 	.word	0x08003034
 8003000:	08003038 	.word	0x08003038

08003004 <_init>:
 8003004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003006:	bf00      	nop
 8003008:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800300a:	bc08      	pop	{r3}
 800300c:	469e      	mov	lr, r3
 800300e:	4770      	bx	lr

08003010 <_fini>:
 8003010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003012:	bf00      	nop
 8003014:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003016:	bc08      	pop	{r3}
 8003018:	469e      	mov	lr, r3
 800301a:	4770      	bx	lr
