-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity GCM_AE_HW_1x8_read_stream is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_s_TDATA : IN STD_LOGIC_VECTOR (127 downto 0);
    in_s_TVALID : IN STD_LOGIC;
    in_s_TREADY : OUT STD_LOGIC;
    in_s_TKEEP : IN STD_LOGIC_VECTOR (15 downto 0);
    in_s_TSTRB : IN STD_LOGIC_VECTOR (15 downto 0);
    in_s_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    IV_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    IV_0_ce0 : OUT STD_LOGIC;
    IV_0_we0 : OUT STD_LOGIC;
    IV_0_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
    IV_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    IV_1_ce0 : OUT STD_LOGIC;
    IV_1_we0 : OUT STD_LOGIC;
    IV_1_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
    IV_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    IV_2_ce0 : OUT STD_LOGIC;
    IV_2_we0 : OUT STD_LOGIC;
    IV_2_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
    IV_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    IV_3_ce0 : OUT STD_LOGIC;
    IV_3_we0 : OUT STD_LOGIC;
    IV_3_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
    plain_text_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    plain_text_ce0 : OUT STD_LOGIC;
    plain_text_we0 : OUT STD_LOGIC;
    plain_text_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (63 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (127 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (127 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (127 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (127 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (127 downto 0) );
end;


architecture behav of GCM_AE_HW_1x8_read_stream is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (13 downto 0) := "00000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (13 downto 0) := "00000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (13 downto 0) := "00000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (13 downto 0) := "00000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (13 downto 0) := "00000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (13 downto 0) := "00001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (13 downto 0) := "00010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (13 downto 0) := "00100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (13 downto 0) := "01000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_67 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100111";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_7E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111110";
    constant ap_const_lv58_1 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv128_lc_1 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal in_s_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_1_reg_681 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_reg_687 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_reg_693 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_699 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_16_reg_705 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1498_fu_333_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1498_reg_710 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_reg_716 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_reg_722 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_reg_728 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_reg_734 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_12_reg_740 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_13_reg_746 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_24_reg_752 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_reg_757 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_10_reg_763 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_11_reg_769 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_reg_775 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_327_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1023_reg_780 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_reg_785 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1023_1_fu_435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1023_1_reg_790 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_795 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_reg_801 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_18_reg_807 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_21_reg_813 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_reg_819 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1498_1_fu_441_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1498_1_reg_824 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_19_reg_830 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_20_reg_836 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_29_reg_842 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1023_2_reg_847 : STD_LOGIC_VECTOR (0 downto 0);
    signal comp_block_V_fu_467_p3 : STD_LOGIC_VECTOR (57 downto 0);
    signal comp_block_V_reg_852 : STD_LOGIC_VECTOR (57 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal p_comp_block_V_fu_497_p3 : STD_LOGIC_VECTOR (57 downto 0);
    signal p_comp_block_V_reg_857 : STD_LOGIC_VECTOR (57 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal a_comp_block_V_fu_527_p3 : STD_LOGIC_VECTOR (57 downto 0);
    signal a_comp_block_V_reg_862 : STD_LOGIC_VECTOR (57 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_read_stream_Pipeline_IV_stream_read_fu_168_ap_start : STD_LOGIC;
    signal grp_read_stream_Pipeline_IV_stream_read_fu_168_ap_done : STD_LOGIC;
    signal grp_read_stream_Pipeline_IV_stream_read_fu_168_ap_idle : STD_LOGIC;
    signal grp_read_stream_Pipeline_IV_stream_read_fu_168_ap_ready : STD_LOGIC;
    signal grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_3_ce0 : STD_LOGIC;
    signal grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_3_we0 : STD_LOGIC;
    signal grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_3_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_2_ce0 : STD_LOGIC;
    signal grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_2_we0 : STD_LOGIC;
    signal grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_2_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_1_ce0 : STD_LOGIC;
    signal grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_1_we0 : STD_LOGIC;
    signal grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_1_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_0_ce0 : STD_LOGIC;
    signal grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_0_we0 : STD_LOGIC;
    signal grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_0_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_read_stream_Pipeline_IV_stream_read_fu_168_in_s_TREADY : STD_LOGIC;
    signal grp_read_stream_Pipeline_PT_stream_read_fu_189_ap_start : STD_LOGIC;
    signal grp_read_stream_Pipeline_PT_stream_read_fu_189_ap_done : STD_LOGIC;
    signal grp_read_stream_Pipeline_PT_stream_read_fu_189_ap_idle : STD_LOGIC;
    signal grp_read_stream_Pipeline_PT_stream_read_fu_189_ap_ready : STD_LOGIC;
    signal grp_read_stream_Pipeline_PT_stream_read_fu_189_in_s_TREADY : STD_LOGIC;
    signal grp_read_stream_Pipeline_PT_stream_read_fu_189_plain_text_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_read_stream_Pipeline_PT_stream_read_fu_189_plain_text_ce0 : STD_LOGIC;
    signal grp_read_stream_Pipeline_PT_stream_read_fu_189_plain_text_we0 : STD_LOGIC;
    signal grp_read_stream_Pipeline_PT_stream_read_fu_189_plain_text_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_read_stream_Pipeline_AAD_stream_read_fu_204_ap_start : STD_LOGIC;
    signal grp_read_stream_Pipeline_AAD_stream_read_fu_204_ap_done : STD_LOGIC;
    signal grp_read_stream_Pipeline_AAD_stream_read_fu_204_ap_idle : STD_LOGIC;
    signal grp_read_stream_Pipeline_AAD_stream_read_fu_204_ap_ready : STD_LOGIC;
    signal grp_read_stream_Pipeline_AAD_stream_read_fu_204_in_s_TREADY : STD_LOGIC;
    signal grp_read_stream_Pipeline_AAD_stream_read_fu_204_AAD_V_1_write_assign_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_read_stream_Pipeline_AAD_stream_read_fu_204_AAD_V_1_write_assign_out_ap_vld : STD_LOGIC;
    signal grp_read_stream_Pipeline_AAD_stream_read_fu_204_AAD_V_2_write_assign_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_read_stream_Pipeline_AAD_stream_read_fu_204_AAD_V_2_write_assign_out_ap_vld : STD_LOGIC;
    signal grp_read_stream_Pipeline_AAD_stream_read_fu_204_AAD_07_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_read_stream_Pipeline_AAD_stream_read_fu_204_AAD_07_out_ap_vld : STD_LOGIC;
    signal grp_read_stream_Pipeline_AAD_stream_read_fu_204_write_flag_0_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_read_stream_Pipeline_AAD_stream_read_fu_204_write_flag_0_out_ap_vld : STD_LOGIC;
    signal grp_read_stream_Pipeline_Key_stream_read_fu_221_ap_start : STD_LOGIC;
    signal grp_read_stream_Pipeline_Key_stream_read_fu_221_ap_done : STD_LOGIC;
    signal grp_read_stream_Pipeline_Key_stream_read_fu_221_ap_idle : STD_LOGIC;
    signal grp_read_stream_Pipeline_Key_stream_read_fu_221_ap_ready : STD_LOGIC;
    signal grp_read_stream_Pipeline_Key_stream_read_fu_221_in_s_TREADY : STD_LOGIC;
    signal grp_read_stream_Pipeline_Key_stream_read_fu_221_key_V_0_write_assign_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_read_stream_Pipeline_Key_stream_read_fu_221_key_V_0_write_assign_out_ap_vld : STD_LOGIC;
    signal grp_read_stream_Pipeline_Key_stream_read_fu_221_key_V_1_write_assign_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_read_stream_Pipeline_Key_stream_read_fu_221_key_V_1_write_assign_out_ap_vld : STD_LOGIC;
    signal grp_read_stream_Pipeline_IV_stream_read_fu_168_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_read_stream_Pipeline_PT_stream_read_fu_189_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_read_stream_Pipeline_AAD_stream_read_fu_204_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_read_stream_Pipeline_Key_stream_read_fu_221_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_block_state1 : BOOLEAN;
    signal grp_fu_309_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal left_out_comp_block_flag_V_1_fu_417_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln_fu_445_p9 : STD_LOGIC_VECTOR (56 downto 0);
    signal zext_ln960_fu_457_p1 : STD_LOGIC_VECTOR (57 downto 0);
    signal add_ln840_fu_461_p2 : STD_LOGIC_VECTOR (57 downto 0);
    signal trunc_ln1_fu_475_p9 : STD_LOGIC_VECTOR (56 downto 0);
    signal zext_ln999_fu_487_p1 : STD_LOGIC_VECTOR (57 downto 0);
    signal add_ln840_1_fu_491_p2 : STD_LOGIC_VECTOR (57 downto 0);
    signal trunc_ln3_fu_505_p9 : STD_LOGIC_VECTOR (56 downto 0);
    signal zext_ln1012_fu_517_p1 : STD_LOGIC_VECTOR (57 downto 0);
    signal add_ln840_2_fu_521_p2 : STD_LOGIC_VECTOR (57 downto 0);
    signal ret_V_fu_535_p9 : STD_LOGIC_VECTOR (63 downto 0);
    signal ret_V_1_fu_547_p9 : STD_LOGIC_VECTOR (63 downto 0);
    signal ret_V_2_fu_559_p9 : STD_LOGIC_VECTOR (63 downto 0);
    signal AAD_V_0_write_assign_fu_589_p3 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component GCM_AE_HW_1x8_read_stream_Pipeline_IV_stream_read IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_s_TVALID : IN STD_LOGIC;
        comp_block_V : IN STD_LOGIC_VECTOR (57 downto 0);
        IV_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        IV_3_ce0 : OUT STD_LOGIC;
        IV_3_we0 : OUT STD_LOGIC;
        IV_3_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        IV_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        IV_2_ce0 : OUT STD_LOGIC;
        IV_2_we0 : OUT STD_LOGIC;
        IV_2_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        IV_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        IV_1_ce0 : OUT STD_LOGIC;
        IV_1_we0 : OUT STD_LOGIC;
        IV_1_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        IV_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        IV_0_ce0 : OUT STD_LOGIC;
        IV_0_we0 : OUT STD_LOGIC;
        IV_0_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        in_s_TDATA : IN STD_LOGIC_VECTOR (127 downto 0);
        in_s_TREADY : OUT STD_LOGIC;
        in_s_TKEEP : IN STD_LOGIC_VECTOR (15 downto 0);
        in_s_TSTRB : IN STD_LOGIC_VECTOR (15 downto 0);
        in_s_TLAST : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component GCM_AE_HW_1x8_read_stream_Pipeline_PT_stream_read IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_s_TVALID : IN STD_LOGIC;
        p_comp_block_V : IN STD_LOGIC_VECTOR (57 downto 0);
        in_s_TDATA : IN STD_LOGIC_VECTOR (127 downto 0);
        in_s_TREADY : OUT STD_LOGIC;
        in_s_TKEEP : IN STD_LOGIC_VECTOR (15 downto 0);
        in_s_TSTRB : IN STD_LOGIC_VECTOR (15 downto 0);
        in_s_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        plain_text_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        plain_text_ce0 : OUT STD_LOGIC;
        plain_text_we0 : OUT STD_LOGIC;
        plain_text_d0 : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component GCM_AE_HW_1x8_read_stream_Pipeline_AAD_stream_read IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_s_TVALID : IN STD_LOGIC;
        a_comp_block_V : IN STD_LOGIC_VECTOR (57 downto 0);
        in_s_TDATA : IN STD_LOGIC_VECTOR (127 downto 0);
        in_s_TREADY : OUT STD_LOGIC;
        in_s_TKEEP : IN STD_LOGIC_VECTOR (15 downto 0);
        in_s_TSTRB : IN STD_LOGIC_VECTOR (15 downto 0);
        in_s_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        AAD_V_1_write_assign_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        AAD_V_1_write_assign_out_ap_vld : OUT STD_LOGIC;
        AAD_V_2_write_assign_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        AAD_V_2_write_assign_out_ap_vld : OUT STD_LOGIC;
        AAD_07_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        AAD_07_out_ap_vld : OUT STD_LOGIC;
        write_flag_0_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        write_flag_0_out_ap_vld : OUT STD_LOGIC );
    end component;


    component GCM_AE_HW_1x8_read_stream_Pipeline_Key_stream_read IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_s_TVALID : IN STD_LOGIC;
        in_s_TDATA : IN STD_LOGIC_VECTOR (127 downto 0);
        in_s_TREADY : OUT STD_LOGIC;
        in_s_TKEEP : IN STD_LOGIC_VECTOR (15 downto 0);
        in_s_TSTRB : IN STD_LOGIC_VECTOR (15 downto 0);
        in_s_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        key_V_0_write_assign_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        key_V_0_write_assign_out_ap_vld : OUT STD_LOGIC;
        key_V_1_write_assign_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        key_V_1_write_assign_out_ap_vld : OUT STD_LOGIC );
    end component;



begin
    grp_read_stream_Pipeline_IV_stream_read_fu_168 : component GCM_AE_HW_1x8_read_stream_Pipeline_IV_stream_read
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_read_stream_Pipeline_IV_stream_read_fu_168_ap_start,
        ap_done => grp_read_stream_Pipeline_IV_stream_read_fu_168_ap_done,
        ap_idle => grp_read_stream_Pipeline_IV_stream_read_fu_168_ap_idle,
        ap_ready => grp_read_stream_Pipeline_IV_stream_read_fu_168_ap_ready,
        in_s_TVALID => in_s_TVALID,
        comp_block_V => comp_block_V_reg_852,
        IV_3_address0 => grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_3_address0,
        IV_3_ce0 => grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_3_ce0,
        IV_3_we0 => grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_3_we0,
        IV_3_d0 => grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_3_d0,
        IV_2_address0 => grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_2_address0,
        IV_2_ce0 => grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_2_ce0,
        IV_2_we0 => grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_2_we0,
        IV_2_d0 => grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_2_d0,
        IV_1_address0 => grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_1_address0,
        IV_1_ce0 => grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_1_ce0,
        IV_1_we0 => grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_1_we0,
        IV_1_d0 => grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_1_d0,
        IV_0_address0 => grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_0_address0,
        IV_0_ce0 => grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_0_ce0,
        IV_0_we0 => grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_0_we0,
        IV_0_d0 => grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_0_d0,
        in_s_TDATA => in_s_TDATA,
        in_s_TREADY => grp_read_stream_Pipeline_IV_stream_read_fu_168_in_s_TREADY,
        in_s_TKEEP => in_s_TKEEP,
        in_s_TSTRB => in_s_TSTRB,
        in_s_TLAST => in_s_TLAST);

    grp_read_stream_Pipeline_PT_stream_read_fu_189 : component GCM_AE_HW_1x8_read_stream_Pipeline_PT_stream_read
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_read_stream_Pipeline_PT_stream_read_fu_189_ap_start,
        ap_done => grp_read_stream_Pipeline_PT_stream_read_fu_189_ap_done,
        ap_idle => grp_read_stream_Pipeline_PT_stream_read_fu_189_ap_idle,
        ap_ready => grp_read_stream_Pipeline_PT_stream_read_fu_189_ap_ready,
        in_s_TVALID => in_s_TVALID,
        p_comp_block_V => p_comp_block_V_reg_857,
        in_s_TDATA => in_s_TDATA,
        in_s_TREADY => grp_read_stream_Pipeline_PT_stream_read_fu_189_in_s_TREADY,
        in_s_TKEEP => in_s_TKEEP,
        in_s_TSTRB => in_s_TSTRB,
        in_s_TLAST => in_s_TLAST,
        plain_text_address0 => grp_read_stream_Pipeline_PT_stream_read_fu_189_plain_text_address0,
        plain_text_ce0 => grp_read_stream_Pipeline_PT_stream_read_fu_189_plain_text_ce0,
        plain_text_we0 => grp_read_stream_Pipeline_PT_stream_read_fu_189_plain_text_we0,
        plain_text_d0 => grp_read_stream_Pipeline_PT_stream_read_fu_189_plain_text_d0);

    grp_read_stream_Pipeline_AAD_stream_read_fu_204 : component GCM_AE_HW_1x8_read_stream_Pipeline_AAD_stream_read
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_read_stream_Pipeline_AAD_stream_read_fu_204_ap_start,
        ap_done => grp_read_stream_Pipeline_AAD_stream_read_fu_204_ap_done,
        ap_idle => grp_read_stream_Pipeline_AAD_stream_read_fu_204_ap_idle,
        ap_ready => grp_read_stream_Pipeline_AAD_stream_read_fu_204_ap_ready,
        in_s_TVALID => in_s_TVALID,
        a_comp_block_V => a_comp_block_V_reg_862,
        in_s_TDATA => in_s_TDATA,
        in_s_TREADY => grp_read_stream_Pipeline_AAD_stream_read_fu_204_in_s_TREADY,
        in_s_TKEEP => in_s_TKEEP,
        in_s_TSTRB => in_s_TSTRB,
        in_s_TLAST => in_s_TLAST,
        AAD_V_1_write_assign_out => grp_read_stream_Pipeline_AAD_stream_read_fu_204_AAD_V_1_write_assign_out,
        AAD_V_1_write_assign_out_ap_vld => grp_read_stream_Pipeline_AAD_stream_read_fu_204_AAD_V_1_write_assign_out_ap_vld,
        AAD_V_2_write_assign_out => grp_read_stream_Pipeline_AAD_stream_read_fu_204_AAD_V_2_write_assign_out,
        AAD_V_2_write_assign_out_ap_vld => grp_read_stream_Pipeline_AAD_stream_read_fu_204_AAD_V_2_write_assign_out_ap_vld,
        AAD_07_out => grp_read_stream_Pipeline_AAD_stream_read_fu_204_AAD_07_out,
        AAD_07_out_ap_vld => grp_read_stream_Pipeline_AAD_stream_read_fu_204_AAD_07_out_ap_vld,
        write_flag_0_out => grp_read_stream_Pipeline_AAD_stream_read_fu_204_write_flag_0_out,
        write_flag_0_out_ap_vld => grp_read_stream_Pipeline_AAD_stream_read_fu_204_write_flag_0_out_ap_vld);

    grp_read_stream_Pipeline_Key_stream_read_fu_221 : component GCM_AE_HW_1x8_read_stream_Pipeline_Key_stream_read
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_read_stream_Pipeline_Key_stream_read_fu_221_ap_start,
        ap_done => grp_read_stream_Pipeline_Key_stream_read_fu_221_ap_done,
        ap_idle => grp_read_stream_Pipeline_Key_stream_read_fu_221_ap_idle,
        ap_ready => grp_read_stream_Pipeline_Key_stream_read_fu_221_ap_ready,
        in_s_TVALID => in_s_TVALID,
        in_s_TDATA => in_s_TDATA,
        in_s_TREADY => grp_read_stream_Pipeline_Key_stream_read_fu_221_in_s_TREADY,
        in_s_TKEEP => in_s_TKEEP,
        in_s_TSTRB => in_s_TSTRB,
        in_s_TLAST => in_s_TLAST,
        key_V_0_write_assign_out => grp_read_stream_Pipeline_Key_stream_read_fu_221_key_V_0_write_assign_out,
        key_V_0_write_assign_out_ap_vld => grp_read_stream_Pipeline_Key_stream_read_fu_221_key_V_0_write_assign_out_ap_vld,
        key_V_1_write_assign_out => grp_read_stream_Pipeline_Key_stream_read_fu_221_key_V_1_write_assign_out,
        key_V_1_write_assign_out_ap_vld => grp_read_stream_Pipeline_Key_stream_read_fu_221_key_V_1_write_assign_out_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_read_stream_Pipeline_AAD_stream_read_fu_204_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_read_stream_Pipeline_AAD_stream_read_fu_204_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_read_stream_Pipeline_AAD_stream_read_fu_204_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_read_stream_Pipeline_AAD_stream_read_fu_204_ap_ready = ap_const_logic_1)) then 
                    grp_read_stream_Pipeline_AAD_stream_read_fu_204_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_read_stream_Pipeline_IV_stream_read_fu_168_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_read_stream_Pipeline_IV_stream_read_fu_168_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_read_stream_Pipeline_IV_stream_read_fu_168_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_read_stream_Pipeline_IV_stream_read_fu_168_ap_ready = ap_const_logic_1)) then 
                    grp_read_stream_Pipeline_IV_stream_read_fu_168_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_read_stream_Pipeline_Key_stream_read_fu_221_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_read_stream_Pipeline_Key_stream_read_fu_221_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_read_stream_Pipeline_Key_stream_read_fu_221_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_read_stream_Pipeline_Key_stream_read_fu_221_ap_ready = ap_const_logic_1)) then 
                    grp_read_stream_Pipeline_Key_stream_read_fu_221_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_read_stream_Pipeline_PT_stream_read_fu_189_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_read_stream_Pipeline_PT_stream_read_fu_189_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_read_stream_Pipeline_PT_stream_read_fu_189_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_read_stream_Pipeline_PT_stream_read_fu_189_ap_ready = ap_const_logic_1)) then 
                    grp_read_stream_Pipeline_PT_stream_read_fu_189_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                a_comp_block_V_reg_862 <= a_comp_block_V_fu_527_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                comp_block_V_reg_852 <= comp_block_V_fu_467_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                icmp_ln1023_1_reg_790 <= icmp_ln1023_1_fu_435_p2;
                icmp_ln1023_reg_780 <= grp_fu_327_p2;
                tmp_10_reg_763 <= in_s_TDATA(103 downto 96);
                tmp_11_reg_769 <= in_s_TDATA(95 downto 88);
                tmp_12_reg_740 <= in_s_TDATA(111 downto 104);
                tmp_13_reg_746 <= in_s_TDATA(119 downto 112);
                tmp_16_reg_705 <= in_s_TDATA(63 downto 56);
                tmp_1_reg_681 <= in_s_TDATA(15 downto 8);
                tmp_24_reg_752 <= in_s_TDATA(127 downto 120);
                tmp_28_reg_785 <= in_s_TDATA(127 downto 127);
                tmp_2_reg_716 <= in_s_TDATA(39 downto 32);
                tmp_3_reg_722 <= in_s_TDATA(31 downto 24);
                tmp_4_reg_687 <= in_s_TDATA(23 downto 16);
                tmp_5_reg_693 <= in_s_TDATA(47 downto 40);
                tmp_6_reg_699 <= in_s_TDATA(55 downto 48);
                tmp_7_reg_728 <= in_s_TDATA(79 downto 72);
                tmp_8_reg_757 <= in_s_TDATA(71 downto 64);
                tmp_9_reg_734 <= in_s_TDATA(87 downto 80);
                tmp_reg_775 <= in_s_TDATA(63 downto 63);
                trunc_ln1498_reg_710 <= trunc_ln1498_fu_333_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                icmp_ln1023_2_reg_847 <= grp_fu_327_p2;
                tmp_14_reg_795 <= in_s_TDATA(15 downto 8);
                tmp_15_reg_801 <= in_s_TDATA(23 downto 16);
                tmp_18_reg_807 <= in_s_TDATA(47 downto 40);
                tmp_19_reg_830 <= in_s_TDATA(39 downto 32);
                tmp_20_reg_836 <= in_s_TDATA(31 downto 24);
                tmp_21_reg_813 <= in_s_TDATA(55 downto 48);
                tmp_29_reg_842 <= in_s_TDATA(63 downto 63);
                tmp_s_reg_819 <= in_s_TDATA(63 downto 56);
                trunc_ln1498_1_reg_824 <= trunc_ln1498_1_fu_441_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                p_comp_block_V_reg_857 <= p_comp_block_V_fu_497_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, in_s_TVALID, ap_CS_fsm_state2, grp_read_stream_Pipeline_IV_stream_read_fu_168_ap_done, grp_read_stream_Pipeline_PT_stream_read_fu_189_ap_done, grp_read_stream_Pipeline_AAD_stream_read_fu_204_ap_done, grp_read_stream_Pipeline_Key_stream_read_fu_221_ap_done, ap_CS_fsm_state4, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state13)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((in_s_TVALID = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((in_s_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_read_stream_Pipeline_IV_stream_read_fu_168_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_read_stream_Pipeline_PT_stream_read_fu_189_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((grp_read_stream_Pipeline_AAD_stream_read_fu_204_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((grp_read_stream_Pipeline_Key_stream_read_fu_221_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXX";
        end case;
    end process;
    AAD_V_0_write_assign_fu_589_p3 <= 
        grp_read_stream_Pipeline_AAD_stream_read_fu_204_AAD_07_out when (grp_read_stream_Pipeline_AAD_stream_read_fu_204_write_flag_0_out(0) = '1') else 
        ap_const_lv128_lc_1;
    IV_0_address0 <= grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_0_address0;
    IV_0_ce0 <= grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_0_ce0;
    IV_0_d0 <= grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_0_d0;
    IV_0_we0 <= grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_0_we0;
    IV_1_address0 <= grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_1_address0;
    IV_1_ce0 <= grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_1_ce0;
    IV_1_d0 <= grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_1_d0;
    IV_1_we0 <= grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_1_we0;
    IV_2_address0 <= grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_2_address0;
    IV_2_ce0 <= grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_2_ce0;
    IV_2_d0 <= grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_2_d0;
    IV_2_we0 <= grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_2_we0;
    IV_3_address0 <= grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_3_address0;
    IV_3_ce0 <= grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_3_ce0;
    IV_3_d0 <= grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_3_d0;
    IV_3_we0 <= grp_read_stream_Pipeline_IV_stream_read_fu_168_IV_3_we0;
    a_comp_block_V_fu_527_p3 <= 
        add_ln840_2_fu_521_p2 when (icmp_ln1023_2_reg_847(0) = '1') else 
        zext_ln1012_fu_517_p1;
    add_ln840_1_fu_491_p2 <= std_logic_vector(unsigned(zext_ln999_fu_487_p1) + unsigned(ap_const_lv58_1));
    add_ln840_2_fu_521_p2 <= std_logic_vector(unsigned(zext_ln1012_fu_517_p1) + unsigned(ap_const_lv58_1));
    add_ln840_fu_461_p2 <= std_logic_vector(unsigned(zext_ln960_fu_457_p1) + unsigned(ap_const_lv58_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_read_stream_Pipeline_AAD_stream_read_fu_204_ap_done)
    begin
        if ((grp_read_stream_Pipeline_AAD_stream_read_fu_204_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_read_stream_Pipeline_Key_stream_read_fu_221_ap_done)
    begin
        if ((grp_read_stream_Pipeline_Key_stream_read_fu_221_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, in_s_TVALID)
    begin
        if (((in_s_TVALID = ap_const_logic_0) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(in_s_TVALID)
    begin
        if ((in_s_TVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_read_stream_Pipeline_IV_stream_read_fu_168_ap_done)
    begin
        if ((grp_read_stream_Pipeline_IV_stream_read_fu_168_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_read_stream_Pipeline_PT_stream_read_fu_189_ap_done)
    begin
        if ((grp_read_stream_Pipeline_PT_stream_read_fu_189_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(ap_start, in_s_TVALID)
    begin
                ap_block_state1 <= ((in_s_TVALID = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= ret_V_fu_535_p9;
    ap_return_1 <= ret_V_1_fu_547_p9;
    ap_return_2 <= ret_V_2_fu_559_p9;
    ap_return_3 <= AAD_V_0_write_assign_fu_589_p3;
    ap_return_4 <= grp_read_stream_Pipeline_AAD_stream_read_fu_204_AAD_V_1_write_assign_out;
    ap_return_5 <= grp_read_stream_Pipeline_AAD_stream_read_fu_204_AAD_V_2_write_assign_out;
    ap_return_6 <= grp_read_stream_Pipeline_Key_stream_read_fu_221_key_V_0_write_assign_out;
    ap_return_7 <= grp_read_stream_Pipeline_Key_stream_read_fu_221_key_V_1_write_assign_out;
    comp_block_V_fu_467_p3 <= 
        add_ln840_fu_461_p2 when (icmp_ln1023_reg_780(0) = '1') else 
        zext_ln960_fu_457_p1;
    grp_fu_309_p4 <= in_s_TDATA(62 downto 56);
    grp_fu_327_p2 <= "0" when (grp_fu_309_p4 = ap_const_lv7_0) else "1";
    grp_read_stream_Pipeline_AAD_stream_read_fu_204_ap_start <= grp_read_stream_Pipeline_AAD_stream_read_fu_204_ap_start_reg;
    grp_read_stream_Pipeline_IV_stream_read_fu_168_ap_start <= grp_read_stream_Pipeline_IV_stream_read_fu_168_ap_start_reg;
    grp_read_stream_Pipeline_Key_stream_read_fu_221_ap_start <= grp_read_stream_Pipeline_Key_stream_read_fu_221_ap_start_reg;
    grp_read_stream_Pipeline_PT_stream_read_fu_189_ap_start <= grp_read_stream_Pipeline_PT_stream_read_fu_189_ap_start_reg;
    icmp_ln1023_1_fu_435_p2 <= "0" when (left_out_comp_block_flag_V_1_fu_417_p4 = ap_const_lv7_0) else "1";

    in_s_TDATA_blk_n_assign_proc : process(ap_start, ap_CS_fsm_state1, in_s_TVALID, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            in_s_TDATA_blk_n <= in_s_TVALID;
        else 
            in_s_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_s_TREADY_assign_proc : process(ap_start, ap_CS_fsm_state1, in_s_TVALID, ap_CS_fsm_state2, grp_read_stream_Pipeline_IV_stream_read_fu_168_in_s_TREADY, grp_read_stream_Pipeline_PT_stream_read_fu_189_in_s_TREADY, grp_read_stream_Pipeline_AAD_stream_read_fu_204_in_s_TREADY, grp_read_stream_Pipeline_Key_stream_read_fu_221_in_s_TREADY, ap_CS_fsm_state4, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state13)
    begin
        if ((((in_s_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or (not(((in_s_TVALID = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            in_s_TREADY <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            in_s_TREADY <= grp_read_stream_Pipeline_Key_stream_read_fu_221_in_s_TREADY;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            in_s_TREADY <= grp_read_stream_Pipeline_AAD_stream_read_fu_204_in_s_TREADY;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            in_s_TREADY <= grp_read_stream_Pipeline_PT_stream_read_fu_189_in_s_TREADY;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_s_TREADY <= grp_read_stream_Pipeline_IV_stream_read_fu_168_in_s_TREADY;
        else 
            in_s_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    left_out_comp_block_flag_V_1_fu_417_p4 <= in_s_TDATA(126 downto 120);
    p_comp_block_V_fu_497_p3 <= 
        add_ln840_1_fu_491_p2 when (icmp_ln1023_1_reg_790(0) = '1') else 
        zext_ln999_fu_487_p1;
    plain_text_address0 <= grp_read_stream_Pipeline_PT_stream_read_fu_189_plain_text_address0;
    plain_text_ce0 <= grp_read_stream_Pipeline_PT_stream_read_fu_189_plain_text_ce0;
    plain_text_d0 <= grp_read_stream_Pipeline_PT_stream_read_fu_189_plain_text_d0;
    plain_text_we0 <= grp_read_stream_Pipeline_PT_stream_read_fu_189_plain_text_we0;
    ret_V_1_fu_547_p9 <= (((((((tmp_8_reg_757 & tmp_7_reg_728) & tmp_9_reg_734) & tmp_11_reg_769) & tmp_10_reg_763) & tmp_12_reg_740) & tmp_13_reg_746) & tmp_24_reg_752);
    ret_V_2_fu_559_p9 <= (((((((trunc_ln1498_1_reg_824 & tmp_14_reg_795) & tmp_15_reg_801) & tmp_20_reg_836) & tmp_19_reg_830) & tmp_18_reg_807) & tmp_21_reg_813) & tmp_s_reg_819);
    ret_V_fu_535_p9 <= (((((((trunc_ln1498_reg_710 & tmp_1_reg_681) & tmp_4_reg_687) & tmp_3_reg_722) & tmp_2_reg_716) & tmp_5_reg_693) & tmp_6_reg_699) & tmp_16_reg_705);
    trunc_ln1498_1_fu_441_p1 <= in_s_TDATA(8 - 1 downto 0);
    trunc_ln1498_fu_333_p1 <= in_s_TDATA(8 - 1 downto 0);
    trunc_ln1_fu_475_p9 <= (((((((tmp_8_reg_757 & tmp_7_reg_728) & tmp_9_reg_734) & tmp_11_reg_769) & tmp_10_reg_763) & tmp_12_reg_740) & tmp_13_reg_746) & tmp_28_reg_785);
    trunc_ln3_fu_505_p9 <= (((((((trunc_ln1498_1_reg_824 & tmp_14_reg_795) & tmp_15_reg_801) & tmp_20_reg_836) & tmp_19_reg_830) & tmp_18_reg_807) & tmp_21_reg_813) & tmp_29_reg_842);
    trunc_ln_fu_445_p9 <= (((((((trunc_ln1498_reg_710 & tmp_1_reg_681) & tmp_4_reg_687) & tmp_3_reg_722) & tmp_2_reg_716) & tmp_5_reg_693) & tmp_6_reg_699) & tmp_reg_775);
    zext_ln1012_fu_517_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln3_fu_505_p9),58));
    zext_ln960_fu_457_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln_fu_445_p9),58));
    zext_ln999_fu_487_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1_fu_475_p9),58));
end behav;
