

================================================================
== Vitis HLS Report for 'dpu_pack_4_Pipeline_VITIS_LOOP_543_12'
================================================================
* Date:           Thu Dec 29 16:06:32 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.163 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      386|      386|  3.860 us|  3.860 us|  386|  386|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_543_12  |      384|      384|         4|          3|          1|   128|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|    33481|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      126|    -|
|Register             |        -|     -|    16441|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|    16441|    33607|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        1|        7|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|        2|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+------+------------+------------+
    |     Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+------+------------+------------+
    |add_ln543_fu_183_p2    |         +|   0|  0|    15|           8|           1|
    |add_ln545_1_fu_234_p2  |         +|   0|  0|    19|          12|           2|
    |add_ln545_fu_202_p2    |         +|   0|  0|    19|          12|           1|
    |add_ln546_1_fu_275_p2  |         +|   0|  0|    19|          12|           3|
    |add_ln546_fu_244_p2    |         +|   0|  0|    19|          12|           2|
    |add_ln549_fu_217_p2    |         +|   0|  0|    39|          32|           3|
    |sub_ln547_fu_285_p2    |         -|   0|  0|    28|          20|          21|
    |sub_ln548_fu_432_p2    |         -|   0|  0|    28|          20|          21|
    |and_ln547_fu_318_p2    |       and|   0|  0|  4096|        8192|        8192|
    |and_ln548_fu_362_p2    |       and|   0|  0|  4096|        8192|        8192|
    |icmp_ln543_fu_177_p2   |      icmp|   0|  0|    11|           8|           9|
    |or_ln546_fu_402_p2     |        or|   0|  0|     9|           9|           9|
    |or_ln547_fu_334_p2     |        or|   0|  0|  4096|        8192|        8192|
    |or_ln548_1_fu_451_p2   |        or|   0|  0|  4096|        8192|        8192|
    |or_ln548_fu_340_p2     |        or|   0|  0|    13|          13|           6|
    |shl_ln547_1_fu_328_p2  |       shl|   0|  0|  2171|        8192|        8192|
    |shl_ln547_fu_306_p2    |       shl|   0|  0|  2171|          32|        8192|
    |shl_ln548_1_fu_446_p2  |       shl|   0|  0|  2171|        8192|        8192|
    |shl_ln548_fu_350_p2    |       shl|   0|  0|  2171|          32|        8192|
    |ap_enable_pp0          |       xor|   0|  0|     2|           1|           2|
    |xor_ln547_fu_312_p2    |       xor|   0|  0|  4096|        8192|           2|
    |xor_ln548_fu_356_p2    |       xor|   0|  0|  4096|        8192|           2|
    +-----------------------+----------+----+---+------+------------+------------+
    |Total                  |          |   0|  0| 33481|       65759|       65620|
    +-----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+------+-----------+
    |             Name            | LUT| Input Size| Bits | Total Bits|
    +-----------------------------+----+-----------+------+-----------+
    |ap_NS_fsm                    |  20|          4|     1|          4|
    |ap_done_int                  |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|     1|          2|
    |ap_sig_allocacmp_i           |   9|          2|     8|         16|
    |i_25_fu_86                   |   9|          2|     8|         16|
    |ptr_o                        |   9|          2|    32|         64|
    |sk_address0                  |  20|          4|    12|         48|
    |sk_address1                  |  14|          3|    12|         36|
    |this_5_11_fu_90              |   9|          2|  8192|      16384|
    +-----------------------------+----+-----------+------+-----------+
    |Total                        | 126|         27|  8269|      16576|
    +-----------------------------+----+-----------+------+-----------+

    * Register: 
    +-----------------------------+------+----+------+-----------+
    |             Name            |  FF  | LUT| Bits | Const Bits|
    +-----------------------------+------+----+------+-----------+
    |and_ln548_reg_526            |  8192|   0|  8192|          0|
    |ap_CS_fsm                    |     3|   0|     3|          0|
    |ap_done_reg                  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter0_reg  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1      |     1|   0|     1|          0|
    |i_25_fu_86                   |     8|   0|     8|          0|
    |icmp_ln543_reg_480           |     1|   0|     1|          0|
    |reg_156                      |     8|   0|     8|          0|
    |reg_160                      |     8|   0|     8|          0|
    |this_5_11_fu_90              |  8192|   0|  8192|          0|
    |trunc_ln545_reg_484          |    12|   0|    12|          0|
    |trunc_ln547_reg_501          |     7|   0|     7|          0|
    |zext_ln548_reg_521           |     7|   0|  8192|       8185|
    +-----------------------------+------+----+------+-----------+
    |Total                        | 16441|   0| 24626|       8185|
    +-----------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+------+------------+---------------------------------------+--------------+
|       RTL Ports      | Dir | Bits |  Protocol  |             Source Object             |    C Type    |
+----------------------+-----+------+------------+---------------------------------------+--------------+
|ap_clk                |   in|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_543_12|  return value|
|ap_rst                |   in|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_543_12|  return value|
|ap_start              |   in|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_543_12|  return value|
|ap_done               |  out|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_543_12|  return value|
|ap_idle               |  out|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_543_12|  return value|
|ap_ready              |  out|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_543_12|  return value|
|this_5_10             |   in|  8192|     ap_none|                              this_5_10|        scalar|
|sk_address0           |  out|    12|   ap_memory|                                     sk|         array|
|sk_ce0                |  out|     1|   ap_memory|                                     sk|         array|
|sk_q0                 |   in|     8|   ap_memory|                                     sk|         array|
|sk_address1           |  out|    12|   ap_memory|                                     sk|         array|
|sk_ce1                |  out|     1|   ap_memory|                                     sk|         array|
|sk_q1                 |   in|     8|   ap_memory|                                     sk|         array|
|this_5_11_out         |  out|  8192|      ap_vld|                          this_5_11_out|       pointer|
|this_5_11_out_ap_vld  |  out|     1|      ap_vld|                          this_5_11_out|       pointer|
|ptr_i                 |   in|    32|     ap_ovld|                                    ptr|       pointer|
|ptr_o                 |  out|    32|     ap_ovld|                                    ptr|       pointer|
|ptr_o_ap_vld          |  out|     1|     ap_ovld|                                    ptr|       pointer|
+----------------------+-----+------+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 3, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.29>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_25 = alloca i32 1"   --->   Operation 7 'alloca' 'i_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%this_5_11 = alloca i32 1"   --->   Operation 8 'alloca' 'this_5_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sk, void @empty_68, i32 0, i32 0, void @empty_69, i32 4294967295, i32 0, void @empty_69, void @empty_69, void @empty_69, i32 0, i32 0, i32 0, i32 0, void @empty_69, void @empty_69, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%this_5_10_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_5_10"   --->   Operation 10 'read' 'this_5_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_5_10_read, i8192 %this_5_11"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%store_ln0 = store i8 0, i8 %i_25"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc730"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = load i8 %i_25" [HLS_Final_vitis_src/dpu.cpp:547]   --->   Operation 14 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.70ns)   --->   "%icmp_ln543 = icmp_eq  i8 %i, i8 128" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 16 'icmp' 'icmp_ln543' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.87ns)   --->   "%add_ln543 = add i8 %i, i8 1" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 18 'add' 'add_ln543' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln543 = br i1 %icmp_ln543, void %for.inc730.split, void %for.inc736.exitStub" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 19 'br' 'br_ln543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ptr_load = load i32 %ptr" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 20 'load' 'ptr_load' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln545 = trunc i32 %ptr_load" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 21 'trunc' 'trunc_ln545' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln545 = zext i32 %ptr_load" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 22 'zext' 'zext_ln545' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sk_addr = getelementptr i8 %sk, i64 0, i64 %zext_ln545" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 23 'getelementptr' 'sk_addr' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.29ns)   --->   "%sk_load = load i12 %sk_addr" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 24 'load' 'sk_load' <Predicate = (!icmp_ln543)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_1 : Operation 25 [1/1] (0.99ns)   --->   "%add_ln545 = add i12 %trunc_ln545, i12 1" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 25 'add' 'add_ln545' <Predicate = (!icmp_ln543)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln545_1 = zext i12 %add_ln545" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 26 'zext' 'zext_ln545_1' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sk_addr_1 = getelementptr i8 %sk, i64 0, i64 %zext_ln545_1" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 27 'getelementptr' 'sk_addr_1' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.29ns)   --->   "%sk_load_1 = load i12 %sk_addr_1" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 28 'load' 'sk_load_1' <Predicate = (!icmp_ln543)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln547 = trunc i8 %i" [HLS_Final_vitis_src/dpu.cpp:547]   --->   Operation 29 'trunc' 'trunc_ln547' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.14ns)   --->   "%add_ln549 = add i32 %ptr_load, i32 5" [HLS_Final_vitis_src/dpu.cpp:549]   --->   Operation 30 'add' 'add_ln549' <Predicate = (!icmp_ln543)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln549 = store i32 %add_ln549, i32 %ptr" [HLS_Final_vitis_src/dpu.cpp:549]   --->   Operation 31 'store' 'store_ln549' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.46ns)   --->   "%store_ln543 = store i8 %add_ln543, i8 %i_25" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 32 'store' 'store_ln543' <Predicate = (!icmp_ln543)> <Delay = 0.46>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%this_5_11_load_1 = load i8192 %this_5_11"   --->   Operation 86 'load' 'this_5_11_load_1' <Predicate = (icmp_ln543)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_5_11_out, i8192 %this_5_11_load_1"   --->   Operation 87 'write' 'write_ln0' <Predicate = (icmp_ln543)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 88 'ret' 'ret_ln0' <Predicate = (icmp_ln543)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.29>
ST_2 : Operation 33 [1/2] (1.29ns)   --->   "%sk_load = load i12 %sk_addr" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 33 'load' 'sk_load' <Predicate = (!icmp_ln543)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_2 : Operation 34 [1/2] (1.29ns)   --->   "%sk_load_1 = load i12 %sk_addr_1" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 34 'load' 'sk_load_1' <Predicate = (!icmp_ln543)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_2 : Operation 35 [1/1] (0.99ns)   --->   "%add_ln545_1 = add i12 %trunc_ln545, i12 2" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 35 'add' 'add_ln545_1' <Predicate = (!icmp_ln543)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln545_2 = zext i12 %add_ln545_1" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 36 'zext' 'zext_ln545_2' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sk_addr_2 = getelementptr i8 %sk, i64 0, i64 %zext_ln545_2" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 37 'getelementptr' 'sk_addr_2' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (1.29ns)   --->   "%sk_load_2 = load i12 %sk_addr_2" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 38 'load' 'sk_load_2' <Predicate = (!icmp_ln543)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_2 : Operation 39 [1/1] (0.99ns)   --->   "%add_ln546 = add i12 %trunc_ln545, i12 3" [HLS_Final_vitis_src/dpu.cpp:546]   --->   Operation 39 'add' 'add_ln546' <Predicate = (!icmp_ln543)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln546 = zext i12 %add_ln546" [HLS_Final_vitis_src/dpu.cpp:546]   --->   Operation 40 'zext' 'zext_ln546' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sk_addr_3 = getelementptr i8 %sk, i64 0, i64 %zext_ln546" [HLS_Final_vitis_src/dpu.cpp:546]   --->   Operation 41 'getelementptr' 'sk_addr_3' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (1.29ns)   --->   "%sk_load_3 = load i12 %sk_addr_3" [HLS_Final_vitis_src/dpu.cpp:546]   --->   Operation 42 'load' 'sk_load_3' <Predicate = (!icmp_ln543)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>

State 3 <SV = 2> <Delay = 3.72>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%this_5_11_load = load i8192 %this_5_11" [HLS_Final_vitis_src/dpu.cpp:547]   --->   Operation 43 'load' 'this_5_11_load' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_3 : Operation 44 [1/2] (1.29ns)   --->   "%sk_load_2 = load i12 %sk_addr_2" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 44 'load' 'sk_load_2' <Predicate = (!icmp_ln543)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln545_1 = trunc i8 %sk_load_2" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 45 'trunc' 'trunc_ln545_1' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%t = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i8.i8, i4 %trunc_ln545_1, i8 %sk_load_1, i8 %sk_load" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 46 'bitconcatenate' 't' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i20 %t" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 47 'zext' 'zext_ln544' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_3 : Operation 48 [1/2] (1.29ns)   --->   "%sk_load_3 = load i12 %sk_addr_3" [HLS_Final_vitis_src/dpu.cpp:546]   --->   Operation 48 'load' 'sk_load_3' <Predicate = (!icmp_ln543)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_3 : Operation 49 [1/1] (0.99ns)   --->   "%add_ln546_1 = add i12 %trunc_ln545, i12 4" [HLS_Final_vitis_src/dpu.cpp:546]   --->   Operation 49 'add' 'add_ln546_1' <Predicate = (!icmp_ln543)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln546_2 = zext i12 %add_ln546_1" [HLS_Final_vitis_src/dpu.cpp:546]   --->   Operation 50 'zext' 'zext_ln546_2' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%sk_addr_4 = getelementptr i8 %sk, i64 0, i64 %zext_ln546_2" [HLS_Final_vitis_src/dpu.cpp:546]   --->   Operation 51 'getelementptr' 'sk_addr_4' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (1.29ns)   --->   "%sk_load_4 = load i12 %sk_addr_4" [HLS_Final_vitis_src/dpu.cpp:546]   --->   Operation 52 'load' 'sk_load_4' <Predicate = (!icmp_ln543)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_3 : Operation 53 [1/1] (1.12ns)   --->   "%sub_ln547 = sub i21 524288, i21 %zext_ln544" [HLS_Final_vitis_src/dpu.cpp:547]   --->   Operation 53 'sub' 'sub_ln547' <Predicate = (!icmp_ln543)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln548)   --->   "%sext_ln547 = sext i21 %sub_ln547" [HLS_Final_vitis_src/dpu.cpp:547]   --->   Operation 54 'sext' 'sext_ln547' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln8 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln547, i6 0" [HLS_Final_vitis_src/dpu.cpp:547]   --->   Operation 55 'bitconcatenate' 'shl_ln8' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln547 = zext i13 %shl_ln8" [HLS_Final_vitis_src/dpu.cpp:547]   --->   Operation 56 'zext' 'zext_ln547' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln548)   --->   "%shl_ln547 = shl i8192 4294967295, i8192 %zext_ln547" [HLS_Final_vitis_src/dpu.cpp:547]   --->   Operation 57 'shl' 'shl_ln547' <Predicate = (!icmp_ln543)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln548)   --->   "%xor_ln547 = xor i8192 %shl_ln547, i8192 1090748135619415929462984244733782862448264161996232692431832786189721331849119295216264234525201987223957291796157025273109870820177184063610979765077554799078906298842192989538609825228048205159696851613591638196771886542609324560121290553901886301017900252535799917200010079600026535836800905297805880952350501630195475653911005312364560014847426035293551245843928918752768696279344088055617515694349945406677825140814900616105920256438504578013326493565836047242407382442812245131517757519164899226365743722432277368075027627883045206501792761700945699168497257879683851737049996900961120515655050115561271491492515342105748966629547032786321505730828430221664970324396138635251626409516168005427623435996308921691446181187406395310665404885739434832877428167407495370993511868756359970390117021823616749458620969857006263612082706715408157066575137281027022310927564910276759160520878304632411049364568754920967322982459184763427383790272448438018526977764941072715611580434690827459339991961414242741410599117426060556483763756314527611362658628383368621157993638020878537675545336789915694234433955666315070087213535470255670312004130725495834508357439653828936077080978550578912967907352780054935621561090795845172954115972927479877527738560008204118558930004777748727761853813510493840581861598652211605960308356405941821189714037868726219481498727603653616298856174822413033485438785324024751419417183012281078209729303537372804574372095228703622776363945290869806258422355148507571039619387449629866808188769662815778153079393179093143648340761738581819563002994422790754955061288818308430079648693232179158765918035565216157115402992120276155607873107937477466841528362987708699450152031231862594203085693838944657061346236704234026821102958954951197087076546186622796294536451620756509351018906023773821539532776208676978589731966330308893304665169436185078350641568336944530051437491311298834367265238595404904273455928723949525227184617404367854754610474377019768025576605881038077270707717942221977090385438585844095492116099852538903974655703943973086090930596963360767529964938414598185705963754561497355827813623833288906309004288017321424808663962671333528009232758350873059614118723781422101460198615747386855096896089189180441339558524822867541113212638793675567650340362970031930023397828465318547238244232028015189689660418822976000815437610652254270163595650875433851147123214227266605403581781469090806576468950587661997186505665475715792895" [HLS_Final_vitis_src/dpu.cpp:547]   --->   Operation 58 'xor' 'xor_ln547' <Predicate = (!icmp_ln543)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln548)   --->   "%and_ln547 = and i8192 %this_5_11_load, i8192 %xor_ln547" [HLS_Final_vitis_src/dpu.cpp:547]   --->   Operation 59 'and' 'and_ln547' <Predicate = (!icmp_ln543)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln548)   --->   "%zext_ln547_1 = zext i32 %sext_ln547" [HLS_Final_vitis_src/dpu.cpp:547]   --->   Operation 60 'zext' 'zext_ln547_1' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln548)   --->   "%shl_ln547_1 = shl i8192 %zext_ln547_1, i8192 %zext_ln547" [HLS_Final_vitis_src/dpu.cpp:547]   --->   Operation 61 'shl' 'shl_ln547_1' <Predicate = (!icmp_ln543)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln548)   --->   "%or_ln547 = or i8192 %and_ln547, i8192 %shl_ln547_1" [HLS_Final_vitis_src/dpu.cpp:547]   --->   Operation 62 'or' 'or_ln547' <Predicate = (!icmp_ln543)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%or_ln548 = or i13 %shl_ln8, i13 32" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 63 'or' 'or_ln548' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln548 = zext i13 %or_ln548" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 64 'zext' 'zext_ln548' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln548)   --->   "%shl_ln548 = shl i8192 4294967295, i8192 %zext_ln548" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 65 'shl' 'shl_ln548' <Predicate = (!icmp_ln543)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln548)   --->   "%xor_ln548 = xor i8192 %shl_ln548, i8192 1090748135619415929462984244733782862448264161996232692431832786189721331849119295216264234525201987223957291796157025273109870820177184063610979765077554799078906298842192989538609825228048205159696851613591638196771886542609324560121290553901886301017900252535799917200010079600026535836800905297805880952350501630195475653911005312364560014847426035293551245843928918752768696279344088055617515694349945406677825140814900616105920256438504578013326493565836047242407382442812245131517757519164899226365743722432277368075027627883045206501792761700945699168497257879683851737049996900961120515655050115561271491492515342105748966629547032786321505730828430221664970324396138635251626409516168005427623435996308921691446181187406395310665404885739434832877428167407495370993511868756359970390117021823616749458620969857006263612082706715408157066575137281027022310927564910276759160520878304632411049364568754920967322982459184763427383790272448438018526977764941072715611580434690827459339991961414242741410599117426060556483763756314527611362658628383368621157993638020878537675545336789915694234433955666315070087213535470255670312004130725495834508357439653828936077080978550578912967907352780054935621561090795845172954115972927479877527738560008204118558930004777748727761853813510493840581861598652211605960308356405941821189714037868726219481498727603653616298856174822413033485438785324024751419417183012281078209729303537372804574372095228703622776363945290869806258422355148507571039619387449629866808188769662815778153079393179093143648340761738581819563002994422790754955061288818308430079648693232179158765918035565216157115402992120276155607873107937477466841528362987708699450152031231862594203085693838944657061346236704234026821102958954951197087076546186622796294536451620756509351018906023773821539532776208676978589731966330308893304665169436185078350641568336944530051437491311298834367265238595404904273455928723949525227184617404367854754610474377019768025576605881038077270707717942221977090385438585844095492116099852538903974655703943973086090930596963360767529964938414598185705963754561497355827813623833288906309004288017321424808663962671333528009232758350873059614118723781422101460198615747386855096896089189180441339558524822867541113212638793675567650340362970031930023397828465318547238244232028015189689660418822976000815437610652254270163595650875433851147123214227266605403581781469090806576468950587661997186505665475715792895" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 66 'xor' 'xor_ln548' <Predicate = (!icmp_ln543)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (1.29ns) (out node of the LUT)   --->   "%and_ln548 = and i8192 %or_ln547, i8192 %xor_ln548" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 67 'and' 'and_ln548' <Predicate = (!icmp_ln543)> <Delay = 1.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.16>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln543 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 68 'specloopname' 'specloopname_ln543' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node sub_ln548)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_2, i32 4, i32 7" [HLS_Final_vitis_src/dpu.cpp:546]   --->   Operation 69 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node sub_ln548)   --->   "%zext_ln546_1 = zext i4 %lshr_ln" [HLS_Final_vitis_src/dpu.cpp:546]   --->   Operation 70 'zext' 'zext_ln546_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node sub_ln548)   --->   "%trunc_ln546 = trunc i8 %sk_load_3" [HLS_Final_vitis_src/dpu.cpp:546]   --->   Operation 71 'trunc' 'trunc_ln546' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/2] (1.29ns)   --->   "%sk_load_4 = load i12 %sk_addr_4" [HLS_Final_vitis_src/dpu.cpp:546]   --->   Operation 72 'load' 'sk_load_4' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node sub_ln548)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln546_1" [HLS_Final_vitis_src/dpu.cpp:546]   --->   Operation 73 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node sub_ln548)   --->   "%tmp_1031 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln546, i4 0" [HLS_Final_vitis_src/dpu.cpp:546]   --->   Operation 74 'bitconcatenate' 'tmp_1031' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node sub_ln548)   --->   "%or_ln546 = or i9 %tmp_1031, i9 %tmp" [HLS_Final_vitis_src/dpu.cpp:546]   --->   Operation 75 'or' 'or_ln546' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node sub_ln548)   --->   "%tmp_1032 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_3, i32 5, i32 7" [HLS_Final_vitis_src/dpu.cpp:546]   --->   Operation 76 'partselect' 'tmp_1032' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node sub_ln548)   --->   "%t_1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i8.i3.i9, i8 %sk_load_4, i3 %tmp_1032, i9 %or_ln546" [HLS_Final_vitis_src/dpu.cpp:546]   --->   Operation 77 'bitconcatenate' 't_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node sub_ln548)   --->   "%zext_ln544_1 = zext i20 %t_1" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 78 'zext' 'zext_ln544_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.12ns) (out node of the LUT)   --->   "%sub_ln548 = sub i21 524288, i21 %zext_ln544_1" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 79 'sub' 'sub_ln548' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node or_ln548_1)   --->   "%sext_ln548 = sext i21 %sub_ln548" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 80 'sext' 'sext_ln548' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node or_ln548_1)   --->   "%zext_ln548_1 = zext i32 %sext_ln548" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 81 'zext' 'zext_ln548_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln548_1)   --->   "%shl_ln548_1 = shl i8192 %zext_ln548_1, i8192 %zext_ln548" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 82 'shl' 'shl_ln548_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (1.27ns) (out node of the LUT)   --->   "%or_ln548_1 = or i8192 %and_ln548, i8192 %shl_ln548_1" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 83 'or' 'or_ln548_1' <Predicate = true> <Delay = 1.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.46ns)   --->   "%store_ln543 = store i8192 %or_ln548_1, i8192 %this_5_11" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 84 'store' 'store_ln543' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln543 = br void %for.inc730" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 85 'br' 'br_ln543' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ this_5_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ this_5_11_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ ptr]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_25                  (alloca           ) [ 01000]
this_5_11             (alloca           ) [ 01111]
specinterface_ln0     (specinterface    ) [ 00000]
this_5_10_read        (read             ) [ 00000]
store_ln0             (store            ) [ 00000]
store_ln0             (store            ) [ 00000]
br_ln0                (br               ) [ 00000]
i                     (load             ) [ 00000]
specpipeline_ln0      (specpipeline     ) [ 00000]
icmp_ln543            (icmp             ) [ 01110]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
add_ln543             (add              ) [ 00000]
br_ln543              (br               ) [ 00000]
ptr_load              (load             ) [ 00000]
trunc_ln545           (trunc            ) [ 00110]
zext_ln545            (zext             ) [ 00000]
sk_addr               (getelementptr    ) [ 00100]
add_ln545             (add              ) [ 00000]
zext_ln545_1          (zext             ) [ 00000]
sk_addr_1             (getelementptr    ) [ 00100]
trunc_ln547           (trunc            ) [ 00110]
add_ln549             (add              ) [ 00000]
store_ln549           (store            ) [ 00000]
store_ln543           (store            ) [ 00000]
sk_load               (load             ) [ 00010]
sk_load_1             (load             ) [ 00010]
add_ln545_1           (add              ) [ 00000]
zext_ln545_2          (zext             ) [ 00000]
sk_addr_2             (getelementptr    ) [ 00010]
add_ln546             (add              ) [ 00000]
zext_ln546            (zext             ) [ 00000]
sk_addr_3             (getelementptr    ) [ 00010]
this_5_11_load        (load             ) [ 00000]
sk_load_2             (load             ) [ 01001]
trunc_ln545_1         (trunc            ) [ 00000]
t                     (bitconcatenate   ) [ 00000]
zext_ln544            (zext             ) [ 00000]
sk_load_3             (load             ) [ 01001]
add_ln546_1           (add              ) [ 00000]
zext_ln546_2          (zext             ) [ 00000]
sk_addr_4             (getelementptr    ) [ 01001]
sub_ln547             (sub              ) [ 00000]
sext_ln547            (sext             ) [ 00000]
shl_ln8               (bitconcatenate   ) [ 00000]
zext_ln547            (zext             ) [ 00000]
shl_ln547             (shl              ) [ 00000]
xor_ln547             (xor              ) [ 00000]
and_ln547             (and              ) [ 00000]
zext_ln547_1          (zext             ) [ 00000]
shl_ln547_1           (shl              ) [ 00000]
or_ln547              (or               ) [ 00000]
or_ln548              (or               ) [ 00000]
zext_ln548            (zext             ) [ 01001]
shl_ln548             (shl              ) [ 00000]
xor_ln548             (xor              ) [ 00000]
and_ln548             (and              ) [ 01001]
specloopname_ln543    (specloopname     ) [ 00000]
lshr_ln               (partselect       ) [ 00000]
zext_ln546_1          (zext             ) [ 00000]
trunc_ln546           (trunc            ) [ 00000]
sk_load_4             (load             ) [ 00000]
tmp                   (bitconcatenate   ) [ 00000]
tmp_1031              (bitconcatenate   ) [ 00000]
or_ln546              (or               ) [ 00000]
tmp_1032              (partselect       ) [ 00000]
t_1                   (bitconcatenate   ) [ 00000]
zext_ln544_1          (zext             ) [ 00000]
sub_ln548             (sub              ) [ 00000]
sext_ln548            (sext             ) [ 00000]
zext_ln548_1          (zext             ) [ 00000]
shl_ln548_1           (shl              ) [ 00000]
or_ln548_1            (or               ) [ 00000]
store_ln543           (store            ) [ 00000]
br_ln543              (br               ) [ 00000]
this_5_11_load_1      (load             ) [ 00000]
write_ln0             (write            ) [ 00000]
ret_ln0               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="this_5_10">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_5_10"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sk">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sk"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="this_5_11_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_5_11_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ptr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ptr"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_68"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_69"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8192"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i4.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i7.i6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i8.i3.i9"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8192P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="i_25_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_25/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="this_5_11_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_5_11/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="this_5_10_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8192" slack="0"/>
<pin id="96" dir="0" index="1" bw="8192" slack="0"/>
<pin id="97" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_5_10_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="write_ln0_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="8192" slack="0"/>
<pin id="103" dir="0" index="2" bw="8192" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="sk_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="32" slack="0"/>
<pin id="111" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sk_addr/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="12" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="0"/>
<pin id="119" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="120" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="121" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="8" slack="0"/>
<pin id="122" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sk_load/1 sk_load_1/1 sk_load_2/2 sk_load_3/2 sk_load_4/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="sk_addr_1_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="12" slack="0"/>
<pin id="128" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sk_addr_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="sk_addr_2_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="12" slack="0"/>
<pin id="136" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sk_addr_2/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sk_addr_3_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="12" slack="0"/>
<pin id="144" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sk_addr_3/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="sk_addr_4_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="12" slack="0"/>
<pin id="152" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sk_addr_4/3 "/>
</bind>
</comp>

<comp id="156" class="1005" name="reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="1"/>
<pin id="158" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sk_load sk_load_2 "/>
</bind>
</comp>

<comp id="160" class="1005" name="reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="1"/>
<pin id="162" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sk_load_1 sk_load_3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln0_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8192" slack="0"/>
<pin id="166" dir="0" index="1" bw="8192" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln0_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="8" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="i_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="icmp_ln543_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="8" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln543/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="add_ln543_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln543/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="ptr_load_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ptr_load/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="trunc_ln545_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln545/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln545_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln545/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="add_ln545_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="12" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln545/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln545_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="12" slack="0"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln545_1/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="trunc_ln547_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln547/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="add_ln549_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="4" slack="0"/>
<pin id="220" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln549/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln549_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln549/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln543_store_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="8" slack="0"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln543/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="add_ln545_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="12" slack="1"/>
<pin id="236" dir="0" index="1" bw="3" slack="0"/>
<pin id="237" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln545_1/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="zext_ln545_2_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="12" slack="0"/>
<pin id="241" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln545_2/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add_ln546_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="12" slack="1"/>
<pin id="246" dir="0" index="1" bw="3" slack="0"/>
<pin id="247" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln546/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln546_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="12" slack="0"/>
<pin id="251" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln546/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="this_5_11_load_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8192" slack="2"/>
<pin id="256" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_5_11_load/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="trunc_ln545_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln545_1/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="t_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="20" slack="0"/>
<pin id="263" dir="0" index="1" bw="4" slack="0"/>
<pin id="264" dir="0" index="2" bw="8" slack="1"/>
<pin id="265" dir="0" index="3" bw="8" slack="1"/>
<pin id="266" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln544_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="20" slack="0"/>
<pin id="273" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln546_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="12" slack="2"/>
<pin id="277" dir="0" index="1" bw="4" slack="0"/>
<pin id="278" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln546_1/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln546_2_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="12" slack="0"/>
<pin id="282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln546_2/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="sub_ln547_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="21" slack="0"/>
<pin id="287" dir="0" index="1" bw="20" slack="0"/>
<pin id="288" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln547/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="sext_ln547_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="21" slack="0"/>
<pin id="293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln547/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="shl_ln8_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="13" slack="0"/>
<pin id="297" dir="0" index="1" bw="7" slack="2"/>
<pin id="298" dir="0" index="2" bw="1" slack="0"/>
<pin id="299" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln8/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln547_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="13" slack="0"/>
<pin id="304" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln547/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="shl_ln547_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="33" slack="0"/>
<pin id="308" dir="0" index="1" bw="13" slack="0"/>
<pin id="309" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln547/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="xor_ln547_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8192" slack="0"/>
<pin id="314" dir="0" index="1" bw="8192" slack="0"/>
<pin id="315" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln547/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="and_ln547_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8192" slack="0"/>
<pin id="320" dir="0" index="1" bw="8192" slack="0"/>
<pin id="321" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln547/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="zext_ln547_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="21" slack="0"/>
<pin id="326" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln547_1/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="shl_ln547_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="13" slack="0"/>
<pin id="331" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln547_1/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="or_ln547_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8192" slack="0"/>
<pin id="336" dir="0" index="1" bw="8192" slack="0"/>
<pin id="337" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln547/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="or_ln548_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="13" slack="0"/>
<pin id="342" dir="0" index="1" bw="13" slack="0"/>
<pin id="343" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln548/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln548_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="13" slack="0"/>
<pin id="348" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln548/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="shl_ln548_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="33" slack="0"/>
<pin id="352" dir="0" index="1" bw="13" slack="0"/>
<pin id="353" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln548/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="xor_ln548_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8192" slack="0"/>
<pin id="358" dir="0" index="1" bw="8192" slack="0"/>
<pin id="359" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln548/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="and_ln548_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8192" slack="0"/>
<pin id="364" dir="0" index="1" bw="8192" slack="0"/>
<pin id="365" dir="1" index="2" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln548/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="lshr_ln_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="0"/>
<pin id="370" dir="0" index="1" bw="8" slack="1"/>
<pin id="371" dir="0" index="2" bw="4" slack="0"/>
<pin id="372" dir="0" index="3" bw="4" slack="0"/>
<pin id="373" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="zext_ln546_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="4" slack="0"/>
<pin id="380" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln546_1/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="trunc_ln546_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="1"/>
<pin id="384" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln546/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="9" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="0" index="2" bw="4" slack="0"/>
<pin id="390" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_1031_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="9" slack="0"/>
<pin id="396" dir="0" index="1" bw="5" slack="0"/>
<pin id="397" dir="0" index="2" bw="1" slack="0"/>
<pin id="398" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1031/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="or_ln546_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="9" slack="0"/>
<pin id="404" dir="0" index="1" bw="9" slack="0"/>
<pin id="405" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln546/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_1032_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="3" slack="0"/>
<pin id="410" dir="0" index="1" bw="8" slack="1"/>
<pin id="411" dir="0" index="2" bw="4" slack="0"/>
<pin id="412" dir="0" index="3" bw="4" slack="0"/>
<pin id="413" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1032/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="t_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="20" slack="0"/>
<pin id="420" dir="0" index="1" bw="8" slack="0"/>
<pin id="421" dir="0" index="2" bw="3" slack="0"/>
<pin id="422" dir="0" index="3" bw="9" slack="0"/>
<pin id="423" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_1/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln544_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="20" slack="0"/>
<pin id="430" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_1/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="sub_ln548_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="21" slack="0"/>
<pin id="434" dir="0" index="1" bw="20" slack="0"/>
<pin id="435" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln548/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="sext_ln548_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="21" slack="0"/>
<pin id="440" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln548/4 "/>
</bind>
</comp>

<comp id="442" class="1004" name="zext_ln548_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="21" slack="0"/>
<pin id="444" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln548_1/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="shl_ln548_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="0" index="1" bw="13" slack="1"/>
<pin id="449" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln548_1/4 "/>
</bind>
</comp>

<comp id="451" class="1004" name="or_ln548_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8192" slack="1"/>
<pin id="453" dir="0" index="1" bw="8192" slack="0"/>
<pin id="454" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln548_1/4 "/>
</bind>
</comp>

<comp id="456" class="1004" name="store_ln543_store_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8192" slack="0"/>
<pin id="458" dir="0" index="1" bw="8192" slack="3"/>
<pin id="459" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln543/4 "/>
</bind>
</comp>

<comp id="461" class="1004" name="this_5_11_load_1_load_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8192" slack="0"/>
<pin id="463" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_5_11_load_1/1 "/>
</bind>
</comp>

<comp id="465" class="1005" name="i_25_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="0"/>
<pin id="467" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_25 "/>
</bind>
</comp>

<comp id="472" class="1005" name="this_5_11_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8192" slack="0"/>
<pin id="474" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_5_11 "/>
</bind>
</comp>

<comp id="480" class="1005" name="icmp_ln543_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="1"/>
<pin id="482" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln543 "/>
</bind>
</comp>

<comp id="484" class="1005" name="trunc_ln545_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="12" slack="1"/>
<pin id="486" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln545 "/>
</bind>
</comp>

<comp id="491" class="1005" name="sk_addr_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="12" slack="1"/>
<pin id="493" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sk_addr "/>
</bind>
</comp>

<comp id="496" class="1005" name="sk_addr_1_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="12" slack="1"/>
<pin id="498" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sk_addr_1 "/>
</bind>
</comp>

<comp id="501" class="1005" name="trunc_ln547_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="7" slack="2"/>
<pin id="503" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln547 "/>
</bind>
</comp>

<comp id="506" class="1005" name="sk_addr_2_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="12" slack="1"/>
<pin id="508" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sk_addr_2 "/>
</bind>
</comp>

<comp id="511" class="1005" name="sk_addr_3_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="12" slack="1"/>
<pin id="513" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sk_addr_3 "/>
</bind>
</comp>

<comp id="516" class="1005" name="sk_addr_4_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="12" slack="1"/>
<pin id="518" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sk_addr_4 "/>
</bind>
</comp>

<comp id="521" class="1005" name="zext_ln548_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8192" slack="1"/>
<pin id="523" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln548 "/>
</bind>
</comp>

<comp id="526" class="1005" name="and_ln548_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8192" slack="1"/>
<pin id="528" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="and_ln548 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="84" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="36" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="123"><net_src comp="107" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="124" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="36" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="132" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="36" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="140" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="153"><net_src comp="2" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="148" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="159"><net_src comp="114" pin="7"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="114" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="94" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="181"><net_src comp="174" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="28" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="174" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="34" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="192"><net_src comp="6" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="189" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="206"><net_src comp="193" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="38" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="216"><net_src comp="174" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="189" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="40" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="217" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="6" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="183" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="42" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="242"><net_src comp="234" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="248"><net_src comp="44" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="252"><net_src comp="244" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="260"><net_src comp="114" pin="7"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="46" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="257" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="269"><net_src comp="160" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="270"><net_src comp="156" pin="1"/><net_sink comp="261" pin=3"/></net>

<net id="274"><net_src comp="261" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="48" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="283"><net_src comp="275" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="289"><net_src comp="50" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="271" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="285" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="52" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="54" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="305"><net_src comp="295" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="56" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="302" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="306" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="58" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="254" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="312" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="291" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="324" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="302" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="318" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="328" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="295" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="60" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="349"><net_src comp="340" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="56" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="346" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="350" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="58" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="334" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="356" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="374"><net_src comp="66" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="156" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="68" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="377"><net_src comp="70" pin="0"/><net_sink comp="368" pin=3"/></net>

<net id="381"><net_src comp="368" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="160" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="391"><net_src comp="72" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="74" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="378" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="399"><net_src comp="76" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="382" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="78" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="406"><net_src comp="394" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="386" pin="3"/><net_sink comp="402" pin=1"/></net>

<net id="414"><net_src comp="80" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="160" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="40" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="417"><net_src comp="70" pin="0"/><net_sink comp="408" pin=3"/></net>

<net id="424"><net_src comp="82" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="114" pin="3"/><net_sink comp="418" pin=1"/></net>

<net id="426"><net_src comp="408" pin="4"/><net_sink comp="418" pin=2"/></net>

<net id="427"><net_src comp="402" pin="2"/><net_sink comp="418" pin=3"/></net>

<net id="431"><net_src comp="418" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="50" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="428" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="441"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="438" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="442" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="455"><net_src comp="446" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="460"><net_src comp="451" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="461" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="468"><net_src comp="86" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="470"><net_src comp="465" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="471"><net_src comp="465" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="475"><net_src comp="90" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="478"><net_src comp="472" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="479"><net_src comp="472" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="483"><net_src comp="177" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="193" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="489"><net_src comp="484" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="490"><net_src comp="484" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="494"><net_src comp="107" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="499"><net_src comp="124" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="504"><net_src comp="213" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="509"><net_src comp="132" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="514"><net_src comp="140" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="519"><net_src comp="148" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="524"><net_src comp="346" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="529"><net_src comp="362" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="451" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sk | {}
	Port: this_5_11_out | {1 }
	Port: ptr | {1 }
 - Input state : 
	Port: dpu_pack.4_Pipeline_VITIS_LOOP_543_12 : this_5_10 | {1 }
	Port: dpu_pack.4_Pipeline_VITIS_LOOP_543_12 : sk | {1 2 3 4 }
	Port: dpu_pack.4_Pipeline_VITIS_LOOP_543_12 : ptr | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln543 : 2
		add_ln543 : 2
		br_ln543 : 3
		trunc_ln545 : 1
		zext_ln545 : 1
		sk_addr : 2
		sk_load : 3
		add_ln545 : 2
		zext_ln545_1 : 3
		sk_addr_1 : 4
		sk_load_1 : 5
		trunc_ln547 : 2
		add_ln549 : 1
		store_ln549 : 2
		store_ln543 : 3
		this_5_11_load_1 : 1
		write_ln0 : 2
	State 2
		zext_ln545_2 : 1
		sk_addr_2 : 2
		sk_load_2 : 3
		zext_ln546 : 1
		sk_addr_3 : 2
		sk_load_3 : 3
	State 3
		trunc_ln545_1 : 1
		t : 2
		zext_ln544 : 3
		zext_ln546_2 : 1
		sk_addr_4 : 2
		sk_load_4 : 3
		sub_ln547 : 4
		sext_ln547 : 5
		zext_ln547 : 1
		shl_ln547 : 2
		xor_ln547 : 3
		and_ln547 : 3
		zext_ln547_1 : 6
		shl_ln547_1 : 7
		or_ln547 : 8
		or_ln548 : 1
		zext_ln548 : 1
		shl_ln548 : 2
		xor_ln548 : 3
		and_ln548 : 8
	State 4
		zext_ln546_1 : 1
		tmp : 2
		tmp_1031 : 1
		or_ln546 : 3
		t_1 : 3
		zext_ln544_1 : 4
		sub_ln548 : 5
		sext_ln548 : 6
		zext_ln548_1 : 7
		shl_ln548_1 : 8
		or_ln548_1 : 9
		store_ln543 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      or_ln547_fu_334      |    0    |   4096  |
|    or    |      or_ln548_fu_340      |    0    |    0    |
|          |      or_ln546_fu_402      |    0    |    9    |
|          |     or_ln548_1_fu_451     |    0    |   4096  |
|----------|---------------------------|---------|---------|
|    xor   |      xor_ln547_fu_312     |    0    |   4096  |
|          |      xor_ln548_fu_356     |    0    |   4096  |
|----------|---------------------------|---------|---------|
|    and   |      and_ln547_fu_318     |    0    |   4096  |
|          |      and_ln548_fu_362     |    0    |   4096  |
|----------|---------------------------|---------|---------|
|          |      shl_ln547_fu_306     |    0    |   104   |
|    shl   |     shl_ln547_1_fu_328    |    0    |   100   |
|          |      shl_ln548_fu_350     |    0    |   104   |
|          |     shl_ln548_1_fu_446    |    0    |   100   |
|----------|---------------------------|---------|---------|
|          |      add_ln543_fu_183     |    0    |    15   |
|          |      add_ln545_fu_202     |    0    |    19   |
|    add   |      add_ln549_fu_217     |    0    |    39   |
|          |     add_ln545_1_fu_234    |    0    |    19   |
|          |      add_ln546_fu_244     |    0    |    19   |
|          |     add_ln546_1_fu_275    |    0    |    19   |
|----------|---------------------------|---------|---------|
|    sub   |      sub_ln547_fu_285     |    0    |    28   |
|          |      sub_ln548_fu_432     |    0    |    28   |
|----------|---------------------------|---------|---------|
|   icmp   |     icmp_ln543_fu_177     |    0    |    11   |
|----------|---------------------------|---------|---------|
|   read   | this_5_10_read_read_fu_94 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln0_write_fu_100  |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     trunc_ln545_fu_193    |    0    |    0    |
|   trunc  |     trunc_ln547_fu_213    |    0    |    0    |
|          |    trunc_ln545_1_fu_257   |    0    |    0    |
|          |     trunc_ln546_fu_382    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     zext_ln545_fu_197     |    0    |    0    |
|          |    zext_ln545_1_fu_208    |    0    |    0    |
|          |    zext_ln545_2_fu_239    |    0    |    0    |
|          |     zext_ln546_fu_249     |    0    |    0    |
|          |     zext_ln544_fu_271     |    0    |    0    |
|   zext   |    zext_ln546_2_fu_280    |    0    |    0    |
|          |     zext_ln547_fu_302     |    0    |    0    |
|          |    zext_ln547_1_fu_324    |    0    |    0    |
|          |     zext_ln548_fu_346     |    0    |    0    |
|          |    zext_ln546_1_fu_378    |    0    |    0    |
|          |    zext_ln544_1_fu_428    |    0    |    0    |
|          |    zext_ln548_1_fu_442    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |          t_fu_261         |    0    |    0    |
|          |       shl_ln8_fu_295      |    0    |    0    |
|bitconcatenate|         tmp_fu_386        |    0    |    0    |
|          |      tmp_1031_fu_394      |    0    |    0    |
|          |         t_1_fu_418        |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |     sext_ln547_fu_291     |    0    |    0    |
|          |     sext_ln548_fu_438     |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|       lshr_ln_fu_368      |    0    |    0    |
|          |      tmp_1032_fu_408      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |  25190  |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| and_ln548_reg_526 |  8192  |
|    i_25_reg_465   |    8   |
| icmp_ln543_reg_480|    1   |
|      reg_156      |    8   |
|      reg_160      |    8   |
| sk_addr_1_reg_496 |   12   |
| sk_addr_2_reg_506 |   12   |
| sk_addr_3_reg_511 |   12   |
| sk_addr_4_reg_516 |   12   |
|  sk_addr_reg_491  |   12   |
| this_5_11_reg_472 |  8192  |
|trunc_ln545_reg_484|   12   |
|trunc_ln547_reg_501|    7   |
| zext_ln548_reg_521|  8192  |
+-------------------+--------+
|       Total       |  24680 |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_114 |  p0  |   6  |  12  |   72   ||    31   |
| grp_access_fu_114 |  p2  |   4  |   0  |    0   ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   72   || 1.17286 ||    51   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  25190 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   51   |
|  Register |    -   |  24680 |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  24680 |  25241 |
+-----------+--------+--------+--------+
