Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Sep 26 20:41:58 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Conv_Accel_Top_timing_summary_routed.rpt -pb Conv_Accel_Top_timing_summary_routed.pb -rpx Conv_Accel_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Conv_Accel_Top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 125 register/latch pins with no clock driven by root clock pin: processer/design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 758 pins that are not constrained for maximum delay. (HIGH)

 There are 96 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.274        0.000                      0                 5308       -0.033       -0.033                      1                 5308        3.000        0.000                       0                  2237  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                        ------------       ----------      --------------
clk_fpga_0                                   {0.000 5.000}      10.000          100.000         
processer/design_2_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_design_2_clk_wiz_0_0              {0.000 5.000}      10.000          100.000         
  clkfbout_design_2_clk_wiz_0_0              {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                         2.242        0.000                      0                 2790        0.089        0.000                      0                 2790        4.020        0.000                       0                  1414  
processer/design_2_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_2_clk_wiz_0_0                    0.274        0.000                      0                 2213       -0.033       -0.033                      1                 2213        3.750        0.000                       0                   819  
  clkfbout_design_2_clk_wiz_0_0                                                                                                                                                                7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                     clk_out1_design_2_clk_wiz_0_0        1.780        0.000                      0                  656        0.399        0.000                      0                  656  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_fpga_0                     clk_out1_design_2_clk_wiz_0_0        0.706        0.000                      0                  305        0.308        0.000                      0                  305  
**async_default**              clk_out1_design_2_clk_wiz_0_0  clk_out1_design_2_clk_wiz_0_0        7.125        0.000                      0                    3        0.677        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.546ns  (logic 1.211ns (18.499%)  route 5.335ns (81.501%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.650     2.944    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X44Y91         FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/Q
                         net (fo=143, routed)         1.582     4.982    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[3]
    SLICE_X31Y87         LUT4 (Prop_lut4_I0_O)        0.154     5.136 f  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_3/O
                         net (fo=26, routed)          1.423     6.559    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_2
    SLICE_X48Y85         LUT5 (Prop_lut5_I1_O)        0.327     6.886 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.323     7.208    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2]_3
    SLICE_X46Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.332 f  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           1.018     8.351    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1_n_0
    SLICE_X45Y91         LUT2 (Prop_lut2_I1_O)        0.150     8.501 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.990     9.490    static         processer/design_2_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.562    12.742    static         processer/design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.229    12.971                     
                         clock uncertainty           -0.154    12.817                     
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -1.085    11.732    static           processer/design_2_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.732                     
                         arrival time                          -9.490                     
  -------------------------------------------------------------------
                         slack                                  2.242                     

Slack (MET) :             2.738ns  (required time - arrival time)
  Source:                 processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 1.607ns (24.966%)  route 4.830ns (75.034%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.737     3.031    static         processer/design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    ----------------------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=17, routed)          3.388     7.752    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X52Y88         LUT5 (Prop_lut5_I1_O)        0.124     7.876 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=6, routed)           0.960     8.836    static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X53Y91         LUT5 (Prop_lut5_I2_O)        0.149     8.985 r  static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.483     9.468    static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X51Y91         FDRE                                         r  static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.465    12.644    static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y91         FDRE                                         r  static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                         clock pessimism              0.129    12.773                     
                         clock uncertainty           -0.154    12.619                     
    SLICE_X51Y91         FDRE (Setup_fdre_C_CE)      -0.413    12.206    static           processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.206                     
                         arrival time                          -9.468                     
  -------------------------------------------------------------------
                         slack                                  2.738                     

Slack (MET) :             2.738ns  (required time - arrival time)
  Source:                 processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 1.607ns (24.966%)  route 4.830ns (75.034%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.737     3.031    static         processer/design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    ----------------------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=17, routed)          3.388     7.752    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X52Y88         LUT5 (Prop_lut5_I1_O)        0.124     7.876 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=6, routed)           0.960     8.836    static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X53Y91         LUT5 (Prop_lut5_I2_O)        0.149     8.985 r  static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.483     9.468    static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X51Y91         FDRE                                         r  static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.465    12.644    static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y91         FDRE                                         r  static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                         clock pessimism              0.129    12.773                     
                         clock uncertainty           -0.154    12.619                     
    SLICE_X51Y91         FDRE (Setup_fdre_C_CE)      -0.413    12.206    static           processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                         12.206                     
                         arrival time                          -9.468                     
  -------------------------------------------------------------------
                         slack                                  2.738                     

Slack (MET) :             2.738ns  (required time - arrival time)
  Source:                 processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 1.607ns (24.966%)  route 4.830ns (75.034%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.737     3.031    static         processer/design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    ----------------------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=17, routed)          3.388     7.752    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X52Y88         LUT5 (Prop_lut5_I1_O)        0.124     7.876 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=6, routed)           0.960     8.836    static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X53Y91         LUT5 (Prop_lut5_I2_O)        0.149     8.985 r  static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.483     9.468    static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X51Y91         FDRE                                         r  static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.465    12.644    static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y91         FDRE                                         r  static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                         clock pessimism              0.129    12.773                     
                         clock uncertainty           -0.154    12.619                     
    SLICE_X51Y91         FDRE (Setup_fdre_C_CE)      -0.413    12.206    static           processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]
  -------------------------------------------------------------------
                         required time                         12.206                     
                         arrival time                          -9.468                     
  -------------------------------------------------------------------
                         slack                                  2.738                     

Slack (MET) :             2.738ns  (required time - arrival time)
  Source:                 processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 1.607ns (24.966%)  route 4.830ns (75.034%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.737     3.031    static         processer/design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    ----------------------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=17, routed)          3.388     7.752    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X52Y88         LUT5 (Prop_lut5_I1_O)        0.124     7.876 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=6, routed)           0.960     8.836    static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X53Y91         LUT5 (Prop_lut5_I2_O)        0.149     8.985 r  static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.483     9.468    static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X51Y91         FDRE                                         r  static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.465    12.644    static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y91         FDRE                                         r  static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                         clock pessimism              0.129    12.773                     
                         clock uncertainty           -0.154    12.619                     
    SLICE_X51Y91         FDRE (Setup_fdre_C_CE)      -0.413    12.206    static           processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg
  -------------------------------------------------------------------
                         required time                         12.206                     
                         arrival time                          -9.468                     
  -------------------------------------------------------------------
                         slack                                  2.738                     

Slack (MET) :             2.959ns  (required time - arrival time)
  Source:                 processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_gpio_10/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.773ns  (logic 1.950ns (28.790%)  route 4.823ns (71.210%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.737     3.031    static         processer/design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    ----------------------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[31])
                                                      1.450     4.481 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[31]
                         net (fo=12, routed)          4.319     8.800    static         processer/design_2_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[1]
    SLICE_X46Y94         LUT4 (Prop_lut4_I3_O)        0.152     8.952 r  static         processer/design_2_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[0]_i_2/O
                         net (fo=1, routed)           0.504     9.456    static         processer/design_2_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/DBus_Reg
    SLICE_X47Y94         LUT4 (Prop_lut4_I0_O)        0.348     9.804 r  static         processer/design_2_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE[0]_i_1/O
                         net (fo=1, routed)           0.000     9.804    static         processer/design_2_i/axi_gpio_10/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]_0
    SLICE_X47Y94         FDSE                                         r  static         processer/design_2_i/axi_gpio_10/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.478    12.657    static         processer/design_2_i/axi_gpio_10/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDSE                                         r  static         processer/design_2_i/axi_gpio_10/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
                         clock pessimism              0.229    12.886                     
                         clock uncertainty           -0.154    12.732                     
    SLICE_X47Y94         FDSE (Setup_fdse_C_D)        0.031    12.763    static           processer/design_2_i/axi_gpio_10/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]
  -------------------------------------------------------------------
                         required time                         12.763                     
                         arrival time                          -9.804                     
  -------------------------------------------------------------------
                         slack                                  2.959                     

Slack (MET) :             3.014ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.710ns  (logic 0.966ns (14.396%)  route 5.744ns (85.604%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.649     2.943    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X45Y90         FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.419     3.362 f  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/Q
                         net (fo=67, routed)          2.666     6.028    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready
    SLICE_X31Y87         LUT5 (Prop_lut5_I0_O)        0.299     6.327 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_3/O
                         net (fo=18, routed)          1.453     7.781    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_3_n_0
    SLICE_X45Y86         LUT5 (Prop_lut5_I4_O)        0.124     7.905 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_2/O
                         net (fo=1, routed)           0.479     8.384    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_2_n_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I2_O)        0.124     8.508 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_1/O
                         net (fo=2, routed)           1.145     9.653    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[29]
    SLICE_X33Y86         FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.474    12.653    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y86         FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                         clock pessimism              0.229    12.882                     
                         clock uncertainty           -0.154    12.728                     
    SLICE_X33Y86         FDRE (Setup_fdre_C_D)       -0.061    12.667    static           processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]
  -------------------------------------------------------------------
                         required time                         12.667                     
                         arrival time                          -9.653                     
  -------------------------------------------------------------------
                         slack                                  3.014                     

Slack (MET) :             3.055ns  (required time - arrival time)
  Source:                 processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.564ns  (logic 1.942ns (29.587%)  route 4.622ns (70.413%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.737     3.031    static         processer/design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    ----------------------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=17, routed)          3.388     7.752    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X52Y88         LUT5 (Prop_lut5_I1_O)        0.124     7.876 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=6, routed)           0.968     8.844    static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X53Y91         LUT2 (Prop_lut2_I1_O)        0.152     8.996 r  static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state[1]_i_2/O
                         net (fo=1, routed)           0.267     9.262    static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_5_in
    SLICE_X53Y91         LUT6 (Prop_lut6_I1_O)        0.332     9.594 r  static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.594    static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_0_out[1]
    SLICE_X53Y91         FDRE                                         r  static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.465    12.644    static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X53Y91         FDRE                                         r  static         processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/C
                         clock pessimism              0.129    12.773                     
                         clock uncertainty           -0.154    12.619                     
    SLICE_X53Y91         FDRE (Setup_fdre_C_D)        0.031    12.650    static           processer/design_2_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.650                     
                         arrival time                          -9.594                     
  -------------------------------------------------------------------
                         slack                                  3.055                     

Slack (MET) :             3.079ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 1.530ns (23.533%)  route 4.972ns (76.467%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.650     2.944    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X44Y91         FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=143, routed)         1.247     4.647    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[2]
    SLICE_X44Y85         LUT4 (Prop_lut4_I0_O)        0.150     4.797 f  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_wready[0]_INST_0_i_7/O
                         net (fo=21, routed)          0.701     5.498    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_2
    SLICE_X48Y82         LUT6 (Prop_lut6_I0_O)        0.326     5.824 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.510     6.335    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_3
    SLICE_X50Y87         LUT6 (Prop_lut6_I5_O)        0.124     6.459 f  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           1.005     7.463    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X45Y92         LUT5 (Prop_lut5_I4_O)        0.153     7.616 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.908     8.524    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X39Y100        LUT4 (Prop_lut4_I1_O)        0.321     8.845 r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.600     9.446    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X39Y101        FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.654    12.833    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X39Y101        FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                         clock pessimism              0.129    12.962                     
                         clock uncertainty           -0.154    12.808                     
    SLICE_X39Y101        FDRE (Setup_fdre_C_D)       -0.283    12.525    static           processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg
  -------------------------------------------------------------------
                         required time                         12.525                     
                         arrival time                          -9.446                     
  -------------------------------------------------------------------
                         slack                                  3.079                     

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.010ns  (logic 1.615ns (26.872%)  route 4.395ns (73.128%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 12.630 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.737     3.031    static         processer/design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    ----------------------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=17, routed)          2.879     7.244    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X50Y78         LUT5 (Prop_lut5_I1_O)        0.124     7.368 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[9]_INST_0/O
                         net (fo=6, routed)           1.037     8.405    static         processer/design_2_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X50Y79         LUT5 (Prop_lut5_I2_O)        0.157     8.562 r  static         processer/design_2_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.479     9.041    static         processer/design_2_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X50Y76         FDRE                                         r  static         processer/design_2_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.451    12.630    static         processer/design_2_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X50Y76         FDRE                                         r  static         processer/design_2_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                         clock pessimism              0.129    12.759                     
                         clock uncertainty           -0.154    12.605                     
    SLICE_X50Y76         FDRE (Setup_fdre_C_CE)      -0.400    12.205    static           processer/design_2_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.205                     
                         arrival time                          -9.041                     
  -------------------------------------------------------------------
                         slack                                  3.164                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.791%)  route 0.106ns (45.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.575     0.911    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y92         FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.128     1.039 r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.106     1.144    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X30Y92         SRLC32E                                      r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.843     1.209    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.282     0.927                     
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.056    static           processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.056                     
                         arrival time                           1.144                     
  -------------------------------------------------------------------
                         slack                                  0.089                     

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.656     0.992    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y102        FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.113     1.233    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y102        SRL16E                                       r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.930     1.296    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y102        SRL16E                                       r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.291     1.005                     
    SLICE_X26Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.135    static           processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.135                     
                         arrival time                           1.233                     
  -------------------------------------------------------------------
                         slack                                  0.098                     

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.148ns (52.809%)  route 0.132ns (47.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.656     0.992    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.148     1.140 r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.132     1.272    static         processer/design_2_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.885     1.251    static         processer/design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216                     
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.053     1.163    static           processer/design_2_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.163                     
                         arrival time                           1.272                     
  -------------------------------------------------------------------
                         slack                                  0.110                     

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.585%)  route 0.104ns (42.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.575     0.911    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y92         FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.104     1.155    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[1]
    SLICE_X30Y92         SRLC32E                                      r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.843     1.209    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.282     0.927                     
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.042    static           processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.042                     
                         arrival time                           1.155                     
  -------------------------------------------------------------------
                         slack                                  0.114                     

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.921%)  route 0.178ns (52.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.656     0.992    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.178     1.334    static         processer/design_2_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.885     1.251    static         processer/design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216                     
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.216    static           processer/design_2_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216                     
                         arrival time                           1.334                     
  -------------------------------------------------------------------
                         slack                                  0.119                     

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.576     0.912    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X29Y95         FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.056     1.108    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[8]
    SLICE_X29Y95         FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.844     1.210    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y95         FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                         clock pessimism             -0.298     0.912                     
    SLICE_X29Y95         FDRE (Hold_fdre_C_D)         0.078     0.990    static           processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.990                     
                         arrival time                           1.108                     
  -------------------------------------------------------------------
                         slack                                  0.119                     

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.590%)  route 0.104ns (42.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.575     0.911    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y92         FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.104     1.155    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[2]
    SLICE_X30Y92         SRLC32E                                      r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.843     1.209    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.282     0.927                     
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.036    static           processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.036                     
                         arrival time                           1.155                     
  -------------------------------------------------------------------
                         slack                                  0.120                     

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.554     0.890    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y86         FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/Q
                         net (fo=1, routed)           0.112     1.143    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X32Y87         SRLC32E                                      r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.821     1.187    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y87         SRLC32E                                      r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism             -0.281     0.906                     
    SLICE_X32Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.023    static           processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         -1.023                     
                         arrival time                           1.143                     
  -------------------------------------------------------------------
                         slack                                  0.120                     

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.576     0.912    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X29Y95         FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.056     1.108    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[7]
    SLICE_X29Y95         FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.844     1.210    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y95         FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                         clock pessimism             -0.298     0.912                     
    SLICE_X29Y95         FDRE (Hold_fdre_C_D)         0.076     0.988    static           processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.988                     
                         arrival time                           1.108                     
  -------------------------------------------------------------------
                         slack                                  0.121                     

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 processer/design_2_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.638     0.974    static         processer/design_2_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X41Y103        FDRE                                         r  static         processer/design_2_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X41Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  static         processer/design_2_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.171    static         processer/design_2_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X41Y103        FDRE                                         r  static         processer/design_2_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.910     1.276    static         processer/design_2_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X41Y103        FDRE                                         r  static         processer/design_2_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.302     0.974                     
    SLICE_X41Y103        FDRE (Hold_fdre_C_D)         0.075     1.049    static           processer/design_2_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.049                     
                         arrival time                           1.171                     
  -------------------------------------------------------------------
                         slack                                  0.122                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19  processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y91    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y87    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[9]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y93    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_valid_i_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y94    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y90    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y86    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y90    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y90    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y92    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[13]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y104   processer/design_2_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y104   processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y104   processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y104   processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y102   processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y102   processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y102   processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y102   processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y100   processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y100   processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  processer/design_2_i/clk_wiz_0/inst/clk_in1
  To Clock:  processer/design_2_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         processer/design_2_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { processer/design_2_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_2_clk_wiz_0_0
  To Clock:  clk_out1_design_2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.033ns,  Total Violation       -0.033ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/rbin_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.186ns  (logic 0.963ns (15.567%)  route 5.223ns (84.433%))
  Logic Levels:           3  (LUT2=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -3.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 11.554 - 10.000 ) 
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.980     1.980    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         2.311     2.311    static         ConvAccel/controller/Clk
    SLICE_X52Y50         LUT2 (Prop_lut2_I1_O)        0.124     2.435 r  static         ConvAccel/controller/rbin_rep[7]_i_4/O
                         net (fo=1, routed)           0.727     3.162    static         ConvAccel_n_27
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     3.263 r  static         rbin_reg_rep[7]_i_2/O
                         net (fo=45, routed)          1.644     4.907    static         ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X33Y66         FDCE                                         r  static         ConvAccel/inputBuffer/rbin_reg_rep[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X33Y66         FDCE (Prop_fdce_C_Q)         0.419     5.326 r  static         ConvAccel/inputBuffer/rbin_reg_rep[0]/Q
                         net (fo=64, routed)          1.298     6.623    static         ConvAccel/inputBuffer/mem_reg_128_191_9_11/ADDRC0
    SLICE_X26Y63         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.296     6.919 r  static         ConvAccel/inputBuffer/mem_reg_128_191_9_11/RAMC/O
                         net (fo=1, routed)           0.996     7.916    static         ConvAccel/inputBuffer/mem_reg_128_191_9_11_n_2
    SLICE_X27Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.040 r  static         ConvAccel/inputBuffer/dataSet[8][11]_i_2/O
                         net (fo=7, routed)           1.847     9.886    static         ConvAccel/inputBuffer/o_rdata[11]
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.010 r  static         ConvAccel/inputBuffer/dataSet[8][11]_i_1/O
                         net (fo=12, routed)          1.083    11.093    static         ConvAccel/controller/D[11]
    SLICE_X56Y46         FDRE                                         r  static         ConvAccel/controller/filterSet_reg[0][11]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.554    11.554    static         ConvAccel/controller/Clk
    SLICE_X56Y46         FDRE                                         r  static         ConvAccel/controller/filterSet_reg[0][11]/C
                         clock pessimism             -0.010    11.544                     
                         clock uncertainty           -0.074    11.470                     
    SLICE_X56Y46         FDRE (Setup_fdre_C_D)       -0.103    11.367    static           ConvAccel/controller/filterSet_reg[0][11]
  -------------------------------------------------------------------
                         required time                         11.367                     
                         arrival time                         -11.093                     
  -------------------------------------------------------------------
                         slack                                  0.274                     

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/rbin_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[3][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.916ns  (logic 0.988ns (16.701%)  route 4.928ns (83.299%))
  Logic Levels:           3  (LUT2=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -3.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 11.555 - 10.000 ) 
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.980     1.980    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         2.311     2.311    static         ConvAccel/controller/Clk
    SLICE_X52Y50         LUT2 (Prop_lut2_I1_O)        0.124     2.435 r  static         ConvAccel/controller/rbin_rep[7]_i_4/O
                         net (fo=1, routed)           0.727     3.162    static         ConvAccel_n_27
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     3.263 r  static         rbin_reg_rep[7]_i_2/O
                         net (fo=45, routed)          1.644     4.907    static         ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X33Y66         FDCE                                         r  static         ConvAccel/inputBuffer/rbin_reg_rep[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X33Y66         FDCE (Prop_fdce_C_Q)         0.419     5.326 r  static         ConvAccel/inputBuffer/rbin_reg_rep[0]/Q
                         net (fo=64, routed)          1.268     6.593    static         ConvAccel/inputBuffer/mem_reg_192_255_15_15/DPRA0
    SLICE_X30Y66         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.296     6.889 r  static         ConvAccel/inputBuffer/mem_reg_192_255_15_15/DP/O
                         net (fo=1, routed)           0.996     7.885    static         ConvAccel/inputBuffer/mem_reg_192_255_15_15_n_0
    SLICE_X31Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.009 r  static         ConvAccel/inputBuffer/dataSet[8][15]_i_8/O
                         net (fo=7, routed)           1.694     9.704    static         ConvAccel/inputBuffer/o_rdata[15]
    SLICE_X49Y47         LUT2 (Prop_lut2_I0_O)        0.149     9.853 r  static         ConvAccel/inputBuffer/dataSet[8][15]_i_2/O
                         net (fo=12, routed)          0.969    10.822    static         ConvAccel/controller/D[15]
    SLICE_X56Y47         FDRE                                         r  static         ConvAccel/controller/filterSet_reg[3][15]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.555    11.555    static         ConvAccel/controller/Clk
    SLICE_X56Y47         FDRE                                         r  static         ConvAccel/controller/filterSet_reg[3][15]/C
                         clock pessimism             -0.010    11.545                     
                         clock uncertainty           -0.074    11.471                     
    SLICE_X56Y47         FDRE (Setup_fdre_C_D)       -0.311    11.160    static           ConvAccel/controller/filterSet_reg[3][15]
  -------------------------------------------------------------------
                         required time                         11.160                     
                         arrival time                         -10.822                     
  -------------------------------------------------------------------
                         slack                                  0.338                     

Slack (MET) :             0.345ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/rbin_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[6][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.967ns  (logic 0.988ns (16.558%)  route 4.979ns (83.442%))
  Logic Levels:           3  (LUT2=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -3.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 11.555 - 10.000 ) 
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.980     1.980    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         2.311     2.311    static         ConvAccel/controller/Clk
    SLICE_X52Y50         LUT2 (Prop_lut2_I1_O)        0.124     2.435 r  static         ConvAccel/controller/rbin_rep[7]_i_4/O
                         net (fo=1, routed)           0.727     3.162    static         ConvAccel_n_27
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     3.263 r  static         rbin_reg_rep[7]_i_2/O
                         net (fo=45, routed)          1.644     4.907    static         ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X33Y66         FDCE                                         r  static         ConvAccel/inputBuffer/rbin_reg_rep[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X33Y66         FDCE (Prop_fdce_C_Q)         0.419     5.326 r  static         ConvAccel/inputBuffer/rbin_reg_rep[0]/Q
                         net (fo=64, routed)          1.268     6.593    static         ConvAccel/inputBuffer/mem_reg_192_255_15_15/DPRA0
    SLICE_X30Y66         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.296     6.889 r  static         ConvAccel/inputBuffer/mem_reg_192_255_15_15/DP/O
                         net (fo=1, routed)           0.996     7.885    static         ConvAccel/inputBuffer/mem_reg_192_255_15_15_n_0
    SLICE_X31Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.009 r  static         ConvAccel/inputBuffer/dataSet[8][15]_i_8/O
                         net (fo=7, routed)           1.694     9.704    static         ConvAccel/inputBuffer/o_rdata[15]
    SLICE_X49Y47         LUT2 (Prop_lut2_I0_O)        0.149     9.853 r  static         ConvAccel/inputBuffer/dataSet[8][15]_i_2/O
                         net (fo=12, routed)          1.021    10.873    static         ConvAccel/controller/D[15]
    SLICE_X58Y49         FDRE                                         r  static         ConvAccel/controller/filterSet_reg[6][15]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.555    11.555    static         ConvAccel/controller/Clk
    SLICE_X58Y49         FDRE                                         r  static         ConvAccel/controller/filterSet_reg[6][15]/C
                         clock pessimism             -0.010    11.545                     
                         clock uncertainty           -0.074    11.471                     
    SLICE_X58Y49         FDRE (Setup_fdre_C_D)       -0.253    11.218    static           ConvAccel/controller/filterSet_reg[6][15]
  -------------------------------------------------------------------
                         required time                         11.218                     
                         arrival time                         -10.873                     
  -------------------------------------------------------------------
                         slack                                  0.345                     

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/rbin_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[3][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.148ns  (logic 0.963ns (15.665%)  route 5.185ns (84.335%))
  Logic Levels:           3  (LUT2=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -3.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 11.555 - 10.000 ) 
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.980     1.980    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         2.311     2.311    static         ConvAccel/controller/Clk
    SLICE_X52Y50         LUT2 (Prop_lut2_I1_O)        0.124     2.435 r  static         ConvAccel/controller/rbin_rep[7]_i_4/O
                         net (fo=1, routed)           0.727     3.162    static         ConvAccel_n_27
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     3.263 r  static         rbin_reg_rep[7]_i_2/O
                         net (fo=45, routed)          1.644     4.907    static         ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X33Y66         FDCE                                         r  static         ConvAccel/inputBuffer/rbin_reg_rep[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X33Y66         FDCE (Prop_fdce_C_Q)         0.419     5.326 r  static         ConvAccel/inputBuffer/rbin_reg_rep[0]/Q
                         net (fo=64, routed)          1.298     6.623    static         ConvAccel/inputBuffer/mem_reg_128_191_9_11/ADDRC0
    SLICE_X26Y63         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.296     6.919 r  static         ConvAccel/inputBuffer/mem_reg_128_191_9_11/RAMC/O
                         net (fo=1, routed)           0.996     7.916    static         ConvAccel/inputBuffer/mem_reg_128_191_9_11_n_2
    SLICE_X27Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.040 r  static         ConvAccel/inputBuffer/dataSet[8][11]_i_2/O
                         net (fo=7, routed)           1.847     9.886    static         ConvAccel/inputBuffer/o_rdata[11]
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.010 r  static         ConvAccel/inputBuffer/dataSet[8][11]_i_1/O
                         net (fo=12, routed)          1.044    11.054    static         ConvAccel/controller/D[11]
    SLICE_X56Y47         FDRE                                         r  static         ConvAccel/controller/filterSet_reg[3][11]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.555    11.555    static         ConvAccel/controller/Clk
    SLICE_X56Y47         FDRE                                         r  static         ConvAccel/controller/filterSet_reg[3][11]/C
                         clock pessimism             -0.010    11.545                     
                         clock uncertainty           -0.074    11.471                     
    SLICE_X56Y47         FDRE (Setup_fdre_C_D)       -0.071    11.400    static           ConvAccel/controller/filterSet_reg[3][11]
  -------------------------------------------------------------------
                         required time                         11.400                     
                         arrival time                         -11.054                     
  -------------------------------------------------------------------
                         slack                                  0.346                     

Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/rbin_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[2][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.920ns  (logic 0.988ns (16.689%)  route 4.932ns (83.311%))
  Logic Levels:           3  (LUT2=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -3.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 11.555 - 10.000 ) 
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.980     1.980    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         2.311     2.311    static         ConvAccel/controller/Clk
    SLICE_X52Y50         LUT2 (Prop_lut2_I1_O)        0.124     2.435 r  static         ConvAccel/controller/rbin_rep[7]_i_4/O
                         net (fo=1, routed)           0.727     3.162    static         ConvAccel_n_27
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     3.263 r  static         rbin_reg_rep[7]_i_2/O
                         net (fo=45, routed)          1.644     4.907    static         ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X33Y66         FDCE                                         r  static         ConvAccel/inputBuffer/rbin_reg_rep[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X33Y66         FDCE (Prop_fdce_C_Q)         0.419     5.326 r  static         ConvAccel/inputBuffer/rbin_reg_rep[0]/Q
                         net (fo=64, routed)          1.268     6.593    static         ConvAccel/inputBuffer/mem_reg_192_255_15_15/DPRA0
    SLICE_X30Y66         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.296     6.889 r  static         ConvAccel/inputBuffer/mem_reg_192_255_15_15/DP/O
                         net (fo=1, routed)           0.996     7.885    static         ConvAccel/inputBuffer/mem_reg_192_255_15_15_n_0
    SLICE_X31Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.009 r  static         ConvAccel/inputBuffer/dataSet[8][15]_i_8/O
                         net (fo=7, routed)           1.694     9.704    static         ConvAccel/inputBuffer/o_rdata[15]
    SLICE_X49Y47         LUT2 (Prop_lut2_I0_O)        0.149     9.853 r  static         ConvAccel/inputBuffer/dataSet[8][15]_i_2/O
                         net (fo=12, routed)          0.974    10.826    static         ConvAccel/controller/D[15]
    SLICE_X57Y47         FDRE                                         r  static         ConvAccel/controller/filterSet_reg[2][15]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.555    11.555    static         ConvAccel/controller/Clk
    SLICE_X57Y47         FDRE                                         r  static         ConvAccel/controller/filterSet_reg[2][15]/C
                         clock pessimism             -0.010    11.545                     
                         clock uncertainty           -0.074    11.471                     
    SLICE_X57Y47         FDRE (Setup_fdre_C_D)       -0.269    11.202    static           ConvAccel/controller/filterSet_reg[2][15]
  -------------------------------------------------------------------
                         required time                         11.202                     
                         arrival time                         -10.826                     
  -------------------------------------------------------------------
                         slack                                  0.376                     

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/rbin_reg_rep[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[6][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.854ns  (logic 0.995ns (16.996%)  route 4.859ns (83.004%))
  Logic Levels:           3  (LUT2=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -3.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 11.553 - 10.000 ) 
    Source Clock Delay      (SCD):    4.959ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.980     1.980    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         2.311     2.311    static         ConvAccel/controller/Clk
    SLICE_X52Y50         LUT2 (Prop_lut2_I1_O)        0.124     2.435 r  static         ConvAccel/controller/rbin_rep[7]_i_4/O
                         net (fo=1, routed)           0.727     3.162    static         ConvAccel_n_27
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     3.263 r  static         rbin_reg_rep[7]_i_2/O
                         net (fo=45, routed)          1.696     4.959    static         ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X31Y61         FDCE                                         r  static         ConvAccel/inputBuffer/rbin_reg_rep[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X31Y61         FDCE (Prop_fdce_C_Q)         0.419     5.378 r  static         ConvAccel/inputBuffer/rbin_reg_rep[2]/Q
                         net (fo=64, routed)          1.400     6.778    static         ConvAccel/inputBuffer/mem_reg_128_191_6_8/ADDRC2
    SLICE_X32Y68         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.299     7.077 r  static         ConvAccel/inputBuffer/mem_reg_128_191_6_8/RAMC/O
                         net (fo=1, routed)           0.779     7.856    static         ConvAccel/inputBuffer/mem_reg_128_191_6_8_n_2
    SLICE_X33Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.980 r  static         ConvAccel/inputBuffer/dataSet[8][8]_i_2/O
                         net (fo=7, routed)           1.600     9.580    static         ConvAccel/inputBuffer/o_rdata[8]
    SLICE_X47Y44         LUT2 (Prop_lut2_I0_O)        0.153     9.733 r  static         ConvAccel/inputBuffer/dataSet[8][8]_i_1/O
                         net (fo=12, routed)          1.080    10.813    static         ConvAccel/controller/D[8]
    SLICE_X56Y42         FDRE                                         r  static         ConvAccel/controller/filterSet_reg[6][8]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.553    11.553    static         ConvAccel/controller/Clk
    SLICE_X56Y42         FDRE                                         r  static         ConvAccel/controller/filterSet_reg[6][8]/C
                         clock pessimism             -0.010    11.543                     
                         clock uncertainty           -0.074    11.469                     
    SLICE_X56Y42         FDRE (Setup_fdre_C_D)       -0.275    11.194    static           ConvAccel/controller/filterSet_reg[6][8]
  -------------------------------------------------------------------
                         required time                         11.194                     
                         arrival time                         -10.813                     
  -------------------------------------------------------------------
                         slack                                  0.381                     

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/rbin_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.104ns  (logic 0.963ns (15.778%)  route 5.141ns (84.222%))
  Logic Levels:           3  (LUT2=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -3.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 11.554 - 10.000 ) 
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.980     1.980    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         2.311     2.311    static         ConvAccel/controller/Clk
    SLICE_X52Y50         LUT2 (Prop_lut2_I1_O)        0.124     2.435 r  static         ConvAccel/controller/rbin_rep[7]_i_4/O
                         net (fo=1, routed)           0.727     3.162    static         ConvAccel_n_27
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     3.263 r  static         rbin_reg_rep[7]_i_2/O
                         net (fo=45, routed)          1.644     4.907    static         ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X33Y66         FDCE                                         r  static         ConvAccel/inputBuffer/rbin_reg_rep[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X33Y66         FDCE (Prop_fdce_C_Q)         0.419     5.326 r  static         ConvAccel/inputBuffer/rbin_reg_rep[0]/Q
                         net (fo=64, routed)          1.298     6.623    static         ConvAccel/inputBuffer/mem_reg_128_191_9_11/ADDRC0
    SLICE_X26Y63         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.296     6.919 r  static         ConvAccel/inputBuffer/mem_reg_128_191_9_11/RAMC/O
                         net (fo=1, routed)           0.996     7.916    static         ConvAccel/inputBuffer/mem_reg_128_191_9_11_n_2
    SLICE_X27Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.040 r  static         ConvAccel/inputBuffer/dataSet[8][11]_i_2/O
                         net (fo=7, routed)           1.847     9.886    static         ConvAccel/inputBuffer/o_rdata[11]
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.010 r  static         ConvAccel/inputBuffer/dataSet[8][11]_i_1/O
                         net (fo=12, routed)          1.000    11.010    static         ConvAccel/controller/D[11]
    SLICE_X57Y46         FDRE                                         r  static         ConvAccel/controller/filterSet_reg[1][11]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.554    11.554    static         ConvAccel/controller/Clk
    SLICE_X57Y46         FDRE                                         r  static         ConvAccel/controller/filterSet_reg[1][11]/C
                         clock pessimism             -0.010    11.544                     
                         clock uncertainty           -0.074    11.470                     
    SLICE_X57Y46         FDRE (Setup_fdre_C_D)       -0.067    11.403    static           ConvAccel/controller/filterSet_reg[1][11]
  -------------------------------------------------------------------
                         required time                         11.403                     
                         arrival time                         -11.010                     
  -------------------------------------------------------------------
                         slack                                  0.393                     

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/rbin_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[4][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 0.963ns (15.775%)  route 5.142ns (84.225%))
  Logic Levels:           3  (LUT2=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -3.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 11.555 - 10.000 ) 
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.980     1.980    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         2.311     2.311    static         ConvAccel/controller/Clk
    SLICE_X52Y50         LUT2 (Prop_lut2_I1_O)        0.124     2.435 r  static         ConvAccel/controller/rbin_rep[7]_i_4/O
                         net (fo=1, routed)           0.727     3.162    static         ConvAccel_n_27
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     3.263 r  static         rbin_reg_rep[7]_i_2/O
                         net (fo=45, routed)          1.644     4.907    static         ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X33Y66         FDCE                                         r  static         ConvAccel/inputBuffer/rbin_reg_rep[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X33Y66         FDCE (Prop_fdce_C_Q)         0.419     5.326 r  static         ConvAccel/inputBuffer/rbin_reg_rep[0]/Q
                         net (fo=64, routed)          1.298     6.623    static         ConvAccel/inputBuffer/mem_reg_128_191_9_11/ADDRC0
    SLICE_X26Y63         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.296     6.919 r  static         ConvAccel/inputBuffer/mem_reg_128_191_9_11/RAMC/O
                         net (fo=1, routed)           0.996     7.916    static         ConvAccel/inputBuffer/mem_reg_128_191_9_11_n_2
    SLICE_X27Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.040 r  static         ConvAccel/inputBuffer/dataSet[8][11]_i_2/O
                         net (fo=7, routed)           1.847     9.886    static         ConvAccel/inputBuffer/o_rdata[11]
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.010 r  static         ConvAccel/inputBuffer/dataSet[8][11]_i_1/O
                         net (fo=12, routed)          1.001    11.011    static         ConvAccel/controller/D[11]
    SLICE_X57Y48         FDRE                                         r  static         ConvAccel/controller/filterSet_reg[4][11]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.555    11.555    static         ConvAccel/controller/Clk
    SLICE_X57Y48         FDRE                                         r  static         ConvAccel/controller/filterSet_reg[4][11]/C
                         clock pessimism             -0.010    11.545                     
                         clock uncertainty           -0.074    11.471                     
    SLICE_X57Y48         FDRE (Setup_fdre_C_D)       -0.067    11.404    static           ConvAccel/controller/filterSet_reg[4][11]
  -------------------------------------------------------------------
                         required time                         11.404                     
                         arrival time                         -11.011                     
  -------------------------------------------------------------------
                         slack                                  0.393                     

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/rbin_reg_rep[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[7][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.834ns  (logic 0.995ns (17.055%)  route 4.839ns (82.945%))
  Logic Levels:           3  (LUT2=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -3.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 11.554 - 10.000 ) 
    Source Clock Delay      (SCD):    4.959ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.980     1.980    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         2.311     2.311    static         ConvAccel/controller/Clk
    SLICE_X52Y50         LUT2 (Prop_lut2_I1_O)        0.124     2.435 r  static         ConvAccel/controller/rbin_rep[7]_i_4/O
                         net (fo=1, routed)           0.727     3.162    static         ConvAccel_n_27
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     3.263 r  static         rbin_reg_rep[7]_i_2/O
                         net (fo=45, routed)          1.696     4.959    static         ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X31Y61         FDCE                                         r  static         ConvAccel/inputBuffer/rbin_reg_rep[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X31Y61         FDCE (Prop_fdce_C_Q)         0.419     5.378 r  static         ConvAccel/inputBuffer/rbin_reg_rep[2]/Q
                         net (fo=64, routed)          1.400     6.778    static         ConvAccel/inputBuffer/mem_reg_128_191_6_8/ADDRC2
    SLICE_X32Y68         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.299     7.077 r  static         ConvAccel/inputBuffer/mem_reg_128_191_6_8/RAMC/O
                         net (fo=1, routed)           0.779     7.856    static         ConvAccel/inputBuffer/mem_reg_128_191_6_8_n_2
    SLICE_X33Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.980 r  static         ConvAccel/inputBuffer/dataSet[8][8]_i_2/O
                         net (fo=7, routed)           1.600     9.580    static         ConvAccel/inputBuffer/o_rdata[8]
    SLICE_X47Y44         LUT2 (Prop_lut2_I0_O)        0.153     9.733 r  static         ConvAccel/inputBuffer/dataSet[8][8]_i_1/O
                         net (fo=12, routed)          1.060    10.793    static         ConvAccel/controller/D[8]
    SLICE_X56Y43         FDRE                                         r  static         ConvAccel/controller/filterSet_reg[7][8]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.554    11.554    static         ConvAccel/controller/Clk
    SLICE_X56Y43         FDRE                                         r  static         ConvAccel/controller/filterSet_reg[7][8]/C
                         clock pessimism             -0.010    11.544                     
                         clock uncertainty           -0.074    11.470                     
    SLICE_X56Y43         FDRE (Setup_fdre_C_D)       -0.275    11.195    static           ConvAccel/controller/filterSet_reg[7][8]
  -------------------------------------------------------------------
                         required time                         11.195                     
                         arrival time                         -10.793                     
  -------------------------------------------------------------------
                         slack                                  0.402                     

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/rbin_reg_rep[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[7][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 0.823ns (14.300%)  route 4.932ns (85.700%))
  Logic Levels:           3  (LUT2=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -3.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 11.481 - 10.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.980     1.980    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         2.311     2.311    static         ConvAccel/controller/Clk
    SLICE_X52Y50         LUT2 (Prop_lut2_I1_O)        0.124     2.435 r  static         ConvAccel/controller/rbin_rep[7]_i_4/O
                         net (fo=1, routed)           0.727     3.162    static         ConvAccel_n_27
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     3.263 r  static         rbin_reg_rep[7]_i_2/O
                         net (fo=45, routed)          1.695     4.958    static         ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X31Y62         FDCE                                         r  static         ConvAccel/inputBuffer/rbin_reg_rep[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X31Y62         FDCE (Prop_fdce_C_Q)         0.456     5.414 r  static         ConvAccel/inputBuffer/rbin_reg_rep[1]/Q
                         net (fo=64, routed)          1.491     6.905    static         ConvAccel/inputBuffer/mem_reg_192_255_3_5/ADDRC1
    SLICE_X32Y65         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.029 r  static         ConvAccel/inputBuffer/mem_reg_192_255_3_5/RAMC/O
                         net (fo=1, routed)           0.986     8.015    static         ConvAccel/inputBuffer/mem_reg_192_255_3_5_n_2
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.139 r  static         ConvAccel/inputBuffer/dataSet[8][5]_i_2/O
                         net (fo=7, routed)           1.586     9.725    static         ConvAccel/inputBuffer/o_rdata[5]
    SLICE_X47Y40         LUT2 (Prop_lut2_I0_O)        0.119     9.844 r  static         ConvAccel/inputBuffer/dataSet[8][5]_i_1/O
                         net (fo=12, routed)          0.869    10.713    static         ConvAccel/controller/D[5]
    SLICE_X52Y41         FDRE                                         r  static         ConvAccel/controller/filterSet_reg[7][5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.481    11.481    static         ConvAccel/controller/Clk
    SLICE_X52Y41         FDRE                                         r  static         ConvAccel/controller/filterSet_reg[7][5]/C
                         clock pessimism             -0.010    11.471                     
                         clock uncertainty           -0.074    11.397                     
    SLICE_X52Y41         FDRE (Setup_fdre_C_D)       -0.275    11.122    static           ConvAccel/controller/filterSet_reg[7][5]
  -------------------------------------------------------------------
                         required time                         11.122                     
                         arrival time                         -10.713                     
  -------------------------------------------------------------------
                         slack                                  0.409                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.033ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wgray_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rq1_wgray_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 0.418ns (11.885%)  route 3.099ns (88.115%))
  Logic Levels:           0  
  Clock Path Skew:        3.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    -0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770     1.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.103 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.091    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.577     1.577    static         ConvAccel/outputBuffer/Clk
    SLICE_X16Y38         FDCE                                         r  static         ConvAccel/outputBuffer/wgray_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X16Y38         FDCE (Prop_fdce_C_Q)         0.418     1.995 r  static         ConvAccel/outputBuffer/wgray_reg[7]/Q
                         net (fo=1, routed)           3.099     5.095    static         ConvAccel/outputBuffer/wgray[7]
    SLICE_X14Y38         FDCE                                         r  static         ConvAccel/outputBuffer/rq1_wgray_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.980     1.980    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         2.315     2.315    static         processer/Clk
    SLICE_X49Y50         LUT3 (Prop_lut3_I2_O)        0.124     2.439 r  static         processer/rbin_rep[7]_i_4__0/O
                         net (fo=1, routed)           0.578     3.017    static         processer_n_27
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     3.118 r  static         rbin_reg_rep[7]_i_2__0/O
                         net (fo=45, routed)          1.754     4.872    static         ConvAccel/outputBuffer/outBuffClk
    SLICE_X14Y38         FDCE                                         r  static         ConvAccel/outputBuffer/rq1_wgray_reg[7]/C
                         clock pessimism              0.010     4.882                     
    SLICE_X14Y38         FDCE (Hold_fdce_C_D)         0.246     5.128    static           ConvAccel/outputBuffer/rq1_wgray_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.128                     
                         arrival time                           5.095                     
  -------------------------------------------------------------------
                         slack                                 -0.033                     

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 ConvAccel/matrixAccel/finalAdder/accumulate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.198%)  route 0.311ns (68.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.672     0.672    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         0.595     0.595    boundary       ConvAccel/matrixAccel/finalAdder/Clk
    SLICE_X11Y42         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[1]/Q
                         net (fo=5, routed)           0.311     1.047    boundary       ConvAccel/outputBuffer/mem_reg_0_63_0_2/DIB
    SLICE_X12Y42         RAMD64E                                      r  static         ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMB/I
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         0.864     0.864    static         ConvAccel/outputBuffer/mem_reg_0_63_0_2/WCLK
    SLICE_X12Y42         RAMD64E                                      r  static         ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMB/CLK
                         clock pessimism             -0.005     0.859                     
    SLICE_X12Y42         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.005    static           ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.005                     
                         arrival time                           1.047                     
  -------------------------------------------------------------------
                         slack                                  0.042                     

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 ConvAccel/controller/dataSet_reg[7][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLIER_INPUT_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.231ns (56.082%)  route 0.181ns (43.918%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.672     0.672    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         0.557     0.557    static         ConvAccel/controller/Clk
    SLICE_X47Y50         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[7][13]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  static         ConvAccel/controller/dataSet_reg[7][13]/Q
                         net (fo=3, routed)           0.122     0.820    static         ConvAccel/controller/dataSet_reg_n_0_[7][13]
    SLICE_X44Y49         LUT6 (Prop_lut6_I4_O)        0.045     0.865 r  static         ConvAccel/controller/MULTIPLIER_INPUT[13]_i_3/O
                         net (fo=1, routed)           0.059     0.924    static         ConvAccel/controller/MULTIPLIER_INPUT[13]_i_3_n_0
    SLICE_X44Y49         LUT5 (Prop_lut5_I4_O)        0.045     0.969 r  static         ConvAccel/controller/MULTIPLIER_INPUT[13]_i_1/O
                         net (fo=1, routed)           0.000     0.969    static         ConvAccel/controller/dataSet[13]
    SLICE_X44Y49         FDCE                                         r  static         ConvAccel/controller/MULTIPLIER_INPUT_reg[13]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         0.830     0.830    static         ConvAccel/controller/Clk
    SLICE_X44Y49         FDCE                                         r  static         ConvAccel/controller/MULTIPLIER_INPUT_reg[13]/C
                         clock pessimism              0.000     0.830                     
    SLICE_X44Y49         FDCE (Hold_fdce_C_D)         0.091     0.921    static           ConvAccel/controller/MULTIPLIER_INPUT_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.921                     
                         arrival time                           0.969                     
  -------------------------------------------------------------------
                         slack                                  0.048                     

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ConvAccel/controller/dataSet_reg[6][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/dataSet_reg[3][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.830%)  route 0.229ns (55.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.672     0.672    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         0.556     0.556    static         ConvAccel/controller/Clk
    SLICE_X49Y50         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[6][15]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  static         ConvAccel/controller/dataSet_reg[6][15]/Q
                         net (fo=3, routed)           0.229     0.926    static         ConvAccel/controller/dataSet_reg_n_0_[6][15]
    SLICE_X49Y49         LUT6 (Prop_lut6_I2_O)        0.045     0.971 r  static         ConvAccel/controller/dataSet[3][15]_i_2/O
                         net (fo=1, routed)           0.000     0.971    static         ConvAccel/controller/dataSet[3][15]_i_2_n_0
    SLICE_X49Y49         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[3][15]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         0.830     0.830    static         ConvAccel/controller/Clk
    SLICE_X49Y49         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[3][15]/C
                         clock pessimism              0.000     0.830                     
    SLICE_X49Y49         FDRE (Hold_fdre_C_D)         0.092     0.922    static           ConvAccel/controller/dataSet_reg[3][15]
  -------------------------------------------------------------------
                         required time                         -0.922                     
                         arrival time                           0.971                     
  -------------------------------------------------------------------
                         slack                                  0.049                     

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ConvAccel/matrixAccel/finalAdder/accumulate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.354%)  route 0.339ns (70.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.672     0.672    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         0.595     0.595    boundary       ConvAccel/matrixAccel/finalAdder/Clk
    SLICE_X11Y42         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[2]/Q
                         net (fo=5, routed)           0.339     1.075    boundary       ConvAccel/outputBuffer/mem_reg_0_63_0_2/DIC
    SLICE_X12Y42         RAMD64E                                      r  static         ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMC/I
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         0.864     0.864    static         ConvAccel/outputBuffer/mem_reg_0_63_0_2/WCLK
    SLICE_X12Y42         RAMD64E                                      r  static         ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMC/CLK
                         clock pessimism             -0.005     0.859                     
    SLICE_X12Y42         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.003    static           ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.003                     
                         arrival time                           1.075                     
  -------------------------------------------------------------------
                         slack                                  0.072                     

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ConvAccel/matrixAccel/finalAdder/accumulate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_192_255_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.066%)  route 0.344ns (70.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.672     0.672    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         0.595     0.595    boundary       ConvAccel/matrixAccel/finalAdder/Clk
    SLICE_X11Y42         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[1]/Q
                         net (fo=5, routed)           0.344     1.080    boundary       ConvAccel/outputBuffer/mem_reg_192_255_0_2/DIB
    SLICE_X14Y43         RAMD64E                                      r  static         ConvAccel/outputBuffer/mem_reg_192_255_0_2/RAMB/I
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         0.865     0.865    static         ConvAccel/outputBuffer/mem_reg_192_255_0_2/WCLK
    SLICE_X14Y43         RAMD64E                                      r  static         ConvAccel/outputBuffer/mem_reg_192_255_0_2/RAMB/CLK
                         clock pessimism             -0.005     0.860                     
    SLICE_X14Y43         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.006    static           ConvAccel/outputBuffer/mem_reg_192_255_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.006                     
                         arrival time                           1.080                     
  -------------------------------------------------------------------
                         slack                                  0.074                     

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_192_255_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.643%)  route 0.266ns (65.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.672     0.672    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         0.596     0.596    static         ConvAccel/outputBuffer/Clk
    SLICE_X15Y44         FDCE                                         r  static         ConvAccel/outputBuffer/wbin_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y44         FDCE (Prop_fdce_C_Q)         0.141     0.737 r  static         ConvAccel/outputBuffer/wbin_reg[0]/Q
                         net (fo=121, routed)         0.266     1.003    static         ConvAccel/outputBuffer/mem_reg_192_255_3_5/ADDRD0
    SLICE_X14Y44         RAMD64E                                      r  static         ConvAccel/outputBuffer/mem_reg_192_255_3_5/RAMA/WADR0
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         0.865     0.865    static         ConvAccel/outputBuffer/mem_reg_192_255_3_5/WCLK
    SLICE_X14Y44         RAMD64E                                      r  static         ConvAccel/outputBuffer/mem_reg_192_255_3_5/RAMA/CLK
                         clock pessimism             -0.256     0.609                     
    SLICE_X14Y44         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     0.919    static           ConvAccel/outputBuffer/mem_reg_192_255_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.919                     
                         arrival time                           1.003                     
  -------------------------------------------------------------------
                         slack                                  0.084                     

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_192_255_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.643%)  route 0.266ns (65.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.672     0.672    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         0.596     0.596    static         ConvAccel/outputBuffer/Clk
    SLICE_X15Y44         FDCE                                         r  static         ConvAccel/outputBuffer/wbin_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y44         FDCE (Prop_fdce_C_Q)         0.141     0.737 r  static         ConvAccel/outputBuffer/wbin_reg[0]/Q
                         net (fo=121, routed)         0.266     1.003    static         ConvAccel/outputBuffer/mem_reg_192_255_3_5/ADDRD0
    SLICE_X14Y44         RAMD64E                                      r  static         ConvAccel/outputBuffer/mem_reg_192_255_3_5/RAMB/WADR0
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         0.865     0.865    static         ConvAccel/outputBuffer/mem_reg_192_255_3_5/WCLK
    SLICE_X14Y44         RAMD64E                                      r  static         ConvAccel/outputBuffer/mem_reg_192_255_3_5/RAMB/CLK
                         clock pessimism             -0.256     0.609                     
    SLICE_X14Y44         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     0.919    static           ConvAccel/outputBuffer/mem_reg_192_255_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.919                     
                         arrival time                           1.003                     
  -------------------------------------------------------------------
                         slack                                  0.084                     

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_192_255_3_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.643%)  route 0.266ns (65.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.672     0.672    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         0.596     0.596    static         ConvAccel/outputBuffer/Clk
    SLICE_X15Y44         FDCE                                         r  static         ConvAccel/outputBuffer/wbin_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y44         FDCE (Prop_fdce_C_Q)         0.141     0.737 r  static         ConvAccel/outputBuffer/wbin_reg[0]/Q
                         net (fo=121, routed)         0.266     1.003    static         ConvAccel/outputBuffer/mem_reg_192_255_3_5/ADDRD0
    SLICE_X14Y44         RAMD64E                                      r  static         ConvAccel/outputBuffer/mem_reg_192_255_3_5/RAMC/WADR0
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         0.865     0.865    static         ConvAccel/outputBuffer/mem_reg_192_255_3_5/WCLK
    SLICE_X14Y44         RAMD64E                                      r  static         ConvAccel/outputBuffer/mem_reg_192_255_3_5/RAMC/CLK
                         clock pessimism             -0.256     0.609                     
    SLICE_X14Y44         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     0.919    static           ConvAccel/outputBuffer/mem_reg_192_255_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.919                     
                         arrival time                           1.003                     
  -------------------------------------------------------------------
                         slack                                  0.084                     

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_192_255_3_5/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.643%)  route 0.266ns (65.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.672     0.672    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         0.596     0.596    static         ConvAccel/outputBuffer/Clk
    SLICE_X15Y44         FDCE                                         r  static         ConvAccel/outputBuffer/wbin_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y44         FDCE (Prop_fdce_C_Q)         0.141     0.737 r  static         ConvAccel/outputBuffer/wbin_reg[0]/Q
                         net (fo=121, routed)         0.266     1.003    static         ConvAccel/outputBuffer/mem_reg_192_255_3_5/ADDRD0
    SLICE_X14Y44         RAMD64E                                      r  static         ConvAccel/outputBuffer/mem_reg_192_255_3_5/RAMD/WADR0
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         0.865     0.865    static         ConvAccel/outputBuffer/mem_reg_192_255_3_5/WCLK
    SLICE_X14Y44         RAMD64E                                      r  static         ConvAccel/outputBuffer/mem_reg_192_255_3_5/RAMD/CLK
                         clock pessimism             -0.256     0.609                     
    SLICE_X14Y44         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     0.919    static           ConvAccel/outputBuffer/mem_reg_192_255_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.919                     
                         arrival time                           1.003                     
  -------------------------------------------------------------------
                         slack                                  0.084                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_2_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   processer/design_2_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y20   rbin_reg_rep[7]_i_2/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y21   rbin_reg_rep[7]_i_2__0/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y18      ConvAccel/matrixAccel/genblk3[1].inputMulti/product_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X4Y18      ConvAccel/matrixAccel/genblk3[2].inputMulti/product_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y18      ConvAccel/matrixAccel/genblk3[0].inputMulti/product_reg/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X58Y45     ConvAccel/controller/ADDst_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X59Y43     ConvAccel/controller/CTRL_RST_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X50Y45     ConvAccel/controller/FINALADD_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y42     ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y42     ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y42     ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y42     ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X16Y46     ConvAccel/outputBuffer/mem_reg_0_63_15_15/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X16Y46     ConvAccel/outputBuffer/mem_reg_0_63_15_15/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y46     ConvAccel/outputBuffer/mem_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y46     ConvAccel/outputBuffer/mem_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y46     ConvAccel/outputBuffer/mem_reg_0_63_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y46     ConvAccel/outputBuffer/mem_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y42     ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y42     ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y42     ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y42     ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y48     ConvAccel/outputBuffer/mem_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y48     ConvAccel/outputBuffer/mem_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y48     ConvAccel/outputBuffer/mem_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y48     ConvAccel/outputBuffer/mem_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X16Y46     ConvAccel/outputBuffer/mem_reg_0_63_15_15/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X16Y46     ConvAccel/outputBuffer/mem_reg_0_63_15_15/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_2_clk_wiz_0_0
  To Clock:  clkfbout_design_2_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_2_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   processer/design_2_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.399ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.780ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/finalAdder/accumulate_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.101ns  (logic 0.580ns (9.507%)  route 5.521ns (90.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 11.582 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.713     3.007    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         1.104     4.567    static         processer/Rst_tri_o[0]
    SLICE_X59Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.691 r  static         processer/finalAdder_i_1/O
                         net (fo=137, routed)         4.416     9.108    boundary       ConvAccel/matrixAccel/finalAdder/Rst
    SLICE_X11Y49         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[28]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.582    11.582    boundary       ConvAccel/matrixAccel/finalAdder/Clk
    SLICE_X11Y49         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[28]/C
                         clock pessimism              0.000    11.582                     
                         clock uncertainty           -0.266    11.316                     
    SLICE_X11Y49         FDRE (Setup_fdre_C_R)       -0.429    10.887    reconfigurable   ConvAccel/matrixAccel/finalAdder/accumulate_reg[28]
  -------------------------------------------------------------------
                         required time                         10.887                     
                         arrival time                          -9.108                     
  -------------------------------------------------------------------
                         slack                                  1.780                     

Slack (MET) :             1.780ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/finalAdder/accumulate_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.101ns  (logic 0.580ns (9.507%)  route 5.521ns (90.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 11.582 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.713     3.007    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         1.104     4.567    static         processer/Rst_tri_o[0]
    SLICE_X59Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.691 r  static         processer/finalAdder_i_1/O
                         net (fo=137, routed)         4.416     9.108    boundary       ConvAccel/matrixAccel/finalAdder/Rst
    SLICE_X11Y49         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[29]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.582    11.582    boundary       ConvAccel/matrixAccel/finalAdder/Clk
    SLICE_X11Y49         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[29]/C
                         clock pessimism              0.000    11.582                     
                         clock uncertainty           -0.266    11.316                     
    SLICE_X11Y49         FDRE (Setup_fdre_C_R)       -0.429    10.887    reconfigurable   ConvAccel/matrixAccel/finalAdder/accumulate_reg[29]
  -------------------------------------------------------------------
                         required time                         10.887                     
                         arrival time                          -9.108                     
  -------------------------------------------------------------------
                         slack                                  1.780                     

Slack (MET) :             1.780ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/finalAdder/accumulate_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.101ns  (logic 0.580ns (9.507%)  route 5.521ns (90.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 11.582 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.713     3.007    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         1.104     4.567    static         processer/Rst_tri_o[0]
    SLICE_X59Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.691 r  static         processer/finalAdder_i_1/O
                         net (fo=137, routed)         4.416     9.108    boundary       ConvAccel/matrixAccel/finalAdder/Rst
    SLICE_X11Y49         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[30]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.582    11.582    boundary       ConvAccel/matrixAccel/finalAdder/Clk
    SLICE_X11Y49         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[30]/C
                         clock pessimism              0.000    11.582                     
                         clock uncertainty           -0.266    11.316                     
    SLICE_X11Y49         FDRE (Setup_fdre_C_R)       -0.429    10.887    reconfigurable   ConvAccel/matrixAccel/finalAdder/accumulate_reg[30]
  -------------------------------------------------------------------
                         required time                         10.887                     
                         arrival time                          -9.108                     
  -------------------------------------------------------------------
                         slack                                  1.780                     

Slack (MET) :             1.780ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/finalAdder/accumulate_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.101ns  (logic 0.580ns (9.507%)  route 5.521ns (90.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 11.582 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.713     3.007    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         1.104     4.567    static         processer/Rst_tri_o[0]
    SLICE_X59Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.691 r  static         processer/finalAdder_i_1/O
                         net (fo=137, routed)         4.416     9.108    boundary       ConvAccel/matrixAccel/finalAdder/Rst
    SLICE_X11Y49         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[31]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.582    11.582    boundary       ConvAccel/matrixAccel/finalAdder/Clk
    SLICE_X11Y49         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[31]/C
                         clock pessimism              0.000    11.582                     
                         clock uncertainty           -0.266    11.316                     
    SLICE_X11Y49         FDRE (Setup_fdre_C_R)       -0.429    10.887    reconfigurable   ConvAccel/matrixAccel/finalAdder/accumulate_reg[31]
  -------------------------------------------------------------------
                         required time                         10.887                     
                         arrival time                          -9.108                     
  -------------------------------------------------------------------
                         slack                                  1.780                     

Slack (MET) :             1.918ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/finalAdder/accumulate_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.580ns (9.728%)  route 5.382ns (90.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 11.582 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.713     3.007    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         1.104     4.567    static         processer/Rst_tri_o[0]
    SLICE_X59Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.691 r  static         processer/finalAdder_i_1/O
                         net (fo=137, routed)         4.278     8.969    boundary       ConvAccel/matrixAccel/finalAdder/Rst
    SLICE_X11Y48         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[24]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.582    11.582    boundary       ConvAccel/matrixAccel/finalAdder/Clk
    SLICE_X11Y48         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[24]/C
                         clock pessimism              0.000    11.582                     
                         clock uncertainty           -0.266    11.316                     
    SLICE_X11Y48         FDRE (Setup_fdre_C_R)       -0.429    10.887    reconfigurable   ConvAccel/matrixAccel/finalAdder/accumulate_reg[24]
  -------------------------------------------------------------------
                         required time                         10.887                     
                         arrival time                          -8.969                     
  -------------------------------------------------------------------
                         slack                                  1.918                     

Slack (MET) :             1.918ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/finalAdder/accumulate_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.580ns (9.728%)  route 5.382ns (90.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 11.582 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.713     3.007    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         1.104     4.567    static         processer/Rst_tri_o[0]
    SLICE_X59Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.691 r  static         processer/finalAdder_i_1/O
                         net (fo=137, routed)         4.278     8.969    boundary       ConvAccel/matrixAccel/finalAdder/Rst
    SLICE_X11Y48         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[25]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.582    11.582    boundary       ConvAccel/matrixAccel/finalAdder/Clk
    SLICE_X11Y48         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[25]/C
                         clock pessimism              0.000    11.582                     
                         clock uncertainty           -0.266    11.316                     
    SLICE_X11Y48         FDRE (Setup_fdre_C_R)       -0.429    10.887    reconfigurable   ConvAccel/matrixAccel/finalAdder/accumulate_reg[25]
  -------------------------------------------------------------------
                         required time                         10.887                     
                         arrival time                          -8.969                     
  -------------------------------------------------------------------
                         slack                                  1.918                     

Slack (MET) :             1.918ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/finalAdder/accumulate_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.580ns (9.728%)  route 5.382ns (90.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 11.582 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.713     3.007    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         1.104     4.567    static         processer/Rst_tri_o[0]
    SLICE_X59Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.691 r  static         processer/finalAdder_i_1/O
                         net (fo=137, routed)         4.278     8.969    boundary       ConvAccel/matrixAccel/finalAdder/Rst
    SLICE_X11Y48         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[26]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.582    11.582    boundary       ConvAccel/matrixAccel/finalAdder/Clk
    SLICE_X11Y48         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[26]/C
                         clock pessimism              0.000    11.582                     
                         clock uncertainty           -0.266    11.316                     
    SLICE_X11Y48         FDRE (Setup_fdre_C_R)       -0.429    10.887    reconfigurable   ConvAccel/matrixAccel/finalAdder/accumulate_reg[26]
  -------------------------------------------------------------------
                         required time                         10.887                     
                         arrival time                          -8.969                     
  -------------------------------------------------------------------
                         slack                                  1.918                     

Slack (MET) :             1.918ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/finalAdder/accumulate_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.580ns (9.728%)  route 5.382ns (90.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 11.582 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.713     3.007    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         1.104     4.567    static         processer/Rst_tri_o[0]
    SLICE_X59Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.691 r  static         processer/finalAdder_i_1/O
                         net (fo=137, routed)         4.278     8.969    boundary       ConvAccel/matrixAccel/finalAdder/Rst
    SLICE_X11Y48         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[27]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.582    11.582    boundary       ConvAccel/matrixAccel/finalAdder/Clk
    SLICE_X11Y48         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[27]/C
                         clock pessimism              0.000    11.582                     
                         clock uncertainty           -0.266    11.316                     
    SLICE_X11Y48         FDRE (Setup_fdre_C_R)       -0.429    10.887    reconfigurable   ConvAccel/matrixAccel/finalAdder/accumulate_reg[27]
  -------------------------------------------------------------------
                         required time                         10.887                     
                         arrival time                          -8.969                     
  -------------------------------------------------------------------
                         slack                                  1.918                     

Slack (MET) :             2.066ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/finalAdder/accumulate_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.814ns  (logic 0.580ns (9.976%)  route 5.234ns (90.024%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 11.582 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.713     3.007    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         1.104     4.567    static         processer/Rst_tri_o[0]
    SLICE_X59Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.691 r  static         processer/finalAdder_i_1/O
                         net (fo=137, routed)         4.130     8.821    boundary       ConvAccel/matrixAccel/finalAdder/Rst
    SLICE_X11Y47         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[20]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.582    11.582    boundary       ConvAccel/matrixAccel/finalAdder/Clk
    SLICE_X11Y47         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[20]/C
                         clock pessimism              0.000    11.582                     
                         clock uncertainty           -0.266    11.316                     
    SLICE_X11Y47         FDRE (Setup_fdre_C_R)       -0.429    10.887    reconfigurable   ConvAccel/matrixAccel/finalAdder/accumulate_reg[20]
  -------------------------------------------------------------------
                         required time                         10.887                     
                         arrival time                          -8.821                     
  -------------------------------------------------------------------
                         slack                                  2.066                     

Slack (MET) :             2.066ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/finalAdder/accumulate_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.814ns  (logic 0.580ns (9.976%)  route 5.234ns (90.024%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 11.582 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.713     3.007    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         1.104     4.567    static         processer/Rst_tri_o[0]
    SLICE_X59Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.691 r  static         processer/finalAdder_i_1/O
                         net (fo=137, routed)         4.130     8.821    boundary       ConvAccel/matrixAccel/finalAdder/Rst
    SLICE_X11Y47         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[21]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.582    11.582    boundary       ConvAccel/matrixAccel/finalAdder/Clk
    SLICE_X11Y47         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[21]/C
                         clock pessimism              0.000    11.582                     
                         clock uncertainty           -0.266    11.316                     
    SLICE_X11Y47         FDRE (Setup_fdre_C_R)       -0.429    10.887    reconfigurable   ConvAccel/matrixAccel/finalAdder/accumulate_reg[21]
  -------------------------------------------------------------------
                         required time                         10.887                     
                         arrival time                          -8.821                     
  -------------------------------------------------------------------
                         slack                                  2.066                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rbin_reg_rep[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.186ns (8.639%)  route 1.967ns (91.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.543     0.879    static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y75         FDRE                                         r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=15, routed)          1.967     2.987    static         ConvAccel/outputBuffer/rd_tri_o[0]
    SLICE_X19Y42         LUT3 (Prop_lut3_I1_O)        0.045     3.032 r  static         ConvAccel/outputBuffer/rbin_rep[0]_i_1/O
                         net (fo=1, routed)           0.000     3.032    static         ConvAccel/outputBuffer/rbin_rep[0]_i_1_n_0
    SLICE_X19Y42         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg_rep[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.099     1.099    static         processer/Clk
    SLICE_X49Y50         LUT3 (Prop_lut3_I2_O)        0.056     1.155 r  static         processer/rbin_rep[7]_i_4__0/O
                         net (fo=1, routed)           0.227     1.382    static         processer_n_27
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.411 r  static         rbin_reg_rep[7]_i_2__0/O
                         net (fo=45, routed)          0.864     2.275    static         ConvAccel/outputBuffer/outBuffClk
    SLICE_X19Y42         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg_rep[0]/C
                         clock pessimism              0.000     2.275                     
                         clock uncertainty            0.266     2.541                     
    SLICE_X19Y42         FDCE (Hold_fdce_C_D)         0.092     2.633    static           ConvAccel/outputBuffer/rbin_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         -2.633                     
                         arrival time                           3.032                     
  -------------------------------------------------------------------
                         slack                                  0.399                     

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rbin_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.186ns (8.635%)  route 1.968ns (91.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.543     0.879    static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y75         FDRE                                         r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=15, routed)          1.968     2.988    static         ConvAccel/outputBuffer/rd_tri_o[0]
    SLICE_X19Y42         LUT6 (Prop_lut6_I4_O)        0.045     3.033 r  static         ConvAccel/outputBuffer/rbin[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.033    static         ConvAccel/outputBuffer/rbin[3]_i_1__0_n_0
    SLICE_X19Y42         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.099     1.099    static         processer/Clk
    SLICE_X49Y50         LUT3 (Prop_lut3_I2_O)        0.056     1.155 r  static         processer/rbin_rep[7]_i_4__0/O
                         net (fo=1, routed)           0.227     1.382    static         processer_n_27
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.411 r  static         rbin_reg_rep[7]_i_2__0/O
                         net (fo=45, routed)          0.864     2.275    static         ConvAccel/outputBuffer/outBuffClk
    SLICE_X19Y42         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg[3]/C
                         clock pessimism              0.000     2.275                     
                         clock uncertainty            0.266     2.541                     
    SLICE_X19Y42         FDCE (Hold_fdce_C_D)         0.092     2.633    static           ConvAccel/outputBuffer/rbin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.633                     
                         arrival time                           3.033                     
  -------------------------------------------------------------------
                         slack                                  0.400                     

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rbin_reg_rep[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.219ns  (logic 0.186ns (8.382%)  route 2.033ns (91.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.543     0.879    static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y75         FDRE                                         r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=15, routed)          2.033     3.053    static         ConvAccel/outputBuffer/rd_tri_o[0]
    SLICE_X18Y42         LUT6 (Prop_lut6_I4_O)        0.045     3.098 r  static         ConvAccel/outputBuffer/rbin_rep[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.098    static         ConvAccel/outputBuffer/rbin_rep[3]_i_1__0_n_0
    SLICE_X18Y42         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg_rep[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.099     1.099    static         processer/Clk
    SLICE_X49Y50         LUT3 (Prop_lut3_I2_O)        0.056     1.155 r  static         processer/rbin_rep[7]_i_4__0/O
                         net (fo=1, routed)           0.227     1.382    static         processer_n_27
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.411 r  static         rbin_reg_rep[7]_i_2__0/O
                         net (fo=45, routed)          0.864     2.275    static         ConvAccel/outputBuffer/outBuffClk
    SLICE_X18Y42         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg_rep[3]/C
                         clock pessimism              0.000     2.275                     
                         clock uncertainty            0.266     2.541                     
    SLICE_X18Y42         FDCE (Hold_fdce_C_D)         0.121     2.662    static           ConvAccel/outputBuffer/rbin_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         -2.662                     
                         arrival time                           3.098                     
  -------------------------------------------------------------------
                         slack                                  0.436                     

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rbin_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.224ns  (logic 0.186ns (8.364%)  route 2.038ns (91.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.543     0.879    static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y75         FDRE                                         r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=15, routed)          2.038     3.058    static         ConvAccel/outputBuffer/rd_tri_o[0]
    SLICE_X18Y42         LUT4 (Prop_lut4_I3_O)        0.045     3.103 r  static         ConvAccel/outputBuffer/rbin[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.103    static         ConvAccel/outputBuffer/rbin[1]_i_1__0_n_0
    SLICE_X18Y42         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.099     1.099    static         processer/Clk
    SLICE_X49Y50         LUT3 (Prop_lut3_I2_O)        0.056     1.155 r  static         processer/rbin_rep[7]_i_4__0/O
                         net (fo=1, routed)           0.227     1.382    static         processer_n_27
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.411 r  static         rbin_reg_rep[7]_i_2__0/O
                         net (fo=45, routed)          0.864     2.275    static         ConvAccel/outputBuffer/outBuffClk
    SLICE_X18Y42         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg[1]/C
                         clock pessimism              0.000     2.275                     
                         clock uncertainty            0.266     2.541                     
    SLICE_X18Y42         FDCE (Hold_fdce_C_D)         0.120     2.661    static           ConvAccel/outputBuffer/rbin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.661                     
                         arrival time                           3.103                     
  -------------------------------------------------------------------
                         slack                                  0.442                     

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rbin_reg_rep[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 0.184ns (8.056%)  route 2.100ns (91.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.543     0.879    static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y75         FDRE                                         r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=15, routed)          2.100     3.120    static         ConvAccel/outputBuffer/rd_tri_o[0]
    SLICE_X19Y42         LUT5 (Prop_lut5_I2_O)        0.043     3.163 r  static         ConvAccel/outputBuffer/rbin_rep[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.163    static         ConvAccel/outputBuffer/rbin_rep[2]_i_1__0_n_0
    SLICE_X19Y42         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg_rep[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.099     1.099    static         processer/Clk
    SLICE_X49Y50         LUT3 (Prop_lut3_I2_O)        0.056     1.155 r  static         processer/rbin_rep[7]_i_4__0/O
                         net (fo=1, routed)           0.227     1.382    static         processer_n_27
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.411 r  static         rbin_reg_rep[7]_i_2__0/O
                         net (fo=45, routed)          0.864     2.275    static         ConvAccel/outputBuffer/outBuffClk
    SLICE_X19Y42         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg_rep[2]/C
                         clock pessimism              0.000     2.275                     
                         clock uncertainty            0.266     2.541                     
    SLICE_X19Y42         FDCE (Hold_fdce_C_D)         0.107     2.648    static           ConvAccel/outputBuffer/rbin_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         -2.648                     
                         arrival time                           3.163                     
  -------------------------------------------------------------------
                         slack                                  0.515                     

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rbin_reg_rep[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.185ns (8.097%)  route 2.100ns (91.903%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.543     0.879    static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y75         FDRE                                         r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=15, routed)          2.100     3.120    static         ConvAccel/outputBuffer/rd_tri_o[0]
    SLICE_X19Y42         LUT4 (Prop_lut4_I3_O)        0.044     3.164 r  static         ConvAccel/outputBuffer/rbin_rep[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.164    static         ConvAccel/outputBuffer/rbin_rep[1]_i_1__0_n_0
    SLICE_X19Y42         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg_rep[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.099     1.099    static         processer/Clk
    SLICE_X49Y50         LUT3 (Prop_lut3_I2_O)        0.056     1.155 r  static         processer/rbin_rep[7]_i_4__0/O
                         net (fo=1, routed)           0.227     1.382    static         processer_n_27
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.411 r  static         rbin_reg_rep[7]_i_2__0/O
                         net (fo=45, routed)          0.864     2.275    static         ConvAccel/outputBuffer/outBuffClk
    SLICE_X19Y42         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg_rep[1]/C
                         clock pessimism              0.000     2.275                     
                         clock uncertainty            0.266     2.541                     
    SLICE_X19Y42         FDCE (Hold_fdce_C_D)         0.107     2.648    static           ConvAccel/outputBuffer/rbin_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         -2.648                     
                         arrival time                           3.164                     
  -------------------------------------------------------------------
                         slack                                  0.516                     

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rbin_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.186ns (8.137%)  route 2.100ns (91.863%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.543     0.879    static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y75         FDRE                                         r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=15, routed)          2.100     3.120    static         ConvAccel/outputBuffer/rd_tri_o[0]
    SLICE_X19Y42         LUT5 (Prop_lut5_I2_O)        0.045     3.165 r  static         ConvAccel/outputBuffer/rbin[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.165    static         ConvAccel/outputBuffer/rbin[2]_i_1__0_n_0
    SLICE_X19Y42         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.099     1.099    static         processer/Clk
    SLICE_X49Y50         LUT3 (Prop_lut3_I2_O)        0.056     1.155 r  static         processer/rbin_rep[7]_i_4__0/O
                         net (fo=1, routed)           0.227     1.382    static         processer_n_27
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.411 r  static         rbin_reg_rep[7]_i_2__0/O
                         net (fo=45, routed)          0.864     2.275    static         ConvAccel/outputBuffer/outBuffClk
    SLICE_X19Y42         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg[2]/C
                         clock pessimism              0.000     2.275                     
                         clock uncertainty            0.266     2.541                     
    SLICE_X19Y42         FDCE (Hold_fdce_C_D)         0.092     2.633    static           ConvAccel/outputBuffer/rbin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.633                     
                         arrival time                           3.165                     
  -------------------------------------------------------------------
                         slack                                  0.532                     

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rbin_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.186ns (8.137%)  route 2.100ns (91.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.543     0.879    static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y75         FDRE                                         r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=15, routed)          2.100     3.120    static         ConvAccel/outputBuffer/rd_tri_o[0]
    SLICE_X19Y42         LUT3 (Prop_lut3_I1_O)        0.045     3.165 r  static         ConvAccel/outputBuffer/rbin[0]_i_1/O
                         net (fo=1, routed)           0.000     3.165    static         ConvAccel/outputBuffer/rbin[0]_i_1_n_0
    SLICE_X19Y42         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.099     1.099    static         processer/Clk
    SLICE_X49Y50         LUT3 (Prop_lut3_I2_O)        0.056     1.155 r  static         processer/rbin_rep[7]_i_4__0/O
                         net (fo=1, routed)           0.227     1.382    static         processer_n_27
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.411 r  static         rbin_reg_rep[7]_i_2__0/O
                         net (fo=45, routed)          0.864     2.275    static         ConvAccel/outputBuffer/outBuffClk
    SLICE_X19Y42         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg[0]/C
                         clock pessimism              0.000     2.275                     
                         clock uncertainty            0.266     2.541                     
    SLICE_X19Y42         FDCE (Hold_fdce_C_D)         0.091     2.632    static           ConvAccel/outputBuffer/rbin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.632                     
                         arrival time                           3.165                     
  -------------------------------------------------------------------
                         slack                                  0.533                     

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/RDst_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.187ns (19.927%)  route 0.751ns (80.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.547     0.883    static         processer/design_2_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y80         FDRE                                         r  static         processer/design_2_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X49Y80         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  static         processer/design_2_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=47, routed)          0.751     1.775    static         ConvAccel/controller/newline_tri_o[0]
    SLICE_X52Y50         LUT4 (Prop_lut4_I2_O)        0.046     1.821 r  static         ConvAccel/controller/RDst_i_1/O
                         net (fo=1, routed)           0.000     1.821    static         ConvAccel/controller/RDst_i_1_n_0
    SLICE_X52Y50         FDCE                                         r  static         ConvAccel/controller/RDst_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         0.821     0.821    static         ConvAccel/controller/Clk
    SLICE_X52Y50         FDCE                                         r  static         ConvAccel/controller/RDst_reg/C
                         clock pessimism              0.000     0.821                     
                         clock uncertainty            0.266     1.087                     
    SLICE_X52Y50         FDCE (Hold_fdce_C_D)         0.105     1.192    static           ConvAccel/controller/RDst_reg
  -------------------------------------------------------------------
                         required time                         -1.192                     
                         arrival time                           1.821                     
  -------------------------------------------------------------------
                         slack                                  0.629                     

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rgray_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.231ns (9.226%)  route 2.273ns (90.774%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.543     0.879    static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y75         FDRE                                         r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.141     1.020 f  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=15, routed)          1.898     2.918    static         ConvAccel/outputBuffer/rd_tri_o[0]
    SLICE_X18Y42         LUT5 (Prop_lut5_I1_O)        0.045     2.963 r  static         ConvAccel/outputBuffer/rbin_rep[7]_i_3__0/O
                         net (fo=14, routed)          0.375     3.337    static         ConvAccel/outputBuffer/rbin_rep[7]_i_3__0_n_0
    SLICE_X16Y40         LUT6 (Prop_lut6_I3_O)        0.045     3.382 r  static         ConvAccel/outputBuffer/rgray[6]_i_1__0/O
                         net (fo=2, routed)           0.000     3.382    static         ConvAccel/outputBuffer/rgraynext[6]
    SLICE_X16Y40         FDCE                                         r  static         ConvAccel/outputBuffer/rgray_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.099     1.099    static         processer/Clk
    SLICE_X49Y50         LUT3 (Prop_lut3_I2_O)        0.056     1.155 r  static         processer/rbin_rep[7]_i_4__0/O
                         net (fo=1, routed)           0.227     1.382    static         processer_n_27
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.411 r  static         rbin_reg_rep[7]_i_2__0/O
                         net (fo=45, routed)          0.864     2.275    static         ConvAccel/outputBuffer/outBuffClk
    SLICE_X16Y40         FDCE                                         r  static         ConvAccel/outputBuffer/rgray_reg[6]/C
                         clock pessimism              0.000     2.275                     
                         clock uncertainty            0.266     2.541                     
    SLICE_X16Y40         FDCE (Hold_fdce_C_D)         0.120     2.661    static           ConvAccel/outputBuffer/rgray_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.661                     
                         arrival time                           3.382                     
  -------------------------------------------------------------------
                         slack                                  0.721                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/wbin_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.194ns  (logic 0.456ns (6.339%)  route 6.738ns (93.661%))
  Logic Levels:           0  
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.713     3.007    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     3.463 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         6.738    10.201    static         ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X15Y39         FDCE                                         f  static         ConvAccel/outputBuffer/wbin_reg[7]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.578    11.578    static         ConvAccel/outputBuffer/Clk
    SLICE_X15Y39         FDCE                                         r  static         ConvAccel/outputBuffer/wbin_reg[7]/C
                         clock pessimism              0.000    11.578                     
                         clock uncertainty           -0.266    11.312                     
    SLICE_X15Y39         FDCE (Recov_fdce_C_CLR)     -0.405    10.907    static           ConvAccel/outputBuffer/wbin_reg[7]
  -------------------------------------------------------------------
                         required time                         10.907                     
                         arrival time                         -10.201                     
  -------------------------------------------------------------------
                         slack                                  0.706                     

Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/wgray_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.194ns  (logic 0.456ns (6.339%)  route 6.738ns (93.661%))
  Logic Levels:           0  
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.713     3.007    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     3.463 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         6.738    10.201    static         ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X15Y39         FDCE                                         f  static         ConvAccel/outputBuffer/wgray_reg[6]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.578    11.578    static         ConvAccel/outputBuffer/Clk
    SLICE_X15Y39         FDCE                                         r  static         ConvAccel/outputBuffer/wgray_reg[6]/C
                         clock pessimism              0.000    11.578                     
                         clock uncertainty           -0.266    11.312                     
    SLICE_X15Y39         FDCE (Recov_fdce_C_CLR)     -0.405    10.907    static           ConvAccel/outputBuffer/wgray_reg[6]
  -------------------------------------------------------------------
                         required time                         10.907                     
                         arrival time                         -10.201                     
  -------------------------------------------------------------------
                         slack                                  0.706                     

Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/wq1_rgray_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.194ns  (logic 0.456ns (6.339%)  route 6.738ns (93.661%))
  Logic Levels:           0  
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.713     3.007    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     3.463 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         6.738    10.201    static         ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X15Y39         FDCE                                         f  static         ConvAccel/outputBuffer/wq1_rgray_reg[6]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.578    11.578    static         ConvAccel/outputBuffer/Clk
    SLICE_X15Y39         FDCE                                         r  static         ConvAccel/outputBuffer/wq1_rgray_reg[6]/C
                         clock pessimism              0.000    11.578                     
                         clock uncertainty           -0.266    11.312                     
    SLICE_X15Y39         FDCE (Recov_fdce_C_CLR)     -0.405    10.907    static           ConvAccel/outputBuffer/wq1_rgray_reg[6]
  -------------------------------------------------------------------
                         required time                         10.907                     
                         arrival time                         -10.201                     
  -------------------------------------------------------------------
                         slack                                  0.706                     

Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/wq2_rgray_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.194ns  (logic 0.456ns (6.339%)  route 6.738ns (93.661%))
  Logic Levels:           0  
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.713     3.007    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     3.463 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         6.738    10.201    static         ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X15Y39         FDCE                                         f  static         ConvAccel/outputBuffer/wq2_rgray_reg[6]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.578    11.578    static         ConvAccel/outputBuffer/Clk
    SLICE_X15Y39         FDCE                                         r  static         ConvAccel/outputBuffer/wq2_rgray_reg[6]/C
                         clock pessimism              0.000    11.578                     
                         clock uncertainty           -0.266    11.312                     
    SLICE_X15Y39         FDCE (Recov_fdce_C_CLR)     -0.405    10.907    static           ConvAccel/outputBuffer/wq2_rgray_reg[6]
  -------------------------------------------------------------------
                         required time                         10.907                     
                         arrival time                         -10.201                     
  -------------------------------------------------------------------
                         slack                                  0.706                     

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/wq1_rgray_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.174ns  (logic 0.456ns (6.356%)  route 6.718ns (93.644%))
  Logic Levels:           0  
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.713     3.007    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     3.463 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         6.718    10.181    static         ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X19Y39         FDCE                                         f  static         ConvAccel/outputBuffer/wq1_rgray_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.578    11.578    static         ConvAccel/outputBuffer/Clk
    SLICE_X19Y39         FDCE                                         r  static         ConvAccel/outputBuffer/wq1_rgray_reg[1]/C
                         clock pessimism              0.000    11.578                     
                         clock uncertainty           -0.266    11.312                     
    SLICE_X19Y39         FDCE (Recov_fdce_C_CLR)     -0.405    10.907    static           ConvAccel/outputBuffer/wq1_rgray_reg[1]
  -------------------------------------------------------------------
                         required time                         10.907                     
                         arrival time                         -10.181                     
  -------------------------------------------------------------------
                         slack                                  0.726                     

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/wq1_rgray_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.174ns  (logic 0.456ns (6.356%)  route 6.718ns (93.644%))
  Logic Levels:           0  
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.713     3.007    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     3.463 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         6.718    10.181    static         ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X19Y39         FDCE                                         f  static         ConvAccel/outputBuffer/wq1_rgray_reg[7]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.578    11.578    static         ConvAccel/outputBuffer/Clk
    SLICE_X19Y39         FDCE                                         r  static         ConvAccel/outputBuffer/wq1_rgray_reg[7]/C
                         clock pessimism              0.000    11.578                     
                         clock uncertainty           -0.266    11.312                     
    SLICE_X19Y39         FDCE (Recov_fdce_C_CLR)     -0.405    10.907    static           ConvAccel/outputBuffer/wq1_rgray_reg[7]
  -------------------------------------------------------------------
                         required time                         10.907                     
                         arrival time                         -10.181                     
  -------------------------------------------------------------------
                         slack                                  0.726                     

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/wgray_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.192ns  (logic 0.456ns (6.340%)  route 6.736ns (93.660%))
  Logic Levels:           0  
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 11.577 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.713     3.007    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     3.463 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         6.736    10.199    static         ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X16Y38         FDCE                                         f  static         ConvAccel/outputBuffer/wgray_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.577    11.577    static         ConvAccel/outputBuffer/Clk
    SLICE_X16Y38         FDCE                                         r  static         ConvAccel/outputBuffer/wgray_reg[0]/C
                         clock pessimism              0.000    11.577                     
                         clock uncertainty           -0.266    11.311                     
    SLICE_X16Y38         FDCE (Recov_fdce_C_CLR)     -0.361    10.950    static           ConvAccel/outputBuffer/wgray_reg[0]
  -------------------------------------------------------------------
                         required time                         10.950                     
                         arrival time                         -10.199                     
  -------------------------------------------------------------------
                         slack                                  0.751                     

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/wgray_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.192ns  (logic 0.456ns (6.340%)  route 6.736ns (93.660%))
  Logic Levels:           0  
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 11.577 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.713     3.007    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     3.463 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         6.736    10.199    static         ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X16Y38         FDCE                                         f  static         ConvAccel/outputBuffer/wgray_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.577    11.577    static         ConvAccel/outputBuffer/Clk
    SLICE_X16Y38         FDCE                                         r  static         ConvAccel/outputBuffer/wgray_reg[1]/C
                         clock pessimism              0.000    11.577                     
                         clock uncertainty           -0.266    11.311                     
    SLICE_X16Y38         FDCE (Recov_fdce_C_CLR)     -0.361    10.950    static           ConvAccel/outputBuffer/wgray_reg[1]
  -------------------------------------------------------------------
                         required time                         10.950                     
                         arrival time                         -10.199                     
  -------------------------------------------------------------------
                         slack                                  0.751                     

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/wgray_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.192ns  (logic 0.456ns (6.340%)  route 6.736ns (93.660%))
  Logic Levels:           0  
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 11.577 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.713     3.007    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     3.463 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         6.736    10.199    static         ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X16Y38         FDCE                                         f  static         ConvAccel/outputBuffer/wgray_reg[5]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.577    11.577    static         ConvAccel/outputBuffer/Clk
    SLICE_X16Y38         FDCE                                         r  static         ConvAccel/outputBuffer/wgray_reg[5]/C
                         clock pessimism              0.000    11.577                     
                         clock uncertainty           -0.266    11.311                     
    SLICE_X16Y38         FDCE (Recov_fdce_C_CLR)     -0.361    10.950    static           ConvAccel/outputBuffer/wgray_reg[5]
  -------------------------------------------------------------------
                         required time                         10.950                     
                         arrival time                         -10.199                     
  -------------------------------------------------------------------
                         slack                                  0.751                     

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/wbin_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.194ns  (logic 0.456ns (6.339%)  route 6.738ns (93.661%))
  Logic Levels:           0  
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.713     3.007    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     3.463 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         6.738    10.201    static         ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X14Y39         FDCE                                         f  static         ConvAccel/outputBuffer/wbin_reg[4]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.578    11.578    static         ConvAccel/outputBuffer/Clk
    SLICE_X14Y39         FDCE                                         r  static         ConvAccel/outputBuffer/wbin_reg[4]/C
                         clock pessimism              0.000    11.578                     
                         clock uncertainty           -0.266    11.312                     
    SLICE_X14Y39         FDCE (Recov_fdce_C_CLR)     -0.319    10.993    static           ConvAccel/outputBuffer/wbin_reg[4]
  -------------------------------------------------------------------
                         required time                         10.993                     
                         arrival time                         -10.201                     
  -------------------------------------------------------------------
                         slack                                  0.792                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLICAND_INPUT_reg[47]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.425%)  route 0.281ns (66.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.578     0.914    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     1.055 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         0.281     1.335    static         ConvAccel/controller/Rst_tri_o[0]
    SLICE_X57Y49         FDCE                                         f  static         ConvAccel/controller/MULTIPLICAND_INPUT_reg[47]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         0.853     0.853    static         ConvAccel/controller/Clk
    SLICE_X57Y49         FDCE                                         r  static         ConvAccel/controller/MULTIPLICAND_INPUT_reg[47]/C
                         clock pessimism              0.000     0.853                     
                         clock uncertainty            0.266     1.119                     
    SLICE_X57Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.027    static           ConvAccel/controller/MULTIPLICAND_INPUT_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.027                     
                         arrival time                           1.335                     
  -------------------------------------------------------------------
                         slack                                  0.308                     

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLICAND_INPUT_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.084%)  route 0.285ns (66.916%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.578     0.914    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     1.055 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         0.285     1.340    static         ConvAccel/controller/Rst_tri_o[0]
    SLICE_X56Y49         FDCE                                         f  static         ConvAccel/controller/MULTIPLICAND_INPUT_reg[15]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         0.853     0.853    static         ConvAccel/controller/Clk
    SLICE_X56Y49         FDCE                                         r  static         ConvAccel/controller/MULTIPLICAND_INPUT_reg[15]/C
                         clock pessimism              0.000     0.853                     
                         clock uncertainty            0.266     1.119                     
    SLICE_X56Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.027    static           ConvAccel/controller/MULTIPLICAND_INPUT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.027                     
                         arrival time                           1.340                     
  -------------------------------------------------------------------
                         slack                                  0.313                     

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLICAND_INPUT_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.084%)  route 0.285ns (66.916%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.578     0.914    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     1.055 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         0.285     1.340    static         ConvAccel/controller/Rst_tri_o[0]
    SLICE_X56Y49         FDCE                                         f  static         ConvAccel/controller/MULTIPLICAND_INPUT_reg[31]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         0.853     0.853    static         ConvAccel/controller/Clk
    SLICE_X56Y49         FDCE                                         r  static         ConvAccel/controller/MULTIPLICAND_INPUT_reg[31]/C
                         clock pessimism              0.000     0.853                     
                         clock uncertainty            0.266     1.119                     
    SLICE_X56Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.027    static           ConvAccel/controller/MULTIPLICAND_INPUT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.027                     
                         arrival time                           1.340                     
  -------------------------------------------------------------------
                         slack                                  0.313                     

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLICAND_INPUT_reg[45]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.909%)  route 0.330ns (70.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.578     0.914    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     1.055 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         0.330     1.385    static         ConvAccel/controller/Rst_tri_o[0]
    SLICE_X54Y49         FDCE                                         f  static         ConvAccel/controller/MULTIPLICAND_INPUT_reg[45]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         0.851     0.851    static         ConvAccel/controller/Clk
    SLICE_X54Y49         FDCE                                         r  static         ConvAccel/controller/MULTIPLICAND_INPUT_reg[45]/C
                         clock pessimism              0.000     0.851                     
                         clock uncertainty            0.266     1.117                     
    SLICE_X54Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.050    static           ConvAccel/controller/MULTIPLICAND_INPUT_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.050                     
                         arrival time                           1.385                     
  -------------------------------------------------------------------
                         slack                                  0.335                     

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLICAND_INPUT_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (30.032%)  route 0.329ns (69.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.578     0.914    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     1.055 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         0.329     1.383    static         ConvAccel/controller/Rst_tri_o[0]
    SLICE_X60Y48         FDCE                                         f  static         ConvAccel/controller/MULTIPLICAND_INPUT_reg[14]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         0.854     0.854    static         ConvAccel/controller/Clk
    SLICE_X60Y48         FDCE                                         r  static         ConvAccel/controller/MULTIPLICAND_INPUT_reg[14]/C
                         clock pessimism              0.000     0.854                     
                         clock uncertainty            0.266     1.120                     
    SLICE_X60Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.028    static           ConvAccel/controller/MULTIPLICAND_INPUT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.028                     
                         arrival time                           1.383                     
  -------------------------------------------------------------------
                         slack                                  0.355                     

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLICAND_INPUT_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (30.032%)  route 0.329ns (69.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.578     0.914    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     1.055 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         0.329     1.383    static         ConvAccel/controller/Rst_tri_o[0]
    SLICE_X60Y48         FDCE                                         f  static         ConvAccel/controller/MULTIPLICAND_INPUT_reg[30]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         0.854     0.854    static         ConvAccel/controller/Clk
    SLICE_X60Y48         FDCE                                         r  static         ConvAccel/controller/MULTIPLICAND_INPUT_reg[30]/C
                         clock pessimism              0.000     0.854                     
                         clock uncertainty            0.266     1.120                     
    SLICE_X60Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.028    static           ConvAccel/controller/MULTIPLICAND_INPUT_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.028                     
                         arrival time                           1.383                     
  -------------------------------------------------------------------
                         slack                                  0.355                     

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLICAND_INPUT_reg[46]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.141ns (26.441%)  route 0.392ns (73.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.578     0.914    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     1.055 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         0.392     1.447    static         ConvAccel/controller/Rst_tri_o[0]
    SLICE_X60Y47         FDCE                                         f  static         ConvAccel/controller/MULTIPLICAND_INPUT_reg[46]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         0.854     0.854    static         ConvAccel/controller/Clk
    SLICE_X60Y47         FDCE                                         r  static         ConvAccel/controller/MULTIPLICAND_INPUT_reg[46]/C
                         clock pessimism              0.000     0.854                     
                         clock uncertainty            0.266     1.120                     
    SLICE_X60Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.028    static           ConvAccel/controller/MULTIPLICAND_INPUT_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.028                     
                         arrival time                           1.447                     
  -------------------------------------------------------------------
                         slack                                  0.419                     

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/inputBuffer/rq1_wgray_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.141ns (7.024%)  route 1.866ns (92.976%))
  Logic Levels:           0  
  Clock Path Skew:        1.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.578     0.914    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     1.055 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         1.866     2.921    static         ConvAccel/inputBuffer/Rst_tri_o[0]
    SLICE_X45Y59         FDCE                                         f  static         ConvAccel/inputBuffer/rq1_wgray_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.105     1.105    static         ConvAccel/controller/Clk
    SLICE_X52Y50         LUT2 (Prop_lut2_I1_O)        0.056     1.161 r  static         ConvAccel/controller/rbin_rep[7]_i_4/O
                         net (fo=1, routed)           0.291     1.452    static         ConvAccel_n_27
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.481 r  static         rbin_reg_rep[7]_i_2/O
                         net (fo=45, routed)          0.823     2.304    static         ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X45Y59         FDCE                                         r  static         ConvAccel/inputBuffer/rq1_wgray_reg[2]/C
                         clock pessimism              0.000     2.304                     
                         clock uncertainty            0.266     2.570                     
    SLICE_X45Y59         FDCE (Remov_fdce_C_CLR)     -0.092     2.478    static           ConvAccel/inputBuffer/rq1_wgray_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.478                     
                         arrival time                           2.921                     
  -------------------------------------------------------------------
                         slack                                  0.443                     

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/inputBuffer/rq1_wgray_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.141ns (7.024%)  route 1.866ns (92.976%))
  Logic Levels:           0  
  Clock Path Skew:        1.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.578     0.914    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     1.055 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         1.866     2.921    static         ConvAccel/inputBuffer/Rst_tri_o[0]
    SLICE_X45Y59         FDCE                                         f  static         ConvAccel/inputBuffer/rq1_wgray_reg[6]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.105     1.105    static         ConvAccel/controller/Clk
    SLICE_X52Y50         LUT2 (Prop_lut2_I1_O)        0.056     1.161 r  static         ConvAccel/controller/rbin_rep[7]_i_4/O
                         net (fo=1, routed)           0.291     1.452    static         ConvAccel_n_27
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.481 r  static         rbin_reg_rep[7]_i_2/O
                         net (fo=45, routed)          0.823     2.304    static         ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X45Y59         FDCE                                         r  static         ConvAccel/inputBuffer/rq1_wgray_reg[6]/C
                         clock pessimism              0.000     2.304                     
                         clock uncertainty            0.266     2.570                     
    SLICE_X45Y59         FDCE (Remov_fdce_C_CLR)     -0.092     2.478    static           ConvAccel/inputBuffer/rq1_wgray_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.478                     
                         arrival time                           2.921                     
  -------------------------------------------------------------------
                         slack                                  0.443                     

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/inputBuffer/rq1_wgray_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.012ns  (logic 0.141ns (7.009%)  route 1.871ns (92.991%))
  Logic Levels:           0  
  Clock Path Skew:        1.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.578     0.914    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y52         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     1.055 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         1.871     2.925    static         ConvAccel/inputBuffer/Rst_tri_o[0]
    SLICE_X44Y59         FDCE                                         f  static         ConvAccel/inputBuffer/rq1_wgray_reg[8]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.105     1.105    static         ConvAccel/controller/Clk
    SLICE_X52Y50         LUT2 (Prop_lut2_I1_O)        0.056     1.161 r  static         ConvAccel/controller/rbin_rep[7]_i_4/O
                         net (fo=1, routed)           0.291     1.452    static         ConvAccel_n_27
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.481 r  static         rbin_reg_rep[7]_i_2/O
                         net (fo=45, routed)          0.823     2.304    static         ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X44Y59         FDCE                                         r  static         ConvAccel/inputBuffer/rq1_wgray_reg[8]/C
                         clock pessimism              0.000     2.304                     
                         clock uncertainty            0.266     2.570                     
    SLICE_X44Y59         FDCE (Remov_fdce_C_CLR)     -0.092     2.478    static           ConvAccel/inputBuffer/rq1_wgray_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.478                     
                         arrival time                           2.925                     
  -------------------------------------------------------------------
                         slack                                  0.448                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_2_clk_wiz_0_0
  To Clock:  clk_out1_design_2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.125ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.677ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.125ns  (required time - arrival time)
  Source:                 ConvAccel/controller/CTRL_RST_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/addPointer_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.580ns (26.108%)  route 1.642ns (73.892%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 11.479 - 10.000 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.980     1.980    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.729     1.729    static         ConvAccel/controller/Clk
    SLICE_X59Y43         FDCE                                         r  static         ConvAccel/controller/CTRL_RST_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X59Y43         FDCE (Prop_fdce_C_Q)         0.456     2.185 f  static         ConvAccel/controller/CTRL_RST_reg/Q
                         net (fo=2, routed)           0.354     2.539    static         processer/CTRL_RST
    SLICE_X59Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.663 f  static         processer/finalAdder_i_1/O
                         net (fo=137, routed)         1.287     3.951    static         ConvAccel/matrixAccel/rst_w_ctrl
    SLICE_X46Y52         FDCE                                         f  static         ConvAccel/matrixAccel/addPointer_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.479    11.479    static         ConvAccel/matrixAccel/Clk
    SLICE_X46Y52         FDCE                                         r  static         ConvAccel/matrixAccel/addPointer_reg[1]/C
                         clock pessimism             -0.010    11.469                     
                         clock uncertainty           -0.074    11.394                     
    SLICE_X46Y52         FDCE (Recov_fdce_C_CLR)     -0.319    11.075    static           ConvAccel/matrixAccel/addPointer_reg[1]
  -------------------------------------------------------------------
                         required time                         11.075                     
                         arrival time                          -3.951                     
  -------------------------------------------------------------------
                         slack                                  7.125                     

Slack (MET) :             7.151ns  (required time - arrival time)
  Source:                 ConvAccel/controller/CTRL_RST_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/finalReady_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.580ns (26.933%)  route 1.573ns (73.067%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 11.479 - 10.000 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.980     1.980    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.729     1.729    static         ConvAccel/controller/Clk
    SLICE_X59Y43         FDCE                                         r  static         ConvAccel/controller/CTRL_RST_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X59Y43         FDCE (Prop_fdce_C_Q)         0.456     2.185 f  static         ConvAccel/controller/CTRL_RST_reg/Q
                         net (fo=2, routed)           0.354     2.539    static         processer/CTRL_RST
    SLICE_X59Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.663 f  static         processer/finalAdder_i_1/O
                         net (fo=137, routed)         1.219     3.882    static         ConvAccel/matrixAccel/rst_w_ctrl
    SLICE_X46Y51         FDCE                                         f  static         ConvAccel/matrixAccel/finalReady_reg/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.479    11.479    static         ConvAccel/matrixAccel/Clk
    SLICE_X46Y51         FDCE                                         r  static         ConvAccel/matrixAccel/finalReady_reg/C
                         clock pessimism             -0.010    11.469                     
                         clock uncertainty           -0.074    11.394                     
    SLICE_X46Y51         FDCE (Recov_fdce_C_CLR)     -0.361    11.033    static           ConvAccel/matrixAccel/finalReady_reg
  -------------------------------------------------------------------
                         required time                         11.033                     
                         arrival time                          -3.882                     
  -------------------------------------------------------------------
                         slack                                  7.151                     

Slack (MET) :             7.193ns  (required time - arrival time)
  Source:                 ConvAccel/controller/CTRL_RST_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/addPointer_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@10.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.580ns (26.933%)  route 1.573ns (73.067%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 11.479 - 10.000 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.980     1.980    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.729     1.729    static         ConvAccel/controller/Clk
    SLICE_X59Y43         FDCE                                         r  static         ConvAccel/controller/CTRL_RST_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X59Y43         FDCE (Prop_fdce_C_Q)         0.456     2.185 f  static         ConvAccel/controller/CTRL_RST_reg/Q
                         net (fo=2, routed)           0.354     2.539    static         processer/CTRL_RST
    SLICE_X59Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.663 f  static         processer/finalAdder_i_1/O
                         net (fo=137, routed)         1.219     3.882    static         ConvAccel/matrixAccel/rst_w_ctrl
    SLICE_X46Y51         FDCE                                         f  static         ConvAccel/matrixAccel/addPointer_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    11.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         1.479    11.479    static         ConvAccel/matrixAccel/Clk
    SLICE_X46Y51         FDCE                                         r  static         ConvAccel/matrixAccel/addPointer_reg[0]/C
                         clock pessimism             -0.010    11.469                     
                         clock uncertainty           -0.074    11.394                     
    SLICE_X46Y51         FDCE (Recov_fdce_C_CLR)     -0.319    11.075    static           ConvAccel/matrixAccel/addPointer_reg[0]
  -------------------------------------------------------------------
                         required time                         11.075                     
                         arrival time                          -3.882                     
  -------------------------------------------------------------------
                         slack                                  7.193                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 ConvAccel/controller/CTRL_RST_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/addPointer_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.186ns (21.819%)  route 0.666ns (78.181%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.672     0.672    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         0.583     0.583    static         ConvAccel/controller/Clk
    SLICE_X59Y43         FDCE                                         r  static         ConvAccel/controller/CTRL_RST_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X59Y43         FDCE (Prop_fdce_C_Q)         0.141     0.724 f  static         ConvAccel/controller/CTRL_RST_reg/Q
                         net (fo=2, routed)           0.123     0.847    static         processer/CTRL_RST
    SLICE_X59Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.892 f  static         processer/finalAdder_i_1/O
                         net (fo=137, routed)         0.543     1.435    static         ConvAccel/matrixAccel/rst_w_ctrl
    SLICE_X46Y51         FDCE                                         f  static         ConvAccel/matrixAccel/addPointer_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         0.825     0.825    static         ConvAccel/matrixAccel/Clk
    SLICE_X46Y51         FDCE                                         r  static         ConvAccel/matrixAccel/addPointer_reg[0]/C
                         clock pessimism              0.000     0.825                     
    SLICE_X46Y51         FDCE (Remov_fdce_C_CLR)     -0.067     0.758    static           ConvAccel/matrixAccel/addPointer_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.758                     
                         arrival time                           1.435                     
  -------------------------------------------------------------------
                         slack                                  0.677                     

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 ConvAccel/controller/CTRL_RST_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/finalReady_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.186ns (21.819%)  route 0.666ns (78.181%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.672     0.672    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         0.583     0.583    static         ConvAccel/controller/Clk
    SLICE_X59Y43         FDCE                                         r  static         ConvAccel/controller/CTRL_RST_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X59Y43         FDCE (Prop_fdce_C_Q)         0.141     0.724 f  static         ConvAccel/controller/CTRL_RST_reg/Q
                         net (fo=2, routed)           0.123     0.847    static         processer/CTRL_RST
    SLICE_X59Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.892 f  static         processer/finalAdder_i_1/O
                         net (fo=137, routed)         0.543     1.435    static         ConvAccel/matrixAccel/rst_w_ctrl
    SLICE_X46Y51         FDCE                                         f  static         ConvAccel/matrixAccel/finalReady_reg/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         0.825     0.825    static         ConvAccel/matrixAccel/Clk
    SLICE_X46Y51         FDCE                                         r  static         ConvAccel/matrixAccel/finalReady_reg/C
                         clock pessimism              0.000     0.825                     
    SLICE_X46Y51         FDCE (Remov_fdce_C_CLR)     -0.067     0.758    static           ConvAccel/matrixAccel/finalReady_reg
  -------------------------------------------------------------------
                         required time                         -0.758                     
                         arrival time                           1.435                     
  -------------------------------------------------------------------
                         slack                                  0.677                     

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 ConvAccel/controller/CTRL_RST_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/addPointer_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.221%)  route 0.691ns (78.779%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.672     0.672    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         0.583     0.583    static         ConvAccel/controller/Clk
    SLICE_X59Y43         FDCE                                         r  static         ConvAccel/controller/CTRL_RST_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X59Y43         FDCE (Prop_fdce_C_Q)         0.141     0.724 f  static         ConvAccel/controller/CTRL_RST_reg/Q
                         net (fo=2, routed)           0.123     0.847    static         processer/CTRL_RST
    SLICE_X59Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.892 f  static         processer/finalAdder_i_1/O
                         net (fo=137, routed)         0.567     1.459    static         ConvAccel/matrixAccel/rst_w_ctrl
    SLICE_X46Y52         FDCE                                         f  static         ConvAccel/matrixAccel/addPointer_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=727, routed)         0.825     0.825    static         ConvAccel/matrixAccel/Clk
    SLICE_X46Y52         FDCE                                         r  static         ConvAccel/matrixAccel/addPointer_reg[1]/C
                         clock pessimism              0.000     0.825                     
    SLICE_X46Y52         FDCE (Remov_fdce_C_CLR)     -0.067     0.758    static           ConvAccel/matrixAccel/addPointer_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.758                     
                         arrival time                           1.459                     
  -------------------------------------------------------------------
                         slack                                  0.701                     





