// Seed: 2287609092
module module_0 (
    input wand id_0,
    input supply1 id_1,
    input supply1 id_2,
    input supply0 id_3,
    output wor id_4,
    output wire id_5,
    input wand id_6,
    input supply0 id_7,
    output supply1 id_8,
    input tri id_9,
    input wor id_10,
    input tri1 id_11,
    output tri id_12
);
  assign id_12 = 1'd0 == id_10;
  wire id_14;
  assign id_5 = 1;
  wire id_15;
  assign id_12 = id_2;
  wire id_16;
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1
);
  assign id_1 = id_0;
  wire id_3, id_4;
  assign id_1 = 1'b0;
  module_0(
      id_0, id_0, id_0, id_0, id_1, id_1, id_0, id_0, id_1, id_0, id_0, id_0, id_1
  );
endmodule
