// Seed: 3806216213
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    input id_3,
    input logic id_4,
    input id_5,
    input logic id_6,
    output logic id_7,
    output logic id_8,
    output id_9,
    input logic id_10,
    output id_11,
    input id_12
    , id_13
);
  type_24(
      1, 1, 1, id_11, ~1, id_1
  );
  logic id_14;
  logic id_15;
  logic id_16;
endmodule
