Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (win64) Build 5266912 Sun Dec 15 09:03:24 MST 2024
| Date         : Mon Apr  7 19:15:15 2025
| Host         : Simanta-TUF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.682        0.000                      0                   42        0.262        0.000                      0                   42        4.500        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.682        0.000                      0                   42        0.262        0.000                      0                   42        4.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.682ns  (required time - arrival time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_select_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 0.890ns (20.787%)  route 3.392ns (79.213%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.518     5.670 r  counter_reg[16]/Q
                         net (fo=2, routed)           1.138     6.808    counter[16]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.932 r  counter[19]_i_3/O
                         net (fo=1, routed)           0.941     7.873    counter[19]_i_3_n_0
    SLICE_X65Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.997 r  counter[19]_i_1/O
                         net (fo=22, routed)          1.312     9.310    digit_select
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124     9.434 r  digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000     9.434    digit_select[0]_i_1_n_0
    SLICE_X63Y21         FDRE                                         r  digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  digit_select_reg[0]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y21         FDRE (Setup_fdre_C_D)        0.029    15.116    digit_select_reg[0]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                  5.682    

Slack (MET) :             5.700ns  (required time - arrival time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_select_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 0.918ns (21.302%)  route 3.392ns (78.698%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.518     5.670 r  counter_reg[16]/Q
                         net (fo=2, routed)           1.138     6.808    counter[16]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.932 r  counter[19]_i_3/O
                         net (fo=1, routed)           0.941     7.873    counter[19]_i_3_n_0
    SLICE_X65Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.997 r  counter[19]_i_1/O
                         net (fo=22, routed)          1.312     9.310    digit_select
    SLICE_X63Y21         LUT3 (Prop_lut3_I1_O)        0.152     9.462 r  digit_select[1]_i_1/O
                         net (fo=1, routed)           0.000     9.462    digit_select[1]_i_1_n_0
    SLICE_X63Y21         FDRE                                         r  digit_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  digit_select_reg[1]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y21         FDRE (Setup_fdre_C_D)        0.075    15.162    digit_select_reg[1]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -9.462    
  -------------------------------------------------------------------
                         slack                                  5.700    

Slack (MET) :             5.764ns  (required time - arrival time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.766ns (20.974%)  route 2.886ns (79.026%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.518     5.670 r  counter_reg[16]/Q
                         net (fo=2, routed)           1.138     6.808    counter[16]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.932 r  counter[19]_i_3/O
                         net (fo=1, routed)           0.941     7.873    counter[19]_i_3_n_0
    SLICE_X65Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.997 r  counter[19]_i_1/O
                         net (fo=22, routed)          0.807     8.804    digit_select
    SLICE_X64Y16         FDRE                                         r  counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X64Y16         FDRE                                         r  counter_reg[17]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X64Y16         FDRE (Setup_fdre_C_R)       -0.524    14.568    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                  5.764    

Slack (MET) :             5.764ns  (required time - arrival time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.766ns (20.974%)  route 2.886ns (79.026%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.518     5.670 r  counter_reg[16]/Q
                         net (fo=2, routed)           1.138     6.808    counter[16]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.932 r  counter[19]_i_3/O
                         net (fo=1, routed)           0.941     7.873    counter[19]_i_3_n_0
    SLICE_X65Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.997 r  counter[19]_i_1/O
                         net (fo=22, routed)          0.807     8.804    digit_select
    SLICE_X64Y16         FDRE                                         r  counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X64Y16         FDRE                                         r  counter_reg[18]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X64Y16         FDRE (Setup_fdre_C_R)       -0.524    14.568    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                  5.764    

Slack (MET) :             5.764ns  (required time - arrival time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.766ns (20.974%)  route 2.886ns (79.026%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.518     5.670 r  counter_reg[16]/Q
                         net (fo=2, routed)           1.138     6.808    counter[16]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.932 r  counter[19]_i_3/O
                         net (fo=1, routed)           0.941     7.873    counter[19]_i_3_n_0
    SLICE_X65Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.997 r  counter[19]_i_1/O
                         net (fo=22, routed)          0.807     8.804    digit_select
    SLICE_X64Y16         FDRE                                         r  counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X64Y16         FDRE                                         r  counter_reg[19]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X64Y16         FDRE (Setup_fdre_C_R)       -0.524    14.568    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                  5.764    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.766ns (21.801%)  route 2.748ns (78.199%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.518     5.670 r  counter_reg[16]/Q
                         net (fo=2, routed)           1.138     6.808    counter[16]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.932 r  counter[19]_i_3/O
                         net (fo=1, routed)           0.941     7.873    counter[19]_i_3_n_0
    SLICE_X65Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.997 r  counter[19]_i_1/O
                         net (fo=22, routed)          0.669     8.666    digit_select
    SLICE_X64Y15         FDRE                                         r  counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.298    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X64Y15         FDRE (Setup_fdre_C_R)       -0.524    14.593    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -8.666    
  -------------------------------------------------------------------
                         slack                                  5.927    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.766ns (21.801%)  route 2.748ns (78.199%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.518     5.670 r  counter_reg[16]/Q
                         net (fo=2, routed)           1.138     6.808    counter[16]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.932 r  counter[19]_i_3/O
                         net (fo=1, routed)           0.941     7.873    counter[19]_i_3_n_0
    SLICE_X65Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.997 r  counter[19]_i_1/O
                         net (fo=22, routed)          0.669     8.666    digit_select
    SLICE_X64Y15         FDRE                                         r  counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  counter_reg[14]/C
                         clock pessimism              0.298    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X64Y15         FDRE (Setup_fdre_C_R)       -0.524    14.593    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -8.666    
  -------------------------------------------------------------------
                         slack                                  5.927    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.766ns (21.801%)  route 2.748ns (78.199%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.518     5.670 r  counter_reg[16]/Q
                         net (fo=2, routed)           1.138     6.808    counter[16]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.932 r  counter[19]_i_3/O
                         net (fo=1, routed)           0.941     7.873    counter[19]_i_3_n_0
    SLICE_X65Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.997 r  counter[19]_i_1/O
                         net (fo=22, routed)          0.669     8.666    digit_select
    SLICE_X64Y15         FDRE                                         r  counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  counter_reg[15]/C
                         clock pessimism              0.298    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X64Y15         FDRE (Setup_fdre_C_R)       -0.524    14.593    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -8.666    
  -------------------------------------------------------------------
                         slack                                  5.927    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.766ns (21.801%)  route 2.748ns (78.199%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.518     5.670 r  counter_reg[16]/Q
                         net (fo=2, routed)           1.138     6.808    counter[16]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.932 r  counter[19]_i_3/O
                         net (fo=1, routed)           0.941     7.873    counter[19]_i_3_n_0
    SLICE_X65Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.997 r  counter[19]_i_1/O
                         net (fo=22, routed)          0.669     8.666    digit_select
    SLICE_X64Y15         FDRE                                         r  counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  counter_reg[16]/C
                         clock pessimism              0.298    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X64Y15         FDRE (Setup_fdre_C_R)       -0.524    14.593    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -8.666    
  -------------------------------------------------------------------
                         slack                                  5.927    

Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 0.766ns (21.970%)  route 2.721ns (78.030%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.518     5.670 r  counter_reg[16]/Q
                         net (fo=2, routed)           1.138     6.808    counter[16]
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.932 r  counter[19]_i_3/O
                         net (fo=1, routed)           0.941     7.873    counter[19]_i_3_n_0
    SLICE_X65Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.997 r  counter[19]_i_1/O
                         net (fo=22, routed)          0.642     8.639    digit_select
    SLICE_X64Y12         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.515    14.856    clk_IBUF_BUFG
    SLICE_X64Y12         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X64Y12         FDRE (Setup_fdre_C_R)       -0.524    14.571    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                          -8.639    
  -------------------------------------------------------------------
                         slack                                  5.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X65Y12         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDRE (Prop_fdre_C_Q)         0.141     1.616 f  counter_reg[0]/Q
                         net (fo=3, routed)           0.167     1.783    counter[0]
    SLICE_X65Y12         LUT1 (Prop_lut1_I0_O)        0.045     1.828 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.828    counter[0]_i_1_n_0
    SLICE_X65Y12         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X65Y12         FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X65Y12         FDRE (Hold_fdre_C_D)         0.091     1.566    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X64Y12         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.126     1.765    counter[3]
    SLICE_X64Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.875 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.875    counter_reg[4]_i_1_n_5
    SLICE_X64Y12         FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X64Y12         FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X64Y12         FDRE (Hold_fdre_C_D)         0.134     1.609    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  counter_reg[11]/Q
                         net (fo=2, routed)           0.126     1.764    counter[11]
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.874    counter_reg[12]_i_1_n_5
    SLICE_X64Y14         FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  counter_reg[11]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X64Y14         FDRE (Hold_fdre_C_D)         0.134     1.608    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.126     1.764    counter[15]
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.874    counter_reg[16]_i_1_n_5
    SLICE_X64Y15         FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  counter_reg[15]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X64Y15         FDRE (Hold_fdre_C_D)         0.134     1.608    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X64Y16         FDRE                                         r  counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  counter_reg[19]/Q
                         net (fo=2, routed)           0.127     1.764    counter[19]
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  counter_reg[19]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.874    counter_reg[19]_i_2_n_5
    SLICE_X64Y16         FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X64Y16         FDRE                                         r  counter_reg[19]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X64Y16         FDRE (Hold_fdre_C_D)         0.134     1.607    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.127     1.765    counter[7]
    SLICE_X64Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.875 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.875    counter_reg[8]_i_1_n_5
    SLICE_X64Y13         FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  counter_reg[7]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X64Y13         FDRE (Hold_fdre_C_D)         0.134     1.608    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.299ns (68.304%)  route 0.139ns (31.697%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X65Y12         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  counter_reg[0]/Q
                         net (fo=3, routed)           0.139     1.755    counter[0]
    SLICE_X64Y12         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.913 r  counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.913    counter_reg[4]_i_1_n_7
    SLICE_X64Y12         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X64Y12         FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X64Y12         FDRE (Hold_fdre_C_D)         0.134     1.622    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X64Y12         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.126     1.765    counter[3]
    SLICE_X64Y12         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.911 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.911    counter_reg[4]_i_1_n_4
    SLICE_X64Y12         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X64Y12         FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X64Y12         FDRE (Hold_fdre_C_D)         0.134     1.609    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  counter_reg[11]/Q
                         net (fo=2, routed)           0.126     1.764    counter[11]
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.910 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.910    counter_reg[12]_i_1_n_4
    SLICE_X64Y14         FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  counter_reg[12]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X64Y14         FDRE (Hold_fdre_C_D)         0.134     1.608    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.126     1.764    counter[15]
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.910 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.910    counter_reg[16]_i_1_n_4
    SLICE_X64Y15         FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  counter_reg[16]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X64Y15         FDRE (Hold_fdre_C_D)         0.134     1.608    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y12   counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y14   counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y14   counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y14   counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y15   counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y15   counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y15   counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y15   counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y16   counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y12   counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y12   counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y14   counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y14   counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y14   counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y14   counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y14   counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y14   counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y15   counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y15   counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y12   counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y12   counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y14   counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y14   counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y14   counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y14   counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y14   counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y14   counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y15   counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y15   counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.379ns  (logic 4.297ns (51.287%)  route 4.082ns (48.713%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  display_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.518     5.665 r  display_value_reg[3]/Q
                         net (fo=1, routed)           1.123     6.788    display_value_reg_n_0_[3]
    SLICE_X63Y21         LUT5 (Prop_lut5_I1_O)        0.124     6.912 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.850     7.762    sel0[3]
    SLICE_X64Y21         LUT4 (Prop_lut4_I0_O)        0.124     7.886 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.109     9.995    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.527 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.527    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.176ns  (logic 4.506ns (55.114%)  route 3.670ns (44.886%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  display_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.518     5.665 r  display_value_reg[3]/Q
                         net (fo=1, routed)           1.123     6.788    display_value_reg_n_0_[3]
    SLICE_X63Y21         LUT5 (Prop_lut5_I1_O)        0.124     6.912 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.831     7.743    sel0[3]
    SLICE_X64Y21         LUT4 (Prop_lut4_I0_O)        0.153     7.896 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.716     9.612    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    13.324 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.324    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.117ns  (logic 4.505ns (55.498%)  route 3.612ns (44.502%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  display_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.518     5.665 r  display_value_reg[3]/Q
                         net (fo=1, routed)           1.123     6.788    display_value_reg_n_0_[3]
    SLICE_X63Y21         LUT5 (Prop_lut5_I1_O)        0.124     6.912 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.682     7.594    sel0[3]
    SLICE_X64Y21         LUT4 (Prop_lut4_I0_O)        0.148     7.742 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.807     9.549    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    13.264 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.264    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.094ns  (logic 4.286ns (52.948%)  route 3.809ns (47.052%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  display_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.518     5.665 f  display_value_reg[3]/Q
                         net (fo=1, routed)           1.123     6.788    display_value_reg_n_0_[3]
    SLICE_X63Y21         LUT5 (Prop_lut5_I1_O)        0.124     6.912 f  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.831     7.743    sel0[3]
    SLICE_X64Y21         LUT4 (Prop_lut4_I0_O)        0.124     7.867 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.855     9.722    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.242 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.242    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.017ns  (logic 4.552ns (56.771%)  route 3.466ns (43.229%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  display_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.518     5.665 r  display_value_reg[3]/Q
                         net (fo=1, routed)           1.123     6.788    display_value_reg_n_0_[3]
    SLICE_X63Y21         LUT5 (Prop_lut5_I1_O)        0.124     6.912 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.680     7.592    sel0[3]
    SLICE_X64Y21         LUT4 (Prop_lut4_I0_O)        0.150     7.742 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.663     9.405    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    13.165 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.165    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.908ns  (logic 4.295ns (54.316%)  route 3.613ns (45.684%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  display_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.518     5.665 r  display_value_reg[3]/Q
                         net (fo=1, routed)           1.123     6.788    display_value_reg_n_0_[3]
    SLICE_X63Y21         LUT5 (Prop_lut5_I1_O)        0.124     6.912 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.682     7.594    sel0[3]
    SLICE_X64Y21         LUT4 (Prop_lut4_I0_O)        0.124     7.718 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.808     9.526    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.055 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.055    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.772ns  (logic 4.301ns (55.345%)  route 3.470ns (44.655%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X60Y18         FDCE                                         r  display_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.518     5.665 r  display_value_reg[3]/Q
                         net (fo=1, routed)           1.123     6.788    display_value_reg_n_0_[3]
    SLICE_X63Y21         LUT5 (Prop_lut5_I1_O)        0.124     6.912 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.680     7.592    sel0[3]
    SLICE_X64Y21         LUT4 (Prop_lut4_I0_O)        0.124     7.716 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668     9.384    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.919 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.919    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.578ns  (logic 4.451ns (58.733%)  route 3.127ns (41.267%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           1.262     6.826    digit_select_reg_n_0_[1]
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.325     7.151 r  an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.865     9.017    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707    12.723 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.723    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.332ns  (logic 4.217ns (57.519%)  route 3.115ns (42.481%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           1.262     6.826    digit_select_reg_n_0_[1]
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.299     7.125 r  an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.852     8.978    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    12.477 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.477    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.216ns  (logic 4.339ns (60.134%)  route 2.877ns (39.866%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.850     6.451    digit_select_reg_n_0_[0]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.152     6.603 r  an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.027     8.630    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.731    12.361 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.361    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_value_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.134ns  (logic 1.452ns (68.049%)  route 0.682ns (31.951%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  display_value_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  display_value_reg[14]/Q
                         net (fo=1, routed)           0.109     1.718    display_value_reg_n_0_[14]
    SLICE_X63Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.763 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.163     1.925    sel0[2]
    SLICE_X64Y21         LUT4 (Prop_lut4_I2_O)        0.045     1.970 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.410     2.380    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.601 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.601    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.132ns  (logic 1.467ns (68.811%)  route 0.665ns (31.189%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X62Y20         FDCE                                         r  display_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  display_value_reg[5]/Q
                         net (fo=1, routed)           0.117     1.728    display_value_reg_n_0_[5]
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.773 r  seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.211     1.983    sel0[1]
    SLICE_X64Y21         LUT4 (Prop_lut4_I2_O)        0.045     2.028 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.337     2.365    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.601 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.601    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_value_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.139ns  (logic 1.509ns (70.535%)  route 0.630ns (29.465%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  display_value_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  display_value_reg[14]/Q
                         net (fo=1, routed)           0.109     1.718    display_value_reg_n_0_[14]
    SLICE_X63Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.763 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.163     1.925    sel0[2]
    SLICE_X64Y21         LUT4 (Prop_lut4_I1_O)        0.049     1.974 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.332    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.274     3.606 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.606    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.201ns  (logic 1.542ns (70.086%)  route 0.658ns (29.914%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X62Y20         FDCE                                         r  display_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  display_value_reg[5]/Q
                         net (fo=1, routed)           0.117     1.728    display_value_reg_n_0_[5]
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.773 r  seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.211     1.983    sel0[1]
    SLICE_X64Y21         LUT4 (Prop_lut4_I3_O)        0.047     2.030 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.330     2.360    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.309     3.670 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.670    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.208ns  (logic 1.463ns (66.284%)  route 0.744ns (33.716%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X62Y20         FDCE                                         r  display_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  display_value_reg[5]/Q
                         net (fo=1, routed)           0.117     1.728    display_value_reg_n_0_[5]
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.773 r  seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.124     1.896    sel0[1]
    SLICE_X64Y21         LUT4 (Prop_lut4_I3_O)        0.045     1.941 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.503     2.444    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.677 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.677    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.233ns  (logic 1.522ns (68.160%)  route 0.711ns (31.840%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.128     1.596 f  digit_select_reg[1]/Q
                         net (fo=9, routed)           0.217     1.813    digit_select_reg_n_0_[1]
    SLICE_X63Y21         LUT2 (Prop_lut2_I1_O)        0.103     1.916 r  an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.494     2.410    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.291     3.701 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.701    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.244ns  (logic 1.461ns (65.121%)  route 0.783ns (34.879%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X62Y20         FDCE                                         r  display_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  display_value_reg[5]/Q
                         net (fo=1, routed)           0.117     1.728    display_value_reg_n_0_[5]
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.773 r  seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.272     2.045    sel0[1]
    SLICE_X64Y21         LUT4 (Prop_lut4_I2_O)        0.045     2.090 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.393     2.483    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.713 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.713    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.257ns  (logic 1.397ns (61.910%)  route 0.860ns (38.090%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.579     2.188    digit_select_reg_n_0_[0]
    SLICE_X64Y25         LUT2 (Prop_lut2_I1_O)        0.045     2.233 r  an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.280     2.514    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.725 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.725    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.298ns  (logic 1.510ns (65.701%)  route 0.788ns (34.299%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X62Y20         FDCE                                         r  display_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  display_value_reg[5]/Q
                         net (fo=1, routed)           0.117     1.728    display_value_reg_n_0_[5]
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.773 r  seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.272     2.045    sel0[1]
    SLICE_X64Y21         LUT4 (Prop_lut4_I3_O)        0.046     2.091 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.398     2.489    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.278     3.767 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.767    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.375ns  (logic 1.386ns (58.369%)  route 0.989ns (41.631%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.581     2.190    digit_select_reg_n_0_[0]
    SLICE_X64Y25         LUT2 (Prop_lut2_I1_O)        0.045     2.235 r  an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.407     2.643    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.843 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.843    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_B[2]
                            (input port)
  Destination:            display_value_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.270ns  (logic 5.906ns (29.135%)  route 14.365ns (70.865%))
  Logic Levels:           16  (CARRY4=6 IBUF=1 LUT2=2 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw_B[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_B[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_B_IBUF[2]_inst/O
                         net (fo=51, routed)          4.823     6.273    u1/sw_B_IBUF[2]
    SLICE_X55Y28         LUT3 (Prop_lut3_I1_O)        0.124     6.397 r  u1/B_product0__3_carry_i_5/O
                         net (fo=1, routed)           0.520     6.917    u1/B_product0__3_carry_i_5_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.724     7.641 r  u1/B_product0__3_carry/O[3]
                         net (fo=26, routed)          2.073     9.714    u1/u2/B2[5]
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    10.021 f  u1/AB20__2_carry__0_i_12/O
                         net (fo=1, routed)           0.980    11.001    u1/AB20__2_carry__0_i_12_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  u1/AB20__2_carry__0_i_2/O
                         net (fo=2, routed)           0.903    12.028    u1/sw_A[0][2]
    SLICE_X57Y25         LUT5 (Prop_lut5_I4_O)        0.124    12.152 r  u1/AB20__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000    12.152    u2/Three_AB2_carry__0_1[2]
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.550 r  u2/AB20__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.550    u2/AB20__2_carry__0_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.772 r  u2/AB20__2_carry__1/O[0]
                         net (fo=3, routed)           0.852    13.624    u2/AB20__2_carry__1_i_6[0]
    SLICE_X56Y25         LUT2 (Prop_lut2_I1_O)        0.299    13.923 r  u2/Three_AB2_carry__1_i_4/O
                         net (fo=1, routed)           0.000    13.923    u2/Three_AB2_carry__1_i_4_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    14.350 r  u2/Three_AB2_carry__1/O[1]
                         net (fo=5, routed)           1.570    15.920    u2/Three_AB2[9]
    SLICE_X59Y21         LUT3 (Prop_lut3_I0_O)        0.306    16.226 f  u2/Final_plus_3__2_carry__1_i_10/O
                         net (fo=4, routed)           0.961    17.187    u2/Final_plus_3__2_carry__1_i_10_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I3_O)        0.150    17.337 r  u2/Final_minus_3__1_carry__1_i_2/O
                         net (fo=2, routed)           0.823    18.160    u2/Final_minus_3__1_carry__1_i_2_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I0_O)        0.332    18.492 r  u2/Final_minus_3__1_carry__1_i_6/O
                         net (fo=1, routed)           0.000    18.492    u2/Final_minus_3__1_carry__1_i_6_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.890 r  u2/Final_minus_3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.890    u2/Final_minus_3__1_carry__1_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.112 r  u2/Final_minus_3__1_carry__2/O[0]
                         net (fo=1, routed)           0.860    19.971    u1/data3[1]
    SLICE_X59Y22         LUT6 (Prop_lut6_I5_O)        0.299    20.270 r  u1/display_value[12]_i_1/O
                         net (fo=1, routed)           0.000    20.270    u1_n_50
    SLICE_X59Y22         FDCE                                         r  display_value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.504     4.845    clk_IBUF_BUFG
    SLICE_X59Y22         FDCE                                         r  display_value_reg[12]/C

Slack:                    inf
  Source:                 sw_B[2]
                            (input port)
  Destination:            display_value_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.231ns  (logic 5.926ns (29.290%)  route 14.306ns (70.710%))
  Logic Levels:           16  (CARRY4=6 IBUF=1 LUT2=2 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw_B[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_B[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_B_IBUF[2]_inst/O
                         net (fo=51, routed)          4.823     6.273    u1/sw_B_IBUF[2]
    SLICE_X55Y28         LUT3 (Prop_lut3_I1_O)        0.124     6.397 r  u1/B_product0__3_carry_i_5/O
                         net (fo=1, routed)           0.520     6.917    u1/B_product0__3_carry_i_5_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.724     7.641 r  u1/B_product0__3_carry/O[3]
                         net (fo=26, routed)          2.073     9.714    u1/u2/B2[5]
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    10.021 f  u1/AB20__2_carry__0_i_12/O
                         net (fo=1, routed)           0.980    11.001    u1/AB20__2_carry__0_i_12_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  u1/AB20__2_carry__0_i_2/O
                         net (fo=2, routed)           0.903    12.028    u1/sw_A[0][2]
    SLICE_X57Y25         LUT5 (Prop_lut5_I4_O)        0.124    12.152 r  u1/AB20__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000    12.152    u2/Three_AB2_carry__0_1[2]
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.550 r  u2/AB20__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.550    u2/AB20__2_carry__0_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.772 r  u2/AB20__2_carry__1/O[0]
                         net (fo=3, routed)           0.852    13.624    u2/AB20__2_carry__1_i_6[0]
    SLICE_X56Y25         LUT2 (Prop_lut2_I1_O)        0.299    13.923 r  u2/Three_AB2_carry__1_i_4/O
                         net (fo=1, routed)           0.000    13.923    u2/Three_AB2_carry__1_i_4_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    14.350 r  u2/Three_AB2_carry__1/O[1]
                         net (fo=5, routed)           1.570    15.920    u2/Three_AB2[9]
    SLICE_X59Y21         LUT3 (Prop_lut3_I0_O)        0.306    16.226 f  u2/Final_plus_3__2_carry__1_i_10/O
                         net (fo=4, routed)           0.961    17.187    u2/Final_plus_3__2_carry__1_i_10_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I3_O)        0.150    17.337 r  u2/Final_minus_3__1_carry__1_i_2/O
                         net (fo=2, routed)           0.823    18.160    u2/Final_minus_3__1_carry__1_i_2_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I0_O)        0.332    18.492 r  u2/Final_minus_3__1_carry__1_i_6/O
                         net (fo=1, routed)           0.000    18.492    u2/Final_minus_3__1_carry__1_i_6_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.890 r  u2/Final_minus_3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.890    u2/Final_minus_3__1_carry__1_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.129 r  u2/Final_minus_3__1_carry__2/O[2]
                         net (fo=1, routed)           0.801    19.929    u1/data3[3]
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.302    20.231 r  u1/display_value[14]_i_1/O
                         net (fo=1, routed)           0.000    20.231    u1_n_48
    SLICE_X59Y21         FDCE                                         r  display_value_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.506     4.847    clk_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  display_value_reg[14]/C

Slack:                    inf
  Source:                 sw_B[2]
                            (input port)
  Destination:            display_value_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.222ns  (logic 5.457ns (26.984%)  route 14.765ns (73.016%))
  Logic Levels:           16  (CARRY4=5 IBUF=1 LUT2=2 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw_B[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_B[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_B_IBUF[2]_inst/O
                         net (fo=51, routed)          4.823     6.273    u1/sw_B_IBUF[2]
    SLICE_X55Y28         LUT3 (Prop_lut3_I1_O)        0.124     6.397 r  u1/B_product0__3_carry_i_5/O
                         net (fo=1, routed)           0.520     6.917    u1/B_product0__3_carry_i_5_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.724     7.641 r  u1/B_product0__3_carry/O[3]
                         net (fo=26, routed)          2.073     9.714    u1/u2/B2[5]
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    10.021 f  u1/AB20__2_carry__0_i_12/O
                         net (fo=1, routed)           0.980    11.001    u1/AB20__2_carry__0_i_12_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  u1/AB20__2_carry__0_i_2/O
                         net (fo=2, routed)           0.903    12.028    u1/sw_A[0][2]
    SLICE_X57Y25         LUT5 (Prop_lut5_I4_O)        0.124    12.152 r  u1/AB20__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000    12.152    u2/Three_AB2_carry__0_1[2]
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.550 r  u2/AB20__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.550    u2/AB20__2_carry__0_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.772 r  u2/AB20__2_carry__1/O[0]
                         net (fo=3, routed)           0.852    13.624    u2/AB20__2_carry__1_i_6[0]
    SLICE_X56Y25         LUT2 (Prop_lut2_I1_O)        0.299    13.923 r  u2/Three_AB2_carry__1_i_4/O
                         net (fo=1, routed)           0.000    13.923    u2/Three_AB2_carry__1_i_4_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.175 r  u2/Three_AB2_carry__1/O[0]
                         net (fo=5, routed)           1.733    15.908    u2/Three_AB2[8]
    SLICE_X59Y20         LUT3 (Prop_lut3_I0_O)        0.295    16.203 f  u2/Final_plus_3__2_carry__1_i_11/O
                         net (fo=4, routed)           0.691    16.894    u2/Final_plus_3__2_carry__1_i_11_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I3_O)        0.152    17.046 r  u2/Final_minus_3__1_carry__1_i_3/O
                         net (fo=2, routed)           0.587    17.632    u2/Final_minus_3__1_carry__1_i_3_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I0_O)        0.332    17.964 r  u2/Final_minus_3__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000    17.964    u2/Final_minus_3__1_carry__1_i_7_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    18.191 r  u2/Final_minus_3__1_carry__1/O[1]
                         net (fo=1, routed)           0.644    18.836    u2/data3[9]
    SLICE_X59Y22         LUT6 (Prop_lut6_I0_O)        0.303    19.139 r  u2/display_value[9]_i_3/O
                         net (fo=1, routed)           0.959    20.098    u1/display_value_reg[9]
    SLICE_X62Y21         LUT5 (Prop_lut5_I2_O)        0.124    20.222 r  u1/display_value[9]_i_1/O
                         net (fo=1, routed)           0.000    20.222    u1_n_51
    SLICE_X62Y21         FDCE                                         r  display_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.507     4.848    clk_IBUF_BUFG
    SLICE_X62Y21         FDCE                                         r  display_value_reg[9]/C

Slack:                    inf
  Source:                 sw_B[2]
                            (input port)
  Destination:            display_value_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.169ns  (logic 6.022ns (29.856%)  route 14.148ns (70.144%))
  Logic Levels:           16  (CARRY4=6 IBUF=1 LUT2=2 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw_B[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_B[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_B_IBUF[2]_inst/O
                         net (fo=51, routed)          4.823     6.273    u1/sw_B_IBUF[2]
    SLICE_X55Y28         LUT3 (Prop_lut3_I1_O)        0.124     6.397 r  u1/B_product0__3_carry_i_5/O
                         net (fo=1, routed)           0.520     6.917    u1/B_product0__3_carry_i_5_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.724     7.641 r  u1/B_product0__3_carry/O[3]
                         net (fo=26, routed)          2.073     9.714    u1/u2/B2[5]
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    10.021 f  u1/AB20__2_carry__0_i_12/O
                         net (fo=1, routed)           0.980    11.001    u1/AB20__2_carry__0_i_12_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  u1/AB20__2_carry__0_i_2/O
                         net (fo=2, routed)           0.903    12.028    u1/sw_A[0][2]
    SLICE_X57Y25         LUT5 (Prop_lut5_I4_O)        0.124    12.152 r  u1/AB20__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000    12.152    u2/Three_AB2_carry__0_1[2]
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.550 r  u2/AB20__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.550    u2/AB20__2_carry__0_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.772 r  u2/AB20__2_carry__1/O[0]
                         net (fo=3, routed)           0.852    13.624    u2/AB20__2_carry__1_i_6[0]
    SLICE_X56Y25         LUT2 (Prop_lut2_I1_O)        0.299    13.923 r  u2/Three_AB2_carry__1_i_4/O
                         net (fo=1, routed)           0.000    13.923    u2/Three_AB2_carry__1_i_4_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    14.350 r  u2/Three_AB2_carry__1/O[1]
                         net (fo=5, routed)           1.570    15.920    u2/Three_AB2[9]
    SLICE_X59Y21         LUT3 (Prop_lut3_I0_O)        0.306    16.226 f  u2/Final_plus_3__2_carry__1_i_10/O
                         net (fo=4, routed)           0.961    17.187    u2/Final_plus_3__2_carry__1_i_10_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I3_O)        0.150    17.337 r  u2/Final_minus_3__1_carry__1_i_2/O
                         net (fo=2, routed)           0.823    18.160    u2/Final_minus_3__1_carry__1_i_2_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I0_O)        0.332    18.492 r  u2/Final_minus_3__1_carry__1_i_6/O
                         net (fo=1, routed)           0.000    18.492    u2/Final_minus_3__1_carry__1_i_6_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.890 r  u2/Final_minus_3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.890    u2/Final_minus_3__1_carry__1_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.224 r  u2/Final_minus_3__1_carry__2/O[1]
                         net (fo=1, routed)           0.643    19.866    u1/data3[2]
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.303    20.169 r  u1/display_value[13]_i_1/O
                         net (fo=1, routed)           0.000    20.169    u1_n_49
    SLICE_X59Y21         FDCE                                         r  display_value_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.506     4.847    clk_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  display_value_reg[13]/C

Slack:                    inf
  Source:                 sw_B[2]
                            (input port)
  Destination:            display_value_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.011ns  (logic 5.645ns (28.209%)  route 14.366ns (71.791%))
  Logic Levels:           15  (CARRY4=5 IBUF=1 LUT2=2 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw_B[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_B[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_B_IBUF[2]_inst/O
                         net (fo=51, routed)          4.823     6.273    u1/sw_B_IBUF[2]
    SLICE_X55Y28         LUT3 (Prop_lut3_I1_O)        0.124     6.397 r  u1/B_product0__3_carry_i_5/O
                         net (fo=1, routed)           0.520     6.917    u1/B_product0__3_carry_i_5_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.724     7.641 r  u1/B_product0__3_carry/O[3]
                         net (fo=26, routed)          2.073     9.714    u1/u2/B2[5]
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    10.021 f  u1/AB20__2_carry__0_i_12/O
                         net (fo=1, routed)           0.980    11.001    u1/AB20__2_carry__0_i_12_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  u1/AB20__2_carry__0_i_2/O
                         net (fo=2, routed)           0.903    12.028    u1/sw_A[0][2]
    SLICE_X57Y25         LUT5 (Prop_lut5_I4_O)        0.124    12.152 r  u1/AB20__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000    12.152    u2/Three_AB2_carry__0_1[2]
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.550 r  u2/AB20__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.550    u2/AB20__2_carry__0_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.772 r  u2/AB20__2_carry__1/O[0]
                         net (fo=3, routed)           0.852    13.624    u2/AB20__2_carry__1_i_6[0]
    SLICE_X56Y25         LUT2 (Prop_lut2_I1_O)        0.299    13.923 r  u2/Three_AB2_carry__1_i_4/O
                         net (fo=1, routed)           0.000    13.923    u2/Three_AB2_carry__1_i_4_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    14.350 r  u2/Three_AB2_carry__1/O[1]
                         net (fo=5, routed)           1.570    15.920    u2/Three_AB2[9]
    SLICE_X59Y21         LUT3 (Prop_lut3_I0_O)        0.306    16.226 f  u2/Final_plus_3__2_carry__1_i_10/O
                         net (fo=4, routed)           0.961    17.187    u2/Final_plus_3__2_carry__1_i_10_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I3_O)        0.150    17.337 r  u2/Final_minus_3__1_carry__1_i_2/O
                         net (fo=2, routed)           0.823    18.160    u2/Final_minus_3__1_carry__1_i_2_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I0_O)        0.332    18.492 r  u2/Final_minus_3__1_carry__1_i_6/O
                         net (fo=1, routed)           0.000    18.492    u2/Final_minus_3__1_carry__1_i_6_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    18.844 r  u2/Final_minus_3__1_carry__1/O[3]
                         net (fo=1, routed)           0.861    19.705    u2/data3[11]
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.306    20.011 r  u2/display_value[11]_i_1/O
                         net (fo=1, routed)           0.000    20.011    u2_n_28
    SLICE_X59Y21         FDCE                                         r  display_value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.506     4.847    clk_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  display_value_reg[11]/C

Slack:                    inf
  Source:                 sw_B[2]
                            (input port)
  Destination:            display_value_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.699ns  (logic 5.449ns (27.659%)  route 14.251ns (72.341%))
  Logic Levels:           15  (CARRY4=5 IBUF=1 LUT2=2 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw_B[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_B[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_B_IBUF[2]_inst/O
                         net (fo=51, routed)          4.823     6.273    u1/sw_B_IBUF[2]
    SLICE_X55Y28         LUT3 (Prop_lut3_I1_O)        0.124     6.397 r  u1/B_product0__3_carry_i_5/O
                         net (fo=1, routed)           0.520     6.917    u1/B_product0__3_carry_i_5_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.724     7.641 r  u1/B_product0__3_carry/O[3]
                         net (fo=26, routed)          2.073     9.714    u1/u2/B2[5]
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    10.021 f  u1/AB20__2_carry__0_i_12/O
                         net (fo=1, routed)           0.980    11.001    u1/AB20__2_carry__0_i_12_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  u1/AB20__2_carry__0_i_2/O
                         net (fo=2, routed)           0.903    12.028    u1/sw_A[0][2]
    SLICE_X57Y25         LUT5 (Prop_lut5_I4_O)        0.124    12.152 r  u1/AB20__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000    12.152    u2/Three_AB2_carry__0_1[2]
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.550 r  u2/AB20__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.550    u2/AB20__2_carry__0_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.772 r  u2/AB20__2_carry__1/O[0]
                         net (fo=3, routed)           0.852    13.624    u2/AB20__2_carry__1_i_6[0]
    SLICE_X56Y25         LUT2 (Prop_lut2_I1_O)        0.299    13.923 r  u2/Three_AB2_carry__1_i_4/O
                         net (fo=1, routed)           0.000    13.923    u2/Three_AB2_carry__1_i_4_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.175 r  u2/Three_AB2_carry__1/O[0]
                         net (fo=5, routed)           1.733    15.908    u2/Three_AB2[8]
    SLICE_X59Y20         LUT3 (Prop_lut3_I0_O)        0.295    16.203 f  u2/Final_plus_3__2_carry__1_i_11/O
                         net (fo=4, routed)           0.912    17.114    u2/Final_plus_3__2_carry__1_i_11_n_0
    SLICE_X57Y22         LUT5 (Prop_lut5_I3_O)        0.124    17.238 r  u2/Final_plus_3__2_carry__1_i_3/O
                         net (fo=2, routed)           0.584    17.823    u2/Final_plus_3__2_carry__1_i_3_n_0
    SLICE_X57Y20         LUT6 (Prop_lut6_I0_O)        0.124    17.947 r  u2/Final_plus_3__2_carry__1_i_7/O
                         net (fo=1, routed)           0.000    17.947    u2/Final_plus_3__2_carry__1_i_7_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.527 r  u2/Final_plus_3__2_carry__1/O[2]
                         net (fo=1, routed)           0.871    19.397    u2/data2[10]
    SLICE_X59Y22         LUT6 (Prop_lut6_I0_O)        0.302    19.699 r  u2/display_value[10]_i_1/O
                         net (fo=1, routed)           0.000    19.699    u2_n_29
    SLICE_X59Y22         FDCE                                         r  display_value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.504     4.845    clk_IBUF_BUFG
    SLICE_X59Y22         FDCE                                         r  display_value_reg[10]/C

Slack:                    inf
  Source:                 sw_A[1]
                            (input port)
  Destination:            display_value_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.168ns  (logic 5.713ns (29.806%)  route 13.455ns (70.194%))
  Logic Levels:           15  (CARRY4=5 IBUF=1 LUT2=2 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw_A[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_A[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_A_IBUF[1]_inst/O
                         net (fo=59, routed)          4.423     5.884    u1/sw_A_IBUF[1]
    SLICE_X60Y22         LUT3 (Prop_lut3_I2_O)        0.150     6.034 r  u1/A_product0__1_carry_i_2/O
                         net (fo=1, routed)           0.674     6.708    u1/A_product0__1_carry_i_2_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.642     7.350 r  u1/A_product0__1_carry/O[3]
                         net (fo=22, routed)          1.776     9.126    u1/u2/A2[3]
    SLICE_X55Y19         LUT2 (Prop_lut2_I0_O)        0.306     9.432 r  u1/A2B0__2_carry_i_9/O
                         net (fo=1, routed)           0.809    10.241    u1/A2B0__2_carry_i_9_n_0
    SLICE_X54Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.365 r  u1/A2B0__2_carry_i_4/O
                         net (fo=1, routed)           0.000    10.365    u2/Three_A2B_carry_1[3]
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    10.620 r  u2/A2B0__2_carry/O[3]
                         net (fo=3, routed)           0.965    11.585    u2/Three_A2B0[4]
    SLICE_X55Y20         LUT2 (Prop_lut2_I1_O)        0.307    11.892 r  u2/Three_A2B_carry_i_1/O
                         net (fo=1, routed)           0.000    11.892    u2/Three_A2B_carry_i_1_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.293 r  u2/Three_A2B_carry/CO[3]
                         net (fo=1, routed)           0.000    12.293    u2/Three_A2B_carry_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.515 r  u2/Three_A2B_carry__0/O[0]
                         net (fo=5, routed)           1.351    13.866    u2/Three_A2B_carry__0_n_7
    SLICE_X59Y19         LUT3 (Prop_lut3_I2_O)        0.299    14.165 f  u2/Final_plus_3__2_carry__0_i_11/O
                         net (fo=4, routed)           0.915    15.080    u2/Final_plus_3__2_carry__0_i_11_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I3_O)        0.148    15.228 r  u2/Final_minus_3__1_carry__0_i_3/O
                         net (fo=2, routed)           1.055    16.282    u2/Final_minus_3__1_carry__0_i_3_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.328    16.610 r  u2/Final_minus_3__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    16.610    u2/Final_minus_3__1_carry__0_i_7_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.250 r  u2/Final_minus_3__1_carry__0/O[3]
                         net (fo=1, routed)           0.787    18.037    u2/data3[7]
    SLICE_X62Y19         LUT6 (Prop_lut6_I0_O)        0.306    18.343 r  u2/display_value[7]_i_2/O
                         net (fo=1, routed)           0.701    19.044    u2/display_value[7]_i_2_n_0
    SLICE_X63Y19         LUT5 (Prop_lut5_I2_O)        0.124    19.168 r  u2/display_value[7]_i_1/O
                         net (fo=1, routed)           0.000    19.168    u2_n_31
    SLICE_X63Y19         FDCE                                         r  display_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.508     4.849    clk_IBUF_BUFG
    SLICE_X63Y19         FDCE                                         r  display_value_reg[7]/C

Slack:                    inf
  Source:                 sw_B[2]
                            (input port)
  Destination:            display_value_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.104ns  (logic 5.336ns (27.930%)  route 13.768ns (72.070%))
  Logic Levels:           15  (CARRY4=5 IBUF=1 LUT2=2 LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw_B[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_B[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_B_IBUF[2]_inst/O
                         net (fo=51, routed)          4.823     6.273    u1/sw_B_IBUF[2]
    SLICE_X55Y28         LUT3 (Prop_lut3_I1_O)        0.124     6.397 r  u1/B_product0__3_carry_i_5/O
                         net (fo=1, routed)           0.520     6.917    u1/B_product0__3_carry_i_5_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.724     7.641 r  u1/B_product0__3_carry/O[3]
                         net (fo=26, routed)          2.073     9.714    u1/u2/B2[5]
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.307    10.021 f  u1/AB20__2_carry__0_i_12/O
                         net (fo=1, routed)           0.980    11.001    u1/AB20__2_carry__0_i_12_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  u1/AB20__2_carry__0_i_2/O
                         net (fo=2, routed)           0.903    12.028    u1/sw_A[0][2]
    SLICE_X57Y25         LUT5 (Prop_lut5_I4_O)        0.124    12.152 r  u1/AB20__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000    12.152    u2/Three_AB2_carry__0_1[2]
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    12.400 r  u2/AB20__2_carry__0/O[2]
                         net (fo=3, routed)           0.859    13.259    u2/Three_AB20[7]
    SLICE_X56Y24         LUT2 (Prop_lut2_I1_O)        0.302    13.561 r  u2/Three_AB2_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.561    u2/Three_AB2_carry__0_i_2_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    13.811 r  u2/Three_AB2_carry__0/O[2]
                         net (fo=5, routed)           1.220    15.031    u2/Three_AB2[6]
    SLICE_X59Y20         LUT3 (Prop_lut3_I0_O)        0.301    15.332 f  u2/Final_plus_3__2_carry__0_i_9/O
                         net (fo=4, routed)           0.667    15.999    u2/Final_plus_3__2_carry__0_i_9_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I3_O)        0.150    16.149 r  u2/Final_minus_3__1_carry__0_i_1/O
                         net (fo=2, routed)           0.586    16.735    u2/Final_minus_3__1_carry__0_i_1_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    17.322 r  u2/Final_minus_3__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.322    u2/Final_minus_3__1_carry__0_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.544 r  u2/Final_minus_3__1_carry__1/O[0]
                         net (fo=1, routed)           0.324    17.868    u2/data3[8]
    SLICE_X60Y22         LUT6 (Prop_lut6_I0_O)        0.299    18.167 r  u2/display_value[8]_i_2/O
                         net (fo=1, routed)           0.813    18.980    u2/display_value[8]_i_2_n_0
    SLICE_X62Y21         LUT5 (Prop_lut5_I2_O)        0.124    19.104 r  u2/display_value[8]_i_1/O
                         net (fo=1, routed)           0.000    19.104    u2_n_30
    SLICE_X62Y21         FDCE                                         r  display_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.507     4.848    clk_IBUF_BUFG
    SLICE_X62Y21         FDCE                                         r  display_value_reg[8]/C

Slack:                    inf
  Source:                 sw_A[1]
                            (input port)
  Destination:            display_value_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.351ns  (logic 5.069ns (27.625%)  route 13.281ns (72.375%))
  Logic Levels:           15  (CARRY4=5 IBUF=1 LUT2=2 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw_A[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_A[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_A_IBUF[1]_inst/O
                         net (fo=59, routed)          4.423     5.884    u1/sw_A_IBUF[1]
    SLICE_X60Y22         LUT3 (Prop_lut3_I2_O)        0.150     6.034 r  u1/A_product0__1_carry_i_2/O
                         net (fo=1, routed)           0.674     6.708    u1/A_product0__1_carry_i_2_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.642     7.350 r  u1/A_product0__1_carry/O[3]
                         net (fo=22, routed)          1.776     9.126    u1/u2/A2[3]
    SLICE_X55Y19         LUT2 (Prop_lut2_I0_O)        0.306     9.432 r  u1/A2B0__2_carry_i_9/O
                         net (fo=1, routed)           0.809    10.241    u1/A2B0__2_carry_i_9_n_0
    SLICE_X54Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.365 r  u1/A2B0__2_carry_i_4/O
                         net (fo=1, routed)           0.000    10.365    u2/Three_A2B_carry_1[3]
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    10.620 r  u2/A2B0__2_carry/O[3]
                         net (fo=3, routed)           0.965    11.585    u2/Three_A2B0[4]
    SLICE_X55Y20         LUT2 (Prop_lut2_I1_O)        0.307    11.892 r  u2/Three_A2B_carry_i_1/O
                         net (fo=1, routed)           0.000    11.892    u2/Three_A2B_carry_i_1_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.293 r  u2/Three_A2B_carry/CO[3]
                         net (fo=1, routed)           0.000    12.293    u2/Three_A2B_carry_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.515 r  u2/Three_A2B_carry__0/O[0]
                         net (fo=5, routed)           1.351    13.866    u2/Three_A2B_carry__0_n_7
    SLICE_X59Y19         LUT3 (Prop_lut3_I2_O)        0.299    14.165 f  u2/Final_plus_3__2_carry__0_i_11/O
                         net (fo=4, routed)           1.083    15.248    u2/Final_plus_3__2_carry__0_i_11_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I3_O)        0.124    15.372 r  u2/Final_plus_3__2_carry__0_i_3/O
                         net (fo=2, routed)           0.887    16.258    u2/Final_plus_3__2_carry__0_i_3_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I0_O)        0.124    16.382 r  u2/Final_plus_3__2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    16.382    u2/Final_plus_3__2_carry__0_i_7_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    16.609 r  u2/Final_plus_3__2_carry__0/O[1]
                         net (fo=1, routed)           0.859    17.468    u2/data2[5]
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.303    17.771 r  u2/display_value[5]_i_2/O
                         net (fo=1, routed)           0.455    18.227    u1/display_value_reg[5]
    SLICE_X62Y20         LUT5 (Prop_lut5_I2_O)        0.124    18.351 r  u1/display_value[5]_i_1/O
                         net (fo=1, routed)           0.000    18.351    u1_n_52
    SLICE_X62Y20         FDCE                                         r  display_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.508     4.849    clk_IBUF_BUFG
    SLICE_X62Y20         FDCE                                         r  display_value_reg[5]/C

Slack:                    inf
  Source:                 sw_A[1]
                            (input port)
  Destination:            display_value_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.322ns  (logic 5.649ns (30.833%)  route 12.673ns (69.167%))
  Logic Levels:           15  (CARRY4=5 IBUF=1 LUT2=2 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw_A[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_A[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_A_IBUF[1]_inst/O
                         net (fo=59, routed)          4.423     5.884    u1/sw_A_IBUF[1]
    SLICE_X60Y22         LUT3 (Prop_lut3_I2_O)        0.150     6.034 r  u1/A_product0__1_carry_i_2/O
                         net (fo=1, routed)           0.674     6.708    u1/A_product0__1_carry_i_2_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.642     7.350 r  u1/A_product0__1_carry/O[3]
                         net (fo=22, routed)          1.776     9.126    u1/u2/A2[3]
    SLICE_X55Y19         LUT2 (Prop_lut2_I0_O)        0.306     9.432 r  u1/A2B0__2_carry_i_9/O
                         net (fo=1, routed)           0.809    10.241    u1/A2B0__2_carry_i_9_n_0
    SLICE_X54Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.365 r  u1/A2B0__2_carry_i_4/O
                         net (fo=1, routed)           0.000    10.365    u2/Three_A2B_carry_1[3]
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    10.620 r  u2/A2B0__2_carry/O[3]
                         net (fo=3, routed)           0.965    11.585    u2/Three_A2B0[4]
    SLICE_X55Y20         LUT2 (Prop_lut2_I1_O)        0.307    11.892 r  u2/Three_A2B_carry_i_1/O
                         net (fo=1, routed)           0.000    11.892    u2/Three_A2B_carry_i_1_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.293 r  u2/Three_A2B_carry/CO[3]
                         net (fo=1, routed)           0.000    12.293    u2/Three_A2B_carry_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.515 r  u2/Three_A2B_carry__0/O[0]
                         net (fo=5, routed)           1.351    13.866    u2/Three_A2B_carry__0_n_7
    SLICE_X59Y19         LUT3 (Prop_lut3_I2_O)        0.299    14.165 f  u2/Final_plus_3__2_carry__0_i_11/O
                         net (fo=4, routed)           0.915    15.080    u2/Final_plus_3__2_carry__0_i_11_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I3_O)        0.148    15.228 r  u2/Final_minus_3__1_carry__0_i_3/O
                         net (fo=2, routed)           1.055    16.282    u2/Final_minus_3__1_carry__0_i_3_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.328    16.610 r  u2/Final_minus_3__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    16.610    u2/Final_minus_3__1_carry__0_i_7_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.190 r  u2/Final_minus_3__1_carry__0/O[2]
                         net (fo=1, routed)           0.552    17.742    u2/data3[6]
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.302    18.044 r  u2/display_value[6]_i_2/O
                         net (fo=1, routed)           0.154    18.198    u2/display_value[6]_i_2_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I2_O)        0.124    18.322 r  u2/display_value[6]_i_1/O
                         net (fo=1, routed)           0.000    18.322    u2_n_32
    SLICE_X63Y20         FDCE                                         r  display_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.508     4.849    clk_IBUF_BUFG
    SLICE_X63Y20         FDCE                                         r  display_value_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_value_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.891ns  (logic 0.237ns (26.548%)  route 0.655ns (73.452%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 f  reset_IBUF_inst/O
                         net (fo=15, routed)          0.655     0.891    reset_IBUF
    SLICE_X62Y21         FDCE                                         f  display_value_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X62Y21         FDCE                                         r  display_value_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_value_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.891ns  (logic 0.237ns (26.548%)  route 0.655ns (73.452%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 f  reset_IBUF_inst/O
                         net (fo=15, routed)          0.655     0.891    reset_IBUF
    SLICE_X62Y21         FDCE                                         f  display_value_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X62Y21         FDCE                                         r  display_value_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_value_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.959ns  (logic 0.237ns (24.682%)  route 0.722ns (75.318%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 f  reset_IBUF_inst/O
                         net (fo=15, routed)          0.722     0.959    reset_IBUF
    SLICE_X63Y20         FDCE                                         f  display_value_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X63Y20         FDCE                                         r  display_value_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_value_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.963ns  (logic 0.237ns (24.570%)  route 0.726ns (75.430%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 f  reset_IBUF_inst/O
                         net (fo=15, routed)          0.726     0.963    reset_IBUF
    SLICE_X62Y20         FDCE                                         f  display_value_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X62Y20         FDCE                                         r  display_value_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_value_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.963ns  (logic 0.237ns (24.570%)  route 0.726ns (75.430%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 f  reset_IBUF_inst/O
                         net (fo=15, routed)          0.726     0.963    reset_IBUF
    SLICE_X62Y20         FDCE                                         f  display_value_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X62Y20         FDCE                                         r  display_value_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_value_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.237ns (23.694%)  route 0.762ns (76.306%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 f  reset_IBUF_inst/O
                         net (fo=15, routed)          0.762     0.999    reset_IBUF
    SLICE_X59Y21         FDCE                                         f  display_value_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.852     1.979    clk_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  display_value_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_value_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.237ns (23.694%)  route 0.762ns (76.306%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 f  reset_IBUF_inst/O
                         net (fo=15, routed)          0.762     0.999    reset_IBUF
    SLICE_X59Y21         FDCE                                         f  display_value_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.852     1.979    clk_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  display_value_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_value_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.237ns (23.694%)  route 0.762ns (76.306%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 f  reset_IBUF_inst/O
                         net (fo=15, routed)          0.762     0.999    reset_IBUF
    SLICE_X59Y21         FDCE                                         f  display_value_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.852     1.979    clk_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  display_value_reg[14]/C

Slack:                    inf
  Source:                 sw_minus_3
                            (input port)
  Destination:            display_value_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.061ns  (logic 0.277ns (26.082%)  route 0.785ns (73.918%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw_minus_3 (IN)
                         net (fo=0)                   0.000     0.000    sw_minus_3
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_minus_3_IBUF_inst/O
                         net (fo=19, routed)          0.785     1.016    u1/sw_minus_3_IBUF
    SLICE_X59Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.061 r  u1/display_value[13]_i_1/O
                         net (fo=1, routed)           0.000     1.061    u1_n_49
    SLICE_X59Y21         FDCE                                         r  display_value_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.852     1.979    clk_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  display_value_reg[13]/C

Slack:                    inf
  Source:                 sw_plus_2
                            (input port)
  Destination:            display_value_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.072ns  (logic 0.268ns (24.954%)  route 0.805ns (75.046%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sw_plus_2 (IN)
                         net (fo=0)                   0.000     0.000    sw_plus_2
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_plus_2_IBUF_inst/O
                         net (fo=19, routed)          0.805     1.027    u1/sw_plus_2_IBUF
    SLICE_X59Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.072 r  u1/display_value[14]_i_1/O
                         net (fo=1, routed)           0.000     1.072    u1_n_48
    SLICE_X59Y21         FDCE                                         r  display_value_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.852     1.979    clk_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  display_value_reg[14]/C





