

================================================================
== Vitis HLS Report for 'serialize_2_16_128_s'
================================================================
* Date:           Thu Apr 28 15:57:40 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        prueba_booth
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.383 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      131|      131|  0.436 us|  0.436 us|  131|  131|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_154_3  |      129|      129|         3|          1|          1|   128|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 6 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%first = alloca i32 1"   --->   Operation 7 'alloca' 'first' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %out_r, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_r, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln154 = store i32 0, i32 %first" [prueba_booth/src/premults.cpp:154]   --->   Operation 10 'store' 'store_ln154' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%br_ln154 = br void" [prueba_booth/src/premults.cpp:154]   --->   Operation 11 'br' 'br_ln154' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i = phi i8 0, void, i8 %i_2, void %.split._crit_edge"   --->   Operation 12 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.70ns)   --->   "%i_2 = add i8 %i, i8 1" [prueba_booth/src/premults.cpp:154]   --->   Operation 13 'add' 'i_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.58ns)   --->   "%icmp_ln154 = icmp_eq  i8 %i, i8 128" [prueba_booth/src/premults.cpp:154]   --->   Operation 14 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln154 = br i1 %icmp_ln154, void %.split, void" [prueba_booth/src/premults.cpp:154]   --->   Operation 16 'br' 'br_ln154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 17 'br' 'br_ln0' <Predicate = (!icmp_ln154)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.12>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%first_load = load i32 %first"   --->   Operation 18 'load' 'first_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (1.21ns)   --->   "%px_in_V = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_r" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 19 'read' 'px_in_V' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln414 = trunc i32 %first_load"   --->   Operation 20 'trunc' 'trunc_ln414' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.88ns)   --->   "%first_bit = add i32 %first_load, i32 32" [prueba_booth/src/premults.cpp:160]   --->   Operation 21 'add' 'first_bit' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.85ns)   --->   "%icmp_ln161 = icmp_eq  i32 %first_bit, i32 512" [prueba_booth/src/premults.cpp:161]   --->   Operation 22 'icmp' 'icmp_ln161' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln161 = br i1 %icmp_ln161, void %.split..split._crit_edge_crit_edge, void" [prueba_booth/src/premults.cpp:161]   --->   Operation 23 'br' 'br_ln161' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln161 = store i32 %first_bit, i32 %first" [prueba_booth/src/premults.cpp:161]   --->   Operation 24 'store' 'store_ln161' <Predicate = (!icmp_ln161)> <Delay = 0.38>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln161 = br void %.split._crit_edge" [prueba_booth/src/premults.cpp:161]   --->   Operation 25 'br' 'br_ln161' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln164 = store i32 0, i32 %first" [prueba_booth/src/premults.cpp:164]   --->   Operation 26 'store' 'store_ln164' <Predicate = (icmp_ln161)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 2.38>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%p_Val2_load = load i512 %p_Val2_s"   --->   Operation 27 'load' 'p_Val2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 29 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln414 = zext i9 %trunc_ln414"   --->   Operation 30 'zext' 'zext_ln414' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%shl_ln414 = shl i512 4294967295, i512 %zext_ln414"   --->   Operation 31 'shl' 'shl_ln414' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xor_ln414 = xor i512 %shl_ln414, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095"   --->   Operation 32 'xor' 'xor_ln414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln414 = and i512 %p_Val2_load, i512 %xor_ln414"   --->   Operation 33 'and' 'and_ln414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%zext_ln414_1 = zext i32 %px_in_V"   --->   Operation 34 'zext' 'zext_ln414_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%shl_ln414_1 = shl i512 %zext_ln414_1, i512 %zext_ln414"   --->   Operation 35 'shl' 'shl_ln414_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (1.16ns) (out node of the LUT)   --->   "%p_Result_s = or i512 %and_ln414, i512 %shl_ln414_1"   --->   Operation 36 'or' 'p_Result_s' <Predicate = true> <Delay = 1.16> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln161 = store i512 %p_Result_s, i512 %p_Val2_s" [prueba_booth/src/premults.cpp:161]   --->   Operation 37 'store' 'store_ln161' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %out_r, i512 %p_Result_s" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 38 'write' 'write_ln174' <Predicate = (icmp_ln161)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln164 = br void %.split._crit_edge" [prueba_booth/src/premults.cpp:164]   --->   Operation 39 'br' 'br_ln164' <Predicate = (icmp_ln161)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln167 = ret" [prueba_booth/src/premults.cpp:167]   --->   Operation 40 'ret' 'ret_ln167' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.899ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('first') [4]  (0 ns)
	'store' operation ('store_ln154', prueba_booth/src/premults.cpp:154) of constant 0 on local variable 'first' [7]  (0.387 ns)

 <State 2>: 0.705ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', prueba_booth/src/premults.cpp:154) [10]  (0 ns)
	'add' operation ('i', prueba_booth/src/premults.cpp:154) [11]  (0.705 ns)

 <State 3>: 2.13ns
The critical path consists of the following:
	'load' operation ('first_load') on local variable 'first' [17]  (0 ns)
	'add' operation ('first_bit', prueba_booth/src/premults.cpp:160) [29]  (0.88 ns)
	'icmp' operation ('icmp_ln161', prueba_booth/src/premults.cpp:161) [30]  (0.859 ns)
	blocking operation 0.387 ns on control path)

 <State 4>: 2.38ns
The critical path consists of the following:
	'load' operation ('p_Val2_load') on local variable '__Val2__' [16]  (0 ns)
	'and' operation ('and_ln414') [25]  (0 ns)
	'or' operation ('__Result__') [28]  (1.17 ns)
	fifo write on port 'out_r' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [37]  (1.22 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
