LISTING FOR LOGIC DESCRIPTION FILE: MEMCTRL.pld                      Page 1

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Fri Aug 18 14:20:32 2023

  1:Name     Z80_MEMCTRL;
  2:PartNo   Z80_MEMCTRL;
  3:Date     05/10/2022;
  4:Revision 01;
  5:Designer Sponaugle;
  6:Company  Ratiometric;
  7:Assembly None;
  8:Location None;
  9:Device   f1508ispplcc84;
 10:
 11:PROPERTY ATMEL {TDI_PULLUP = ON};
 12:PROPERTY ATMEL {TMS_PULLUP = ON};
 13:PROPERTY ATMEL {open_collector=Z80_INT};
 14:
 15:Pin[83] = CLK_IN;                  /* 28.344Mhz input clock  - Master Clock */
 16:Pin[4,5,6,8,9,10,11,12,15,16,17,18,20,21,22,24]     = [Z80_A15..0];
 17:Pin[25]     = Z80_CLK;
 18:Pin[27,28,29,30,31,33,34,35]     = [Z80_D7..0]; 
 19:Pin[36]     = Z80_MEMREQ;
 20:Pin[37]     = Z80_IOREQ;
 21:Pin[39]     = Z80_RD;
 22:Pin[40]     = Z80_WR;
 23:Pin[84]     = Z80_RFSH;
 24:
 25:Pin[41]     = Z80_NMI;
 26:Pin[44]     = Z80_INT;
 27:
 28:Pin[50]     = SEVENSEG_A_CS;
 29:Pin[51]     = SEVENSEG_B_CS;
 30:Pin[54]     = SRAM_CS;
 31:Pin[55]     = FLASH_CS;
 32:Pin[56]     = KEYBOARD_CS;
 33:Pin[57]     = VID_MEM_CS;                  /* Chip select for Video Memory Read/Write operation */
 34:Pin[58]     = VID_80X25MEM_CS;
 35:Pin[68]     = VID_RW;                   /* 0=READ 1=WRITE */
 36:Pin[70]     = VID_IO_CS;
 37:
 38:Pin[61,63,64,65,67]     = [SRAM_FLASH_PAGE_A14..18];
 39:
 40:Pin[45]    = CASS_OUT_D0;
 41:Pin[46]    = CASS_OUT_D1;
 42:Pin[48]    = CASS_OUT_D2;
 43:Pin[49]    = CASS_IN_D7;
 44:Pin[60]    = V64_32_VIDEO_MODE;
 45:
 46:Pin[69]    = SYS_RESET;
 47:Pin[1]     = RESET_BTN_IN;      /* Active Low Reset Button, with DS zero hold circuit */
 48:Pin[2]     = DEBUG_BTN_IN;      /* Active Low Debug NMI button.  Debounce but no hold circutry */
 49:
 50:
 51:Pin[73]    = EXP_EN;
 52:
 53:Pin[74]    = VID_CPLD_4;

LISTING FOR LOGIC DESCRIPTION FILE: MEMCTRL.pld                      Page 2

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Fri Aug 18 14:20:32 2023

 54:Pin[75]    = VID_CPLD_5;
 55:Pin[76]    = RTC_CS;
 56:Pin[77]    = RTC_AS;
 57:Pin[79]    = RTC_DS;
 58:Pin[80]    = RTC_A_LATCH;
 59:Pin[81]    = UNUSED1_IO;
 60:Pin[52]    = UNUSED2_IO;
 61:
 62:
 63:
 64:
 65:/* This definition forces A8 and A9 to be assigned to pin inputs for later use.  In the current design they are not needed for
 66:        chip select creation. */
 67:
 68:UNUSED1_IO = Z80_A8 # Z80_A9;
 69:UNUSED2_IO = Z80_A8 & Z80_A9 & V64_32_VIDEO_MODE;
 70:
 71:/* Hold values to force output pin creation. */
 72:Z80_INT = 'b'1;
 73:EXP_EN = 'b'1;
 74:
 75:
 76:VID_CPLD_4 = 'b'1;
 77:VID_CPLD_5 = 'b'1;
 78:VID_80X25MEM_CS = 'b'1;
 79:
 80:/* Internal nodes (FLIP-FLOPS) */
 81:
 82:NODE    CLK_DIV2,CLK_DIV4,CLK_DIV8,CLK_DIV16;
 83:NODE    [REGION0_CONFIG7..0];
 84:NODE    [REGION1_CONFIG7..0];
 85:NODE    [REGION2_CONFIG7..0];
 86:NODE    [REGION3_CONFIG7..0];
 87:NODE    [SYSTEM_CONFIG7..0];
 88:
 89:FIELD cpu_address_bus = [Z80_A15..0];
 90:
 91:CLK_DIV2.d = !CLK_DIV2;             /* DIV2 = 14.161 Mhz */
 92:CLK_DIV2.ck = CLK_IN;
 93:
 94:CLK_DIV4.d = !CLK_DIV4;             /* DIV2 = 7.0805 Mhz */
 95:CLK_DIV4.ck = CLK_DIV2;
 96:
 97:CLK_DIV8.d = !CLK_DIV8;             /* DIV2 = 3.54025 Mhz */
 98:CLK_DIV8.ck = CLK_DIV4;
 99:
100:CLK_DIV16.d = !CLK_DIV16;             /* DIV2 = 1.77 Mhz */
101:CLK_DIV16.ck = CLK_DIV8;
102:
103:
104:/* Generate CPU clock based on config regster:
105:
106:     bit 0,1:  CPU Speed
107:                    00 = Divide/16

LISTING FOR LOGIC DESCRIPTION FILE: MEMCTRL.pld                      Page 3

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Fri Aug 18 14:20:32 2023

108:                    01 = Divide/8
109:                    10 = Divide/4
110:                    11 = Divide/2
111:
112:*/
113:
114:
115:Z80_CLK = (!SYSTEM_CONFIG1 & !SYSTEM_CONFIG0 & CLK_DIV16)
116:        # (!SYSTEM_CONFIG1 & SYSTEM_CONFIG0 & CLK_DIV8)
117:        # (SYSTEM_CONFIG1 & !SYSTEM_CONFIG0 & CLK_DIV4)
118:        # (SYSTEM_CONFIG1 & SYSTEM_CONFIG0 & CLK_DIV2);
119:
120:/* CLK_DIV2_OUT = CLK_DIV2; */
121:
122:ISMEMORYACCESS = !Z80_MEMREQ;
123:ISIOACCESS = !Z80_IOREQ;
124:
125:/* NMAP_HARDWARE_ACCESS == 1 if there is a memory accces to the hardware mmap region (0x3800-0x3FFF) AND the REGION 0 bit to all 
126:   hardware acesss is REGION0_CONFIG7==1 */
127:
128:
129:MMAP_HARDWARE_ACCESS = REGION0_CONFIG7 & ISMEMORYACCESS & 
130:                                        (cpu_address_bus:'h'38XX
131:                                       # cpu_address_bus:'h'39XX
132:                                       # cpu_address_bus:'h'3AXX
133:                                       # cpu_address_bus:'h'3BXX
134:                                       # cpu_address_bus:'h'3CXX
135:                                       # cpu_address_bus:'h'3DXX
136:                                       # cpu_address_bus:'h'3EXX
137:                                       # cpu_address_bus:'h'3FXX);
138:
139:
140:
141:/* IO Write to IO address 0x75 and 0x76 go to the 7-Segment Display connector. For debugging, POST codes */
142:
143:SEVENSEG_A_CS = !(ISIOACCESS & !Z80_WR &  (cpu_address_bus:'h'XX75 
144:                            ));
145:
146:SEVENSEG_B_CS = !(ISIOACCESS & !Z80_WR &  (cpu_address_bus:'h'XX76 
147:                            ));
148:
149:
150:/* These Regionx_CSs are low when a given memory access is in progress to that region.
151:   For Region 0, if the MMAP_HARDWARE_ACCESS ==1 the access is to a hardware memory mapped
152:   device in Region 0, so we should not enable SRAM or FLASH for Region 0 */
153:
154:NODE REGION0_CS,REGION1_CS, REGION2_CS, REGION3_CS;
155:
156:REGION0_CS = !(ISMEMORYACCESS & !MMAP_HARDWARE_ACCESS & (cpu_address_bus:'h'0XXX
157:                                                        # cpu_address_bus:'h'1XXX
158:                                                        # cpu_address_bus:'h'2XXX
159:                                                        # cpu_address_bus:'h'3XXX
160:                                                        ));
161:

LISTING FOR LOGIC DESCRIPTION FILE: MEMCTRL.pld                      Page 4

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Fri Aug 18 14:20:32 2023

162:REGION1_CS = !(ISMEMORYACCESS & (cpu_address_bus:'h'4XXX
163:                               # cpu_address_bus:'h'5XXX
164:                               # cpu_address_bus:'h'6XXX
165:                               # cpu_address_bus:'h'7XXX
166:                               ));
167:REGION2_CS = !(ISMEMORYACCESS & (cpu_address_bus:'h'8XXX
168:                               # cpu_address_bus:'h'9XXX
169:                               # cpu_address_bus:'h'AXXX
170:                               # cpu_address_bus:'h'BXXX
171:                               ));
172:REGION3_CS = !(ISMEMORYACCESS & (cpu_address_bus:'h'CXXX
173:                               # cpu_address_bus:'h'DXXX
174:                               # cpu_address_bus:'h'EXXX
175:                               # cpu_address_bus:'h'FXXX
176:                               ));
177:
178:/* Based on the Region config for each region, determine if a SRAM acesss is in order */
179:
180:SRAM_CS = (REGION0_CS # REGION0_CONFIG6) &
181:          (REGION1_CS # REGION1_CONFIG6) &
182:          (REGION2_CS # REGION2_CONFIG6) &
183:          (REGION3_CS # REGION3_CONFIG6);
184:
185:FLASH_CS = (REGION0_CS # !REGION0_CONFIG6) &
186:           (REGION1_CS # !REGION1_CONFIG6) &
187:           (REGION2_CS # !REGION2_CONFIG6) &
188:          ( REGION3_CS # !REGION3_CONFIG6);
189:
190:SRAM_FLASH_PAGE_A14 = ((!REGION0_CS) & REGION0_CONFIG0 ) #
191:                      ((!REGION1_CS) & REGION1_CONFIG0 ) #
192:                      ((!REGION2_CS) & REGION2_CONFIG0 ) #
193:                      ((!REGION3_CS) & REGION3_CONFIG0 );
194:
195:SRAM_FLASH_PAGE_A15 = ((!REGION0_CS) & REGION0_CONFIG1 ) #
196:                      ((!REGION1_CS) & REGION1_CONFIG1 ) #
197:                      ((!REGION2_CS) & REGION2_CONFIG1 ) #
198:                      ((!REGION3_CS) & REGION3_CONFIG1 );
199:
200:SRAM_FLASH_PAGE_A16 = ((!REGION0_CS) & REGION0_CONFIG2 ) #
201:                      ((!REGION1_CS) & REGION1_CONFIG2 ) #
202:                      ((!REGION2_CS) & REGION2_CONFIG2 ) #
203:                      ((!REGION3_CS) & REGION3_CONFIG2 );
204:
205:SRAM_FLASH_PAGE_A17 = ((!REGION0_CS) & REGION0_CONFIG3 ) #
206:                      ((!REGION1_CS) & REGION1_CONFIG3 ) #
207:                      ((!REGION2_CS) & REGION2_CONFIG3 ) #
208:                      ((!REGION3_CS) & REGION3_CONFIG3 );
209:
210:SRAM_FLASH_PAGE_A18 = ((!REGION0_CS) & REGION0_CONFIG4 ) #
211:                      ((!REGION1_CS) & REGION1_CONFIG4 ) #
212:                      ((!REGION2_CS) & REGION2_CONFIG4 ) #
213:                      ((!REGION3_CS) & REGION3_CONFIG4 );
214:
215:

LISTING FOR LOGIC DESCRIPTION FILE: MEMCTRL.pld                      Page 5

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Fri Aug 18 14:20:32 2023

216:KEYBOARD_CS = !(!Z80_MEMREQ & !Z80_RD & MMAP_HARDWARE_ACCESS & (cpu_address_bus:'h'38XX
217:                                                        # cpu_address_bus:'h'39XX
218:                                                        # cpu_address_bus:'h'3AXX
219:                                                        # cpu_address_bus:'h'3BXX
220:                                                        ));
221:
222:VID_MEM_ACCESS = !(!Z80_MEMREQ & MMAP_HARDWARE_ACCESS & (cpu_address_bus:'h'3CXX
223:                                                    # cpu_address_bus:'h'3DXX 
224:                                                    # cpu_address_bus:'h'3EXX 
225:                                                    # cpu_address_bus:'h'3FXX 
226:                                                    ));
227:
228:VID_MEM_CS.d  = VID_MEM_ACCESS;
229:VID_MEM_CS.ap = VID_MEM_ACCESS;
230:VID_MEM_CS.ck = !Z80_CLK;
231:VID_RW.d  = VID_MEM_ACCESS # !Z80_RFSH # !Z80_RD;
232:VID_RW.ap = VID_MEM_ACCESS;
233:VID_RW.ck = !Z80_CLK;
234:
235:VID_IO_CS = !(ISIOACCESS &  (cpu_address_bus:'h'XX7A
236:                            # cpu_address_bus:'h'XX7B
237:                            # cpu_address_bus:'h'XX7C
238:                            # cpu_address_bus:'h'XX7D
239:                            ));
240:
241:
242:
243:/* RTC_A_LATCH latches what is on the data bus into the address latch for the RTC */
244:
245:RTC_A_LATCH = !(ISIOACCESS & !Z80_WR & (cpu_address_bus:'h'XX77));
246:
247:/*  
248:    RTC_CS selects the RTC to allow the CPU to read/write the RTC.
249:    RTC_AS is clocked with the 0 from CS on the falling clock edge, providing a slight
250:    delay between the assertion of CS and the assertion of AS(low).  AS will go back to one
251:    when RTC_CS goes to 1. 
252:    
253:    RTC_DS is built up from two signals, DS_0 and DS_1.  Both DS_0 and DS_1 are ==1 before a transaction. 
254:    DS_0 goes to zero one half-clock cycle after AS goes to 0.  DS_1 goes to zero one half-clock 
255:    cycle after DS_0.  DS_0#!DS_1 nets you a half cycle long pulse on DS after AS.
256:
257:*/
258:
259:NODE RTC_DS_0, RTC_DS_1;
260:
261:RTC_CS = !(ISIOACCESS &  (cpu_address_bus:'h'XX78));
262:RTC_AS.d = RTC_CS;
263:RTC_AS.ck = !Z80_CLK;
264:RTC_AS.ap = RTC_CS;
265:
266:RTC_DS_0.d = RTC_AS;
267:RTC_DS_0.ck = Z80_CLK;
268:RTC_DS_0.ap = RTC_CS;
269:

LISTING FOR LOGIC DESCRIPTION FILE: MEMCTRL.pld                      Page 6

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Fri Aug 18 14:20:32 2023

270:RTC_DS_1.d = RTC_DS_0;
271:RTC_DS_1.ck = !Z80_CLK;
272:RTC_DS_1.ap = RTC_CS;
273:RTC_DS = RTC_DS_0 # !RTC_DS_1;
274:
275:/* to allow the CPU to read from the cassette port we need to turn off/on the oe for the databus. */
276:
277:IO_CASS_CS_WR = !(ISIOACCESS & !Z80_WR &  (cpu_address_bus:'h'XXFC
278:                            # cpu_address_bus:'h'XXFD
279:                            # cpu_address_bus:'h'XXFE
280:                            # cpu_address_bus:'h'XXFF 
281:                            ));
282:
283:IO_CASS_CS_RD = !(ISIOACCESS & !Z80_RD &  (cpu_address_bus:'h'XXFC
284:                            # cpu_address_bus:'h'XXFD
285:                            # cpu_address_bus:'h'XXFE
286:                            # cpu_address_bus:'h'XXFF 
287:                            ));
288:
289:SREG_CS_RD = !(ISIOACCESS & !Z80_RD & (cpu_address_bus:'h'XX74));
290:
291:[Z80_D7..0].oe = (!IO_CASS_CS_RD) # (!SREG_CS_RD);
292:
293:Z80_D0 = ((!IO_CASS_CS_RD) & 'b'0) # ((!SREG_CS_RD) & SYSTEM_CONFIG0);
294:Z80_D1 = ((!IO_CASS_CS_RD) & 'b'0) # ((!SREG_CS_RD) & SYSTEM_CONFIG1);
295:Z80_D2 = ((!IO_CASS_CS_RD) & 'b'0) # ((!SREG_CS_RD) & SYSTEM_CONFIG2);
296:Z80_D3 = ((!IO_CASS_CS_RD) & V64_32_VIDEO_MODE) # ((!SREG_CS_RD) & SYSTEM_CONFIG3);
297:Z80_D4 = ((!IO_CASS_CS_RD) & 'b'0) # ((!SREG_CS_RD) & SYSTEM_CONFIG4);
298:Z80_D5 = ((!IO_CASS_CS_RD) & 'b'0) # ((!SREG_CS_RD) & SYSTEM_CONFIG5);
299:Z80_D6 = ((!IO_CASS_CS_RD) & V64_32_VIDEO_MODE) # ((!SREG_CS_RD) & SYSTEM_CONFIG6);
300:Z80_D7 = ((!IO_CASS_CS_RD) & CASS_IN_D7) # ((!SREG_CS_RD) & SYSTEM_CONFIG7);
301:
302:/*
303:REGION Congig Register:
304:        bit 7 -    HARDWARE ENABLED in the PAGE. 1=HARDWARE ON, 0=HARDWARE OFF
305:        bit 6 -    0=SRAM, 1=FLASH
306:        bit 5,4,3 
307:            2,1,0  6-bit page selection (16K page)
308:
309:        REGION0 defaults to FLASH, and Hardware Enabled.
310:        REGION1,2,3 defaults to SRAM.
311:
312:*/
313:
314:[REGION0_CONFIG7..0].ck = !((ISIOACCESS & !Z80_WR) & (cpu_address_bus:'h'XX70));
315:[REGION0_CONFIG7..0].d = [Z80_D7..0].io;
316:[REGION0_CONFIG5..0].ar = !SYS_RESET;
317:REGION0_CONFIG6.ap = !SYS_RESET;
318:REGION0_CONFIG7.ap = !SYS_RESET;
319:
320:[REGION1_CONFIG7..0].ck = !((ISIOACCESS & !Z80_WR) & (cpu_address_bus:'h'XX71));
321:[REGION1_CONFIG7..0].d = [Z80_D7..0].io;
322:[REGION1_CONFIG5..0].ar = !SYS_RESET;
323:REGION1_CONFIG6.ar = !SYS_RESET;

LISTING FOR LOGIC DESCRIPTION FILE: MEMCTRL.pld                      Page 7

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Fri Aug 18 14:20:32 2023

324:REGION1_CONFIG7.ar = !SYS_RESET;
325:
326:[REGION2_CONFIG7..0].ck = !((ISIOACCESS & !Z80_WR) & (cpu_address_bus:'h'XX72));
327:[REGION2_CONFIG7..0].d = [Z80_D7..0].io;
328:[REGION2_CONFIG5..0].ar = !SYS_RESET;
329:REGION2_CONFIG6.ar = !SYS_RESET;
330:REGION2_CONFIG7.ar = !SYS_RESET;
331:
332:[REGION3_CONFIG7..0].ck = !((ISIOACCESS & !Z80_WR) & (cpu_address_bus:'h'XX73));
333:[REGION3_CONFIG7..0].d = [Z80_D7..0].io;
334:[REGION3_CONFIG5..0].ar = !SYS_RESET;
335:REGION3_CONFIG6.ar = !SYS_RESET;
336:REGION3_CONFIG7.ar = !SYS_RESET;
337:
338:/* System Configuration Registers - 
339:        bit 0,1:  CPU Speed
340:                    00 = Divide/16
341:                    01 = Divide/8
342:                    10 = Divide/4
343:                    11 = Divide/2
344:*/
345:
346:[SYSTEM_CONFIG7..0].ck = !((ISIOACCESS & !Z80_WR) & (cpu_address_bus:'h'XX74));
347:[SYSTEM_CONFIG7..0].d = [Z80_D7..0].io;
348:[SYSTEM_CONFIG7..0].ar = !SYS_RESET;
349:
350:CASS_OUT_D0.d = Z80_D0.io;
351:CASS_OUT_D0.ck = IO_CASS_CS_WR;
352:CASS_OUT_D1.d = Z80_D1.io;
353:CASS_OUT_D1.ck = IO_CASS_CS_WR;
354:CASS_OUT_D2.d = Z80_D2.io;
355:CASS_OUT_D2.ck = IO_CASS_CS_WR;
356:
357:V64_32_VIDEO_MODE.d = Z80_D3.io;
358:V64_32_VIDEO_MODE.ck = IO_CASS_CS_WR;
359:
360:Z80_NMI.d = DEBUG_BTN_IN;
361:Z80_NMI.ck = CLK_DIV16;
362:Z80_NMI.ap = !SYS_RESET;
363:
364:SYS_RESET.d = RESET_BTN_IN;
365:SYS_RESET.ck = CLK_DIV16;
366:
367:/*
368:
369:Total dedicated input used:     4/4     (100%)
370:Total I/O pins used             64/64   (100%)
371:Total Logic cells used          85/128  (66%)
372:Total Flip-Flop used            52/128  (40%)
373:Total Foldback logic used       10/128  (7%)
374:Total Nodes+FB/MCells           95/128  (74%)
375:Total cascade used              0
376:Total input pins                29
377:Total output pins               39

LISTING FOR LOGIC DESCRIPTION FILE: MEMCTRL.pld                      Page 8

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Fri Aug 18 14:20:32 2023

378:Total Pts                       220
379:
380:                                                                                    
381:                                        D R                                         
382:                                        E E        R                                
383:                                        B S      U T         V                      
384:                                        U E      N C         I                      
385:                                        G TZ     U _         D                      
386:                       Z  Z Z   Z Z Z   _ _8     S A         _                      
387:                     Z 8  8 8   8 8 8   B B0 C   E _ R   R R C                      
388:                     8 0  0 0   0 0 0   T T_ L   D L T   T T P                      
389:                     0 _  _ _   _ _ _   N NR K   1 A C   C C L                      
390:                     _ A  A A G A A A V _ _F _ G _ T _ V _ _ D                      
391:                     A 1  1 1 N 1 1 1 C I IS I N I C D C A C _                      
392:                     9 0  1 2 D 3 4 5 C N NH N D O H S C S S 5                      
393:                    -------------------------------------------                     
394:                   / 11   9   7   5   3   1  83  81  79  77  75 \                  
395:                  /    10   8   6   4   2  84  82  80  78  76    \                 
396:          Z80_A8 | 12                    (*)                   74 | VID_CPLD_4      
397:             VCC | 13                                          73 | EXP_EN          
398:             TDI | 14                                          72 | GND             
399:          Z80_A7 | 15                                          71 | TDO             
400:          Z80_A6 | 16                                          70 | VID_IO_CS       
401:          Z80_A5 | 17                                          69 | SYS_RESET       
402:          Z80_A4 | 18                                          68 | VID_RW          
403:             GND | 19                                          67 | SRAM_FLASH_PAGE_A18
404:          Z80_A3 | 20                                          66 | VCC             
405:          Z80_A2 | 21                                          65 | SRAM_FLASH_PAGE_A17
406:          Z80_A1 | 22                 ATF1508                  64 | SRAM_FLASH_PAGE_A16
407:             TMS | 23               84-Lead PLCC               63 | SRAM_FLASH_PAGE_A15
408:          Z80_A0 | 24                                          62 | TCK             
409:         Z80_CLK | 25                                          61 | SRAM_FLASH_PAGE_A14
410:             VCC | 26                                          60 | V64_32_VIDEO_MODE
411:          Z80_D7 | 27                                          59 | GND             
412:          Z80_D6 | 28                                          58 | VID_80X25MEM_CS 
413:          Z80_D5 | 29                                          57 | VID_MEM_CS      
414:          Z80_D4 | 30                                          56 | KEYBOARD_CS     
415:          Z80_D3 | 31                                          55 | FLASH_CS        
416:             GND | 32                                          54 | SRAM_CS         
417:                  \     34  36  38  40  42  44  46  48  50  52   /                 
418:                   \  33  35  37  39  41  43  45  47  49  51  53/                  
419:                    --------------------------------------------                     
420:                      Z Z Z Z Z V Z Z Z G V Z C C G C C S S U V                     
421:                      8 8 8 8 8 C 8 8 8 N C 8 A A N A A E E N C                     
422:                      0 0 0 0 0 C 0 0 0 D C 0 S S D S S V V U C                     
423:                      _ _ _ _ _   _ _ _     _ S S   S S E E S                       
424:                      D D D M I   R W N     I _ _   _ _ N N E                       
425:                      2 1 0 E O   D R M     N O O   O I S S D                       
426:                            M R       I     T U U   U N E E 2                       
427:                            R E               T T   T _ G G _                       
428:                            E Q               _ _   _ D _ _ I                       
429:                            Q                 D D   D 7 A B O                       
430:                                              0 1   2   _ _                         
431:                                                        C C                         

LISTING FOR LOGIC DESCRIPTION FILE: MEMCTRL.pld                      Page 9

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Fri Aug 18 14:20:32 2023

432:                                                        S S                         
433:
434:
435:
436:*/
437:
438:
439:
440:
441:



