--- verilog_synth
+++ uhdm_synth
@@ -1,6 +1,6 @@
 /* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* top =  1  *)
 (* src = "dut.sv:1.1-4.10" *)
+(* top =  1  *)
 module test(A, Y1, Y2);
 (* src = "dut.sv:1.25-1.26" *)
 input [3:0] A;
