[0m[[0m[31merror[0m] [0m[0mD:\5_stage_pipline\src\main\scala\datapath\top.scala:59:11: value ins_in is not a member of chisel3.Bundle{val memWrite_in: chisel3.UInt; val memRead_in: chisel3.UInt; val memToReg_in: chisel3.UInt; val operandAsel_in: chisel3.UInt; val operandBsel_in: chisel3.UInt; val br_en_in: chisel3.UInt; val aluOp_in: chisel3.UInt; val regWrite_in: chisel3.UInt; val operandA_in: chisel3.SInt; val operandB_in: chisel3.SInt; val rd_in: chisel3.UInt; val rs1Ins_in: chisel3.UInt; val rs2Ins_in: chisel3.UInt; val pc_in: chisel3.UInt; val pc4_in: chisel3.UInt; val NextPc: chisel3.UInt; val imm: chisel3.SInt; val memWrite_out: chisel3.UInt; val memRead_out: chisel3.UInt; val memToReg_out: chisel3.UInt; val operandAsel_out: chisel3.UInt; val operandBsel_out: chisel3.UInt; val br_en_out: chisel3.UInt; val aluOp_out: chisel3.UInt; val regWrite_out: chisel3.UInt; val operandA_out: chisel3.SInt; val operandB_out: chisel3.SInt; val rd_out: chisel3.UInt; val rs1Ins_out: chisel3.UInt; val rs2Ins_out: chisel3.UInt; val pc_out: chisel3.UInt; val pc4_out: chisel3.UInt; val NextPc_out: chisel3.UInt; val imm_out: chisel3.SInt}[0m
[0m[[0m[31merror[0m] [0m[0m    ID.io.ins_in:=IF.io.ins_out[0m
[0m[[0m[31merror[0m] [0m[0m          ^[0m
[0m[[0m[31merror[0m] [0m[0mone error found[0m
