
Set the other parameters to configure the simulated processor as a single-
issue, in-order processor, with one integer and floating point alu and mult unit. Manipulate the
-fetch:ifqsize, -decode:width, -issue:width, -commit:width, -issue:inorder, -res:ialu, -res:imult,
-res:fpalu and -res:fpmult options to achieve this. The number of memports should stay at the
default value of 2.



./sim-outorder -fetch:ifqsize 1 -decode:width 1 -issue:width 1 -commit:width 1 -issue:inorder true -res:ialu 1 -res:imult 1 -res:fpalu 1 -res:fpmult 1 -bpred nottaken ./benchmarks/fibonacci


.7239

./sim-outorder -fetch:ifqsize 4 -decode:width 4 -issue:width 4 -commit:width 4 -issue:inorder false -res:ialu 4 -res:imult 4 -res:fpalu 4 -res:fpmult 4 -bpred 2lev ./benchmarks/memcopy
1.2035


./sim-outorder -fetch:ifqsize 8 -decode:width 8 -issue:width 8 -commit:width 8 -issue:inorder false -res:ialu 8 -res:imult 8 -res:fpalu 8 -res:fpmult 8 -bpred 2lev -res memport ./benchmarks/memcopy
1.1384


./sim-outorder -issue:width 4 -issue:inorder false -bpred comb -ruu:size 32 -lsq:size 16 -mem:lat 200 2 -redir:sim test.txt benchmarks/memcopy 

200:
sim_IPC                      0.5430 # instructions per cycle
sim_CPI                      1.8417 # cycles per instruction

default:
sim_IPC                      1.5894 # instructions per cycle
sim_CPI                      0.6292 # cycles per instruction


-cache:dl2       ul2:1024:64:4:l

<name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random


./sim-outorder -fetch:ifqsize 4 -decode:width 4 -issue:width 4 -commit:width 4  -issue:inorder false -bpred comb -cache:dl2 ul2:1024:1024:4:l -cache:il2lat 6 -cache:dl2lat 6 -ruu:size 32 -lsq:size 16 -redir:sim test.txt benchmarks/memcopy 

    ul2:1024:4096:4:l 1.9820

    "./sim-outorder", "-issue:width", "4", "-issue:inorder", "false", "-bpred", "comb", 
					"-cache:dl2", cache_value, "-cache:il2lat", str(latency_lev3), "-ruu:size", "32", "-lsq:size", "16", "-redir:sim",
					"test.txt", "benchmarks/memcopy"