always
assign
begin
buf
case
casex
casez
deassign
default
defparam
disable
else
end
endcase
endfunction
endmodule
endtask
for
force
forever
fork
function
if
initial
inout
input
integer
'iskeyword'
join
keywords
local
module
negedge
of
option
or
output
parameter
posedge
pull0
pull1
pulldown
pullup
real
reg
release
repeat
task
the
time
TODO
tri
tri0
tri1
triand
trior
trireg
useful
value
Verilog
wait
wand
while
wire
wor
