HelpInfo,C:\new_Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\new_Microsemi\Libero_SoC_v12.3\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||top.srr(47);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/47||std1164.vhd(888);liberoaction://cross_probe/hdl/file/'C:\new_Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/888
Implementation;Synthesis||CG1337||@W:Net axi_read_not_ready is not declared.||top.srr(108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/108||AHBL_Ctrl.v(297);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\AHBL_Ctrl.v'/linenumber/297
Implementation;Synthesis||CG289||@W:Specified digits overflow the number's size||top.srr(111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/111||AXI4_Write_Ctrl.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\AXI4_Write_Ctrl.v'/linenumber/260
Implementation;Synthesis||CG1337||@W:Net addr_beat is not declared.||top.srr(138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/138||DWC_UpConv_AChannel.v(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/457
Implementation;Synthesis||CG1337||@W:Net mask is not declared.||top.srr(139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/139||DWC_UpConv_AChannel.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/461
Implementation;Synthesis||CG1337||@W:Net FIXED is not declared.||top.srr(140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/140||DWC_UpConv_AChannel.v(498);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/498
Implementation;Synthesis||CG1337||@W:Net AXI_MSLAVE_MEM_AWREGION is not declared.||top.srr(297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/297||miv_rv32ima_l1_axi_gluebridge.v(261);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_gluebridge.v'/linenumber/261
Implementation;Synthesis||CG1337||@W:Net resetn_rx_s is not declared.||top.srr(449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/449||spi_chanctrl.v(805);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/805
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||top.srr(483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/483||std1164.vhd(888);liberoaction://cross_probe/hdl/file/'C:\new_Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/888
Implementation;Synthesis||CD630||@N: Synthesizing work.top.rtl.||top.srr(484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/484||top.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\top\top.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.lvds_uart_top.rtl.||top.srr(492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/492||LVDS_UART_TOP.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\LVDS_UART_TOP\LVDS_UART_TOP.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.lvds_uart.rtl.||top.srr(493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/493||LVDS_UART.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\LVDS_UART\LVDS_UART.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.uart_fifo.uart_fifo.||top.srr(494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/494||uart_fifo.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_fifo.vhd'/linenumber/30
Implementation;Synthesis||CD638||@W:Signal encoded_byte is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/495||uart_fifo.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_fifo.vhd'/linenumber/61
Implementation;Synthesis||CD638||@W:Signal read_encoded_byte is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/496||uart_fifo.vhd(62);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_fifo.vhd'/linenumber/62
Implementation;Synthesis||CD638||@W:Signal out_byte is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/497||uart_fifo.vhd(63);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_fifo.vhd'/linenumber/63
Implementation;Synthesis||CL240||@W:Signal bit_error is floating; a simulation mismatch is possible.||top.srr(500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/500||uart_fifo.vhd(40);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_fifo.vhd'/linenumber/40
Implementation;Synthesis||CD630||@N: Synthesizing work.uart_apb_1.rtl.||top.srr(501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/501||UART_apb_1.vhd(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1.vhd'/linenumber/20
Implementation;Synthesis||CD630||@N: Synthesizing coreuartapb_lib.uart_apb_1_uart_apb_1_0_coreuartapb.cuartlol.||top.srr(502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/502||CoreUARTapb.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUARTapb.vhd'/linenumber/17
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/503||CoreUARTapb.vhd(237);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUARTapb.vhd'/linenumber/237
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/504||CoreUARTapb.vhd(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUARTapb.vhd'/linenumber/260
Implementation;Synthesis||CD638||@W:Signal cuartilll is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/505||CoreUARTapb.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUARTapb.vhd'/linenumber/81
Implementation;Synthesis||CD630||@N: Synthesizing coreuartapb_lib.uart_apb_1_uart_apb_1_0_coreuart.cuartlol.||top.srr(506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/506||CoreUART.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUART.vhd'/linenumber/17
Implementation;Synthesis||CD434||@W:Signal cuartooi in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/507||CoreUART.vhd(265);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUART.vhd'/linenumber/265
Implementation;Synthesis||CD434||@W:Signal cuartio1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/508||CoreUART.vhd(265);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUART.vhd'/linenumber/265
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/509||CoreUART.vhd(396);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUART.vhd'/linenumber/396
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/510||CoreUART.vhd(451);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUART.vhd'/linenumber/451
Implementation;Synthesis||CD630||@N: Synthesizing coreuartapb_lib.uart_apb_1_uart_apb_1_0_rx_async.cuartlol.||top.srr(511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/511||Rx_async.vhd(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd'/linenumber/16
Implementation;Synthesis||CD233||@N: Using sequential encoding for type cuartol0i.||top.srr(512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/512||Rx_async.vhd(42);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd'/linenumber/42
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/513||Rx_async.vhd(206);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd'/linenumber/206
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/514||Rx_async.vhd(231);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd'/linenumber/231
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/515||Rx_async.vhd(235);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd'/linenumber/235
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/516||Rx_async.vhd(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd'/linenumber/295
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/517||Rx_async.vhd(386);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd'/linenumber/386
Implementation;Synthesis||CL177||@W:Sharing sequential element CUARTO01i. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/520||Rx_async.vhd(399);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd'/linenumber/399
Implementation;Synthesis||CD630||@N: Synthesizing coreuartapb_lib.uart_apb_1_uart_apb_1_0_tx_async.cuartlol.||top.srr(521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/521||Tx_async.vhd(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Tx_async.vhd'/linenumber/16
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/522||Tx_async.vhd(258);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Tx_async.vhd'/linenumber/258
Implementation;Synthesis||CL190||@W:Optimizing register bit CUARToil0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/525||Tx_async.vhd(118);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Tx_async.vhd'/linenumber/118
Implementation;Synthesis||CL169||@W:Pruning unused register CUARToil0. Make sure that there are no unused intermediate registers.||top.srr(526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/526||Tx_async.vhd(118);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Tx_async.vhd'/linenumber/118
Implementation;Synthesis||CD630||@N: Synthesizing coreuartapb_lib.uart_apb_1_uart_apb_1_0_clock_gen.cuarti.||top.srr(527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/527||Clock_gen.vhd(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Clock_gen.vhd'/linenumber/16
Implementation;Synthesis||CD638||@W:Signal cuartli is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/528||Clock_gen.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Clock_gen.vhd'/linenumber/36
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTli0_3. Make sure that there are no unused intermediate registers.||top.srr(533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/533||CoreUART.vhd(440);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUART.vhd'/linenumber/440
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTII1_5. Make sure that there are no unused intermediate registers.||top.srr(534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/534||CoreUART.vhd(416);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUART.vhd'/linenumber/416
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTOOI_5(7 downto 0). Make sure that there are no unused intermediate registers.||top.srr(535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/535||CoreUART.vhd(402);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUART.vhd'/linenumber/402
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTo01_4(1 downto 0). Make sure that there are no unused intermediate registers.||top.srr(536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/536||CoreUART.vhd(368);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUART.vhd'/linenumber/368
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTol0_3. Make sure that there are no unused intermediate registers.||top.srr(537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/537||CoreUART.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUART.vhd'/linenumber/353
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTll0_3. Make sure that there are no unused intermediate registers.||top.srr(538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/538||CoreUART.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUART.vhd'/linenumber/353
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTo1i_3. Make sure that there are no unused intermediate registers.||top.srr(539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/539||CoreUART.vhd(338);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUART.vhd'/linenumber/338
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTL1I_3. Make sure that there are no unused intermediate registers.||top.srr(540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/540||CoreUART.vhd(338);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUART.vhd'/linenumber/338
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTOII_4. Make sure that there are no unused intermediate registers.||top.srr(541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/541||CoreUART.vhd(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUART.vhd'/linenumber/246
Implementation;Synthesis||CL252||@W:Bit 0 of signal CUARTILLL is floating -- simulation mismatch possible.||top.srr(544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/544||CoreUARTapb.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUARTapb.vhd'/linenumber/81
Implementation;Synthesis||CL252||@W:Bit 1 of signal CUARTILLL is floating -- simulation mismatch possible.||top.srr(545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/545||CoreUARTapb.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUARTapb.vhd'/linenumber/81
Implementation;Synthesis||CL252||@W:Bit 2 of signal CUARTILLL is floating -- simulation mismatch possible.||top.srr(546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/546||CoreUARTapb.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUARTapb.vhd'/linenumber/81
Implementation;Synthesis||CD630||@N: Synthesizing work.gpio_top.rtl.||top.srr(557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/557||GPIO_TOP.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\GPIO_TOP\GPIO_TOP.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.coregpio_0.rtl.||top.srr(559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/559||COREGPIO_0.vhd(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0.vhd'/linenumber/20
Implementation;Synthesis||CD630||@N: Synthesizing coregpio_lib.coregpio_0_coregpio_0_0_coregpio.rtl.||top.srr(560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/560||coregpio.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/29
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/561||coregpio.vhd(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/668
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/562||coregpio.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/671
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/563||coregpio.vhd(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/668
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/564||coregpio.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/671
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/565||coregpio.vhd(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/668
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/566||coregpio.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/671
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/567||coregpio.vhd(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/668
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/568||coregpio.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/671
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/569||coregpio.vhd(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/668
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/570||coregpio.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/671
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/571||coregpio.vhd(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/668
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/572||coregpio.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/671
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/573||coregpio.vhd(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/668
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/574||coregpio.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/671
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/575||coregpio.vhd(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/668
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/576||coregpio.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/671
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/577||coregpio.vhd(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/668
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/578||coregpio.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/671
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/579||coregpio.vhd(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/668
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/580||coregpio.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/671
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/581||coregpio.vhd(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/668
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/582||coregpio.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/671
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/583||coregpio.vhd(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/668
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/584||coregpio.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/671
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/585||coregpio.vhd(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/668
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/586||coregpio.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/671
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/587||coregpio.vhd(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/668
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/588||coregpio.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/671
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/589||coregpio.vhd(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/668
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/590||coregpio.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/671
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/591||coregpio.vhd(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/668
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/592||coregpio.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/671
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/593||coregpio.vhd(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/668
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/594||coregpio.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/671
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/595||coregpio.vhd(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/668
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/596||coregpio.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/671
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/597||coregpio.vhd(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/668
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/598||coregpio.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/671
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/599||coregpio.vhd(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/668
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/600||coregpio.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/671
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/601||coregpio.vhd(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/668
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/602||coregpio.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/671
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/603||coregpio.vhd(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/668
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/604||coregpio.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/671
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/605||coregpio.vhd(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/668
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/606||coregpio.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/671
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/607||coregpio.vhd(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/668
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/608||coregpio.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/671
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/609||coregpio.vhd(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/668
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/610||coregpio.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/671
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/611||coregpio.vhd(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/668
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/612||coregpio.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/671
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/613||coregpio.vhd(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/668
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/614||coregpio.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/671
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/615||coregpio.vhd(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/668
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/616||coregpio.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/671
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/617||coregpio.vhd(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/668
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/618||coregpio.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/671
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/619||coregpio.vhd(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/668
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/620||coregpio.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/671
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/621||coregpio.vhd(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/668
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/622||coregpio.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/671
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/623||coregpio.vhd(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/668
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top.srr(624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/624||coregpio.vhd(671);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/671
Implementation;Synthesis||CD434||@W:Signal paddr in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/625||coregpio.vhd(969);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/969
Implementation;Synthesis||CD638||@W:Signal io_num_comp is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/626||coregpio.vhd(373);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/373
Implementation;Synthesis||CL169||@W:Pruning unused register edge_both_158(31). Make sure that there are no unused intermediate registers.||top.srr(629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/629||coregpio.vhd(608);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/608
Implementation;Synthesis||CL169||@W:Pruning unused register edge_neg_158(31). Make sure that there are no unused intermediate registers.||top.srr(630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/630||coregpio.vhd(581);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/581
Implementation;Synthesis||CL169||@W:Pruning unused register edge_pos_158(31). Make sure that there are no unused intermediate registers.||top.srr(631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/631||coregpio.vhd(554);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/554
Implementation;Synthesis||CL169||@W:Pruning unused register edge_both_153(30). Make sure that there are no unused intermediate registers.||top.srr(632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/632||coregpio.vhd(608);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/608
Implementation;Synthesis||CL169||@W:Pruning unused register edge_neg_153(30). Make sure that there are no unused intermediate registers.||top.srr(633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/633||coregpio.vhd(581);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/581
Implementation;Synthesis||CL169||@W:Pruning unused register edge_pos_153(30). Make sure that there are no unused intermediate registers.||top.srr(634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/634||coregpio.vhd(554);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/554
Implementation;Synthesis||CL169||@W:Pruning unused register edge_both_148(29). Make sure that there are no unused intermediate registers.||top.srr(635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/635||coregpio.vhd(608);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/608
Implementation;Synthesis||CL169||@W:Pruning unused register edge_neg_148(29). Make sure that there are no unused intermediate registers.||top.srr(636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/636||coregpio.vhd(581);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/581
Implementation;Synthesis||CL169||@W:Pruning unused register edge_pos_148(29). Make sure that there are no unused intermediate registers.||top.srr(637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/637||coregpio.vhd(554);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/554
Implementation;Synthesis||CL169||@W:Pruning unused register edge_both_143(28). Make sure that there are no unused intermediate registers.||top.srr(638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/638||coregpio.vhd(608);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/608
Implementation;Synthesis||CL169||@W:Pruning unused register edge_neg_143(28). Make sure that there are no unused intermediate registers.||top.srr(639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/639||coregpio.vhd(581);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/581
Implementation;Synthesis||CL169||@W:Pruning unused register edge_pos_143(28). Make sure that there are no unused intermediate registers.||top.srr(640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/640||coregpio.vhd(554);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/554
Implementation;Synthesis||CL169||@W:Pruning unused register edge_both_138(27). Make sure that there are no unused intermediate registers.||top.srr(641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/641||coregpio.vhd(608);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/608
Implementation;Synthesis||CL169||@W:Pruning unused register edge_neg_138(27). Make sure that there are no unused intermediate registers.||top.srr(642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/642||coregpio.vhd(581);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/581
Implementation;Synthesis||CL169||@W:Pruning unused register edge_pos_138(27). Make sure that there are no unused intermediate registers.||top.srr(643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/643||coregpio.vhd(554);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/554
Implementation;Synthesis||CL169||@W:Pruning unused register edge_both_133(26). Make sure that there are no unused intermediate registers.||top.srr(644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/644||coregpio.vhd(608);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/608
Implementation;Synthesis||CL169||@W:Pruning unused register edge_neg_133(26). Make sure that there are no unused intermediate registers.||top.srr(645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/645||coregpio.vhd(581);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/581
Implementation;Synthesis||CL169||@W:Pruning unused register edge_pos_133(26). Make sure that there are no unused intermediate registers.||top.srr(646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/646||coregpio.vhd(554);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/554
Implementation;Synthesis||CL169||@W:Pruning unused register edge_both_128(25). Make sure that there are no unused intermediate registers.||top.srr(647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/647||coregpio.vhd(608);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/608
Implementation;Synthesis||CL169||@W:Pruning unused register edge_neg_128(25). Make sure that there are no unused intermediate registers.||top.srr(648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/648||coregpio.vhd(581);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/581
Implementation;Synthesis||CL169||@W:Pruning unused register edge_pos_128(25). Make sure that there are no unused intermediate registers.||top.srr(649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/649||coregpio.vhd(554);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/554
Implementation;Synthesis||CL169||@W:Pruning unused register edge_both_123(24). Make sure that there are no unused intermediate registers.||top.srr(650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/650||coregpio.vhd(608);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/608
Implementation;Synthesis||CL169||@W:Pruning unused register edge_neg_123(24). Make sure that there are no unused intermediate registers.||top.srr(651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/651||coregpio.vhd(581);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/581
Implementation;Synthesis||CL169||@W:Pruning unused register edge_pos_123(24). Make sure that there are no unused intermediate registers.||top.srr(652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/652||coregpio.vhd(554);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/554
Implementation;Synthesis||CL169||@W:Pruning unused register edge_both_118(23). Make sure that there are no unused intermediate registers.||top.srr(653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/653||coregpio.vhd(608);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/608
Implementation;Synthesis||CL169||@W:Pruning unused register edge_neg_118(23). Make sure that there are no unused intermediate registers.||top.srr(654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/654||coregpio.vhd(581);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/581
Implementation;Synthesis||CL169||@W:Pruning unused register edge_pos_118(23). Make sure that there are no unused intermediate registers.||top.srr(655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/655||coregpio.vhd(554);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/554
Implementation;Synthesis||CL169||@W:Pruning unused register edge_both_113(22). Make sure that there are no unused intermediate registers.||top.srr(656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/656||coregpio.vhd(608);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/608
Implementation;Synthesis||CL169||@W:Pruning unused register edge_neg_113(22). Make sure that there are no unused intermediate registers.||top.srr(657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/657||coregpio.vhd(581);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/581
Implementation;Synthesis||CL169||@W:Pruning unused register edge_pos_113(22). Make sure that there are no unused intermediate registers.||top.srr(658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/658||coregpio.vhd(554);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/554
Implementation;Synthesis||CL169||@W:Pruning unused register edge_both_108(21). Make sure that there are no unused intermediate registers.||top.srr(659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/659||coregpio.vhd(608);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/608
Implementation;Synthesis||CL169||@W:Pruning unused register edge_neg_108(21). Make sure that there are no unused intermediate registers.||top.srr(660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/660||coregpio.vhd(581);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/581
Implementation;Synthesis||CL169||@W:Pruning unused register edge_pos_108(21). Make sure that there are no unused intermediate registers.||top.srr(661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/661||coregpio.vhd(554);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/554
Implementation;Synthesis||CL169||@W:Pruning unused register edge_both_103(20). Make sure that there are no unused intermediate registers.||top.srr(662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/662||coregpio.vhd(608);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/608
Implementation;Synthesis||CL169||@W:Pruning unused register edge_neg_103(20). Make sure that there are no unused intermediate registers.||top.srr(663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/663||coregpio.vhd(581);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/581
Implementation;Synthesis||CL169||@W:Pruning unused register edge_pos_103(20). Make sure that there are no unused intermediate registers.||top.srr(664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/664||coregpio.vhd(554);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/554
Implementation;Synthesis||CL169||@W:Pruning unused register edge_both_98(19). Make sure that there are no unused intermediate registers.||top.srr(665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/665||coregpio.vhd(608);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/608
Implementation;Synthesis||CL169||@W:Pruning unused register edge_neg_98(19). Make sure that there are no unused intermediate registers.||top.srr(666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/666||coregpio.vhd(581);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/581
Implementation;Synthesis||CL169||@W:Pruning unused register edge_pos_98(19). Make sure that there are no unused intermediate registers.||top.srr(667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/667||coregpio.vhd(554);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/554
Implementation;Synthesis||CL169||@W:Pruning unused register edge_both_93(18). Make sure that there are no unused intermediate registers.||top.srr(668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/668||coregpio.vhd(608);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/608
Implementation;Synthesis||CL169||@W:Pruning unused register edge_neg_93(18). Make sure that there are no unused intermediate registers.||top.srr(669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/669||coregpio.vhd(581);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/581
Implementation;Synthesis||CL169||@W:Pruning unused register edge_pos_93(18). Make sure that there are no unused intermediate registers.||top.srr(670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/670||coregpio.vhd(554);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/554
Implementation;Synthesis||CL169||@W:Pruning unused register edge_both_88(17). Make sure that there are no unused intermediate registers.||top.srr(671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/671||coregpio.vhd(608);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/608
Implementation;Synthesis||CL169||@W:Pruning unused register edge_neg_88(17). Make sure that there are no unused intermediate registers.||top.srr(672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/672||coregpio.vhd(581);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/581
Implementation;Synthesis||CL169||@W:Pruning unused register edge_pos_88(17). Make sure that there are no unused intermediate registers.||top.srr(673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/673||coregpio.vhd(554);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/554
Implementation;Synthesis||CL169||@W:Pruning unused register edge_both_83(16). Make sure that there are no unused intermediate registers.||top.srr(674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/674||coregpio.vhd(608);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/608
Implementation;Synthesis||CL169||@W:Pruning unused register edge_neg_83(16). Make sure that there are no unused intermediate registers.||top.srr(675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/675||coregpio.vhd(581);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/581
Implementation;Synthesis||CL169||@W:Pruning unused register edge_pos_83(16). Make sure that there are no unused intermediate registers.||top.srr(676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/676||coregpio.vhd(554);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/554
Implementation;Synthesis||CL169||@W:Pruning unused register edge_both_78(15). Make sure that there are no unused intermediate registers.||top.srr(677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/677||coregpio.vhd(608);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/608
Implementation;Synthesis||CL169||@W:Pruning unused register edge_neg_78(15). Make sure that there are no unused intermediate registers.||top.srr(678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/678||coregpio.vhd(581);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/581
Implementation;Synthesis||CL169||@W:Pruning unused register edge_pos_78(15). Make sure that there are no unused intermediate registers.||top.srr(679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/679||coregpio.vhd(554);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/554
Implementation;Synthesis||CL169||@W:Pruning unused register edge_both_73(14). Make sure that there are no unused intermediate registers.||top.srr(680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/680||coregpio.vhd(608);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/608
Implementation;Synthesis||CL169||@W:Pruning unused register edge_neg_73(14). Make sure that there are no unused intermediate registers.||top.srr(681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/681||coregpio.vhd(581);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/581
Implementation;Synthesis||CL169||@W:Pruning unused register edge_pos_73(14). Make sure that there are no unused intermediate registers.||top.srr(682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/682||coregpio.vhd(554);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/554
Implementation;Synthesis||CL169||@W:Pruning unused register edge_both_68(13). Make sure that there are no unused intermediate registers.||top.srr(683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/683||coregpio.vhd(608);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/608
Implementation;Synthesis||CL169||@W:Pruning unused register edge_neg_68(13). Make sure that there are no unused intermediate registers.||top.srr(684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/684||coregpio.vhd(581);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/581
Implementation;Synthesis||CL169||@W:Pruning unused register edge_pos_68(13). Make sure that there are no unused intermediate registers.||top.srr(685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/685||coregpio.vhd(554);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/554
Implementation;Synthesis||CL169||@W:Pruning unused register edge_both_63(12). Make sure that there are no unused intermediate registers.||top.srr(686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/686||coregpio.vhd(608);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/608
Implementation;Synthesis||CL169||@W:Pruning unused register edge_neg_63(12). Make sure that there are no unused intermediate registers.||top.srr(687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/687||coregpio.vhd(581);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/581
Implementation;Synthesis||CL169||@W:Pruning unused register edge_pos_63(12). Make sure that there are no unused intermediate registers.||top.srr(688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/688||coregpio.vhd(554);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/554
Implementation;Synthesis||CL169||@W:Pruning unused register edge_both_58(11). Make sure that there are no unused intermediate registers.||top.srr(689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/689||coregpio.vhd(608);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/608
Implementation;Synthesis||CL169||@W:Pruning unused register edge_neg_58(11). Make sure that there are no unused intermediate registers.||top.srr(690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/690||coregpio.vhd(581);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/581
Implementation;Synthesis||CL169||@W:Pruning unused register edge_pos_58(11). Make sure that there are no unused intermediate registers.||top.srr(691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/691||coregpio.vhd(554);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/554
Implementation;Synthesis||CL169||@W:Pruning unused register edge_both_53(10). Make sure that there are no unused intermediate registers.||top.srr(692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/692||coregpio.vhd(608);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/608
Implementation;Synthesis||CL169||@W:Pruning unused register edge_neg_53(10). Make sure that there are no unused intermediate registers.||top.srr(693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/693||coregpio.vhd(581);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/581
Implementation;Synthesis||CL169||@W:Pruning unused register edge_pos_53(10). Make sure that there are no unused intermediate registers.||top.srr(694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/694||coregpio.vhd(554);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/554
Implementation;Synthesis||CL169||@W:Pruning unused register edge_both_48(9). Make sure that there are no unused intermediate registers.||top.srr(695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/695||coregpio.vhd(608);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/608
Implementation;Synthesis||CL169||@W:Pruning unused register edge_neg_48(9). Make sure that there are no unused intermediate registers.||top.srr(696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/696||coregpio.vhd(581);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/581
Implementation;Synthesis||CL169||@W:Pruning unused register edge_pos_48(9). Make sure that there are no unused intermediate registers.||top.srr(697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/697||coregpio.vhd(554);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/554
Implementation;Synthesis||CL169||@W:Pruning unused register edge_both_43(8). Make sure that there are no unused intermediate registers.||top.srr(698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/698||coregpio.vhd(608);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/608
Implementation;Synthesis||CL169||@W:Pruning unused register edge_neg_43(8). Make sure that there are no unused intermediate registers.||top.srr(699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/699||coregpio.vhd(581);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/581
Implementation;Synthesis||CL169||@W:Pruning unused register edge_pos_43(8). Make sure that there are no unused intermediate registers.||top.srr(700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/700||coregpio.vhd(554);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/554
Implementation;Synthesis||CL169||@W:Pruning unused register edge_both_38(7). Make sure that there are no unused intermediate registers.||top.srr(701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/701||coregpio.vhd(608);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/608
Implementation;Synthesis||CL169||@W:Pruning unused register edge_neg_38(7). Make sure that there are no unused intermediate registers.||top.srr(702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/702||coregpio.vhd(581);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/581
Implementation;Synthesis||CL169||@W:Pruning unused register edge_pos_38(7). Make sure that there are no unused intermediate registers.||top.srr(703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/703||coregpio.vhd(554);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/554
Implementation;Synthesis||CL169||@W:Pruning unused register edge_both_33(6). Make sure that there are no unused intermediate registers.||top.srr(704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/704||coregpio.vhd(608);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/608
Implementation;Synthesis||CL169||@W:Pruning unused register edge_neg_33(6). Make sure that there are no unused intermediate registers.||top.srr(705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/705||coregpio.vhd(581);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/581
Implementation;Synthesis||CL169||@W:Pruning unused register edge_pos_33(6). Make sure that there are no unused intermediate registers.||top.srr(706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/706||coregpio.vhd(554);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/554
Implementation;Synthesis||CL169||@W:Pruning unused register edge_both_28(5). Make sure that there are no unused intermediate registers.||top.srr(707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/707||coregpio.vhd(608);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/608
Implementation;Synthesis||CL169||@W:Pruning unused register edge_neg_28(5). Make sure that there are no unused intermediate registers.||top.srr(708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/708||coregpio.vhd(581);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/581
Implementation;Synthesis||CL169||@W:Pruning unused register edge_pos_28(5). Make sure that there are no unused intermediate registers.||top.srr(709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/709||coregpio.vhd(554);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/554
Implementation;Synthesis||CL169||@W:Pruning unused register edge_both_23(4). Make sure that there are no unused intermediate registers.||top.srr(710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/710||coregpio.vhd(608);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/608
Implementation;Synthesis||CL169||@W:Pruning unused register edge_neg_23(4). Make sure that there are no unused intermediate registers.||top.srr(711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/711||coregpio.vhd(581);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/581
Implementation;Synthesis||CL169||@W:Pruning unused register edge_pos_23(4). Make sure that there are no unused intermediate registers.||top.srr(712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/712||coregpio.vhd(554);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/554
Implementation;Synthesis||CL169||@W:Pruning unused register edge_both_18(3). Make sure that there are no unused intermediate registers.||top.srr(713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/713||coregpio.vhd(608);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/608
Implementation;Synthesis||CL169||@W:Pruning unused register edge_neg_18(3). Make sure that there are no unused intermediate registers.||top.srr(714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/714||coregpio.vhd(581);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/581
Implementation;Synthesis||CL169||@W:Pruning unused register edge_pos_18(3). Make sure that there are no unused intermediate registers.||top.srr(715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/715||coregpio.vhd(554);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/554
Implementation;Synthesis||CL169||@W:Pruning unused register edge_both_13(2). Make sure that there are no unused intermediate registers.||top.srr(716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/716||coregpio.vhd(608);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/608
Implementation;Synthesis||CL169||@W:Pruning unused register edge_neg_13(2). Make sure that there are no unused intermediate registers.||top.srr(717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/717||coregpio.vhd(581);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/581
Implementation;Synthesis||CL169||@W:Pruning unused register edge_pos_13(2). Make sure that there are no unused intermediate registers.||top.srr(718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/718||coregpio.vhd(554);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/554
Implementation;Synthesis||CL190||@W:Optimizing register bit INTR_reg(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/721||coregpio.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/637
Implementation;Synthesis||CL190||@W:Optimizing register bit INTR_reg(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/722||coregpio.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/637
Implementation;Synthesis||CL190||@W:Optimizing register bit INTR_reg(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/723||coregpio.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/637
Implementation;Synthesis||CL190||@W:Optimizing register bit INTR_reg(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/724||coregpio.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/637
Implementation;Synthesis||CL190||@W:Optimizing register bit INTR_reg(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/725||coregpio.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/637
Implementation;Synthesis||CL190||@W:Optimizing register bit INTR_reg(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/726||coregpio.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/637
Implementation;Synthesis||CL190||@W:Optimizing register bit INTR_reg(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/727||coregpio.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/637
Implementation;Synthesis||CL190||@W:Optimizing register bit INTR_reg(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/728||coregpio.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/637
Implementation;Synthesis||CL190||@W:Optimizing register bit INTR_reg(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/729||coregpio.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/637
Implementation;Synthesis||CL190||@W:Optimizing register bit INTR_reg(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/730||coregpio.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/637
Implementation;Synthesis||CL190||@W:Optimizing register bit INTR_reg(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/731||coregpio.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/637
Implementation;Synthesis||CL190||@W:Optimizing register bit INTR_reg(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/732||coregpio.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/637
Implementation;Synthesis||CL190||@W:Optimizing register bit INTR_reg(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/733||coregpio.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/637
Implementation;Synthesis||CL190||@W:Optimizing register bit INTR_reg(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/734||coregpio.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/637
Implementation;Synthesis||CL190||@W:Optimizing register bit INTR_reg(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/735||coregpio.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/637
Implementation;Synthesis||CL190||@W:Optimizing register bit INTR_reg(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/736||coregpio.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/637
Implementation;Synthesis||CL190||@W:Optimizing register bit INTR_reg(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/737||coregpio.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/637
Implementation;Synthesis||CL190||@W:Optimizing register bit INTR_reg(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/738||coregpio.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/637
Implementation;Synthesis||CL190||@W:Optimizing register bit INTR_reg(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/739||coregpio.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/637
Implementation;Synthesis||CL190||@W:Optimizing register bit INTR_reg(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/740||coregpio.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/637
Implementation;Synthesis||CL190||@W:Optimizing register bit INTR_reg(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/741||coregpio.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/637
Implementation;Synthesis||CL190||@W:Optimizing register bit INTR_reg(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/742||coregpio.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/637
Implementation;Synthesis||CL190||@W:Optimizing register bit INTR_reg(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/743||coregpio.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/637
Implementation;Synthesis||CL190||@W:Optimizing register bit INTR_reg(23) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/744||coregpio.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/637
Implementation;Synthesis||CL190||@W:Optimizing register bit INTR_reg(24) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/745||coregpio.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/637
Implementation;Synthesis||CL190||@W:Optimizing register bit INTR_reg(25) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/746||coregpio.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/637
Implementation;Synthesis||CL190||@W:Optimizing register bit INTR_reg(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/747||coregpio.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/637
Implementation;Synthesis||CL190||@W:Optimizing register bit INTR_reg(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/748||coregpio.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/637
Implementation;Synthesis||CL190||@W:Optimizing register bit INTR_reg(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/749||coregpio.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/637
Implementation;Synthesis||CL190||@W:Optimizing register bit INTR_reg(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/750||coregpio.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/637
Implementation;Synthesis||CL190||@W:Optimizing register bit INTR_reg(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/751||coregpio.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/637
Implementation;Synthesis||CL190||@W:Optimizing register bit INTR_reg(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/752||coregpio.vhd(637);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/637
Implementation;Synthesis||CD630||@N: Synthesizing work.corei2c_c0.rtl.||top.srr(759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/759||COREI2C_C0.vhd(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREI2C_C0\COREI2C_C0.vhd'/linenumber/19
Implementation;Synthesis||CD630||@N: Synthesizing corei2c_lib.corei2c_c0_corei2c_c0_0_corei2c.rtl.||top.srr(760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/760||corei2c.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREI2C_C0\COREI2C_C0_0\rtl\vhdl\core\corei2c.vhd'/linenumber/35
Implementation;Synthesis||CD638||@W:Signal seradr1apb is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/761||corei2c.vhd(183);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREI2C_C0\COREI2C_C0_0\rtl\vhdl\core\corei2c.vhd'/linenumber/183
Implementation;Synthesis||CD630||@N: Synthesizing corei2c_lib.corei2c_corei2creal.rtl.||top.srr(762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/762||corei2creal.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/36
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsmmod_type. For example, enumeration fsmmod0 is mapped to "1000000".||top.srr(763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/763||corei2creal.vhd(182);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/182
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsmsync_type. For example, enumeration fsmsync0 is mapped to "10000000".||top.srr(764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/764||corei2creal.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/174
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsmdet_type. For example, enumeration fsmdet0 is mapped to "1000000".||top.srr(765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/765||corei2creal.vhd(166);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/166
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsmsta_type. For example, enumeration fsmsta08 is mapped to "100000000000000000000000000000".||top.srr(766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/766||corei2creal.vhd(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/152
Implementation;Synthesis||CD638||@W:Signal sersmb7 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/767||corei2creal.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/264
Implementation;Synthesis||CD638||@W:Signal sersmb6 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/768||corei2creal.vhd(265);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/265
Implementation;Synthesis||CD638||@W:Signal sersmb4 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/769||corei2creal.vhd(267);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/267
Implementation;Synthesis||CD638||@W:Signal sersmb2 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/770||corei2creal.vhd(269);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/269
Implementation;Synthesis||CD638||@W:Signal sersmb1 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/771||corei2creal.vhd(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/270
Implementation;Synthesis||CD638||@W:Signal sersmb0 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/772||corei2creal.vhd(271);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/271
Implementation;Synthesis||CD638||@W:Signal smbsus_ni_d is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/773||corei2creal.vhd(288);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/288
Implementation;Synthesis||CD638||@W:Signal smbsus_ni_d2 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/774||corei2creal.vhd(289);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/289
Implementation;Synthesis||CD638||@W:Signal smbalert_ni_d is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/775||corei2creal.vhd(290);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/290
Implementation;Synthesis||CD638||@W:Signal smbalert_ni_d2 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/776||corei2creal.vhd(291);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/291
Implementation;Synthesis||CL190||@W:Optimizing register bit ens1_pre to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/779||corei2creal.vhd(2058);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/2058
Implementation;Synthesis||CD630||@N: Synthesizing work.apb3.rtl.||top.srr(789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/789||APB3.vhd(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\APB3\APB3.vhd'/linenumber/20
Implementation;Synthesis||CD630||@N: Synthesizing coreapb3_lib.coreapb3.coreapb3_arch.||top.srr(790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/790||coreapb3.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/34
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/791||coreapb3.vhd(665);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/665
Implementation;Synthesis||CD638||@W:Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/792||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis||CD630||@N: Synthesizing coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch.||top.srr(793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/793||coreapb3_muxptob3.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd'/linenumber/33
Implementation;Synthesis||CL246||@W:Input port bits 27 to 16 of paddr(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/804||coreapb3.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/78
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||top.srr(805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/805||coreapb3.vhd(75);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/75
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||top.srr(806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/806||coreapb3.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/76
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||top.srr(807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/807||coreapb3.vhd(77);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/77
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||top.srr(808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/808||coreapb3.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/121
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||top.srr(809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/809||coreapb3.vhd(122);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/122
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||top.srr(810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/810||coreapb3.vhd(138);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/138
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||top.srr(811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/811||coreapb3.vhd(139);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/139
Implementation;Synthesis||CL159||@N: Input PSLVERRS14 is unused.||top.srr(812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/812||coreapb3.vhd(155);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/155
Implementation;Synthesis||CL159||@N: Input PSLVERRS15 is unused.||top.srr(813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/813||coreapb3.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/156
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register fsmmod.||top.srr(821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/821||corei2creal.vhd(2476);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/2476
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register fsmdet.||top.srr(831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/831||corei2creal.vhd(2242);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/2242
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register fsmsync.||top.srr(841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/841||corei2creal.vhd(1553);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/1553
Implementation;Synthesis||CL159||@N: Input pulse_215us is unused.||top.srr(852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/852||corei2creal.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/61
Implementation;Synthesis||CL159||@N: Input seradr1apb0 is unused.||top.srr(853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/853||corei2creal.vhd(64);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/64
Implementation;Synthesis||CL159||@N: Input SMBALERT_NI is unused.||top.srr(854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/854||corei2creal.vhd(89);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/89
Implementation;Synthesis||CL159||@N: Input SMBSUS_NI is unused.||top.srr(855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/855||corei2creal.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/91
Implementation;Synthesis||CL159||@N: Input BCLK is unused.||top.srr(857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/857||corei2c.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREI2C_C0\COREI2C_C0_0\rtl\vhdl\core\corei2c.vhd'/linenumber/57
Implementation;Synthesis||CL135||@N: Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.||top.srr(862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/862||coregpio.vhd(442);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/442
Implementation;Synthesis||CL135||@N: Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.||top.srr(863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/863||coregpio.vhd(442);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/442
Implementation;Synthesis||CL135||@N: Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.||top.srr(864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/864||coregpio.vhd(442);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/442
Implementation;Synthesis||CL135||@N: Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.||top.srr(865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/865||coregpio.vhd(442);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/442
Implementation;Synthesis||CL135||@N: Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.||top.srr(866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/866||coregpio.vhd(442);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/442
Implementation;Synthesis||CL135||@N: Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.||top.srr(867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/867||coregpio.vhd(442);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/442
Implementation;Synthesis||CL135||@N: Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.||top.srr(868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/868||coregpio.vhd(442);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/442
Implementation;Synthesis||CL135||@N: Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.||top.srr(869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/869||coregpio.vhd(442);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/442
Implementation;Synthesis||CL135||@N: Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.||top.srr(870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/870||coregpio.vhd(442);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/442
Implementation;Synthesis||CL135||@N: Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.||top.srr(871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/871||coregpio.vhd(442);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/442
Implementation;Synthesis||CL135||@N: Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.||top.srr(872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/872||coregpio.vhd(442);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/442
Implementation;Synthesis||CL135||@N: Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.||top.srr(873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/873||coregpio.vhd(442);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/442
Implementation;Synthesis||CL135||@N: Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.||top.srr(874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/874||coregpio.vhd(442);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/442
Implementation;Synthesis||CL135||@N: Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.||top.srr(875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/875||coregpio.vhd(442);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/442
Implementation;Synthesis||CL135||@N: Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.||top.srr(876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/876||coregpio.vhd(442);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/442
Implementation;Synthesis||CL135||@N: Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.||top.srr(877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/877||coregpio.vhd(442);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/442
Implementation;Synthesis||CL135||@N: Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.||top.srr(878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/878||coregpio.vhd(442);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/442
Implementation;Synthesis||CL135||@N: Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.||top.srr(879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/879||coregpio.vhd(442);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/442
Implementation;Synthesis||CL135||@N: Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.||top.srr(880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/880||coregpio.vhd(442);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/442
Implementation;Synthesis||CL135||@N: Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.||top.srr(881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/881||coregpio.vhd(442);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/442
Implementation;Synthesis||CL135||@N: Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.||top.srr(882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/882||coregpio.vhd(442);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/442
Implementation;Synthesis||CL135||@N: Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.||top.srr(883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/883||coregpio.vhd(442);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/442
Implementation;Synthesis||CL135||@N: Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.||top.srr(884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/884||coregpio.vhd(442);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/442
Implementation;Synthesis||CL135||@N: Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.||top.srr(885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/885||coregpio.vhd(442);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/442
Implementation;Synthesis||CL135||@N: Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.||top.srr(886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/886||coregpio.vhd(442);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/442
Implementation;Synthesis||CL135||@N: Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.||top.srr(887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/887||coregpio.vhd(442);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/442
Implementation;Synthesis||CL135||@N: Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.||top.srr(888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/888||coregpio.vhd(442);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/442
Implementation;Synthesis||CL135||@N: Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.||top.srr(889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/889||coregpio.vhd(442);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/442
Implementation;Synthesis||CL135||@N: Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.||top.srr(890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/890||coregpio.vhd(442);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/442
Implementation;Synthesis||CL135||@N: Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.||top.srr(891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/891||coregpio.vhd(442);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/442
Implementation;Synthesis||CL135||@N: Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.||top.srr(892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/892||coregpio.vhd(442);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/442
Implementation;Synthesis||CL135||@N: Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.||top.srr(893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/893||coregpio.vhd(442);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd'/linenumber/442
Implementation;Synthesis||CL159||@N: Input baud_val_fraction is unused.||top.srr(902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/902||Clock_gen.vhd(21);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Clock_gen.vhd'/linenumber/21
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CUARTlol0.||top.srr(904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/904||Tx_async.vhd(118);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Tx_async.vhd'/linenumber/118
Implementation;Synthesis||CL159||@N: Input CUARTO1L is unused.||top.srr(913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/913||Tx_async.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Tx_async.vhd'/linenumber/23
Implementation;Synthesis||CL159||@N: Input CUARTL11 is unused.||top.srr(914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/914||Tx_async.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Tx_async.vhd'/linenumber/24
Implementation;Synthesis||CL159||@N: Input CUARTI11 is unused.||top.srr(915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/915||Tx_async.vhd(25);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Tx_async.vhd'/linenumber/25
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CUARTo01.||top.srr(917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/917||Rx_async.vhd(243);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd'/linenumber/243
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of paddr(4 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/926||CoreUARTapb.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUARTapb.vhd'/linenumber/29
Implementation;Synthesis||CL134||@N: Found RAM fifo_array, depth=16, width=8||top.srr(929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/929||uart_fifo.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_fifo.vhd'/linenumber/85
Implementation;Synthesis||CG1337||@W:Net axi_read_not_ready is not declared.||top.srr(987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/987||AHBL_Ctrl.v(297);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\AHBL_Ctrl.v'/linenumber/297
Implementation;Synthesis||CG289||@W:Specified digits overflow the number's size||top.srr(990);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/990||AXI4_Write_Ctrl.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\AXI4_Write_Ctrl.v'/linenumber/260
Implementation;Synthesis||CG1337||@W:Net addr_beat is not declared.||top.srr(1017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1017||DWC_UpConv_AChannel.v(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/457
Implementation;Synthesis||CG1337||@W:Net mask is not declared.||top.srr(1018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1018||DWC_UpConv_AChannel.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/461
Implementation;Synthesis||CG1337||@W:Net FIXED is not declared.||top.srr(1019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1019||DWC_UpConv_AChannel.v(498);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/498
Implementation;Synthesis||CG1337||@W:Net AXI_MSLAVE_MEM_AWREGION is not declared.||top.srr(1176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1176||miv_rv32ima_l1_axi_gluebridge.v(261);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_gluebridge.v'/linenumber/261
Implementation;Synthesis||CG1337||@W:Net resetn_rx_s is not declared.||top.srr(1328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1328||spi_chanctrl.v(805);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/805
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(1373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1373||PF_IO.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/211
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(1374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1374||PF_IO.v(212);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/212
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(1375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1375||PF_IO.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/213
Implementation;Synthesis||CG781||@W:Input RX_DQS_90 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(1376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1376||PF_IO.v(218);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/218
Implementation;Synthesis||CL318||@W:*Output PADOP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(1378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1378||PF_IO.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/90
Implementation;Synthesis||CL318||@W:*Output PADON has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(1379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1379||PF_IO.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/91
Implementation;Synthesis||CL318||@W:*Output PADO has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(1380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1380||PF_IO.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/92
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(1404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1404||PF_IO.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/211
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(1405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1405||PF_IO.v(212);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/212
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(1406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1406||PF_IO.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/213
Implementation;Synthesis||CG781||@W:Input RX_DQS_90 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(1407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1407||PF_IO.v(218);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/218
Implementation;Synthesis||CL318||@W:*Output PADO has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(1409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1409||PF_IO.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/92
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(1433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1433||PF_IO.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/211
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(1434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1434||PF_IO.v(212);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/212
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(1435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1435||PF_IO.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/213
Implementation;Synthesis||CG781||@W:Input RX_DQS_90 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(1436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1436||PF_IO.v(218);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/218
Implementation;Synthesis||CL318||@W:*Output PADOP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(1438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1438||PF_IO.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/90
Implementation;Synthesis||CL318||@W:*Output PADON has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(1439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1439||PF_IO.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/91
Implementation;Synthesis||CL318||@W:*Output PADO has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(1440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1440||PF_IO.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/92
Implementation;Synthesis||CG1340||@W:Index into variable tx_byte could be out of range ; a simulation mismatch is possible.||top.srr(1461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1461||Tx_async.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Tx_async.v'/linenumber/268
Implementation;Synthesis||CG1340||@W:Index into variable tx_byte could be out of range ; a simulation mismatch is possible.||top.srr(1462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1462||Tx_async.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Tx_async.v'/linenumber/268
Implementation;Synthesis||CL190||@W:Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1465||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_read_en0. Make sure that there are no unused intermediate registers.||top.srr(1466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1466||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis||CL177||@W:Sharing sequential element clear_framing_error_en. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(1479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1479||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||CG133||@W:Object data_ready is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1490||CoreUART.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v'/linenumber/136
Implementation;Synthesis||CL169||@W:Pruning unused register overflow_reg. Make sure that there are no unused intermediate registers.||top.srr(1492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1492||CoreUART.v(376);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v'/linenumber/376
Implementation;Synthesis||CL169||@W:Pruning unused register rx_dout_reg_empty. Make sure that there are no unused intermediate registers.||top.srr(1493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1493||CoreUART.v(341);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v'/linenumber/341
Implementation;Synthesis||CL169||@W:Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.||top.srr(1494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1494||CoreUART.v(341);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v'/linenumber/341
Implementation;Synthesis||CL169||@W:Pruning unused register rx_dout_reg[7:0]. Make sure that there are no unused intermediate registers.||top.srr(1495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1495||CoreUART.v(326);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v'/linenumber/326
Implementation;Synthesis||CL169||@W:Pruning unused register rx_state[1:0]. Make sure that there are no unused intermediate registers.||top.srr(1496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1496||CoreUART.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v'/linenumber/293
Implementation;Synthesis||CL169||@W:Pruning unused register clear_framing_error_reg. Make sure that there are no unused intermediate registers.||top.srr(1497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1497||CoreUART.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v'/linenumber/278
Implementation;Synthesis||CL169||@W:Pruning unused register clear_framing_error_reg0. Make sure that there are no unused intermediate registers.||top.srr(1498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1498||CoreUART.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v'/linenumber/278
Implementation;Synthesis||CL169||@W:Pruning unused register clear_parity_reg. Make sure that there are no unused intermediate registers.||top.srr(1499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1499||CoreUART.v(263);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v'/linenumber/263
Implementation;Synthesis||CL169||@W:Pruning unused register clear_parity_reg0. Make sure that there are no unused intermediate registers.||top.srr(1500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1500||CoreUART.v(263);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v'/linenumber/263
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_write_tx. Make sure that there are no unused intermediate registers.||top.srr(1501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1501||CoreUART.v(159);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v'/linenumber/159
Implementation;Synthesis||CG133||@W:Object controlReg3 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1518||CoreUARTapb.v(158);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUARTapb.v'/linenumber/158
Implementation;Synthesis||CG775||@N: Component CORESPI not found in library "work" or "__hyper__lib__", but found in library CORESPI_LIB||top.srr(1522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1522||corespi.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v'/linenumber/27
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 3 of control2[7:0] assign 0, register removed by optimization.||top.srr(1530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1530||spi_rf.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/134
Implementation;Synthesis||CG1340||@W:Index into variable txfifo_dhold could be out of range ; a simulation mismatch is possible.||top.srr(1573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1573||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis||CG133||@W:Object resetn_rx_d is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1574||spi_chanctrl.v(195);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/195
Implementation;Synthesis||CG360||@W:Removing wire resetn_rx_p, as there is no assignment to it.||top.srr(1575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1575||spi_chanctrl.v(196);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/196
Implementation;Synthesis||CG360||@W:Removing wire resetn_rx_r, as there is no assignment to it.||top.srr(1576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1576||spi_chanctrl.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/200
Implementation;Synthesis||CG133||@W:Object stxs_txready_at_ssel_temp is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1577||spi_chanctrl.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/222
Implementation;Synthesis||CL169||@W:Pruning unused register msrxs_ssel. Make sure that there are no unused intermediate registers.||top.srr(1579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1579||spi_chanctrl.v(1130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/1130
Implementation;Synthesis||CL169||@W:Pruning unused register stxs_oen. Make sure that there are no unused intermediate registers.||top.srr(1580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1580||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis||CL169||@W:Pruning unused register spi_ssel_neg. Make sure that there are no unused intermediate registers.||top.srr(1581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1581||spi_chanctrl.v(719);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/719
Implementation;Synthesis||CL169||@W:Pruning unused register mtx_bitcnt[4:0]. Make sure that there are no unused intermediate registers.||top.srr(1582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1582||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis||CL169||@W:Pruning unused register mtx_ssel. Make sure that there are no unused intermediate registers.||top.srr(1583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1583||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis||CL177||@W:Sharing sequential element cfg_enable_P1. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(1584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1584||spi_chanctrl.v(343);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/343
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1634||miv_rv32ima_l1_axi_tlxbar_system_bus.v(693);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/693
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1635||miv_rv32ima_l1_axi_tlxbar_system_bus.v(164);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/164
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1636||miv_rv32ima_l1_axi_tlxbar_system_bus.v(166);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/166
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1637||miv_rv32ima_l1_axi_tlxbar_system_bus.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/168
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1638||miv_rv32ima_l1_axi_tlxbar_system_bus.v(170);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/170
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1639||miv_rv32ima_l1_axi_tlxbar_system_bus.v(172);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/172
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1640||miv_rv32ima_l1_axi_tlxbar_system_bus.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/174
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1641||miv_rv32ima_l1_axi_tlxbar_system_bus.v(692);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/692
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1644||miv_rv32ima_l1_axi_queue.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/233
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1645||miv_rv32ima_l1_axi_queue.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1646||miv_rv32ima_l1_axi_queue.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1647||miv_rv32ima_l1_axi_queue.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/103
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1648||miv_rv32ima_l1_axi_queue.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1649||miv_rv32ima_l1_axi_queue.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/119
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1650||miv_rv32ima_l1_axi_queue.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/127
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1651||miv_rv32ima_l1_axi_queue.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/135
Implementation;Synthesis||CG133||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1652||miv_rv32ima_l1_axi_queue.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/143
Implementation;Synthesis||CG133||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1653||miv_rv32ima_l1_axi_queue.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/145
Implementation;Synthesis||CG133||@W:Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1654||miv_rv32ima_l1_axi_queue.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/147
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1655||miv_rv32ima_l1_axi_queue.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/232
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||top.srr(1657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1657||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_mask, depth=2, width=4||top.srr(1658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1658||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_address, depth=2, width=31||top.srr(1659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1659||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||top.srr(1660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1660||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=3||top.srr(1661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1661||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=3||top.srr(1662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1662||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||top.srr(1663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1663||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1665||miv_rv32ima_l1_axi_queue_1.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/233
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1666||miv_rv32ima_l1_axi_queue_1.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1667||miv_rv32ima_l1_axi_queue_1.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1668||miv_rv32ima_l1_axi_queue_1.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/103
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1669||miv_rv32ima_l1_axi_queue_1.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1670||miv_rv32ima_l1_axi_queue_1.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/119
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1671||miv_rv32ima_l1_axi_queue_1.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/127
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1672||miv_rv32ima_l1_axi_queue_1.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/135
Implementation;Synthesis||CG133||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1673||miv_rv32ima_l1_axi_queue_1.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/143
Implementation;Synthesis||CG133||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1674||miv_rv32ima_l1_axi_queue_1.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/145
Implementation;Synthesis||CG133||@W:Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1675||miv_rv32ima_l1_axi_queue_1.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/147
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1676||miv_rv32ima_l1_axi_queue_1.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/232
Implementation;Synthesis||CL134||@N: Found RAM ram_error, depth=2, width=1||top.srr(1678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1678||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||top.srr(1679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1679||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_sink, depth=2, width=1||top.srr(1680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1680||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||top.srr(1681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1681||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=3||top.srr(1682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1682||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=2||top.srr(1683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1683||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||top.srr(1684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1684||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1686||miv_rv32ima_l1_axi_queue_2.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/216
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1687||miv_rv32ima_l1_axi_queue_2.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/85
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1688||miv_rv32ima_l1_axi_queue_2.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/93
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1689||miv_rv32ima_l1_axi_queue_2.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/101
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1690||miv_rv32ima_l1_axi_queue_2.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/109
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1691||miv_rv32ima_l1_axi_queue_2.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/117
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1692||miv_rv32ima_l1_axi_queue_2.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/125
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1693||miv_rv32ima_l1_axi_queue_2.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/133
Implementation;Synthesis||CG133||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1694||miv_rv32ima_l1_axi_queue_2.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/135
Implementation;Synthesis||CG133||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1695||miv_rv32ima_l1_axi_queue_2.v(137);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/137
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1696||miv_rv32ima_l1_axi_queue_2.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/215
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||top.srr(1698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1698||miv_rv32ima_l1_axi_queue_2.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_mask, depth=2, width=4||top.srr(1699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1699||miv_rv32ima_l1_axi_queue_2.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_address, depth=2, width=31||top.srr(1700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1700||miv_rv32ima_l1_axi_queue_2.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||top.srr(1701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1701||miv_rv32ima_l1_axi_queue_2.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||top.srr(1702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1702||miv_rv32ima_l1_axi_queue_2.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||top.srr(1703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1703||miv_rv32ima_l1_axi_queue_2.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/264
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1705||miv_rv32ima_l1_axi_queue_3.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/233
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1706||miv_rv32ima_l1_axi_queue_3.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1707||miv_rv32ima_l1_axi_queue_3.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1708||miv_rv32ima_l1_axi_queue_3.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/103
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1709||miv_rv32ima_l1_axi_queue_3.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1710||miv_rv32ima_l1_axi_queue_3.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/119
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1711||miv_rv32ima_l1_axi_queue_3.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/127
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1712||miv_rv32ima_l1_axi_queue_3.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/135
Implementation;Synthesis||CG133||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1713||miv_rv32ima_l1_axi_queue_3.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/143
Implementation;Synthesis||CG133||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1714||miv_rv32ima_l1_axi_queue_3.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/145
Implementation;Synthesis||CG133||@W:Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1715||miv_rv32ima_l1_axi_queue_3.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/147
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1716||miv_rv32ima_l1_axi_queue_3.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/232
Implementation;Synthesis||CL134||@N: Found RAM ram_error, depth=2, width=1||top.srr(1718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1718||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||top.srr(1719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1719||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_sink, depth=2, width=1||top.srr(1720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1720||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||top.srr(1721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1721||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||top.srr(1722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1722||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=2||top.srr(1723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1723||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||top.srr(1724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1724||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1726||miv_rv32ima_l1_axi_queue_4.v(165);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v'/linenumber/165
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1727||miv_rv32ima_l1_axi_queue_4.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v'/linenumber/79
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1728||miv_rv32ima_l1_axi_queue_4.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1729||miv_rv32ima_l1_axi_queue_4.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1730||miv_rv32ima_l1_axi_queue_4.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v'/linenumber/103
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1731||miv_rv32ima_l1_axi_queue_4.v(105);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v'/linenumber/105
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1732||miv_rv32ima_l1_axi_queue_4.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v'/linenumber/107
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1733||miv_rv32ima_l1_axi_queue_4.v(164);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v'/linenumber/164
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||top.srr(1735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1735||miv_rv32ima_l1_axi_queue_4.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v'/linenumber/198
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||top.srr(1736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1736||miv_rv32ima_l1_axi_queue_4.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v'/linenumber/198
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||top.srr(1737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1737||miv_rv32ima_l1_axi_queue_4.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v'/linenumber/198
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1741||miv_rv32ima_l1_axi_repeater.v(160);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/160
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1742||miv_rv32ima_l1_axi_repeater.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/86
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1743||miv_rv32ima_l1_axi_repeater.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/88
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1744||miv_rv32ima_l1_axi_repeater.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/90
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1745||miv_rv32ima_l1_axi_repeater.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/92
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1746||miv_rv32ima_l1_axi_repeater.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/94
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1747||miv_rv32ima_l1_axi_repeater.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/96
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1748||miv_rv32ima_l1_axi_repeater.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/98
Implementation;Synthesis||CG133||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1749||miv_rv32ima_l1_axi_repeater.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/100
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1750||miv_rv32ima_l1_axi_repeater.v(159);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/159
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1753||miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(523);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v'/linenumber/523
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1754||miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(137);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v'/linenumber/137
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1755||miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(139);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v'/linenumber/139
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1756||miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(141);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v'/linenumber/141
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1757||miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(162);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v'/linenumber/162
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1758||miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(164);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v'/linenumber/164
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1759||miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(166);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v'/linenumber/166
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1760||miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v'/linenumber/168
Implementation;Synthesis||CG133||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1761||miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(170);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v'/linenumber/170
Implementation;Synthesis||CG133||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1762||miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(172);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v'/linenumber/172
Implementation;Synthesis||CG133||@W:Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1763||miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v'/linenumber/174
Implementation;Synthesis||CG133||@W:Object _RAND_10 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1764||miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v'/linenumber/176
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1765||miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(522);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v'/linenumber/522
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1770||miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/278
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1771||miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v(105);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/105
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1772||miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/107
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1773||miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/109
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1774||miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1775||miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/113
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1776||miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v(277);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/277
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1779||miv_rv32ima_l1_axi_queue_6.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/233
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1780||miv_rv32ima_l1_axi_queue_6.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1781||miv_rv32ima_l1_axi_queue_6.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1782||miv_rv32ima_l1_axi_queue_6.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/103
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1783||miv_rv32ima_l1_axi_queue_6.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1784||miv_rv32ima_l1_axi_queue_6.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/119
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1785||miv_rv32ima_l1_axi_queue_6.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/127
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1786||miv_rv32ima_l1_axi_queue_6.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/135
Implementation;Synthesis||CG133||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1787||miv_rv32ima_l1_axi_queue_6.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/143
Implementation;Synthesis||CG133||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1788||miv_rv32ima_l1_axi_queue_6.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/145
Implementation;Synthesis||CG133||@W:Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1789||miv_rv32ima_l1_axi_queue_6.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/147
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1790||miv_rv32ima_l1_axi_queue_6.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/232
Implementation;Synthesis||CL134||@N: Found RAM ram_error, depth=2, width=1||top.srr(1792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1792||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||top.srr(1793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1793||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_sink, depth=2, width=1||top.srr(1794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1794||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=2||top.srr(1795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1795||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||top.srr(1796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1796||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=2||top.srr(1797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1797||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||top.srr(1798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1798||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1800||miv_rv32ima_l1_axi_tlcache_cork_system_bus.v(747);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlcache_cork_system_bus.v'/linenumber/747
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1801||miv_rv32ima_l1_axi_tlcache_cork_system_bus.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlcache_cork_system_bus.v'/linenumber/111
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1806||miv_rv32ima_l1_axi_tlfifofixer_system_bus.v(303);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v'/linenumber/303
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1813||miv_rv32ima_l1_axi_tlxbar_periphery_bus.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_periphery_bus.v'/linenumber/513
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1818||miv_rv32ima_l1_axi_repeater_1.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_1.v'/linenumber/146
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1821||miv_rv32ima_l1_axi_repeater_3.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_3.v'/linenumber/146
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1824||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1012);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1012
Implementation;Synthesis||CL189||@N: Register bit _T_688 is always 0.||top.srr(1826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1826||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||CL189||@N: Register bit _T_912 is always 0.||top.srr(1827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1827||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||CL189||@N: Register bit _T_1136 is always 0.||top.srr(1828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1828||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1830||miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1126);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1126
Implementation;Synthesis||CL271||@W:Pruning unused bits 2 to 1 of _T_232_0_bits_opcode[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1832||miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1196
Implementation;Synthesis||CL189||@N: Register bit _T_232_0_lut[0] is always 0.||top.srr(1833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1833||miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1196
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of _T_232_0_lut[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(1834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1834||miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1196
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1840||miv_rv32ima_l1_axi_repeater_4.v(162);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/162
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1843||miv_rv32ima_l1_axi_tlwidth_widget.v(477);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget.v'/linenumber/477
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1854||miv_rv32ima_l1_axi_level_gateway.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/87
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1857||miv_rv32ima_l1_axi_queue_10.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_10.v'/linenumber/175
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1860||miv_rv32ima_l1_axi_tlplic_plic.v(4030);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4030
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(1862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1862||miv_rv32ima_l1_axi_tlplic_plic.v(2014);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2014
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1864||miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v(545);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v'/linenumber/545
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1869||miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(401);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v'/linenumber/401
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1894||miv_rv32ima_l1_axi_async_queue_source.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source.v'/linenumber/246
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1897||miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v'/linenumber/74
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(1907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1907||miv_rv32ima_l1_axi_async_queue_sink.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink.v'/linenumber/206
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1911||miv_rv32ima_l1_axi_async_queue_source_1.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_1.v'/linenumber/221
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(1916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1916||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7047);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7047
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved2 is always 0.||top.srr(1918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1918||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_reserved0[0] is always 0.||top.srr(1919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1919||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_reserved0[1] is always 0.||top.srr(1920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1920||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_reserved0[2] is always 0.||top.srr(1921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1921||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_reserved0[3] is always 0.||top.srr(1922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1922||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[0] is always 1.||top.srr(1923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1923||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[1] is always 0.||top.srr(1924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1924||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[2] is always 0.||top.srr(1925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1925||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[3] is always 0.||top.srr(1926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1926||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[4] is always 0.||top.srr(1927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1927||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[0] is always 0.||top.srr(1928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1928||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[1] is always 1.||top.srr(1929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1929||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[2] is always 1.||top.srr(1930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1930||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[3] is always 1.||top.srr(1931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1931||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[4] is always 0.||top.srr(1932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1932||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved0[0] is always 0.||top.srr(1933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1933||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved0[1] is always 0.||top.srr(1934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1934||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved0[2] is always 0.||top.srr(1935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1935||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[0] is always 0.||top.srr(1936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1936||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[1] is always 0.||top.srr(1937);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1937||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[2] is always 0.||top.srr(1938);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1938||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[3] is always 0.||top.srr(1939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1939||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[4] is always 0.||top.srr(1940);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1940||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[5] is always 0.||top.srr(1941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1941||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[6] is always 0.||top.srr(1942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1942||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[7] is always 0.||top.srr(1943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1943||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[8] is always 0.||top.srr(1944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1944||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[9] is always 0.||top.srr(1945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1945||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[10] is always 0.||top.srr(1946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1946||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved3[0] is always 0.||top.srr(1947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1947||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved3[1] is always 0.||top.srr(1948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1948||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved3[2] is always 0.||top.srr(1949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1949||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[1] is always 0.||top.srr(1950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1950||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[2] is always 0.||top.srr(1951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1951||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[3] is always 0.||top.srr(1952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1952||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[4] is always 0.||top.srr(1953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1953||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[5] is always 0.||top.srr(1954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1954||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[6] is always 0.||top.srr(1955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1955||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[7] is always 0.||top.srr(1956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1956||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[8] is always 0.||top.srr(1957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1957||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[9] is always 0.||top.srr(1958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1958||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[10] is always 0.||top.srr(1959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1959||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[11] is always 0.||top.srr(1960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1960||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecprogbuf[14] is always 0.||top.srr(1961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1961||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecprogbuf[15] is always 0.||top.srr(1962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1962||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[0] is always 1.||top.srr(1963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1963||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[1] is always 1.||top.srr(1964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1964||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[2] is always 0.||top.srr(1965);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1965||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[3] is always 0.||top.srr(1966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1966||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[6] is always 0.||top.srr(1967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1967||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[15] is always 0.||top.srr(1968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1968||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[16] is always 0.||top.srr(1969);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1969||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[17] is always 0.||top.srr(1970);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1970||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[18] is always 0.||top.srr(1971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1971||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[19] is always 0.||top.srr(1972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1972||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[25] is always 0.||top.srr(1973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1973||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[26] is always 0.||top.srr(1974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1974||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[30] is always 0.||top.srr(1975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1975||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[31] is always 0.||top.srr(1976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1976||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[0] is always 1.||top.srr(1977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1977||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[1] is always 1.||top.srr(1978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1978||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[2] is always 0.||top.srr(1979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1979||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[3] is always 0.||top.srr(1980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1980||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[4] is always 1.||top.srr(1981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1981||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[7] is always 0.||top.srr(1982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1982||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[8] is always 0.||top.srr(1983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1983||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[9] is always 0.||top.srr(1984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1984||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[10] is always 0.||top.srr(1985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1985||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[11] is always 0.||top.srr(1986);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1986||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[12] is always 0.||top.srr(1987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1987||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[13] is always 0.||top.srr(1988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1988||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[14] is always 0.||top.srr(1989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1989||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[15] is always 0.||top.srr(1990);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1990||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[16] is always 0.||top.srr(1991);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1991||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[17] is always 0.||top.srr(1992);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1992||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[18] is always 0.||top.srr(1993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1993||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[19] is always 0.||top.srr(1994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1994||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[21] is always 0.||top.srr(1995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1995||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[22] is always 0.||top.srr(1996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1996||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[23] is always 0.||top.srr(1997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1997||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[24] is always 0.||top.srr(1998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1998||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[25] is always 0.||top.srr(1999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1999||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[26] is always 0.||top.srr(2000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2000||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[27] is always 0.||top.srr(2001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2001||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[28] is always 0.||top.srr(2002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2002||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[29] is always 0.||top.srr(2003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2003||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[30] is always 0.||top.srr(2004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2004||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[31] is always 0.||top.srr(2005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2005||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 30 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2006||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 26 to 25 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2007||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 19 to 15 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2008||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL260||@W:Pruning register bit 6 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(2009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2009||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 0 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2010||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 21 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2011||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 19 to 7 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2012||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 4 to 0 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2013||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 11 to 1 of ABSTRACTAUTOReg_autoexecdata[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2014||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 15 to 14 of ABSTRACTAUTOReg_autoexecprogbuf[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2015||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2017||miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v'/linenumber/74
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(2021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2021||miv_rv32ima_l1_axi_async_queue_sink_1.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink_1.v'/linenumber/206
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2023||miv_rv32ima_l1_axi_async_queue_source_2.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v'/linenumber/246
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2028||miv_rv32ima_l1_axi_synchronizer_shift_reg_w12_d1.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w12_d1.v'/linenumber/74
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(2032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2032||miv_rv32ima_l1_axi_async_queue_sink_2.v(184);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink_2.v'/linenumber/184
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2040||miv_rv32ima_l1_axi_tlxbar_tl_master_xbar.v(440);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_tl_master_xbar.v'/linenumber/440
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2047||miv_rv32ima_l1_axi_tag_array_ext.v(78);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_ext.v'/linenumber/78
Implementation;Synthesis||CL169||@W:Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.||top.srr(2049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2049||miv_rv32ima_l1_axi_tag_array_ext.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_ext.v'/linenumber/86
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=128, width=21||top.srr(2050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2050||miv_rv32ima_l1_axi_tag_array_ext.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_ext.v'/linenumber/106
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2052||miv_rv32ima_l1_axi_data_arrays_0_ext.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v'/linenumber/79
Implementation;Synthesis||CL169||@W:Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.||top.srr(2054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2054||miv_rv32ima_l1_axi_data_arrays_0_ext.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v'/linenumber/87
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=2048, width=8||top.srr(2055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2055||miv_rv32ima_l1_axi_data_arrays_0_ext.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v'/linenumber/110
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=2048, width=8||top.srr(2056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2056||miv_rv32ima_l1_axi_data_arrays_0_ext.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v'/linenumber/110
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=2048, width=8||top.srr(2057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2057||miv_rv32ima_l1_axi_data_arrays_0_ext.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v'/linenumber/110
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=2048, width=8||top.srr(2058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2058||miv_rv32ima_l1_axi_data_arrays_0_ext.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v'/linenumber/110
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2062||miv_rv32ima_l1_axi_tlb.v(549);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlb.v'/linenumber/549
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2065||miv_rv32ima_l1_axi_dcache_dcache.v(2559);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2559
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 2 of uncachedReqs_0_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2067||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 13 of pstore1_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2068||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 13 of pstore2_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2069||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL189||@N: Register bit s2_waw_hazard is always 0.||top.srr(2070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2070||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL189||@N: Register bit _T_948 is always 0.||top.srr(2071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2071||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL189||@N: Register bit s2_meta_correctable_errors is always 0.||top.srr(2072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2072||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL189||@N: Register bit s2_meta_uncorrectable_errors is always 0.||top.srr(2073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2073||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2074||miv_rv32ima_l1_axi_tag_array_0_ext.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v'/linenumber/79
Implementation;Synthesis||CL169||@W:Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.||top.srr(2076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2076||miv_rv32ima_l1_axi_tag_array_0_ext.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v'/linenumber/87
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=128, width=20||top.srr(2077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2077||miv_rv32ima_l1_axi_tag_array_0_ext.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v'/linenumber/107
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2079||miv_rv32ima_l1_axi_data_arrays_0_0_ext.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v'/linenumber/79
Implementation;Synthesis||CL169||@W:Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.||top.srr(2081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2081||miv_rv32ima_l1_axi_data_arrays_0_0_ext.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v'/linenumber/87
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=2048, width=32||top.srr(2082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2082||miv_rv32ima_l1_axi_data_arrays_0_0_ext.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v'/linenumber/107
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2084||miv_rv32ima_l1_axi_icache_icache.v(342);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_icache_icache.v'/linenumber/342
Implementation;Synthesis||CL271||@W:Pruning unused bits 5 to 0 of refill_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2086||miv_rv32ima_l1_axi_icache_icache.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_icache_icache.v'/linenumber/396
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2087||miv_rv32ima_l1_axi_tlb_1.v(302);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlb_1.v'/linenumber/302
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2089||miv_rv32ima_l1_axi_shift_queue.v(397);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_shift_queue.v'/linenumber/397
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2091||miv_rv32ima_l1_axi_frontend_frontend.v(353);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_frontend_frontend.v'/linenumber/353
Implementation;Synthesis||CL189||@N: Register bit s2_tlb_resp_miss is always 0.||top.srr(2093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2093||miv_rv32ima_l1_axi_frontend_frontend.v(407);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_frontend_frontend.v'/linenumber/407
Implementation;Synthesis||CL189||@N: Register bit s1_pc[0] is always 0.||top.srr(2094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2094||miv_rv32ima_l1_axi_frontend_frontend.v(407);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_frontend_frontend.v'/linenumber/407
Implementation;Synthesis||CL189||@N: Register bit s1_pc[1] is always 0.||top.srr(2095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2095||miv_rv32ima_l1_axi_frontend_frontend.v(407);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_frontend_frontend.v'/linenumber/407
Implementation;Synthesis||CL279||@W:Pruning register bits 1 to 0 of s1_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2096||miv_rv32ima_l1_axi_frontend_frontend.v(407);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_frontend_frontend.v'/linenumber/407
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2097||miv_rv32ima_l1_axi_queue_11.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/233
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||top.srr(2099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2099||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_mask, depth=2, width=4||top.srr(2100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2100||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_address, depth=2, width=32||top.srr(2101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2101||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=2||top.srr(2102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2102||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||top.srr(2103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2103||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=3||top.srr(2104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2104||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||top.srr(2105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2105||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2106||miv_rv32ima_l1_axi_queue_13.v(159);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_13.v'/linenumber/159
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2108||miv_rv32ima_l1_axi_queue_14.v(199);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_14.v'/linenumber/199
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||top.srr(2110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2110||miv_rv32ima_l1_axi_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_14.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_address, depth=2, width=32||top.srr(2111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2111||miv_rv32ima_l1_axi_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_14.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=2||top.srr(2112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2112||miv_rv32ima_l1_axi_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_14.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||top.srr(2113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2113||miv_rv32ima_l1_axi_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_14.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||top.srr(2114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2114||miv_rv32ima_l1_axi_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_14.v'/linenumber/242
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2115||miv_rv32ima_l1_axi_queue_15.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_15.v'/linenumber/111
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2118||miv_rv32ima_l1_axi_synchronizer_shift_reg_w1_d3.v(78);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w1_d3.v'/linenumber/78
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2125||miv_rv32ima_l1_axi_csrfile.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1396
Implementation;Synthesis||CL189||@N: Register bit reg_mstatus_spp is always 0.||top.srr(2127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2127||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of reg_mtvec[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(2130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2130||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of reg_mepc[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(2131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2131||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 12 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2132||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||CL279||@W:Pruning register bits 10 to 8 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2133||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||CL279||@W:Pruning register bits 6 to 4 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2134||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||CL279||@W:Pruning register bits 2 to 0 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2135||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 13 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2136||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||CL279||@W:Pruning register bits 11 to 1 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2137||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||CL279||@W:Pruning register bits 1 to 0 of reg_dpc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2138||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2141||miv_rv32ima_l1_axi_mul_div.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_mul_div.v'/linenumber/367
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2148||miv_rv32ima_l1_axi_rocket.v(2496);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2496
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AXI_PLUSARG_READER because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(2150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2150||miv_rv32ima_l1_axi_rocket.v(1486);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/1486
Implementation;Synthesis||CL169||@W:Pruning unused register _T_2405[31:0]. Make sure that there are no unused intermediate registers.||top.srr(2151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2151||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||CL169||@W:Pruning unused register _T_2407[31:0]. Make sure that there are no unused intermediate registers.||top.srr(2152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2152||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||CL169||@W:Pruning unused register _T_2410[31:0]. Make sure that there are no unused intermediate registers.||top.srr(2153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2153||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||CL169||@W:Pruning unused register _T_2412[31:0]. Make sure that there are no unused intermediate registers.||top.srr(2154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2154||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||CL265||@W:Removing unused bit 0 of _T_2151[31:0]. Either assign all bits or reduce the width of the signal.||top.srr(2155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2155||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||CL134||@N: Found RAM _T_1151, depth=31, width=32||top.srr(2156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2156||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||CL134||@N: Found RAM _T_1151, depth=31, width=32||top.srr(2157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2157||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of ex_ctrl_mem_cmd[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(2158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2158||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2162||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(78);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/78
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2165||miv_rv32ima_l1_axi_queue_16.v(155);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_16.v'/linenumber/155
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2167||miv_rv32ima_l1_axi_queue_17.v(302);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_17.v'/linenumber/302
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2169||miv_rv32ima_l1_axi_tlto_axi4_converter.v(688);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v'/linenumber/688
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2172||miv_rv32ima_l1_axi_queue_18.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_18.v'/linenumber/107
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2174||miv_rv32ima_l1_axi_queue_22.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_22.v'/linenumber/131
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=2, width=7||top.srr(2176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2176||miv_rv32ima_l1_axi_queue_22.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_22.v'/linenumber/154
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2178||miv_rv32ima_l1_axi_queue_28.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/267
Implementation;Synthesis||CL134||@N: Found RAM ram_qos, depth=2, width=4||top.srr(2180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2180||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_prot, depth=2, width=3||top.srr(2181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2181||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_cache, depth=2, width=4||top.srr(2182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2182||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_lock, depth=2, width=1||top.srr(2183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2183||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_burst, depth=2, width=2||top.srr(2184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2184||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=3||top.srr(2185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2185||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_len, depth=2, width=8||top.srr(2186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2186||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_addr, depth=2, width=32||top.srr(2187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2187||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_id, depth=2, width=4||top.srr(2188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2188||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2189||miv_rv32ima_l1_axi_queue_29.v(165);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_29.v'/linenumber/165
Implementation;Synthesis||CL134||@N: Found RAM ram_last, depth=2, width=1||top.srr(2191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2191||miv_rv32ima_l1_axi_queue_29.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_29.v'/linenumber/198
Implementation;Synthesis||CL134||@N: Found RAM ram_strb, depth=2, width=8||top.srr(2192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2192||miv_rv32ima_l1_axi_queue_29.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_29.v'/linenumber/198
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=64||top.srr(2193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2193||miv_rv32ima_l1_axi_queue_29.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_29.v'/linenumber/198
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2194||miv_rv32ima_l1_axi_queue_30.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_30.v'/linenumber/148
Implementation;Synthesis||CL134||@N: Found RAM ram_resp, depth=2, width=2||top.srr(2196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2196||miv_rv32ima_l1_axi_queue_30.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_30.v'/linenumber/176
Implementation;Synthesis||CL134||@N: Found RAM ram_id, depth=2, width=4||top.srr(2197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2197||miv_rv32ima_l1_axi_queue_30.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_30.v'/linenumber/176
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2198||miv_rv32ima_l1_axi_queue_32.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_32.v'/linenumber/182
Implementation;Synthesis||CL134||@N: Found RAM ram_last, depth=2, width=1||top.srr(2200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2200||miv_rv32ima_l1_axi_queue_32.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_32.v'/linenumber/220
Implementation;Synthesis||CL134||@N: Found RAM ram_resp, depth=2, width=2||top.srr(2201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2201||miv_rv32ima_l1_axi_queue_32.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_32.v'/linenumber/220
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=64||top.srr(2202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2202||miv_rv32ima_l1_axi_queue_32.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_32.v'/linenumber/220
Implementation;Synthesis||CL134||@N: Found RAM ram_id, depth=2, width=4||top.srr(2203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2203||miv_rv32ima_l1_axi_queue_32.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_32.v'/linenumber/220
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2205||miv_rv32ima_l1_axi_queue_33.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/267
Implementation;Synthesis||CL134||@N: Found RAM ram_qos, depth=2, width=4||top.srr(2207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2207||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_prot, depth=2, width=3||top.srr(2208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2208||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_cache, depth=2, width=4||top.srr(2209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2209||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_lock, depth=2, width=1||top.srr(2210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2210||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_burst, depth=2, width=2||top.srr(2211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2211||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=3||top.srr(2212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2212||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_len, depth=2, width=8||top.srr(2213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2213||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_addr, depth=2, width=31||top.srr(2214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2214||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_id, depth=2, width=4||top.srr(2215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2215||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2218||miv_rv32ima_l1_axi_queue_48.v(199);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/199
Implementation;Synthesis||CL134||@N: Found RAM ram_last, depth=8, width=1||top.srr(2220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2220||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_user, depth=8, width=7||top.srr(2221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2221||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_resp, depth=8, width=2||top.srr(2222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2222||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=8, width=64||top.srr(2223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2223||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_id, depth=8, width=4||top.srr(2224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2224||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2225||miv_rv32ima_l1_axi_axi4deinterleaver.v(1028);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4deinterleaver.v'/linenumber/1028
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of _T_658[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(2227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2227||miv_rv32ima_l1_axi_axi4deinterleaver.v(1062);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4deinterleaver.v'/linenumber/1062
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2229||miv_rv32ima_l1_axi_queue_54.v(302);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_54.v'/linenumber/302
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2231||miv_rv32ima_l1_axi_tlto_axi4.v(688);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlto_axi4.v'/linenumber/688
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2233||miv_rv32ima_l1_axi_queue_55.v(141);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_55.v'/linenumber/141
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2235||miv_rv32ima_l1_axi_queue_56.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_56.v'/linenumber/131
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2237||miv_rv32ima_l1_axi_tlerror_error.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlerror_error.v'/linenumber/379
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2239||miv_rv32ima_l1_axi_capture_update_chain.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain.v'/linenumber/493
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2241||miv_rv32ima_l1_axi_capture_update_chain_1.v(611);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain_1.v'/linenumber/611
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2243||miv_rv32ima_l1_axi_capture_chain.v(357);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_chain.v'/linenumber/357
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2245||miv_rv32ima_l1_axi_negative_edge_latch.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_negative_edge_latch.v'/linenumber/74
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2249||miv_rv32ima_l1_axi_capture_update_chain_2.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain_2.v'/linenumber/146
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2251||miv_rv32ima_l1_axi_negative_edge_latch_2.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_negative_edge_latch_2.v'/linenumber/77
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2254||miv_rv32ima_l1_axi_jtag_bypass_chain.v(102);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_jtag_bypass_chain.v'/linenumber/102
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2256||miv_rv32ima_l1_axi_debug_transport_module_jtag.v(467);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_debug_transport_module_jtag.v'/linenumber/467
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||top.srr(2258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2258||miv_rv32ima_l1_axi_rocket_system.v(2270);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket_system.v'/linenumber/2270
Implementation;Synthesis||CG360||@W:Removing wire MMIO_AXI_0_W_BITS_WID, as there is no assignment to it.||top.srr(2267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2267||miv_rv32ima_l1_axi.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v'/linenumber/145
Implementation;Synthesis||CG360||@W:Removing wire MEM_AXI_0_W_BITS_WID, as there is no assignment to it.||top.srr(2268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2268||miv_rv32ima_l1_axi.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v'/linenumber/146
Implementation;Synthesis||CG360||@W:Removing wire MEM_AWREGION, as there is no assignment to it.||top.srr(2269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2269||miv_rv32ima_l1_axi.v(184);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v'/linenumber/184
Implementation;Synthesis||CG360||@W:Removing wire MEM_AWUSER, as there is no assignment to it.||top.srr(2270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2270||miv_rv32ima_l1_axi.v(186);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v'/linenumber/186
Implementation;Synthesis||CG360||@W:Removing wire MEM_WUSER, as there is no assignment to it.||top.srr(2271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2271||miv_rv32ima_l1_axi.v(192);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v'/linenumber/192
Implementation;Synthesis||CG360||@W:Removing wire MEM_BUSER, as there is no assignment to it.||top.srr(2272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2272||miv_rv32ima_l1_axi.v(197);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v'/linenumber/197
Implementation;Synthesis||CG360||@W:Removing wire MEM_ARREGION, as there is no assignment to it.||top.srr(2273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2273||miv_rv32ima_l1_axi.v(208);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v'/linenumber/208
Implementation;Synthesis||CG360||@W:Removing wire MEM_ARUSER, as there is no assignment to it.||top.srr(2274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2274||miv_rv32ima_l1_axi.v(210);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v'/linenumber/210
Implementation;Synthesis||CG360||@W:Removing wire MEM_RUSER, as there is no assignment to it.||top.srr(2275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2275||miv_rv32ima_l1_axi.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v'/linenumber/217
Implementation;Synthesis||CG360||@W:Removing wire MMIO_AWREGION, as there is no assignment to it.||top.srr(2276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2276||miv_rv32ima_l1_axi.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v'/linenumber/228
Implementation;Synthesis||CG360||@W:Removing wire MMIO_AWUSER, as there is no assignment to it.||top.srr(2277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2277||miv_rv32ima_l1_axi.v(230);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v'/linenumber/230
Implementation;Synthesis||CG360||@W:Removing wire MMIO_WUSER, as there is no assignment to it.||top.srr(2278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2278||miv_rv32ima_l1_axi.v(236);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v'/linenumber/236
Implementation;Synthesis||CG360||@W:Removing wire MMIO_BUSER, as there is no assignment to it.||top.srr(2279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2279||miv_rv32ima_l1_axi.v(241);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v'/linenumber/241
Implementation;Synthesis||CG360||@W:Removing wire MMIO_ARREGION, as there is no assignment to it.||top.srr(2280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2280||miv_rv32ima_l1_axi.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v'/linenumber/252
Implementation;Synthesis||CG360||@W:Removing wire MMIO_ARUSER, as there is no assignment to it.||top.srr(2281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2281||miv_rv32ima_l1_axi.v(254);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v'/linenumber/254
Implementation;Synthesis||CG360||@W:Removing wire MMIO_RUSER, as there is no assignment to it.||top.srr(2282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2282||miv_rv32ima_l1_axi.v(261);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v'/linenumber/261
Implementation;Synthesis||CL318||@W:*Output MMIO_AXI_0_W_BITS_WID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(2284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2284||miv_rv32ima_l1_axi.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v'/linenumber/145
Implementation;Synthesis||CL318||@W:*Output MEM_AXI_0_W_BITS_WID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(2285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2285||miv_rv32ima_l1_axi.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v'/linenumber/146
Implementation;Synthesis||CL169||@W:Pruning unused register rdata_sc_lat[79:0]. Make sure that there are no unused intermediate registers.||top.srr(2337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2337||CoreAXI4SRAM_MAINCTRL.v(3078);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/3078
Implementation;Synthesis||CL169||@W:Pruning unused register read_sampled. Make sure that there are no unused intermediate registers.||top.srr(2338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2338||CoreAXI4SRAM_MAINCTRL.v(3065);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/3065
Implementation;Synthesis||CL169||@W:Pruning unused register rd_sram_xvalid_r. Make sure that there are no unused intermediate registers.||top.srr(2339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2339||CoreAXI4SRAM_MAINCTRL.v(3053);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/3053
Implementation;Synthesis||CL169||@W:Pruning unused register ARLEN_slvif_r[7:0]. Make sure that there are no unused intermediate registers.||top.srr(2340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2340||CoreAXI4SRAM_MAINCTRL.v(3041);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/3041
Implementation;Synthesis||CL169||@W:Pruning unused register wrap_raddr_incr_r[31:0]. Make sure that there are no unused intermediate registers.||top.srr(2341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2341||CoreAXI4SRAM_MAINCTRL.v(3031);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/3031
Implementation;Synthesis||CL169||@W:Pruning unused register genblk15.wrap_raddr_calc_r[31:0]. Make sure that there are no unused intermediate registers.||top.srr(2342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2342||CoreAXI4SRAM_MAINCTRL.v(2998);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/2998
Implementation;Synthesis||CL169||@W:Pruning unused register genblk15.wrap_raddr_calc[31:0]. Make sure that there are no unused intermediate registers.||top.srr(2343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2343||CoreAXI4SRAM_MAINCTRL.v(2979);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/2979
Implementation;Synthesis||CL169||@W:Pruning unused register AWLEN_slvif_r[7:0]. Make sure that there are no unused intermediate registers.||top.srr(2344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2344||CoreAXI4SRAM_MAINCTRL.v(2476);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/2476
Implementation;Synthesis||CL169||@W:Pruning unused register set_aligned_done_r. Make sure that there are no unused intermediate registers.||top.srr(2345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2345||CoreAXI4SRAM_MAINCTRL.v(2460);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/2460
Implementation;Synthesis||CL169||@W:Pruning unused register wr_wrap_boundary_r. Make sure that there are no unused intermediate registers.||top.srr(2346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2346||CoreAXI4SRAM_MAINCTRL.v(1902);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/1902
Implementation;Synthesis||CL169||@W:Pruning unused register aligned_done. Make sure that there are no unused intermediate registers.||top.srr(2347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2347||CoreAXI4SRAM_MAINCTRL.v(1828);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/1828
Implementation;Synthesis||CL169||@W:Pruning unused register WDATA_slvif_r[63:0]. Make sure that there are no unused intermediate registers.||top.srr(2348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2348||CoreAXI4SRAM_MAINCTRL.v(1770);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/1770
Implementation;Synthesis||CL169||@W:Pruning unused register wen_sc_r[1:0]. Make sure that there are no unused intermediate registers.||top.srr(2349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2349||CoreAXI4SRAM_MAINCTRL.v(1770);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/1770
Implementation;Synthesis||CL169||@W:Pruning unused register wbyteen_sc_r[7:0]. Make sure that there are no unused intermediate registers.||top.srr(2350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2350||CoreAXI4SRAM_MAINCTRL.v(1770);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/1770
Implementation;Synthesis||CL169||@W:Pruning unused register set_rdaligned_done_r. Make sure that there are no unused intermediate registers.||top.srr(2351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2351||CoreAXI4SRAM_MAINCTRL.v(1601);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/1601
Implementation;Synthesis||CL169||@W:Pruning unused register genblk12.rd_aligned_done. Make sure that there are no unused intermediate registers.||top.srr(2352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2352||CoreAXI4SRAM_MAINCTRL.v(1532);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/1532
Implementation;Synthesis||CL169||@W:Pruning unused register rresp_mc_r[1:0]. Make sure that there are no unused intermediate registers.||top.srr(2353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2353||CoreAXI4SRAM_MAINCTRL.v(1440);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/1440
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.raddr_sc_r[12:0]. Make sure that there are no unused intermediate registers.||top.srr(2354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2354||CoreAXI4SRAM_MAINCTRL.v(1410);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/1410
Implementation;Synthesis||CL169||@W:Pruning unused register ren_sc_d2. Make sure that there are no unused intermediate registers.||top.srr(2355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2355||CoreAXI4SRAM_MAINCTRL.v(1294);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/1294
Implementation;Synthesis||CL169||@W:Pruning unused register ren_active. Make sure that there are no unused intermediate registers.||top.srr(2356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2356||CoreAXI4SRAM_MAINCTRL.v(1270);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/1270
Implementation;Synthesis||CL169||@W:Pruning unused register rid_mc_r[4:0]. Make sure that there are no unused intermediate registers.||top.srr(2357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2357||CoreAXI4SRAM_MAINCTRL.v(1161);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/1161
Implementation;Synthesis||CL169||@W:Pruning unused register RREADY_slvif_f1. Make sure that there are no unused intermediate registers.||top.srr(2358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2358||CoreAXI4SRAM_MAINCTRL.v(900);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/900
Implementation;Synthesis||CL169||@W:Pruning unused register wready_mc_r. Make sure that there are no unused intermediate registers.||top.srr(2359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2359||CoreAXI4SRAM_MAINCTRL.v(687);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/687
Implementation;Synthesis||CL169||@W:Pruning unused register WVALID_slvif_r. Make sure that there are no unused intermediate registers.||top.srr(2360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2360||CoreAXI4SRAM_MAINCTRL.v(687);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/687
Implementation;Synthesis||CL169||@W:Pruning unused register wrburst_cnt[3:0]. Make sure that there are no unused intermediate registers.||top.srr(2361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2361||CoreAXI4SRAM_MAINCTRL.v(659);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/659
Implementation;Synthesis||CL169||@W:Pruning unused register wr_req_inprog_r. Make sure that there are no unused intermediate registers.||top.srr(2362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2362||CoreAXI4SRAM_MAINCTRL.v(348);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/348
Implementation;Synthesis||CL271||@W:Pruning unused bits 2 to 0 of wrap_raddr_r[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2363||CoreAXI4SRAM_MAINCTRL.v(3010);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/3010
Implementation;Synthesis||CL177||@W:Sharing sequential element arready_mc. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(2364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2364||CoreAXI4SRAM_MAINCTRL.v(730);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/730
Implementation;Synthesis||CG360||@W:Removing wire wena_sc, as there is no assignment to it.||top.srr(2378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2378||CoreAXI4SRAM.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v'/linenumber/214
Implementation;Synthesis||CG360||@W:Removing wire wenb_sc, as there is no assignment to it.||top.srr(2379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2379||CoreAXI4SRAM.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v'/linenumber/215
Implementation;Synthesis||CG360||@W:Removing wire wena_msb_sc, as there is no assignment to it.||top.srr(2380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2380||CoreAXI4SRAM.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v'/linenumber/216
Implementation;Synthesis||CG360||@W:Removing wire wenb_msb_sc, as there is no assignment to it.||top.srr(2381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2381||CoreAXI4SRAM.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v'/linenumber/217
Implementation;Synthesis||CG360||@W:Removing wire waddr_sc, as there is no assignment to it.||top.srr(2382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2382||CoreAXI4SRAM.v(218);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v'/linenumber/218
Implementation;Synthesis||CG360||@W:Removing wire wdata_sc, as there is no assignment to it.||top.srr(2383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2383||CoreAXI4SRAM.v(219);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v'/linenumber/219
Implementation;Synthesis||CG360||@W:Removing wire ren_sc, as there is no assignment to it.||top.srr(2384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2384||CoreAXI4SRAM.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v'/linenumber/220
Implementation;Synthesis||CG360||@W:Removing wire raddr_sc, as there is no assignment to it.||top.srr(2385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2385||CoreAXI4SRAM.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire rdata_sc, as there is no assignment to it.||top.srr(2386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2386||CoreAXI4SRAM.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v'/linenumber/222
Implementation;Synthesis||CG1283||@W:Type of parameter FABRIC_POR_N_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(2397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2397||INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\INIT_Monitor\INIT_Monitor_0\INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.v'/linenumber/40
Implementation;Synthesis||CG1283||@W:Type of parameter PCIE_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(2398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2398||INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\INIT_Monitor\INIT_Monitor_0\INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.v'/linenumber/40
Implementation;Synthesis||CG1283||@W:Type of parameter SRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(2399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2399||INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\INIT_Monitor\INIT_Monitor_0\INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.v'/linenumber/40
Implementation;Synthesis||CG1283||@W:Type of parameter UIC_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(2400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2400||INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\INIT_Monitor\INIT_Monitor_0\INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.v'/linenumber/40
Implementation;Synthesis||CG1283||@W:Type of parameter USRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(2401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2401||INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\INIT_Monitor\INIT_Monitor_0\INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.v'/linenumber/40
Implementation;Synthesis||CG1283||@W:Type of parameter CALIB_STATUS_SIMULATION_DELAY on the instance I_BCTRL_HSIO_1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(2403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2403||INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\INIT_Monitor\INIT_Monitor_0\INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.v'/linenumber/50
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2564||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/227
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2565||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/227
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2566||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/228
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2567||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/228
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2568||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/267
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2569||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/267
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2570||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/268
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2571||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/268
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2572||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(309);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/309
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2573||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(309);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/309
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2574||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(310);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/310
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2575||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(310);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/310
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2576||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(351);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/351
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2577||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(351);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/351
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2578||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(352);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/352
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2579||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(352);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/352
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2580||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(397);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/397
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2581||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(397);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/397
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2582||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(398);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/398
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2583||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(398);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/398
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2584||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(437);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/437
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2585||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(437);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/437
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2586||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(438);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/438
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2587||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(438);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/438
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2588||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(479);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/479
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2589||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(479);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/479
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2590||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(480);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/480
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2591||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(480);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/480
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2592||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(521);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/521
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2593||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(521);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/521
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2594||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(522);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/522
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2595||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(522);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/522
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2596||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/563
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2597||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/563
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2598||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(564);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/564
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2599||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(564);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/564
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2600||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(603);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/603
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2601||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(603);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/603
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2602||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(604);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/604
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2603||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(604);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/604
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2604||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(645);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/645
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2605||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(645);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/645
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2606||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(646);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/646
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2607||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(646);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/646
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2608||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(691);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/691
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2609||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(691);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/691
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2610||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(692);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/692
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2611||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(692);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/692
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2613||DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_12\DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v'/linenumber/79
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2614||DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_12\DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v'/linenumber/79
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2615||DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_12\DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v'/linenumber/79
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2617||DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2618||DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2619||DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2620||DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2622||DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2623||DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2624||DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2625||DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2627||DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2628||DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2629||DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2630||DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2632||DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/95
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2633||DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/95
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2634||DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/96
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2635||DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/96
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2636||DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v(137);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/137
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2637||DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v(137);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/137
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2638||DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v(138);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/138
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2639||DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v(138);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/138
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2640||DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/181
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2641||DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/181
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2642||DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/182
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2643||DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/182
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2645||DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BCLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2646||DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BCLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2648||DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2649||DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2650||DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2651||DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2653||DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2654||DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2655||DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2656||DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2658||DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CS_N\DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2659||DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CS_N\DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(2660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2660||DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CS_N\DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG1340||@W:Index into variable dqsw_done could be out of range ; a simulation mismatch is possible.||top.srr(2707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2707||TRN_CLK.v(292);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TRN_CLK.v'/linenumber/292
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||top.srr(2731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2731||gate_training.v(376);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v'/linenumber/376
Implementation;Synthesis||CG290||@W:Referenced variable MIN_READS_THRESHOLD is not in sensitivity list.||top.srr(2732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2732||gate_training.v(1317);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v'/linenumber/1317
Implementation;Synthesis||CL265||@W:Removing unused bit 0 of phase_move_reg[3:0]. Either assign all bits or reduce the width of the signal.||top.srr(2735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2735||gate_training.v(1793);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v'/linenumber/1793
Implementation;Synthesis||CL265||@W:Removing unused bit 0 of phase_move_reg_plus1[4:0]. Either assign all bits or reduce the width of the signal.||top.srr(2736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2736||gate_training.v(1793);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v'/linenumber/1793
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of set_error[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(2738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2738||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis||CL279||@W:Pruning register bits 23 to 16 of pre_iog_en_output_registered_0[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2739||gate_training.v(2112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v'/linenumber/2112
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of pre_iog_en_output_registered_0[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(2740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2740||gate_training.v(2112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v'/linenumber/2112
Implementation;Synthesis||CL279||@W:Pruning register bits 23 to 16 of pre_iog_en_output_registered_1[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2741||gate_training.v(2243);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v'/linenumber/2243
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of pre_iog_en_output_registered_1[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(2742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2742||gate_training.v(2243);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v'/linenumber/2243
Implementation;Synthesis||CL279||@W:Pruning register bits 23 to 16 of pre_iog_en_output_registered_2[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2743||gate_training.v(2374);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v'/linenumber/2374
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of pre_iog_en_output_registered_2[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(2744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2744||gate_training.v(2374);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v'/linenumber/2374
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal apb_data_out[7:0]; possible missing assignment in an if or case statement.||top.srr(2746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2746||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||CL271||@W:Pruning unused bits 8 to 2 of read_access_internal[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2749||RDLVL_SMS.v(203);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\RDLVL_SMS.v'/linenumber/203
Implementation;Synthesis||CL177||@W:Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(2750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2750||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||CL177||@W:Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(2751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2751||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||CL177||@W:Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(2752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2752||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||CL177||@W:Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(2753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2753||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||CL177||@W:Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(2754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2754||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||CL177||@W:Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(2755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2755||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||CL177||@W:Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(2756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2756||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||CL271||@W:Pruning unused bits 80 to 18 of direction_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2806||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||CL271||@W:Pruning unused bits 80 to 18 of load_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2807||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||CL271||@W:Pruning unused bits 80 to 18 of move_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2808||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||CL271||@W:Pruning unused bits 80 to 2 of apb_pause_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2809||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||CL271||@W:Pruning unused bits 80 to 2 of apb_block_fifo_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2810||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 18 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2811||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 19 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2812||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 20 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2813||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 21 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2814||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 22 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2815||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 23 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2816||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 24 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2817||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 25 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2818||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 26 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2819||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 27 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2820||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 28 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2821||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 29 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2822||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 30 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2823||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 31 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2824||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 32 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2825||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 33 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2826||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 34 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2827||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 35 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2828||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 36 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2829||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 37 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2830||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 38 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2831||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 39 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2832||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 40 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2833||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 41 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2834||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 42 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2835||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 43 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2836||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 44 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2837||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 45 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2838||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 46 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2839||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 47 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2840||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 48 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2841||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 49 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2842||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 50 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2843||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 51 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2844||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 52 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2845||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 53 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2846||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 54 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2847||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 55 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2848||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 56 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2849||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 57 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2850||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 58 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2851||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 59 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2852||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 60 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2853||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 61 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2854||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 62 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2855||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 63 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2856||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 64 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2857||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 65 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2858||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 66 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2859||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 67 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2860||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 68 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2861||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 69 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2862||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 70 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2863||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 71 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2864||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 72 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2865||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 73 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2866||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 74 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2867||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 75 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2868||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 76 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2869||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 77 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2870||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 78 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2871||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 79 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2872||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 80 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(2873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2873||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL271||@W:Pruning unused bits 121 to 120 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2911||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 113 to 112 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2912||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 105 to 104 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2913||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 97 to 96 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2914||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 89 to 88 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2915||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 81 to 80 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2916||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 73 to 72 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2917||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 65 to 64 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2918||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 57 to 56 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2919||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 49 to 48 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2920||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 41 to 40 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2921||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 33 to 32 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2922||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 25 to 24 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2923||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 17 to 16 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2924||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 9 to 8 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2925||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 1 to 0 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2926||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 9 to 8 of iog_dm_txdata_in_reg_2[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2927||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 1 to 0 of iog_dm_txdata_in_reg_2[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2928||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL279||@W:Pruning register bits 17 to 8 of cal_init_mr_wr_data[17:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2930||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 3 of cal_init_mr_addr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2931||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of cal_init_mr_addr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(2932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2932||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 0 of cal_init_mr_wr_mask[17:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(2933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2933||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis||CG1340||@W:Index into variable data_match could be out of range ; a simulation mismatch is possible.||top.srr(2956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2956||write_callibrator.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v'/linenumber/83
Implementation;Synthesis||CL207||@W:All reachable assignments to cal_l_dm_in[15:0] assign 0, register removed by optimization.||top.srr(2962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2962||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL177||@W:Sharing sequential element genblk1[0].fifo_reset_n. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(3003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3003||LANE_ALIGNMENT.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/152
Implementation;Synthesis||CL318||@W:*Output IOG_WRDATA_MASK_P0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3027||CoreDDR_TIP_INT.v(658);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/658
Implementation;Synthesis||CL318||@W:*Output IOG_WRDATA_MASK_P1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3028||CoreDDR_TIP_INT.v(659);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/659
Implementation;Synthesis||CL318||@W:*Output IOG_WRDATA_MASK_P2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3029||CoreDDR_TIP_INT.v(660);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/660
Implementation;Synthesis||CL318||@W:*Output IOG_WRDATA_MASK_P3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3030||CoreDDR_TIP_INT.v(661);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/661
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(3339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3339||DDR3_0.v(1357);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0\DDR3_0.v'/linenumber/1357
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p0. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(3340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3340||DDR3_0.v(1397);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0\DDR3_0.v'/linenumber/1397
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p1. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(3341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3341||DDR3_0.v(1435);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0\DDR3_0.v'/linenumber/1435
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p2. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(3342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3342||DDR3_0.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0\DDR3_0.v'/linenumber/1474
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p3. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(3343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3343||DDR3_0.v(1513);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0\DDR3_0.v'/linenumber/1513
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p4. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(3344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3344||DDR3_0.v(1552);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0\DDR3_0.v'/linenumber/1552
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p5. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(3345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3345||DDR3_0.v(1589);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0\DDR3_0.v'/linenumber/1589
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p6. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(3346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3346||DDR3_0.v(1628);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0\DDR3_0.v'/linenumber/1628
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p7. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(3347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3347||DDR3_0.v(1667);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0\DDR3_0.v'/linenumber/1667
Implementation;Synthesis||CG775||@N: Component COREJTAGDEBUG not found in library "work" or "__hyper__lib__", but found in library COREJTAGDEBUG_LIB||top.srr(3349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3349||corejtagdebug.v(22);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/22
Implementation;Synthesis||CG775||@N: Component COREAHBTOAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAHBTOAPB3_LIB||top.srr(3409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3409||coreahbtoapb3.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v'/linenumber/25
Implementation;Synthesis||CG775||@N: Component COREAHBLITE_0_COREAHBLITE_0_0_CoreAHBLite not found in library "work" or "__hyper__lib__", but found in library COREAHBLITE_LIB||top.srr(3438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3438||coreahblite.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v'/linenumber/23
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(3481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3481||coreahblite_masterstage.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/633
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(3518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3518||coreahblite_masterstage.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/633
Implementation;Synthesis||CG775||@N: Component CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL not found in library "work" or "__hyper__lib__", but found in library COREAXITOAHBL_LIB||top.srr(3679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3679||CoreAXItoAHBL.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORAXITOAHBL_0\CORAXITOAHBL_0_0\rtl\vlog\core\CoreAXItoAHBL.v'/linenumber/21
Implementation;Synthesis||CL318||@W:*Output MASTER2_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6882||CoreAxi4Interconnect.v(126);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/126
Implementation;Synthesis||CL318||@W:*Output MASTER3_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6883||CoreAxi4Interconnect.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/140
Implementation;Synthesis||CL318||@W:*Output MASTER4_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6884||CoreAxi4Interconnect.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/154
Implementation;Synthesis||CL318||@W:*Output MASTER5_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6885||CoreAxi4Interconnect.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/168
Implementation;Synthesis||CL318||@W:*Output MASTER6_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6886||CoreAxi4Interconnect.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/182
Implementation;Synthesis||CL318||@W:*Output MASTER7_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6887||CoreAxi4Interconnect.v(196);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/196
Implementation;Synthesis||CL318||@W:*Output MASTER8_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6888||CoreAxi4Interconnect.v(210);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/210
Implementation;Synthesis||CL318||@W:*Output MASTER9_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6889||CoreAxi4Interconnect.v(224);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/224
Implementation;Synthesis||CL318||@W:*Output MASTER10_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6890||CoreAxi4Interconnect.v(238);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/238
Implementation;Synthesis||CL318||@W:*Output MASTER11_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6891||CoreAxi4Interconnect.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/252
Implementation;Synthesis||CL318||@W:*Output MASTER12_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6892||CoreAxi4Interconnect.v(266);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/266
Implementation;Synthesis||CL318||@W:*Output MASTER13_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6893||CoreAxi4Interconnect.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/280
Implementation;Synthesis||CL318||@W:*Output MASTER14_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6894||CoreAxi4Interconnect.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/294
Implementation;Synthesis||CL318||@W:*Output MASTER15_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6895||CoreAxi4Interconnect.v(308);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/308
Implementation;Synthesis||CL318||@W:*Output MASTER2_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6896||CoreAxi4Interconnect.v(334);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/334
Implementation;Synthesis||CL318||@W:*Output MASTER3_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6897||CoreAxi4Interconnect.v(342);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/342
Implementation;Synthesis||CL318||@W:*Output MASTER4_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6898||CoreAxi4Interconnect.v(350);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/350
Implementation;Synthesis||CL318||@W:*Output MASTER5_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6899||CoreAxi4Interconnect.v(358);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/358
Implementation;Synthesis||CL318||@W:*Output MASTER6_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6900||CoreAxi4Interconnect.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/366
Implementation;Synthesis||CL318||@W:*Output MASTER7_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6901||CoreAxi4Interconnect.v(374);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/374
Implementation;Synthesis||CL318||@W:*Output MASTER8_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6902||CoreAxi4Interconnect.v(382);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/382
Implementation;Synthesis||CL318||@W:*Output MASTER9_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6903||CoreAxi4Interconnect.v(390);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/390
Implementation;Synthesis||CL318||@W:*Output MASTER10_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6904||CoreAxi4Interconnect.v(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/398
Implementation;Synthesis||CL318||@W:*Output MASTER11_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6905||CoreAxi4Interconnect.v(406);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/406
Implementation;Synthesis||CL318||@W:*Output MASTER12_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6906||CoreAxi4Interconnect.v(414);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/414
Implementation;Synthesis||CL318||@W:*Output MASTER13_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6907||CoreAxi4Interconnect.v(422);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/422
Implementation;Synthesis||CL318||@W:*Output MASTER14_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6908||CoreAxi4Interconnect.v(430);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/430
Implementation;Synthesis||CL318||@W:*Output MASTER15_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6909||CoreAxi4Interconnect.v(438);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/438
Implementation;Synthesis||CL318||@W:*Output MASTER2_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6910||CoreAxi4Interconnect.v(453);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/453
Implementation;Synthesis||CL318||@W:*Output MASTER2_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6911||CoreAxi4Interconnect.v(454);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/454
Implementation;Synthesis||CL318||@W:*Output MASTER2_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6912||CoreAxi4Interconnect.v(455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/455
Implementation;Synthesis||CL318||@W:*Output MASTER2_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6913||CoreAxi4Interconnect.v(456);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/456
Implementation;Synthesis||CL318||@W:*Output MASTER3_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6914||CoreAxi4Interconnect.v(459);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/459
Implementation;Synthesis||CL318||@W:*Output MASTER3_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6915||CoreAxi4Interconnect.v(460);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/460
Implementation;Synthesis||CL318||@W:*Output MASTER3_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6916||CoreAxi4Interconnect.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/461
Implementation;Synthesis||CL318||@W:*Output MASTER3_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6917||CoreAxi4Interconnect.v(462);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/462
Implementation;Synthesis||CL318||@W:*Output MASTER4_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6918||CoreAxi4Interconnect.v(465);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/465
Implementation;Synthesis||CL318||@W:*Output MASTER4_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6919||CoreAxi4Interconnect.v(466);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/466
Implementation;Synthesis||CL318||@W:*Output MASTER4_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6920||CoreAxi4Interconnect.v(467);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/467
Implementation;Synthesis||CL318||@W:*Output MASTER4_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6921||CoreAxi4Interconnect.v(468);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/468
Implementation;Synthesis||CL318||@W:*Output MASTER5_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6922||CoreAxi4Interconnect.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/471
Implementation;Synthesis||CL318||@W:*Output MASTER5_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6923||CoreAxi4Interconnect.v(472);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/472
Implementation;Synthesis||CL318||@W:*Output MASTER5_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6924||CoreAxi4Interconnect.v(473);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/473
Implementation;Synthesis||CL318||@W:*Output MASTER5_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6925||CoreAxi4Interconnect.v(474);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/474
Implementation;Synthesis||CL318||@W:*Output MASTER6_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6926||CoreAxi4Interconnect.v(477);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/477
Implementation;Synthesis||CL318||@W:*Output MASTER6_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6927||CoreAxi4Interconnect.v(478);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/478
Implementation;Synthesis||CL318||@W:*Output MASTER6_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6928||CoreAxi4Interconnect.v(479);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/479
Implementation;Synthesis||CL318||@W:*Output MASTER6_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6929||CoreAxi4Interconnect.v(480);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/480
Implementation;Synthesis||CL318||@W:*Output MASTER7_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6930||CoreAxi4Interconnect.v(483);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/483
Implementation;Synthesis||CL318||@W:*Output MASTER7_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6931||CoreAxi4Interconnect.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/484
Implementation;Synthesis||CL318||@W:*Output MASTER7_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6932||CoreAxi4Interconnect.v(485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/485
Implementation;Synthesis||CL318||@W:*Output MASTER7_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6933||CoreAxi4Interconnect.v(486);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/486
Implementation;Synthesis||CL318||@W:*Output MASTER8_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6934||CoreAxi4Interconnect.v(489);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/489
Implementation;Synthesis||CL318||@W:*Output MASTER8_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6935||CoreAxi4Interconnect.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/490
Implementation;Synthesis||CL318||@W:*Output MASTER8_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6936||CoreAxi4Interconnect.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/491
Implementation;Synthesis||CL318||@W:*Output MASTER8_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6937);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6937||CoreAxi4Interconnect.v(492);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/492
Implementation;Synthesis||CL318||@W:*Output MASTER9_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6938);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6938||CoreAxi4Interconnect.v(495);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/495
Implementation;Synthesis||CL318||@W:*Output MASTER9_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6939||CoreAxi4Interconnect.v(496);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/496
Implementation;Synthesis||CL318||@W:*Output MASTER9_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6940);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6940||CoreAxi4Interconnect.v(497);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/497
Implementation;Synthesis||CL318||@W:*Output MASTER9_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6941||CoreAxi4Interconnect.v(498);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/498
Implementation;Synthesis||CL318||@W:*Output MASTER10_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6942||CoreAxi4Interconnect.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/501
Implementation;Synthesis||CL318||@W:*Output MASTER10_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6943||CoreAxi4Interconnect.v(502);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/502
Implementation;Synthesis||CL318||@W:*Output MASTER10_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6944||CoreAxi4Interconnect.v(503);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/503
Implementation;Synthesis||CL318||@W:*Output MASTER10_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6945||CoreAxi4Interconnect.v(504);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/504
Implementation;Synthesis||CL318||@W:*Output MASTER11_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6946||CoreAxi4Interconnect.v(507);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/507
Implementation;Synthesis||CL318||@W:*Output MASTER11_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6947||CoreAxi4Interconnect.v(508);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/508
Implementation;Synthesis||CL318||@W:*Output MASTER11_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6948||CoreAxi4Interconnect.v(509);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/509
Implementation;Synthesis||CL318||@W:*Output MASTER11_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6949||CoreAxi4Interconnect.v(510);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/510
Implementation;Synthesis||CL318||@W:*Output MASTER12_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6950||CoreAxi4Interconnect.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/513
Implementation;Synthesis||CL318||@W:*Output MASTER12_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6951||CoreAxi4Interconnect.v(514);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/514
Implementation;Synthesis||CL318||@W:*Output MASTER12_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6952||CoreAxi4Interconnect.v(515);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/515
Implementation;Synthesis||CL318||@W:*Output MASTER12_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6953||CoreAxi4Interconnect.v(516);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/516
Implementation;Synthesis||CL318||@W:*Output MASTER13_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6954||CoreAxi4Interconnect.v(519);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/519
Implementation;Synthesis||CL318||@W:*Output MASTER13_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6955||CoreAxi4Interconnect.v(520);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/520
Implementation;Synthesis||CL318||@W:*Output MASTER13_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6956||CoreAxi4Interconnect.v(521);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/521
Implementation;Synthesis||CL318||@W:*Output MASTER13_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6957||CoreAxi4Interconnect.v(522);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/522
Implementation;Synthesis||CL318||@W:*Output MASTER14_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(6958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6958||CoreAxi4Interconnect.v(525);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/525
Implementation;Synthesis||CL159||@N: Input ARESETN is unused.||top.srr(6964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6964||SlaveConvertor.v(63);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/63
Implementation;Synthesis||CL159||@N: Input SLV_CLK is unused.||top.srr(6966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6966||SlvClockDomainCrossing.v(35);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v'/linenumber/35
Implementation;Synthesis||CL159||@N: Input XBAR_CLK is unused.||top.srr(6967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6967||SlvClockDomainCrossing.v(36);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v'/linenumber/36
Implementation;Synthesis||CL159||@N: Input sysReset is unused.||top.srr(6968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6968||SlvClockDomainCrossing.v(37);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v'/linenumber/37
Implementation;Synthesis||CL159||@N: Input ACLK_syncReset is unused.||top.srr(6969);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6969||SlvClockDomainCrossing.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v'/linenumber/38
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currStateARd.||top.srr(6972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6972||SlvAxi4ProtConvRead.v(341);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/341
Implementation;Synthesis||CL159||@N: Input SLAVE_RLAST is unused.||top.srr(6977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6977||SlvAxi4ProtConvRead.v(62);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/62
Implementation;Synthesis||CL159||@N: Input int_slaveARREGION is unused.||top.srr(6978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6978||SlvAxi4ProtConvRead.v(78);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/78
Implementation;Synthesis||CL159||@N: Input int_slaveARQOS is unused.||top.srr(6979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6979||SlvAxi4ProtConvRead.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/79
Implementation;Synthesis||CL159||@N: Input int_slaveARUSER is unused.||top.srr(6980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6980||SlvAxi4ProtConvRead.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/80
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currStateAWr.||top.srr(6986);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6986||SlvAxi4ProtConvWrite.v(429);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/429
Implementation;Synthesis||CL159||@N: Input SLAVE_BID is unused.||top.srr(6991);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6991||SlvAxi4ProtConvWrite.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input int_slaveAWREGION is unused.||top.srr(6992);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6992||SlvAxi4ProtConvWrite.v(89);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/89
Implementation;Synthesis||CL159||@N: Input int_slaveAWQOS is unused.||top.srr(6993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6993||SlvAxi4ProtConvWrite.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input int_slaveAWUSER is unused.||top.srr(6994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6994||SlvAxi4ProtConvWrite.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input int_slaveWID is unused.||top.srr(6995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6995||SlvAxi4ProtConvWrite.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input int_slaveWUSER is unused.||top.srr(6996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6996||SlvAxi4ProtConvWrite.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SLAVE_RUSER is unused.||top.srr(7002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7002||SlvProtocolConverter.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v'/linenumber/132
Implementation;Synthesis||CL159||@N: Input SLAVE_BUSER is unused.||top.srr(7003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7003||SlvProtocolConverter.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v'/linenumber/163
Implementation;Synthesis||CL159||@N: Input ACLK is unused.||top.srr(7005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7005||SlvDataWidthConverter.v(53);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v'/linenumber/53
Implementation;Synthesis||CL159||@N: Input sysReset is unused.||top.srr(7006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7006||SlvDataWidthConverter.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v'/linenumber/54
Implementation;Synthesis||CL159||@N: Input SLAVE_WID is unused.||top.srr(7023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7023||SlvClockDomainCrossing.v(138);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v'/linenumber/138
Implementation;Synthesis||CL159||@N: Input int_slaveWID is unused.||top.srr(7025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7025||SlvProtocolConverter.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input ACLK is unused.||top.srr(7027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7027||SlvDataWidthConverter.v(53);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v'/linenumber/53
Implementation;Synthesis||CL159||@N: Input sysReset is unused.||top.srr(7028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7028||SlvDataWidthConverter.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v'/linenumber/54
Implementation;Synthesis||CL159||@N: Input ARESETN is unused.||top.srr(7030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7030||SlaveConvertor.v(63);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/63
Implementation;Synthesis||CL159||@N: Input SLV_CLK is unused.||top.srr(7032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7032||SlvClockDomainCrossing.v(35);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v'/linenumber/35
Implementation;Synthesis||CL159||@N: Input XBAR_CLK is unused.||top.srr(7033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7033||SlvClockDomainCrossing.v(36);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v'/linenumber/36
Implementation;Synthesis||CL159||@N: Input sysReset is unused.||top.srr(7034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7034||SlvClockDomainCrossing.v(37);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v'/linenumber/37
Implementation;Synthesis||CL159||@N: Input ACLK_syncReset is unused.||top.srr(7035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7035||SlvClockDomainCrossing.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v'/linenumber/38
Implementation;Synthesis||CL159||@N: Input SLAVE_ID is unused.||top.srr(7040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7040||SlvAxi4ProtConvAXI4ID.v(42);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v'/linenumber/42
Implementation;Synthesis||CL159||@N: Input int_slaveWID is unused.||top.srr(7042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7042||SlvProtocolConverter.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input ACLK is unused.||top.srr(7044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7044||SlvDataWidthConverter.v(53);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v'/linenumber/53
Implementation;Synthesis||CL159||@N: Input sysReset is unused.||top.srr(7045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7045||SlvDataWidthConverter.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v'/linenumber/54
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(7047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7047||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(7055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7055||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(7063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7063||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(7071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7071||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL159||@N: Input ACLK is unused.||top.srr(7080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7080||MstrProtocolConverter.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input sysReset is unused.||top.srr(7081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7081||MstrProtocolConverter.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input MASTER_WID is unused.||top.srr(7082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7082||MstrProtocolConverter.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v'/linenumber/142
Implementation;Synthesis||CL159||@N: Input ARESETN is unused.||top.srr(7084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7084||MasterConvertor.v(57);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/57
Implementation;Synthesis||CL159||@N: Input MASTER_HADDR is unused.||top.srr(7085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7085||MasterConvertor.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MASTER_HBURST is unused.||top.srr(7086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7086||MasterConvertor.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input MASTER_HMASTLOCK is unused.||top.srr(7087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7087||MasterConvertor.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MASTER_HPROT is unused.||top.srr(7088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7088||MasterConvertor.v(177);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/177
Implementation;Synthesis||CL159||@N: Input MASTER_HSIZE is unused.||top.srr(7089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7089||MasterConvertor.v(178);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/178
Implementation;Synthesis||CL159||@N: Input MASTER_HNONSEC is unused.||top.srr(7090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7090||MasterConvertor.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/179
Implementation;Synthesis||CL159||@N: Input MASTER_HTRANS is unused.||top.srr(7091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7091||MasterConvertor.v(180);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/180
Implementation;Synthesis||CL159||@N: Input MASTER_HWDATA is unused.||top.srr(7092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7092||MasterConvertor.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input MASTER_HWRITE is unused.||top.srr(7093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7093||MasterConvertor.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/183
Implementation;Synthesis||CL159||@N: Input MASTER_HSEL is unused.||top.srr(7094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7094||MasterConvertor.v(186);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/186
Implementation;Synthesis||CL159||@N: Input ACLK is unused.||top.srr(7096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7096||MstrDataWidthConv.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input sysReset is unused.||top.srr(7097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7097||MstrDataWidthConv.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input ACLK is unused.||top.srr(7099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7099||MstrProtocolConverter.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input sysReset is unused.||top.srr(7100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7100||MstrProtocolConverter.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input MASTER_WID is unused.||top.srr(7101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7101||MstrProtocolConverter.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v'/linenumber/142
Implementation;Synthesis||CL159||@N: Input ARESETN is unused.||top.srr(7103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7103||MasterConvertor.v(57);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/57
Implementation;Synthesis||CL159||@N: Input MASTER_HADDR is unused.||top.srr(7104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7104||MasterConvertor.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MASTER_HBURST is unused.||top.srr(7105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7105||MasterConvertor.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input MASTER_HMASTLOCK is unused.||top.srr(7106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7106||MasterConvertor.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MASTER_HPROT is unused.||top.srr(7107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7107||MasterConvertor.v(177);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/177
Implementation;Synthesis||CL159||@N: Input MASTER_HSIZE is unused.||top.srr(7108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7108||MasterConvertor.v(178);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/178
Implementation;Synthesis||CL159||@N: Input MASTER_HNONSEC is unused.||top.srr(7109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7109||MasterConvertor.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/179
Implementation;Synthesis||CL159||@N: Input MASTER_HTRANS is unused.||top.srr(7110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7110||MasterConvertor.v(180);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/180
Implementation;Synthesis||CL159||@N: Input MASTER_HWDATA is unused.||top.srr(7111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7111||MasterConvertor.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input MASTER_HWRITE is unused.||top.srr(7112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7112||MasterConvertor.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/183
Implementation;Synthesis||CL159||@N: Input MASTER_HSEL is unused.||top.srr(7113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7113||MasterConvertor.v(186);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/186
Implementation;Synthesis||CL159||@N: Input MST_CLK is unused.||top.srr(7115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7115||MstrClockDomainCrossing.v(35);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v'/linenumber/35
Implementation;Synthesis||CL159||@N: Input XBAR_CLK is unused.||top.srr(7116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7116||MstrClockDomainCrossing.v(36);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v'/linenumber/36
Implementation;Synthesis||CL159||@N: Input sysReset is unused.||top.srr(7117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7117||MstrClockDomainCrossing.v(37);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v'/linenumber/37
Implementation;Synthesis||CL159||@N: Input ACLK_syncReset is unused.||top.srr(7118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7118||MstrClockDomainCrossing.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v'/linenumber/38
Implementation;Synthesis||CL159||@N: Input ACLK is unused.||top.srr(7120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7120||MstrDataWidthConv.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input sysReset is unused.||top.srr(7121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7121||MstrDataWidthConv.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v'/linenumber/45
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(7123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7123||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(7131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7131||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(7139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7139||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(7147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7147||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL159||@N: Input M_CLK0 is unused.||top.srr(7156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7156||CoreAxi4Interconnect.v(33);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/33
Implementation;Synthesis||CL159||@N: Input M_CLK1 is unused.||top.srr(7157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7157||CoreAxi4Interconnect.v(34);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/34
Implementation;Synthesis||CL159||@N: Input M_CLK2 is unused.||top.srr(7158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7158||CoreAxi4Interconnect.v(35);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/35
Implementation;Synthesis||CL159||@N: Input M_CLK3 is unused.||top.srr(7159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7159||CoreAxi4Interconnect.v(36);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/36
Implementation;Synthesis||CL159||@N: Input M_CLK4 is unused.||top.srr(7160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7160||CoreAxi4Interconnect.v(37);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/37
Implementation;Synthesis||CL159||@N: Input M_CLK5 is unused.||top.srr(7161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7161||CoreAxi4Interconnect.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/38
Implementation;Synthesis||CL159||@N: Input M_CLK6 is unused.||top.srr(7162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7162||CoreAxi4Interconnect.v(39);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/39
Implementation;Synthesis||CL159||@N: Input M_CLK7 is unused.||top.srr(7163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7163||CoreAxi4Interconnect.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/40
Implementation;Synthesis||CL159||@N: Input M_CLK8 is unused.||top.srr(7164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7164||CoreAxi4Interconnect.v(41);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/41
Implementation;Synthesis||CL159||@N: Input M_CLK9 is unused.||top.srr(7165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7165||CoreAxi4Interconnect.v(42);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/42
Implementation;Synthesis||CL159||@N: Input M_CLK10 is unused.||top.srr(7166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7166||CoreAxi4Interconnect.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input M_CLK11 is unused.||top.srr(7167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7167||CoreAxi4Interconnect.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input M_CLK12 is unused.||top.srr(7168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7168||CoreAxi4Interconnect.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input M_CLK13 is unused.||top.srr(7169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7169||CoreAxi4Interconnect.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/46
Implementation;Synthesis||CL159||@N: Input M_CLK14 is unused.||top.srr(7170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7170||CoreAxi4Interconnect.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/47
Implementation;Synthesis||CL159||@N: Input M_CLK15 is unused.||top.srr(7171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7171||CoreAxi4Interconnect.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/48
Implementation;Synthesis||CL159||@N: Input S_CLK0 is unused.||top.srr(7172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7172||CoreAxi4Interconnect.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/50
Implementation;Synthesis||CL159||@N: Input S_CLK2 is unused.||top.srr(7173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7173||CoreAxi4Interconnect.v(52);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/52
Implementation;Synthesis||CL159||@N: Input S_CLK3 is unused.||top.srr(7174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7174||CoreAxi4Interconnect.v(53);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/53
Implementation;Synthesis||CL159||@N: Input S_CLK4 is unused.||top.srr(7175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7175||CoreAxi4Interconnect.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/54
Implementation;Synthesis||CL159||@N: Input S_CLK5 is unused.||top.srr(7176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7176||CoreAxi4Interconnect.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/55
Implementation;Synthesis||CL159||@N: Input S_CLK6 is unused.||top.srr(7177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7177||CoreAxi4Interconnect.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input S_CLK7 is unused.||top.srr(7178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7178||CoreAxi4Interconnect.v(57);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/57
Implementation;Synthesis||CL159||@N: Input S_CLK8 is unused.||top.srr(7179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7179||CoreAxi4Interconnect.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/60
Implementation;Synthesis||CL159||@N: Input S_CLK9 is unused.||top.srr(7180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7180||CoreAxi4Interconnect.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/61
Implementation;Synthesis||CL159||@N: Input S_CLK10 is unused.||top.srr(7181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7181||CoreAxi4Interconnect.v(62);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/62
Implementation;Synthesis||CL159||@N: Input S_CLK11 is unused.||top.srr(7182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7182||CoreAxi4Interconnect.v(63);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/63
Implementation;Synthesis||CL159||@N: Input S_CLK12 is unused.||top.srr(7183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7183||CoreAxi4Interconnect.v(64);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/64
Implementation;Synthesis||CL159||@N: Input S_CLK13 is unused.||top.srr(7184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7184||CoreAxi4Interconnect.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/65
Implementation;Synthesis||CL159||@N: Input S_CLK14 is unused.||top.srr(7185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7185||CoreAxi4Interconnect.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input S_CLK15 is unused.||top.srr(7186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7186||CoreAxi4Interconnect.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/67
Implementation;Synthesis||CL159||@N: Input S_CLK16 is unused.||top.srr(7187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7187||CoreAxi4Interconnect.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/68
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(7191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7191||DERR_Slave.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\DERR_Slave.v'/linenumber/233
Implementation;Synthesis||CL246||@W:Input port bits 3 to 0 of srcPort[4:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(7210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7210||WDataController.v(75);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/75
Implementation;Synthesis||CL246||@W:Input port bits 32 to 4 of stopTrans[32:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(7212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7212||AddressController.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/110
Implementation;Synthesis||CL246||@W:Input port bits 3 to 1 of MASTER_NUM[3:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(7216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7216||RequestQual.v(32);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\RequestQual.v'/linenumber/32
Implementation;Synthesis||CL246||@W:Input port bits 18 to 15 of SLAVE_ID[19:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(7217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7217||RequestQual.v(33);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\RequestQual.v'/linenumber/33
Implementation;Synthesis||CL246||@W:Input port bits 13 to 10 of SLAVE_ID[19:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(7218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7218||RequestQual.v(33);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\RequestQual.v'/linenumber/33
Implementation;Synthesis||CL246||@W:Input port bits 8 to 5 of SLAVE_ID[19:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(7219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7219||RequestQual.v(33);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\RequestQual.v'/linenumber/33
Implementation;Synthesis||CL246||@W:Input port bits 3 to 0 of SLAVE_ID[19:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(7220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7220||RequestQual.v(33);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\RequestQual.v'/linenumber/33
Implementation;Synthesis||CL246||@W:Input port bits 32 to 2 of stopTrans[32:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(7233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7233||AddressController.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/110
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(7242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7242||CoreAXItoAHBL_AHBMasterCtrl.v(445);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/445
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(7263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7263||CoreAXItoAHBL_AXISlaveCtrl.v(470);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v'/linenumber/470
Implementation;Synthesis||CL246||@W:Input port bits 2 to 0 of AWADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(7277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7277||CoreAXItoAHBL_AXISlaveCtrl.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v'/linenumber/119
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S0[1:0] is unused||top.srr(7283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7283||coreahblite.v(184);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v'/linenumber/184
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S1[1:0] is unused||top.srr(7285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7285||coreahblite.v(197);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v'/linenumber/197
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S2[1:0] is unused||top.srr(7287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7287||coreahblite.v(210);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v'/linenumber/210
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S3[1:0] is unused||top.srr(7289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7289||coreahblite.v(223);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v'/linenumber/223
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S4[1:0] is unused||top.srr(7291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7291||coreahblite.v(236);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v'/linenumber/236
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S5[1:0] is unused||top.srr(7293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7293||coreahblite.v(249);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v'/linenumber/249
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S6[1:0] is unused||top.srr(7295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7295||coreahblite.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v'/linenumber/262
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S7[1:0] is unused||top.srr(7297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7297||coreahblite.v(275);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v'/linenumber/275
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S8[1:0] is unused||top.srr(7299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7299||coreahblite.v(288);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v'/linenumber/288
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S9[1:0] is unused||top.srr(7301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7301||coreahblite.v(301);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v'/linenumber/301
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S10[1:0] is unused||top.srr(7303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7303||coreahblite.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v'/linenumber/314
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S11[1:0] is unused||top.srr(7305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7305||coreahblite.v(327);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v'/linenumber/327
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S12[1:0] is unused||top.srr(7307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7307||coreahblite.v(340);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v'/linenumber/340
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S13[1:0] is unused||top.srr(7309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7309||coreahblite.v(353);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v'/linenumber/353
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S14[1:0] is unused||top.srr(7311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7311||coreahblite.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v'/linenumber/366
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S15[1:0] is unused||top.srr(7313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7313||coreahblite.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v'/linenumber/379
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S16[1:0] is unused||top.srr(7315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7315||coreahblite.v(392);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v'/linenumber/392
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register arbRegSMCurrentState.||top.srr(7320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7320||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||CL246||@W:Input port bits 16 to 7 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(7342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7342||coreahblite_masterstage.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/43
Implementation;Synthesis||CL246||@W:Input port bits 5 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(7343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7343||coreahblite_masterstage.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/43
Implementation;Synthesis||CL246||@W:Input port bits 16 to 7 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(7344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7344||coreahblite_masterstage.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/44
Implementation;Synthesis||CL246||@W:Input port bits 5 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(7345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7345||coreahblite_masterstage.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/44
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS[1:0] is unused||top.srr(7350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7350||coreahbtoapb3.v(33);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v'/linenumber/33
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register penableSchedulerState.||top.srr(7354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7354||coreahbtoapb3_penablescheduler.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v'/linenumber/111
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register ahbToApbSMState.||top.srr(7361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7361||coreahbtoapb3_ahbtoapbsm.v(265);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v'/linenumber/265
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of DFI_RDDATA_EN_P0[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(7380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7380||DDR3_0_DDRPHY_BLK.v(224);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/224
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of DFI_RDDATA_EN_P1[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(7381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7381||DDR3_0_DDRPHY_BLK.v(225);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/225
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of DFI_RDDATA_EN_P2[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(7382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7382||DDR3_0_DDRPHY_BLK.v(226);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/226
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of DFI_RDDATA_EN_P3[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(7383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7383||DDR3_0_DDRPHY_BLK.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/227
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of DFI_WRDATA_EN_P0[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(7384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7384||DDR3_0_DDRPHY_BLK.v(243);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/243
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of DFI_WRDATA_EN_P1[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(7385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7385||DDR3_0_DDRPHY_BLK.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/244
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of DFI_WRDATA_EN_P2[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(7386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7386||DDR3_0_DDRPHY_BLK.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/245
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of DFI_WRDATA_EN_P3[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(7387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7387||DDR3_0_DDRPHY_BLK.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/246
Implementation;Synthesis||CL156||@W:*Input un1_DFI_ADDRESS_P0[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(7388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7388||DDR3_0_DDRPHY_BLK.v(9276);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/9276
Implementation;Synthesis||CL156||@W:*Input un1_DFI_ADDRESS_P1[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(7389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7389||DDR3_0_DDRPHY_BLK.v(9281);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/9281
Implementation;Synthesis||CL156||@W:*Input un1_DFI_ADDRESS_P2[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(7390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7390||DDR3_0_DDRPHY_BLK.v(9286);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/9286
Implementation;Synthesis||CL156||@W:*Input un1_DFI_ADDRESS_P3[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(7391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7391||DDR3_0_DDRPHY_BLK.v(9291);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/9291
Implementation;Synthesis||CL135||@N: Found sequential shift reset_n_int with address depth of 3 words and data bit width of 1.||top.srr(7416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7416||CoreDDR_TIP_INT.v(1438);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/1438
Implementation;Synthesis||CL135||@N: Found sequential shift dfi_rddata_en_p0 with address depth of 4 words and data bit width of 1.||top.srr(7417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7417||CoreDDR_TIP_INT.v(1475);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/1475
Implementation;Synthesis||CL279||@W:Pruning register bits 127 to 120 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(7425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7425||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL279||@W:Pruning register bits 111 to 104 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(7426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7426||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL279||@W:Pruning register bits 95 to 88 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(7427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7427||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL279||@W:Pruning register bits 79 to 72 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(7428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7428||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL279||@W:Pruning register bits 63 to 56 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(7429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7429||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL279||@W:Pruning register bits 47 to 40 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(7430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7430||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 24 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(7431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7431||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL279||@W:Pruning register bits 15 to 8 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(7432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7432||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||top.srr(7433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7433||write_callibrator.v(465);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v'/linenumber/465
Implementation;Synthesis||CL246||@W:Input port bits 15 to 4 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(7450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7450||write_callibrator.v(37);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v'/linenumber/37
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of cal_init_mr_addr[2:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(7452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7452||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis||CL279||@W:Pruning register bits 17 to 9 of cal_init_mr_wr_mask[17:8]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(7453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7453||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||top.srr(7454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7454||ddr4_vref.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr4_vref.v'/linenumber/179
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dm_oe_p3_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(7465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7465||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dm_oe_p2_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(7466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7466||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dm_oe_p1_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(7467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7467||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dm_oe_p0_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(7468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7468||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dqs_oe_p3_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(7469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7469||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dqs_oe_p2_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(7470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7470||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dqs_oe_p1_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(7471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7471||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dqs_oe_p0_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(7472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7472||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of iog_oe_p3_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(7473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7473||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of iog_oe_p2_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(7474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7474||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of iog_oe_p1_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(7475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7475||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of iog_oe_p0_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(7476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7476||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of iog_oe_p3_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(7477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7477||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of iog_oe_p2_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(7478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7478||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of iog_oe_p1_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(7479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7479||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dqs_oe_p3_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(7480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7480||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dqs_oe_p2_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(7481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7481||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dqs_oe_p1_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(7482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7482||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dm_oe_p3_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(7483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7483||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dm_oe_p2_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(7484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7484||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dm_oe_p1_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(7485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7485||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL246||@W:Input port bits 6 to 1 of read_access[6:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(7488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7488||LEVELLING.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\LEVELLING.v'/linenumber/118
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dfi_rdlvl_resp_extrnl[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(7490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7490||TRN_COMPLETE.v(236);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TRN_COMPLETE.v'/linenumber/236
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_trn_compl_current.||top.srr(7491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7491||TRN_COMPLETE.v(236);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TRN_COMPLETE.v'/linenumber/236
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of apb_pause_int[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(7505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7505||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_APB_IOG_CONTROLLER_current.||top.srr(7507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7507||APB_IOG_CTRL_SM.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||CL246||@W:Input port bits 15 to 3 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(7515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7515||APB_IOG_CTRL_SM.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IOG_CTRL_SM.v'/linenumber/59
Implementation;Synthesis||CL260||@W:Pruning register bit 5 of wait_cnt[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(7518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7518||WRLVL_BOT.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL_BOT.v'/linenumber/179
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of wait_cnt[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(7519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7519||WRLVL_BOT.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL_BOT.v'/linenumber/179
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||top.srr(7520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7520||WRLVL_BOT.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL_BOT.v'/linenumber/114
Implementation;Synthesis||CL246||@W:Input port bits 15 to 5 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(7541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7541||WRLVL.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL.v'/linenumber/54
Implementation;Synthesis||CL246||@W:Input port bits 16 to 9 of tx_out_of_range[17:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(7542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7542||WRLVL.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL.v'/linenumber/61
Implementation;Synthesis||CL246||@W:Input port bits 7 to 0 of tx_out_of_range[17:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(7543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7543||WRLVL.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL.v'/linenumber/61
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 1 of pre_rd_dq_load[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(7547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7547||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of hold_fifo_block_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(7548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7548||dq_align_dqs_optimization.v(1701);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1701
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_Lane_Fifo_Protect_current.||top.srr(7549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7549||dq_align_dqs_optimization.v(1701);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1701
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_rx_valid_current.||top.srr(7555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7555||dq_align_dqs_optimization.v(977);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/977
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_dq_dqs_optimisation_current.||top.srr(7563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7563||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||CL246||@W:Input port bits 15 to 5 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(7595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7595||dq_align_dqs_optimization.v(69);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/69
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_shim_logic_2_current.||top.srr(7597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7597||gate_training.v(2374);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v'/linenumber/2374
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_shim_logic_1_current.||top.srr(7603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7603||gate_training.v(2243);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v'/linenumber/2243
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_shim_logic_0_current.||top.srr(7609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7609||gate_training.v(2112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v'/linenumber/2112
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_gate_training_current.||top.srr(7615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7615||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis||CL246||@W:Input port bits 15 to 5 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(7647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7647||gate_training.v(63);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v'/linenumber/63
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||top.srr(7651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7651||trn_bclksclk.v(316);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_bclksclk.v'/linenumber/316
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||top.srr(7671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7671||trn_dqsw.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_dqsw.v'/linenumber/229
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of current_lane[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(7698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7698||TRN_CLK.v(418);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TRN_CLK.v'/linenumber/418
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||top.srr(7699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7699||TRN_CLK.v(328);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TRN_CLK.v'/linenumber/328
Implementation;Synthesis||CL247||@W:Input port bit 3 of dqsw270_igear_rx[3:0] is unused||top.srr(7707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7707||TRN_CLK.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TRN_CLK.v'/linenumber/244
Implementation;Synthesis||CL247||@W:Input port bit 1 of dqsw270_igear_rx[3:0] is unused||top.srr(7709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7709||TRN_CLK.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TRN_CLK.v'/linenumber/244
Implementation;Synthesis||CL247||@W:Input port bit 3 of dqsw_igear_rx[3:0] is unused||top.srr(7711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7711||TRN_CLK.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TRN_CLK.v'/linenumber/245
Implementation;Synthesis||CL247||@W:Input port bit 1 of dqsw_igear_rx[3:0] is unused||top.srr(7713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7713||TRN_CLK.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TRN_CLK.v'/linenumber/245
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||top.srr(7719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7719||trn_cmdaddr.v(353);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_cmdaddr.v'/linenumber/353
Implementation;Synthesis||CL246||@W:Input port bits 15 to 4 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(7751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7751||trn_cmdaddr.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_cmdaddr.v'/linenumber/49
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of wait_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(7753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7753||APB_IF.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IF.v'/linenumber/206
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_Start_current.||top.srr(7754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7754||APB_IF.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IF.v'/linenumber/206
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rd_curr_state.||top.srr(8222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8222||CoreAXI4SRAM_MAINCTRL.v(746);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/746
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sram_curr_state.||top.srr(8230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8230||CoreAXI4SRAM_MAINCTRL.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/563
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register wr_curr_state.||top.srr(8239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8239||CoreAXI4SRAM_MAINCTRL.v(450);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/450
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register req_curr_state.||top.srr(8247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8247||CoreAXI4SRAM_MAINCTRL.v(361);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/361
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||top.srr(8266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8266||miv_rv32ima_l1_axi_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||top.srr(8267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8267||miv_rv32ima_l1_axi_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||top.srr(8268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8268||miv_rv32ima_l1_axi_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 4 words and data bit width of 1.||top.srr(8269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8269||miv_rv32ima_l1_axi_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||top.srr(8270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8270||miv_rv32ima_l1_axi_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 16 words and data bit width of 1.||top.srr(8273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8273||miv_rv32ima_l1_axi_capture_update_chain.v(627);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain.v'/linenumber/627
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||top.srr(8274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8274||miv_rv32ima_l1_axi_capture_update_chain.v(627);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain.v'/linenumber/627
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||top.srr(8275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8275||miv_rv32ima_l1_axi_capture_update_chain.v(627);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain.v'/linenumber/627
Implementation;Synthesis||CL138||@W:Removing register 'ram_cache[0]' because it is only assigned 0 or its original value.||top.srr(8281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8281||miv_rv32ima_l1_axi_queue_54.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_54.v'/linenumber/367
Implementation;Synthesis||CL138||@W:Removing register 'ram_lock[0]' because it is only assigned 0 or its original value.||top.srr(8282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8282||miv_rv32ima_l1_axi_queue_54.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_54.v'/linenumber/367
Implementation;Synthesis||CL138||@W:Removing register 'ram_qos[0]' because it is only assigned 0 or its original value.||top.srr(8283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8283||miv_rv32ima_l1_axi_queue_54.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_54.v'/linenumber/367
Implementation;Synthesis||CL247||@W:Input port bit 3 of auto_out_b_bits_id[3:0] is unused||top.srr(8285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8285||miv_rv32ima_l1_axi_axi4id_indexer.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4id_indexer.v'/linenumber/125
Implementation;Synthesis||CL247||@W:Input port bit 3 of auto_out_r_bits_id[3:0] is unused||top.srr(8287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8287||miv_rv32ima_l1_axi_axi4id_indexer.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4id_indexer.v'/linenumber/142
Implementation;Synthesis||CL247||@W:Input port bit 3 of auto_out_b_bits_id[3:0] is unused||top.srr(8303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8303||miv_rv32ima_l1_axi_axi4id_indexer_trim.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4id_indexer_trim.v'/linenumber/125
Implementation;Synthesis||CL247||@W:Input port bit 3 of auto_out_r_bits_id[3:0] is unused||top.srr(8305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8305||miv_rv32ima_l1_axi_axi4id_indexer_trim.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4id_indexer_trim.v'/linenumber/142
Implementation;Synthesis||CL247||@W:Input port bit 6 of auto_out_b_bits_user[6:0] is unused||top.srr(8308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8308||miv_rv32ima_l1_axi_tlto_axi4_converter.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v'/linenumber/103
Implementation;Synthesis||CL247||@W:Input port bit 6 of auto_out_r_bits_user[6:0] is unused||top.srr(8310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8310||miv_rv32ima_l1_axi_tlto_axi4_converter.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v'/linenumber/121
Implementation;Synthesis||CL138||@W:Removing register 'ram_cache[0]' because it is only assigned 0 or its original value.||top.srr(8313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8313||miv_rv32ima_l1_axi_queue_17.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_17.v'/linenumber/367
Implementation;Synthesis||CL138||@W:Removing register 'ram_lock[0]' because it is only assigned 0 or its original value.||top.srr(8314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8314||miv_rv32ima_l1_axi_queue_17.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_17.v'/linenumber/367
Implementation;Synthesis||CL138||@W:Removing register 'ram_qos[0]' because it is only assigned 0 or its original value.||top.srr(8315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8315||miv_rv32ima_l1_axi_queue_17.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_17.v'/linenumber/367
Implementation;Synthesis||CL135||@N: Found sequential shift sync with address depth of 3 words and data bit width of 31.||top.srr(8319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8319||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||top.srr(8326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8326||miv_rv32ima_l1_axi_mul_div.v(405);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_mul_div.v'/linenumber/405
Implementation;Synthesis||CL135||@N: Found sequential shift sync with address depth of 3 words and data bit width of 1.||top.srr(8345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8345||miv_rv32ima_l1_axi_synchronizer_shift_reg_w1_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w1_d3.v'/linenumber/96
Implementation;Synthesis||CL279||@W:Pruning register bits 1 to 0 of s2_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(8352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8352||miv_rv32ima_l1_axi_frontend_frontend.v(407);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_frontend_frontend.v'/linenumber/407
Implementation;Synthesis||CL138||@W:Removing register 'elts_4_btb_bridx' because it is only assigned 0 or its original value.||top.srr(8354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8354||miv_rv32ima_l1_axi_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_shift_queue.v'/linenumber/563
Implementation;Synthesis||CL138||@W:Removing register 'elts_4_btb_taken' because it is only assigned 0 or its original value.||top.srr(8355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8355||miv_rv32ima_l1_axi_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_shift_queue.v'/linenumber/563
Implementation;Synthesis||CL138||@W:Removing register 's2_tag_disparity' because it is only assigned 0 or its original value.||top.srr(8358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8358||miv_rv32ima_l1_axi_icache_icache.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_icache_icache.v'/linenumber/396
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register release_state.||top.srr(8364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8364||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_error' because it is only assigned 0 or its original value.||top.srr(8392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8392||miv_rv32ima_l1_axi_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_param' because it is only assigned 0 or its original value.||top.srr(8393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8393||miv_rv32ima_l1_axi_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_sink' because it is only assigned 0 or its original value.||top.srr(8394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8394||miv_rv32ima_l1_axi_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register ctrlStateReg.||top.srr(8398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8398||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 29 to 28 of abstractGeneratedMem_0[29:27]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(8404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8404||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_param' because it is only assigned 0 or its original value.||top.srr(8414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8414||miv_rv32ima_l1_axi_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source.v'/linenumber/280
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_source' because it is only assigned 0 or its original value.||top.srr(8415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8415||miv_rv32ima_l1_axi_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source.v'/linenumber/280
Implementation;Synthesis||CL247||@W:Input port bit 29 of auto_dmi_in_a_bits_data[31:0] is unused||top.srr(8424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8424||miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v'/linenumber/72
Implementation;Synthesis||CL138||@W:Removing register 'saved_param' because it is only assigned 0 or its original value.||top.srr(8458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8458||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||CL138||@W:Removing register 'saved_sink' because it is only assigned 0 or its original value.||top.srr(8459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8459||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register mtx_state.||top.srr(8479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8479||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rx_state.||top.srr(8497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8497||Rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register xmit_state.||top.srr(8505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8505||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis||CL158||@W:Inout PADP is unused||top.srr(8518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8518||PF_IO.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/94
Implementation;Synthesis||CL158||@W:Inout PADN is unused||top.srr(8519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8519||PF_IO.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/95
Implementation;Synthesis||CL158||@W:Inout PAD is unused||top.srr(8520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8520||PF_IO.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/96
Implementation;Synthesis||CL158||@W:Inout PADP is unused||top.srr(8524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8524||PF_IO.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/94
Implementation;Synthesis||CL158||@W:Inout PADN is unused||top.srr(8525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8525||PF_IO.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/95
Implementation;Synthesis||CL158||@W:Inout PAD is unused||top.srr(8526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8526||PF_IO.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/96
Implementation;Synthesis||CL158||@W:Inout PADP is unused||top.srr(8530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8530||PF_IO.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/94
Implementation;Synthesis||CL158||@W:Inout PADN is unused||top.srr(8531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8531||PF_IO.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/95
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.||top.srr(8566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8566||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z100_layer1.||top.srr(8567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8567||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z101_layer1.||top.srr(8568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8568||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z102_layer1.||top.srr(8569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8569||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.||top.srr(8570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8570||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z108_layer1.||top.srr(8571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8571||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z109_layer1.||top.srr(8572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8572||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z112_layer1.||top.srr(8573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8573||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.||top.srr(8574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8574||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z104_layer1.||top.srr(8575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8575||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z105_layer1.||top.srr(8576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8576||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z106_layer1.||top.srr(8577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8577||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||top.srr(8578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8578||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_1s_32s_64s_0_1s_4s.||top.srr(8579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8579||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z98_layer1.||top.srr(8580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8580||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z96_layer1.||top.srr(8581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8581||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||top.srr(8582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8582||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_32s_64s_0_1s_4s.||top.srr(8583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8583||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z95_layer1.||top.srr(8584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8584||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z96_layer1.||top.srr(8585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8585||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[0\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.||top.srr(8586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8586||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[1\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.||top.srr(8587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8587||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[3\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.||top.srr(8588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8588||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[2\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.||top.srr(8589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8589||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[1\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z90_layer1.||top.srr(8590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8590||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[0\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z90_layer1.||top.srr(8591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8591||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[3\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z90_layer1.||top.srr(8592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8592||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[2\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z90_layer1.||top.srr(8593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8593||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z84_layer1.||top.srr(8594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8594||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z84_layer1.||top.srr(8595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8595||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_2s_1s_1s_0.||top.srr(8596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8596||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z78_layer1.||top.srr(8597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8597||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: MD\.genblk1\[0\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z86_layer1.||top.srr(8598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8598||rdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\RDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: MD\.genblk1\[1\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z87_layer1.||top.srr(8599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8599||rdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\RDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rdArb\.reqQual. Apply syn_hier to module using name v:caxi4interconnect_RequestQual_4s_1s_4s_1s_5s.||top.srr(8600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8600||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rdArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_4s_2s_1s_0.||top.srr(8601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8601||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s.||top.srr(8602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8602||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rdArb\.reqQual. Apply syn_hier to module using name v:caxi4interconnect_RequestQual_4s_1s_4s_1s_5s.||top.srr(8603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8603||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rdArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_4s_2s_1s_0.||top.srr(8604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8604||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s.||top.srr(8605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8605||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z84_layer1.||top.srr(8606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8606||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z84_layer1.||top.srr(8607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8607||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_2s_1s_1s_0.||top.srr(8608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8608||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z78_layer1.||top.srr(8609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8609||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z80_layer1.||top.srr(8610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8610||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s.||top.srr(8611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8611||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.||top.srr(8656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8656||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z100_layer1.||top.srr(8657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8657||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z101_layer1.||top.srr(8658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8658||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z102_layer1.||top.srr(8659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8659||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.||top.srr(8660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8660||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z108_layer1.||top.srr(8661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8661||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z109_layer1.||top.srr(8662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8662||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z112_layer1.||top.srr(8663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8663||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.||top.srr(8664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8664||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z104_layer1.||top.srr(8665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8665||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z105_layer1.||top.srr(8666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8666||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z106_layer1.||top.srr(8667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8667||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||top.srr(8668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8668||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_1s_32s_64s_0_1s_4s.||top.srr(8669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8669||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z98_layer1.||top.srr(8670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8670||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z96_layer1.||top.srr(8671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8671||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||top.srr(8672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8672||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_32s_64s_0_1s_4s.||top.srr(8673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8673||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z95_layer1.||top.srr(8674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8674||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z96_layer1.||top.srr(8675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8675||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[0\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.||top.srr(8676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8676||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[1\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.||top.srr(8677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8677||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[3\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.||top.srr(8678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8678||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[2\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.||top.srr(8679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8679||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[1\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z90_layer1.||top.srr(8680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8680||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[0\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z90_layer1.||top.srr(8681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8681||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[3\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z90_layer1.||top.srr(8682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8682||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[2\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z90_layer1.||top.srr(8683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8683||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z84_layer1.||top.srr(8684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8684||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z84_layer1.||top.srr(8685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8685||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_2s_1s_1s_0.||top.srr(8686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8686||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z78_layer1.||top.srr(8687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8687||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: MD\.genblk1\[0\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z86_layer1.||top.srr(8688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8688||rdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\RDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: MD\.genblk1\[1\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z87_layer1.||top.srr(8689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8689||rdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\RDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rdArb\.reqQual. Apply syn_hier to module using name v:caxi4interconnect_RequestQual_4s_1s_4s_1s_5s.||top.srr(8690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8690||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rdArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_4s_2s_1s_0.||top.srr(8691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8691||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s.||top.srr(8692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8692||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rdArb\.reqQual. Apply syn_hier to module using name v:caxi4interconnect_RequestQual_4s_1s_4s_1s_5s.||top.srr(8693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8693||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rdArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_4s_2s_1s_0.||top.srr(8694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8694||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s.||top.srr(8695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8695||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z84_layer1.||top.srr(8696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8696||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z84_layer1.||top.srr(8697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8697||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_2s_1s_1s_0.||top.srr(8698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8698||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z78_layer1.||top.srr(8699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8699||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z80_layer1.||top.srr(8700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8700||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s.||top.srr(8701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8701||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||top.srr(8735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8735||null;null
Implementation;Synthesis||MF499||@W:Found issues with constraints. Please check report file C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\top_scck.rpt.||top.srr(8737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8737||null;null
Implementation;Synthesis||BN309||@W:One or more non-fatal issues found in constraints; Please run Constraint Check for analysis||top.srr(8738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8738||null;null
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.||top.srr(8748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8748||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z100_layer1.||top.srr(8749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8749||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z101_layer1.||top.srr(8750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8750||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z102_layer1.||top.srr(8751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8751||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.||top.srr(8752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8752||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z108_layer1.||top.srr(8753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8753||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z109_layer1.||top.srr(8754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8754||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z112_layer1.||top.srr(8755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8755||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.||top.srr(8756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8756||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z104_layer1.||top.srr(8757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8757||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z105_layer1.||top.srr(8758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8758||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z106_layer1.||top.srr(8759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8759||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||top.srr(8760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8760||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_1s_32s_64s_0_1s_4s.||top.srr(8761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8761||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z98_layer1.||top.srr(8762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8762||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z96_layer1.||top.srr(8763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8763||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||top.srr(8764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8764||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_32s_64s_0_1s_4s.||top.srr(8765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8765||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z95_layer1.||top.srr(8766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8766||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z96_layer1.||top.srr(8767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8767||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[0\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.||top.srr(8768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8768||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[1\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.||top.srr(8769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8769||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[3\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.||top.srr(8770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8770||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[2\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.||top.srr(8771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8771||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[1\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z90_layer1.||top.srr(8772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8772||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[0\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z90_layer1.||top.srr(8773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8773||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[3\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z90_layer1.||top.srr(8774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8774||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[2\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z90_layer1.||top.srr(8775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8775||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z84_layer1.||top.srr(8776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8776||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z84_layer1.||top.srr(8777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8777||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_2s_1s_1s_0.||top.srr(8778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8778||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z78_layer1.||top.srr(8779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8779||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances MD\.genblk1\[0\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z86_layer1.||top.srr(8780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8780||rdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\RDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances MD\.genblk1\[1\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z87_layer1.||top.srr(8781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8781||rdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\RDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rdArb\.reqQual. Apply syn_hier to module using name v:caxi4interconnect_RequestQual_4s_1s_4s_1s_5s.||top.srr(8782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8782||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rdArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_4s_2s_1s_0.||top.srr(8783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8783||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s.||top.srr(8784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8784||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rdArb\.reqQual. Apply syn_hier to module using name v:caxi4interconnect_RequestQual_4s_1s_4s_1s_5s.||top.srr(8785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8785||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rdArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_4s_2s_1s_0.||top.srr(8786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8786||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s.||top.srr(8787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8787||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z84_layer1.||top.srr(8788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8788||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z84_layer1.||top.srr(8789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8789||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_2s_1s_1s_0.||top.srr(8790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8790||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z78_layer1.||top.srr(8791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8791||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z80_layer1.||top.srr(8792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8792||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s.||top.srr(8793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8793||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||top.srr(8800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8800||null;null
Implementation;Synthesis||FX1171||@N: Found instance LVDS_UART_TOP_0.LVDS_UART_9.uart_fifo_0.empty with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8801||uart_fifo.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_fifo.vhd'/linenumber/85
Implementation;Synthesis||FX1171||@N: Found instance LVDS_UART_TOP_0.LVDS_UART_9.uart_fifo_0.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8802||uart_fifo.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_fifo.vhd'/linenumber/85
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus._T_2153[2:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8803||miv_rv32ima_l1_axi_tlxbar_system_bus.v(723);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/723
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8804||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8805||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8806||miv_rv32ima_l1_axi_queue_2.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/264
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_5.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8807||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8808||miv_rv32ima_l1_axi_queue_4.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v'/linenumber/198
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8809||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_pbus_TLFIFOFixer._T_346_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8810||miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/304
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_pbus_TLFIFOFixer._T_346_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8811||miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/304
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE_1.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8812||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLFIFOFixer._T_372_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8813||miv_rv32ima_l1_axi_tlfifofixer_system_bus.v(329);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v'/linenumber/329
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLFIFOFixer._T_372_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8814||miv_rv32ima_l1_axi_tlfifofixer_system_bus.v(329);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v'/linenumber/329
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus._T_1732[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8815||miv_rv32ima_l1_axi_tlxbar_periphery_bus.v(539);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_periphery_bus.v'/linenumber/539
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AXI_REPEATER_1.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8816||miv_rv32ima_l1_axi_repeater_1.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_1.v'/linenumber/176
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter.Repeater_2.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8817||miv_rv32ima_l1_axi_repeater_3.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_3.v'/linenumber/176
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1055[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8818||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_831[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8819||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_607[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8820||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1060 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8821||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_836 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8822||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_612 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8823||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1211[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8824||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_987[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8825||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_763[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8826||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLAtomicAutomata._T_221_0_state[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8827||miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1196
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8828||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.LevelGateway_31.inFlight with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8829||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.MIV_RV32IMA_L1_AXI_QUEUE.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8830||miv_rv32ima_l1_axi_queue_10.v(210);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_10.v'/linenumber/210
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_31 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8831||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_30 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8832||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_29 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8833||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_28 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8834||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_27 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8835||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_26 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8836||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_25 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8837||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_24 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8838||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_23 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8839||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_22 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8840||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_21 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8841||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_20 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8842||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_19 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8843||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_18 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8844||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_17 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8845||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_16 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8846||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_15 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8847||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_14 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8848||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_13 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8849||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_12 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8850||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_11 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8851||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_10 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8852||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_9 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8853||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_8 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8854||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_7 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8855||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_6 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8856||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_5 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8857||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_4 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8858||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8859||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8860||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_1 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8861||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.clint.ipi_0 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8862||miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v'/linenumber/563
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmiXbar._T_1398[0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8863||miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(423);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v'/linenumber/423
Implementation;Synthesis||BN132||@W:Removing user instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8864||miv_rv32ima_l1_axi_async_queue_source.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source.v'/linenumber/168
Implementation;Synthesis||BN132||@W:Removing user instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8865||miv_rv32ima_l1_axi_async_queue_sink.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink.v'/linenumber/183
Implementation;Synthesis||BN132||@W:Removing user instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8866||miv_rv32ima_l1_axi_async_queue_source_1.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_1.v'/linenumber/151
Implementation;Synthesis||BN132||@W:Removing sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[5] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8867||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.goReg with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8868||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_55[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8869||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_54[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8870||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_53[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8871||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_52[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8872||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_51[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8873||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_50[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8874||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_49[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8875||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_48[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8876||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_47[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8877||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_46[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8878||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_45[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8879||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_44[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8880||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_43[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8881||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_42[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8882||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_41[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8883||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_40[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8884||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_39[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8885||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_38[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8886||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_37[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8887||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_36[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8888||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_35[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8889||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_34[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8890||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_33[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8891||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_32[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8892||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_31[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8893||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_30[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8894||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_29[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8895||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_28[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8896||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_27[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8897||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_26[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8898||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_25[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8899||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_24[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8900||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_23[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8901||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_22[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8902||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_21[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8903||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_20[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8904||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||BN132||@W:Removing user instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8907||miv_rv32ima_l1_axi_async_queue_sink_1.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink_1.v'/linenumber/183
Implementation;Synthesis||BN132||@W:Removing user instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8908||miv_rv32ima_l1_axi_async_queue_source_2.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v'/linenumber/168
Implementation;Synthesis||BN132||@W:Removing user instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8909||miv_rv32ima_l1_axi_async_queue_sink_2.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink_2.v'/linenumber/161
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(8910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8910||ddr3_0_ddrphy_blk_iod_a_11_0_pf_iod.v(368);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/368
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(8911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8911||ddr3_0_ddrphy_blk_iod_a_12_pf_iod.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_12\DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v'/linenumber/50
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(8912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8912||ddr3_0_ddrphy_blk_iod_a_13_pf_iod.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/40
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(8913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8913||ddr3_0_ddrphy_blk_iod_a_14_pf_iod.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v'/linenumber/40
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(8914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8914||ddr3_0_ddrphy_blk_iod_a_15_pf_iod.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v'/linenumber/40
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(8915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8915||ddr3_0_ddrphy_blk_iod_ba_pf_iod.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/152
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(8916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8916||ddr3_0_ddrphy_blk_iod_bclk_training_pf_iod.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BCLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v'/linenumber/38
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(8917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8917||ddr3_0_ddrphy_blk_iod_cas_n_pf_iod.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(8918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8918||ddr3_0_ddrphy_blk_iod_cke_pf_iod.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v'/linenumber/40
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(8919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8919||ddr3_0_ddrphy_blk_iod_cs_n_pf_iod.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CS_N\DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(8920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8920||ddr3_0_ddrphy_blk_iod_odt_pf_iod.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_ODT\DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.v'/linenumber/40
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(8921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8921||ddr3_0_ddrphy_blk_iod_ras_n_pf_iod.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_RAS_N\DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(8922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8922||ddr3_0_ddrphy_blk_iod_reset_n_pf_iod.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_RESET_N\DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(8923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8923||ddr3_0_ddrphy_blk_iod_we_n_pf_iod.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_WE_N\DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(8924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8924||ddr3_0_ddrphy_blk_lane_0_iod_dm_pf_iod.v(41);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DM\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v'/linenumber/41
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(8925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8925||ddr3_0_ddrphy_blk_lane_0_iod_dq_pf_iod.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQ\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v'/linenumber/330
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(8926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8926||ddr3_0_ddrphy_blk_lane_0_iod_dqs_pf_iod.v(64);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQS\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v'/linenumber/64
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(8927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8927||ddr3_0_ddrphy_blk_lane_0_iod_read_training_pf_iod.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_READ_TRAINING\DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v'/linenumber/54
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(8928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8928||ddr3_0_ddrphy_blk_lane_1_iod_dm_pf_iod.v(41);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DM\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v'/linenumber/41
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(8929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8929||ddr3_0_ddrphy_blk_lane_1_iod_dq_pf_iod.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQ\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v'/linenumber/330
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(8930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8930||ddr3_0_ddrphy_blk_lane_1_iod_dqs_pf_iod.v(64);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQS\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v'/linenumber/64
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(8931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8931||ddr3_0_ddrphy_blk_lane_1_iod_read_training_pf_iod.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_READ_TRAINING\DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v'/linenumber/54
Implementation;Synthesis||BN132||@W:Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_16 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_15. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8932||coreahblite_matrix4x16.v(3888);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3888
Implementation;Synthesis||BN132||@W:Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_15 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8933||coreahblite_matrix4x16.v(3837);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3837
Implementation;Synthesis||BN132||@W:Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_14 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8934||coreahblite_matrix4x16.v(3786);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3786
Implementation;Synthesis||BN132||@W:Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_13 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8935||coreahblite_matrix4x16.v(3735);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3735
Implementation;Synthesis||BN132||@W:Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_12 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8936||coreahblite_matrix4x16.v(3684);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3684
Implementation;Synthesis||BN132||@W:Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_11 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8937);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8937||coreahblite_matrix4x16.v(3633);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3633
Implementation;Synthesis||BN132||@W:Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_9 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8938);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8938||coreahblite_matrix4x16.v(3531);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3531
Implementation;Synthesis||BN132||@W:Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_8 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8939||coreahblite_matrix4x16.v(3480);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3480
Implementation;Synthesis||BN132||@W:Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_7 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8940);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8940||coreahblite_matrix4x16.v(3429);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3429
Implementation;Synthesis||BN132||@W:Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_5 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8941||coreahblite_matrix4x16.v(3327);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3327
Implementation;Synthesis||BN132||@W:Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_4 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8942||coreahblite_matrix4x16.v(3276);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3276
Implementation;Synthesis||BN132||@W:Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_3 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8943||coreahblite_matrix4x16.v(3225);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3225
Implementation;Synthesis||BN132||@W:Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_2 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8944||coreahblite_matrix4x16.v(3174);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3174
Implementation;Synthesis||BN132||@W:Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_10 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8945||coreahblite_matrix4x16.v(3582);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3582
Implementation;Synthesis||BN132||@W:Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_1 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8946||coreahblite_matrix4x16.v(3123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3123
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_2.||top.srr(8947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8947||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z100_layer1.||top.srr(8948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8948||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z101_layer1.||top.srr(8949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8949||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z102_layer1.||top.srr(8950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8950||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_1.||top.srr(8951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8951||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z108_layer1.||top.srr(8952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8952||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z109_layer1.||top.srr(8953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8953||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z112_layer1.||top.srr(8954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8954||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_0.||top.srr(8955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8955||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z104_layer1.||top.srr(8956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8956||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z105_layer1.||top.srr(8957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8957||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z106_layer1.||top.srr(8958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8958||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.||top.srr(8959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8959||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_1s_32s_64s_0_1s_4s.||top.srr(8960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8960||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z98_layer1.||top.srr(8961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8961||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z96_layer1_1.||top.srr(8962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8962||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.||top.srr(8963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8963||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_32s_64s_0_1s_4s.||top.srr(8964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8964||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z95_layer1.||top.srr(8965);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8965||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z96_layer1_0.||top.srr(8966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8966||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[0\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_3.||top.srr(8967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8967||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[1\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_2.||top.srr(8968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8968||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[3\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_1.||top.srr(8969);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8969||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[2\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_0.||top.srr(8970);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8970||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[1\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z90_layer1_3.||top.srr(8971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8971||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[0\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z90_layer1_2.||top.srr(8972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8972||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[3\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z90_layer1_1.||top.srr(8973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8973||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[2\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z90_layer1_0.||top.srr(8974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8974||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z84_layer1_3.||top.srr(8975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8975||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z84_layer1_2.||top.srr(8976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8976||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_2s_1s_1s_0_1.||top.srr(8977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8977||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z78_layer1_1.||top.srr(8978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8978||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z80_layer1_3.||top.srr(8979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8979||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s_3.||top.srr(8980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8980||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z80_layer1_2.||top.srr(8981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8981||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s_2.||top.srr(8982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8982||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances MD\.genblk1\[0\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z86_layer1.||top.srr(8983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8983||rdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\RDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances MD\.genblk1\[1\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z87_layer1.||top.srr(8984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8984||rdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\RDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rdArb\.reqQual. Apply syn_hier to module using name v:caxi4interconnect_RequestQual_4s_1s_4s_1s_5s_1.||top.srr(8985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8985||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rdArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_4s_2s_1s_0_1.||top.srr(8986);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8986||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s_1.||top.srr(8987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8987||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rdArb\.reqQual. Apply syn_hier to module using name v:caxi4interconnect_RequestQual_4s_1s_4s_1s_5s_0.||top.srr(8988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8988||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rdArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_4s_2s_1s_0_0.||top.srr(8989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8989||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s_0.||top.srr(8990);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8990||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z84_layer1_1.||top.srr(8991);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8991||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z84_layer1_0.||top.srr(8992);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8992||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_2s_1s_1s_0_0.||top.srr(8993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8993||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z78_layer1_0.||top.srr(8994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8994||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z80_layer1_1.||top.srr(8995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8995||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s_1.||top.srr(8996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8996||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z80_layer1_0.||top.srr(8997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8997||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s_0.||top.srr(8998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8998||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_2.||top.srr(8999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8999||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z100_layer1.||top.srr(9000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9000||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||MO111||@N: Tristate driver PADO (in view: work.PF_IO_Z1_layer1_0(verilog)) on net PADO (in view: work.PF_IO_Z1_layer1_0(verilog)) has its enable tied to GND.||top.srr(9005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9005||pf_io.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/92
Implementation;Synthesis||MO111||@N: Tristate driver PADON (in view: work.PF_IO_Z1_layer1_0(verilog)) on net PADON (in view: work.PF_IO_Z1_layer1_0(verilog)) has its enable tied to GND.||top.srr(9006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9006||pf_io.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/91
Implementation;Synthesis||MO111||@N: Tristate driver PADOP (in view: work.PF_IO_Z1_layer1_0(verilog)) on net PADOP (in view: work.PF_IO_Z1_layer1_0(verilog)) has its enable tied to GND.||top.srr(9007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9007||pf_io.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/90
Implementation;Synthesis||MO111||@N: Tristate driver PADO (in view: work.PF_IO_Z1_layer1_2_0(verilog)) on net PADO (in view: work.PF_IO_Z1_layer1_2_0(verilog)) has its enable tied to GND.||top.srr(9008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9008||pf_io.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/92
Implementation;Synthesis||MO111||@N: Tristate driver PADON (in view: work.PF_IO_Z1_layer1_2_0(verilog)) on net PADON (in view: work.PF_IO_Z1_layer1_2_0(verilog)) has its enable tied to GND.||top.srr(9009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9009||pf_io.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/91
Implementation;Synthesis||MO111||@N: Tristate driver PADOP (in view: work.PF_IO_Z1_layer1_2_0(verilog)) on net PADOP (in view: work.PF_IO_Z1_layer1_2_0(verilog)) has its enable tied to GND.||top.srr(9010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9010||pf_io.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/90
Implementation;Synthesis||MO111||@N: Tristate driver PADO (in view: work.PF_IO_Z1_layer1_2_1(verilog)) on net PADO (in view: work.PF_IO_Z1_layer1_2_1(verilog)) has its enable tied to GND.||top.srr(9011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9011||pf_io.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/92
Implementation;Synthesis||MO111||@N: Tristate driver PADON (in view: work.PF_IO_Z1_layer1_2_1(verilog)) on net PADON (in view: work.PF_IO_Z1_layer1_2_1(verilog)) has its enable tied to GND.||top.srr(9012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9012||pf_io.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/91
Implementation;Synthesis||MO111||@N: Tristate driver PADOP (in view: work.PF_IO_Z1_layer1_2_1(verilog)) on net PADOP (in view: work.PF_IO_Z1_layer1_2_1(verilog)) has its enable tied to GND.||top.srr(9013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9013||pf_io.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/90
Implementation;Synthesis||MO111||@N: Tristate driver PADO (in view: work.PF_IO_Z1_layer1_2_2(verilog)) on net PADO (in view: work.PF_IO_Z1_layer1_2_2(verilog)) has its enable tied to GND.||top.srr(9014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9014||pf_io.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/92
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_1 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_30(verilog) because it does not drive other instances.||top.srr(9015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9015||miv_rv32ima_l1_axi_tlplic_plic.v(2022);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2022
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_2 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_29(verilog) because it does not drive other instances.||top.srr(9016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9016||miv_rv32ima_l1_axi_tlplic_plic.v(2030);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2030
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_3 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_28(verilog) because it does not drive other instances.||top.srr(9017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9017||miv_rv32ima_l1_axi_tlplic_plic.v(2038);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2038
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_4 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_27(verilog) because it does not drive other instances.||top.srr(9018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9018||miv_rv32ima_l1_axi_tlplic_plic.v(2046);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2046
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_6 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_25(verilog) because it does not drive other instances.||top.srr(9019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9019||miv_rv32ima_l1_axi_tlplic_plic.v(2062);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2062
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_7 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_24(verilog) because it does not drive other instances.||top.srr(9020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9020||miv_rv32ima_l1_axi_tlplic_plic.v(2070);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2070
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_8 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_23(verilog) because it does not drive other instances.||top.srr(9021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9021||miv_rv32ima_l1_axi_tlplic_plic.v(2078);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2078
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_9 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_22(verilog) because it does not drive other instances.||top.srr(9022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9022||miv_rv32ima_l1_axi_tlplic_plic.v(2086);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2086
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_10 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_21(verilog) because it does not drive other instances.||top.srr(9023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9023||miv_rv32ima_l1_axi_tlplic_plic.v(2094);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2094
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_11 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_20(verilog) because it does not drive other instances.||top.srr(9024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9024||miv_rv32ima_l1_axi_tlplic_plic.v(2102);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2102
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_12 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_19(verilog) because it does not drive other instances.||top.srr(9025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9025||miv_rv32ima_l1_axi_tlplic_plic.v(2110);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2110
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_13 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_18(verilog) because it does not drive other instances.||top.srr(9026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9026||miv_rv32ima_l1_axi_tlplic_plic.v(2118);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2118
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_14 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_17(verilog) because it does not drive other instances.||top.srr(9027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9027||miv_rv32ima_l1_axi_tlplic_plic.v(2126);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2126
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_15 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_16(verilog) because it does not drive other instances.||top.srr(9028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9028||miv_rv32ima_l1_axi_tlplic_plic.v(2134);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2134
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_16 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_15(verilog) because it does not drive other instances.||top.srr(9029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9029||miv_rv32ima_l1_axi_tlplic_plic.v(2142);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2142
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_17 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_14(verilog) because it does not drive other instances.||top.srr(9030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9030||miv_rv32ima_l1_axi_tlplic_plic.v(2150);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2150
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_18 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_13(verilog) because it does not drive other instances.||top.srr(9031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9031||miv_rv32ima_l1_axi_tlplic_plic.v(2158);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2158
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_19 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_12(verilog) because it does not drive other instances.||top.srr(9032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9032||miv_rv32ima_l1_axi_tlplic_plic.v(2166);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2166
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_20 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_11(verilog) because it does not drive other instances.||top.srr(9033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9033||miv_rv32ima_l1_axi_tlplic_plic.v(2174);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2174
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_21 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_10(verilog) because it does not drive other instances.||top.srr(9034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9034||miv_rv32ima_l1_axi_tlplic_plic.v(2182);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2182
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_22 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_9(verilog) because it does not drive other instances.||top.srr(9035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9035||miv_rv32ima_l1_axi_tlplic_plic.v(2190);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2190
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_23 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_8(verilog) because it does not drive other instances.||top.srr(9036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9036||miv_rv32ima_l1_axi_tlplic_plic.v(2198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2198
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_24 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_7(verilog) because it does not drive other instances.||top.srr(9037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9037||miv_rv32ima_l1_axi_tlplic_plic.v(2206);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2206
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_25 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_6(verilog) because it does not drive other instances.||top.srr(9038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9038||miv_rv32ima_l1_axi_tlplic_plic.v(2214);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2214
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_26 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_5(verilog) because it does not drive other instances.||top.srr(9039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9039||miv_rv32ima_l1_axi_tlplic_plic.v(2222);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2222
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_27 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_4(verilog) because it does not drive other instances.||top.srr(9040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9040||miv_rv32ima_l1_axi_tlplic_plic.v(2230);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2230
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_28 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_3(verilog) because it does not drive other instances.||top.srr(9041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9041||miv_rv32ima_l1_axi_tlplic_plic.v(2238);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2238
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_29 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_2(verilog) because it does not drive other instances.||top.srr(9042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9042||miv_rv32ima_l1_axi_tlplic_plic.v(2246);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2246
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_30 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_1(verilog) because it does not drive other instances.||top.srr(9043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9043||miv_rv32ima_l1_axi_tlplic_plic.v(2254);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2254
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_31 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_0(verilog) because it does not drive other instances.||top.srr(9044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9044||miv_rv32ima_l1_axi_tlplic_plic.v(2262);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2262
Implementation;Synthesis||BN115||@N: Removing instance MIV_RV32IMA_L1_AXI_QUEUE_4 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_15(verilog) because it does not drive other instances.||top.srr(9045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9045||miv_rv32ima_l1_axi_tlbuffer_system_bus.v(298);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlbuffer_system_bus.v'/linenumber/298
Implementation;Synthesis||BN115||@N: Removing instance MIV_RV32IMA_L1_AXI_QUEUE_2 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_13(verilog) because it does not drive other instances.||top.srr(9046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9046||miv_rv32ima_l1_axi_tlbuffer_system_bus.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlbuffer_system_bus.v'/linenumber/270
Implementation;Synthesis||BN115||@N: Removing instance c (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_56(verilog) because it does not drive other instances.||top.srr(9047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9047||miv_rv32ima_l1_axi_tlerror_error.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlerror_error.v'/linenumber/237
Implementation;Synthesis||BN362||@N: Removing sequential instance outdly_1_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(9048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9048||trn_cmdaddr.v(707);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_cmdaddr.v'/linenumber/707
Implementation;Synthesis||BN362||@N: Removing sequential instance outdly_2_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(9049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9049||trn_cmdaddr.v(707);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_cmdaddr.v'/linenumber/707
Implementation;Synthesis||BN362||@N: Removing sequential instance outdly_3_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(9050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9050||trn_cmdaddr.v(707);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_cmdaddr.v'/linenumber/707
Implementation;Synthesis||BN362||@N: Removing sequential instance outdly_4_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(9051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9051||trn_cmdaddr.v(707);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_cmdaddr.v'/linenumber/707
Implementation;Synthesis||BN362||@N: Removing sequential instance outdly_5_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(9052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9052||trn_cmdaddr.v(707);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_cmdaddr.v'/linenumber/707
Implementation;Synthesis||BN362||@N: Removing sequential instance outdly_6_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(9053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9053||trn_cmdaddr.v(707);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_cmdaddr.v'/linenumber/707
Implementation;Synthesis||BN362||@N: Removing sequential instance outdly_7_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(9054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9054||trn_cmdaddr.v(707);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_cmdaddr.v'/linenumber/707
Implementation;Synthesis||BN362||@N: Removing sequential instance mid_2_initlDqs_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(9055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9055||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance mid_2_initlDqs_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(9056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9056||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_mid_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(9057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9057||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_mid_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(9058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9058||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance irs_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(9059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9059||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance irs_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(9060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9060||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance stw_2_initlDqs_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(9061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9061||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance stw_2_initlDqs_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(9062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9062||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance ils_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(9063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9063||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance ils_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(9064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9064||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_stw_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(9065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9065||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_stw_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(9066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9066||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance mid_2_initlDqs_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(9067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9067||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance mid_2_initlDqs_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(9068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9068||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_mid_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(9069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9069||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_mid_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(9070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9070||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance irs_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(9071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9071||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance irs_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(9072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9072||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance stw_2_initlDqs_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(9073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9073||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance stw_2_initlDqs_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(9074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9074||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance ils_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(9075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9075||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance ils_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(9076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9076||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_stw_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(9077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9077||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_stw_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(9078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9078||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance delay_at_oor_reg[7:0] (in view: work.APB_IOG_CTRL_SM(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(9079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9079||apb_iog_ctrl_sm.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||BN115||@N: Removing instance DLL_MON (in view: work.TIP_CTRL_BLK_Z66_layer1(verilog)) of type view:work.DLL_MON(verilog) because it does not drive other instances.||top.srr(9080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9080||tip_ctrl_blk.v(788);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TIP_CTRL_BLK.v'/linenumber/788
Implementation;Synthesis||BN115||@N: Removing instance APB_IF (in view: work.TIP_CTRL_BLK_Z66_layer1(verilog)) of type view:work.APB_IF(verilog) because it does not drive other instances.||top.srr(9081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9081||tip_ctrl_blk.v(677);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TIP_CTRL_BLK.v'/linenumber/677
Implementation;Synthesis||BN115||@N: Removing instance PF_DDR_CFG_INIT_0 (in view: work.DDR3_0(verilog)) of type view:work.PF_DDR_CFG_INIT_Z69_layer1(verilog) because it does not drive other instances.||top.srr(9082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9082||ddr3_0.v(2730);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0\DDR3_0.v'/linenumber/2730
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z72_layer1_0(verilog) because it does not drive other instances.||top.srr(9083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9083||coreahblite_masterstage.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/217
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1_0(verilog) because it does not drive other instances.||top.srr(9084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9084||coreahblite_masterstage.v(647);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/647
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z72_layer1_1(verilog) because it does not drive other instances.||top.srr(9085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9085||coreahblite_masterstage.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/217
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1_1(verilog) because it does not drive other instances.||top.srr(9086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9086||coreahblite_masterstage.v(647);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/647
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z72_layer1_2(verilog) because it does not drive other instances.||top.srr(9087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9087||coreahblite_masterstage.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/217
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1_2(verilog) because it does not drive other instances.||top.srr(9088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9088||coreahblite_masterstage.v(647);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/647
Implementation;Synthesis||BN115||@N: Removing instance masterstage_1 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_64_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_2(verilog) because it does not drive other instances.||top.srr(9089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9089||coreahblite_matrix4x16.v(2879);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2879
Implementation;Synthesis||BN115||@N: Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_64_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog) because it does not drive other instances.||top.srr(9090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9090||coreahblite_matrix4x16.v(2945);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2945
Implementation;Synthesis||BN115||@N: Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_64_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog) because it does not drive other instances.||top.srr(9091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9091||coreahblite_matrix4x16.v(3011);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3011
Implementation;Synthesis||BN115||@N: Removing instance rev (in view: work.caxi4interconnect_DERR_Slave_Z93_layer1(verilog)) of type view:work.caxi4interconnect_revision(verilog) because it does not drive other instances.||top.srr(9092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9092||derr_slave.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\DERR_Slave.v'/linenumber/106
Implementation;Synthesis||BN362||@N: Removing sequential instance CUARTii1i (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_0(cuartlol)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9093||rx_async.vhd(399);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd'/linenumber/399
Implementation;Synthesis||BN362||@N: Removing sequential instance CUARTl11i (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_0(cuartlol)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(9094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9094||rx_async.vhd(399);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd'/linenumber/399
Implementation;Synthesis||BN362||@N: Removing sequential instance CUARTii1i (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_1(cuartlol)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9095||rx_async.vhd(399);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd'/linenumber/399
Implementation;Synthesis||BN362||@N: Removing sequential instance CUARTl11i (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_1(cuartlol)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(9096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9096||rx_async.vhd(399);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd'/linenumber/399
Implementation;Synthesis||BN362||@N: Removing sequential instance CUARTii1i (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_2(cuartlol)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9097||rx_async.vhd(399);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd'/linenumber/399
Implementation;Synthesis||BN362||@N: Removing sequential instance CUARTl11i (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_2(cuartlol)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(9098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9098||rx_async.vhd(399);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd'/linenumber/399
Implementation;Synthesis||BN362||@N: Removing sequential instance CUARTii1i (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_3(cuartlol)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9099||rx_async.vhd(399);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd'/linenumber/399
Implementation;Synthesis||BN362||@N: Removing sequential instance CUARTl11i (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_3(cuartlol)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(9100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9100||rx_async.vhd(399);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd'/linenumber/399
Implementation;Synthesis||BN362||@N: Removing sequential instance CUARTii1i (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_4(cuartlol)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9101||rx_async.vhd(399);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd'/linenumber/399
Implementation;Synthesis||BN362||@N: Removing sequential instance CUARTl11i (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_4(cuartlol)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(9102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9102||rx_async.vhd(399);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd'/linenumber/399
Implementation;Synthesis||BN362||@N: Removing sequential instance CUARTii1i (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_5(cuartlol)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9103||rx_async.vhd(399);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd'/linenumber/399
Implementation;Synthesis||BN362||@N: Removing sequential instance CUARTl11i (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_5(cuartlol)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(9104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9104||rx_async.vhd(399);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd'/linenumber/399
Implementation;Synthesis||BN362||@N: Removing sequential instance CUARTii1i (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_6(cuartlol)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9105||rx_async.vhd(399);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd'/linenumber/399
Implementation;Synthesis||BN362||@N: Removing sequential instance CUARTl11i (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_6(cuartlol)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(9106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9106||rx_async.vhd(399);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd'/linenumber/399
Implementation;Synthesis||BN362||@N: Removing sequential instance CUARTii1i (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_7(cuartlol)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9107||rx_async.vhd(399);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd'/linenumber/399
Implementation;Synthesis||BN362||@N: Removing sequential instance CUARTl11i (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_7(cuartlol)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(9108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9108||rx_async.vhd(399);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd'/linenumber/399
Implementation;Synthesis||BN362||@N: Removing sequential instance CUARTii1i (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_8(cuartlol)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9109||rx_async.vhd(399);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd'/linenumber/399
Implementation;Synthesis||BN362||@N: Removing sequential instance CUARTl11i (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_8(cuartlol)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(9110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9110||rx_async.vhd(399);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd'/linenumber/399
Implementation;Synthesis||BN362||@N: Removing sequential instance CUARTii1i (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_9(cuartlol)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9111||rx_async.vhd(399);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd'/linenumber/399
Implementation;Synthesis||BN362||@N: Removing sequential instance CUARTl11i (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_9(cuartlol)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(9112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9112||rx_async.vhd(399);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd'/linenumber/399
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_write (in view: work.UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(9113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9113||rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||BN362||@N: Removing sequential instance clear_parity_en (in view: work.UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9114||rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||BN362||@N: Removing sequential instance full_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9115||spi_fifo.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/111
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9116||spi_fifo.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/111
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_param[2:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_1(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||top.srr(9117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9117||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_30(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(9118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9118||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_29(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(9119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9119||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_28(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(9120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9120||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_27(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(9121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9121||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_25(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(9122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9122||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_24(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(9123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9123||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_23(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(9124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9124||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_22(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(9125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9125||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_21(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(9126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9126||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_20(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(9127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9127||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_19(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(9128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9128||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_18(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(9129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9129||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_17(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(9130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9130||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_16(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(9131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9131||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_15(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(9132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9132||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_14(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(9133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9133||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_13(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(9134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9134||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_12(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(9135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9135||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_11(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(9136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9136||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_10(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(9137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9137||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_9(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(9138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9138||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_8(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(9139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9139||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_7(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(9140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9140||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_6(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(9141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9141||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_5(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(9142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9142||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_4(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(9143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9143||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(9144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9144||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(9145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9145||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_1(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(9146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9146||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_0(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(9147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9147||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN115||@N: Removing instance u_refclk_flags (in view: work.TRN_CLK_2s_1s_0s_1s_2s_3s_4s(verilog)) of type view:work.flag_generator_1s_1(verilog) because it does not drive other instances.||top.srr(9148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9148||trn_clk.v(583);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TRN_CLK.v'/linenumber/583
Implementation;Synthesis||BN362||@N: Removing sequential instance dq_alignment_done (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(9149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9149||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance dq_alignment_done (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(9150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9150||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(9151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9151||fifodualport.v(321);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/321
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoFull (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(9152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9152||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9153||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9154||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(9155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9155||fifodualport.v(321);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/321
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoFull (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(9156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9156||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9157||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9158||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(9159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9159||fifodualport.v(321);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/321
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoFull (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(9160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9160||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9161||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN115||@N: Removing instance slavestage_0 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_64_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog) because it does not drive other instances.||top.srr(9164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9164||coreahblite_matrix4x16.v(3072);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3072
Implementation;Synthesis||BN115||@N: Removing instance noise_detect (in view: work.flag_generator_1s_1(verilog)) of type view:work.noisy_data_detector_1s_4(verilog) because it does not drive other instances.||top.srr(9165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9165||flag_generator.v(71);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\flag_generator.v'/linenumber/71
Implementation;Synthesis||BN115||@N: Removing instance transition_detect (in view: work.flag_generator_1s_1(verilog)) of type view:work.data_transition_detector_1s_4(verilog) because it does not drive other instances.||top.srr(9166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9166||flag_generator.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\flag_generator.v'/linenumber/72
Implementation;Synthesis||BN115||@N: Removing instance tdoeReg (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_NEGATIVE_EDGE_LATCH_0(verilog) because it does not drive other instances.||top.srr(9167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9167||miv_rv32ima_l1_axi_jtag_tap_controller.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_jtag_tap_controller.v'/linenumber/123
Implementation;Synthesis||BN115||@N: Removing instance slave_arbiter (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z73_layer1_0(verilog) because it does not drive other instances.||top.srr(9168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9168||coreahblite_slavestage.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/92
Implementation;Synthesis||MT530||@W:Found inferred clock DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_inferred_clock which controls 10 sequential elements including DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DM.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(9245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9245||ddr3_0_ddrphy_blk_lane_1_iod_dm_pf_iod.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DM\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v'/linenumber/56
Implementation;Synthesis||MT530||@W:Found inferred clock DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock which controls 1 sequential elements including DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(9246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9246||ddr3_0_ddrphy_blk_lane_1_iod_dqs_pf_iod.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQS\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v'/linenumber/76
Implementation;Synthesis||MT530||@W:Found inferred clock DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|RX_DQS_90_inferred_clock[0] which controls 9 sequential elements including DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_5. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(9247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9247||ddr3_0_ddrphy_blk_lane_1_iod_dq_pf_iod.v(571);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQ\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v'/linenumber/571
Implementation;Synthesis||MT530||@W:Found inferred clock DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_inferred_clock which controls 10 sequential elements including DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DM.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(9248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9248||ddr3_0_ddrphy_blk_lane_0_iod_dm_pf_iod.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DM\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v'/linenumber/56
Implementation;Synthesis||MT530||@W:Found inferred clock DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock which controls 1 sequential elements including DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQS.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(9249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9249||ddr3_0_ddrphy_blk_lane_0_iod_dqs_pf_iod.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQS\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v'/linenumber/76
Implementation;Synthesis||MT530||@W:Found inferred clock DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|RX_DQS_90_inferred_clock[0] which controls 9 sequential elements including DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_5. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(9250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9250||ddr3_0_ddrphy_blk_lane_0_iod_dq_pf_iod.v(571);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQ\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v'/linenumber/571
Implementation;Synthesis||MT530||@W:Found inferred clock DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock which controls 26 sequential elements including DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_9. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(9251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9251||ddr3_0_ddrphy_blk_iod_a_11_0_pf_iod.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/676
Implementation;Synthesis||MT530||@W:Found inferred clock COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock which controls 363 sequential elements including MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmiXbar._T_1398[0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(9252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9252||miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(423);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v'/linenumber/423
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||top.srr(9254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9254||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CUARTo01[0:3] (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_0(cuartlol)); safe FSM implementation is not required.||top.srr(9302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9302||rx_async.vhd(243);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd'/linenumber/243
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CUARTo01[0:3] (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_1(cuartlol)); safe FSM implementation is not required.||top.srr(9317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9317||rx_async.vhd(243);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd'/linenumber/243
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CUARTo01[0:3] (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_2(cuartlol)); safe FSM implementation is not required.||top.srr(9332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9332||rx_async.vhd(243);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd'/linenumber/243
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CUARTo01[0:3] (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_3(cuartlol)); safe FSM implementation is not required.||top.srr(9347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9347||rx_async.vhd(243);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd'/linenumber/243
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CUARTo01[0:3] (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_4(cuartlol)); safe FSM implementation is not required.||top.srr(9362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9362||rx_async.vhd(243);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd'/linenumber/243
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CUARTo01[0:3] (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_5(cuartlol)); safe FSM implementation is not required.||top.srr(9377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9377||rx_async.vhd(243);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd'/linenumber/243
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CUARTo01[0:3] (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_6(cuartlol)); safe FSM implementation is not required.||top.srr(9392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9392||rx_async.vhd(243);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd'/linenumber/243
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CUARTo01[0:3] (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_7(cuartlol)); safe FSM implementation is not required.||top.srr(9407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9407||rx_async.vhd(243);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd'/linenumber/243
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CUARTo01[0:3] (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_8(cuartlol)); safe FSM implementation is not required.||top.srr(9422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9422||rx_async.vhd(243);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd'/linenumber/243
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CUARTo01[0:3] (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_9(cuartlol)); safe FSM implementation is not required.||top.srr(9437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9437||rx_async.vhd(243);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd'/linenumber/243
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[3:0] (in view: work.UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.||top.srr(9452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9452||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_3(verilog)); safe FSM implementation is not required.||top.srr(10223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10223||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_1(verilog)); safe FSM implementation is not required.||top.srr(10230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10230||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_72s_0_1_3_0(verilog)); safe FSM implementation is not required.||top.srr(10237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10237||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_78s_0_1_3_0(verilog)); safe FSM implementation is not required.||top.srr(10244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10244||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_7s_0_1_3_0(verilog)); safe FSM implementation is not required.||top.srr(10251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10251||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_2(verilog)); safe FSM implementation is not required.||top.srr(10258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10258||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_0(verilog)); safe FSM implementation is not required.||top.srr(10265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10265||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_72s_0_1_3_1(verilog)); safe FSM implementation is not required.||top.srr(10272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10272||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_78s_0_1_3_1(verilog)); safe FSM implementation is not required.||top.srr(10279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10279||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_7s_0_1_3_1(verilog)); safe FSM implementation is not required.||top.srr(10286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10286||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_68s_0_1_3_3(verilog)); safe FSM implementation is not required.||top.srr(10293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10293||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_68s_0_1_3_1(verilog)); safe FSM implementation is not required.||top.srr(10300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10300||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_73s_0_1_3_0(verilog)); safe FSM implementation is not required.||top.srr(10307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10307||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_79s_0_1_3_0(verilog)); safe FSM implementation is not required.||top.srr(10314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10314||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_8s_0_1_3_0(verilog)); safe FSM implementation is not required.||top.srr(10321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10321||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_68s_0_1_3_2(verilog)); safe FSM implementation is not required.||top.srr(10328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10328||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_68s_0_1_3_0(verilog)); safe FSM implementation is not required.||top.srr(10335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10335||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_73s_0_1_3_1(verilog)); safe FSM implementation is not required.||top.srr(10342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10342||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_79s_0_1_3_1(verilog)); safe FSM implementation is not required.||top.srr(10349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10349||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_8s_0_1_3_1(verilog)); safe FSM implementation is not required.||top.srr(10356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10356||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currStateAWr[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z110_layer1(verilog)); safe FSM implementation is not required.||top.srr(10361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10361||slvaxi4protconvwrite.v(429);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/429
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currStateARd[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z111_layer1(verilog)); safe FSM implementation is not required.||top.srr(10366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10366||slvaxi4protconvread.v(341);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/341
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_68s_0_1_3_6(verilog)); safe FSM implementation is not required.||top.srr(10373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10373||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_68s_0_1_3_4(verilog)); safe FSM implementation is not required.||top.srr(10380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10380||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_73s_0_1_3_3(verilog)); safe FSM implementation is not required.||top.srr(10387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10387||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_79s_0_1_3_3(verilog)); safe FSM implementation is not required.||top.srr(10394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10394||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_8s_0_1_3_3(verilog)); safe FSM implementation is not required.||top.srr(10401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10401||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\top_cck.rpt" .||top.srr(10405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10405||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||top.srr(10440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10440||null;null
Implementation;Synthesis||BN309||@W:One or more non-fatal issues found in constraints; Please run Constraint Check for analysis||top.srr(10456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10456||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||top.srr(10457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10457||null;null
Implementation;Synthesis||MO111||@N: Tristate driver PADO (in view: work.PF_IO_Z1_layer1(verilog)) on net PADO (in view: work.PF_IO_Z1_layer1(verilog)) has its enable tied to GND.||top.srr(10462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10462||pf_io.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/92
Implementation;Synthesis||MO111||@N: Tristate driver PADON (in view: work.PF_IO_Z1_layer1(verilog)) on net PADON (in view: work.PF_IO_Z1_layer1(verilog)) has its enable tied to GND.||top.srr(10463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10463||pf_io.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/91
Implementation;Synthesis||MO111||@N: Tristate driver PADOP (in view: work.PF_IO_Z1_layer1(verilog)) on net PADOP (in view: work.PF_IO_Z1_layer1(verilog)) has its enable tied to GND.||top.srr(10464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10464||pf_io.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/90
Implementation;Synthesis||MO111||@N: Tristate driver PADO (in view: work.PF_IO_Z1_layer1_2_2(verilog)) on net PADO (in view: work.PF_IO_Z1_layer1_2_2(verilog)) has its enable tied to GND.||top.srr(10465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10465||pf_io.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/92
Implementation;Synthesis||MO111||@N: Tristate driver PADON (in view: work.PF_IO_Z1_layer1_2_2(verilog)) on net PADON (in view: work.PF_IO_Z1_layer1_2_2(verilog)) has its enable tied to GND.||top.srr(10466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10466||pf_io.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/91
Implementation;Synthesis||MO111||@N: Tristate driver PADOP (in view: work.PF_IO_Z1_layer1_2_2(verilog)) on net PADOP (in view: work.PF_IO_Z1_layer1_2_2(verilog)) has its enable tied to GND.||top.srr(10467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10467||pf_io.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/90
Implementation;Synthesis||MO111||@N: Tristate driver PADO (in view: work.PF_IO_Z1_layer1_0(verilog)) on net PADO (in view: work.PF_IO_Z1_layer1_0(verilog)) has its enable tied to GND.||top.srr(10468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10468||pf_io.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/92
Implementation;Synthesis||MO111||@N: Tristate driver PADON (in view: work.PF_IO_Z1_layer1_0(verilog)) on net PADON (in view: work.PF_IO_Z1_layer1_0(verilog)) has its enable tied to GND.||top.srr(10469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10469||pf_io.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/91
Implementation;Synthesis||MO111||@N: Tristate driver PADOP (in view: work.PF_IO_Z1_layer1_0(verilog)) on net PADOP (in view: work.PF_IO_Z1_layer1_0(verilog)) has its enable tied to GND.||top.srr(10470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10470||pf_io.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/90
Implementation;Synthesis||MO111||@N: Tristate driver PADO (in view: work.PF_IO_Z2_layer1(verilog)) on net PADO (in view: work.PF_IO_Z2_layer1(verilog)) has its enable tied to GND.||top.srr(10471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10471||pf_io.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v'/linenumber/92
Implementation;Synthesis||BN132||@W:Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.REFCLK_DELAY_LINE_DIRECTION because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(10472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10472||coreddr_tip_int.v(1051);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW270_DELAY_LINE_DIRECTION[1:0] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(10473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10473||coreddr_tip_int.v(1051);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN362||@N: Removing sequential instance uart_fifo_0.remaining[4:0] (in view: work.LVDS_UART(rtl)) of type view:PrimLib.sdffpatr(prim) because it does not drive other instances.||top.srr(10486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10486||uart_fifo.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_fifo.vhd'/linenumber/85
Implementation;Synthesis||BN362||@N: Removing sequential instance _T_650[20:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(10487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10487||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||BN362||@N: Removing sequential instance blockProbeAfterGrantCount[2:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) of type view:PrimLib.sdffrs(prim) because it does not drive other instances.||top.srr(10488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10488||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_29.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10489||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_27.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10490||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_26.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10491||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||FA239||@W:ROM iPSELS_raw_17[13:0] (in view: coreapb3_lib.CoreAPB3_32_0_1_1_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_16_6_19(coreapb3_arch)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||top.srr(10496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10496||coreapb3.vhd(648);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/648
Implementation;Synthesis||FA239||@W:ROM iPSELS_raw_17[13:0] (in view: coreapb3_lib.CoreAPB3_32_0_1_1_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_16_6_19(coreapb3_arch)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||top.srr(10497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10497||coreapb3.vhd(648);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/648
Implementation;Synthesis||MO106||@N: Found ROM iPSELS_raw_17[13:0] (in view: coreapb3_lib.CoreAPB3_32_0_1_1_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_16_6_19(coreapb3_arch)) with 16 words by 14 bits.||top.srr(10498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10498||coreapb3.vhd(648);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/648
Implementation;Synthesis||BN362||@N: Removing sequential instance _T_282[25:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CSRFILE(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||top.srr(10499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10499||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN362||@N: Removing sequential instance _T_278[5:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CSRFILE(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||top.srr(10500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10500||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN362||@N: Removing sequential instance set_error[2:0] (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(10501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10501||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis||BN362||@N: Removing sequential instance no_burst_detect_error[1:0] (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(10502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10502||gate_training.v(1620);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v'/linenumber/1620
Implementation;Synthesis||BN362||@N: Removing sequential instance initial_burst_error[1:0] (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(10503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10503||gate_training.v(1620);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v'/linenumber/1620
Implementation;Synthesis||BN362||@N: Removing sequential instance oor_error[1:0] (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(10504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10504||gate_training.v(1620);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v'/linenumber/1620
Implementation;Synthesis||BN362||@N: Removing sequential instance dqs_delays_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(10505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10505||dq_align_dqs_optimization.v(1041);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1041
Implementation;Synthesis||BN362||@N: Removing sequential instance dqs_delays_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(10506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10506||dq_align_dqs_optimization.v(1041);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1041
Implementation;Synthesis||BN362||@N: Removing sequential instance set_error[2:0] (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(10507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10507||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis||BN362||@N: Removing sequential instance no_burst_detect_error[1:0] (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(10508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10508||gate_training.v(1620);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v'/linenumber/1620
Implementation;Synthesis||BN362||@N: Removing sequential instance initial_burst_error[1:0] (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(10509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10509||gate_training.v(1620);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v'/linenumber/1620
Implementation;Synthesis||BN362||@N: Removing sequential instance oor_error[1:0] (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(10510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10510||gate_training.v(1620);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v'/linenumber/1620
Implementation;Synthesis||BN362||@N: Removing sequential instance dqs_delays_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(10511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10511||dq_align_dqs_optimization.v(1041);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1041
Implementation;Synthesis||BN362||@N: Removing sequential instance dqs_delays_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(10512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10512||dq_align_dqs_optimization.v(1041);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1041
Implementation;Synthesis||BN362||@N: Removing sequential instance delay_val1[6:0] (in view: work.WRLVL_BOT_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(10513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10513||wrlvl_bot.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL_BOT.v'/linenumber/148
Implementation;Synthesis||BN362||@N: Removing sequential instance delay_val0[6:0] (in view: work.WRLVL_BOT_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(10514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10514||wrlvl_bot.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL_BOT.v'/linenumber/148
Implementation;Synthesis||BN362||@N: Removing sequential instance delay_val1[6:0] (in view: work.WRLVL_BOT_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(10515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10515||wrlvl_bot.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL_BOT.v'/linenumber/148
Implementation;Synthesis||BN362||@N: Removing sequential instance delay_val0[6:0] (in view: work.WRLVL_BOT_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(10516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10516||wrlvl_bot.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL_BOT.v'/linenumber/148
Implementation;Synthesis||BN362||@N: Removing sequential instance per_lane\[1\]\.odt_dyn_on\[1\][1:0] (in view: work.PHY_SIG_MOD_2s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(10517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10517||phy_sig_mod.v(622);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/622
Implementation;Synthesis||BN362||@N: Removing sequential instance per_lane\[0\]\.odt_dyn_on\[0\][1:0] (in view: work.PHY_SIG_MOD_2s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(10518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10518||phy_sig_mod.v(622);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/622
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_0.uart_fifo_0.cnt[4:0] is being ignored due to limitations in architecture. ||top.srr(10519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10519||uart_fifo.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_fifo.vhd'/linenumber/85
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_0.uart_fifo_0.RD_PTR[3:0] is being ignored due to limitations in architecture. ||top.srr(10520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10520||uart_fifo.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_fifo.vhd'/linenumber/85
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_0.uart_fifo_0.WR_PTR[3:0] is being ignored due to limitations in architecture. ||top.srr(10521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10521||uart_fifo.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_fifo.vhd'/linenumber/85
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_1.uart_fifo_0.cnt[4:0] is being ignored due to limitations in architecture. ||top.srr(10522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10522||uart_fifo.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_fifo.vhd'/linenumber/85
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_1.uart_fifo_0.RD_PTR[3:0] is being ignored due to limitations in architecture. ||top.srr(10523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10523||uart_fifo.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_fifo.vhd'/linenumber/85
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_1.uart_fifo_0.WR_PTR[3:0] is being ignored due to limitations in architecture. ||top.srr(10524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10524||uart_fifo.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_fifo.vhd'/linenumber/85
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_2.uart_fifo_0.cnt[4:0] is being ignored due to limitations in architecture. ||top.srr(10525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10525||uart_fifo.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_fifo.vhd'/linenumber/85
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_2.uart_fifo_0.RD_PTR[3:0] is being ignored due to limitations in architecture. ||top.srr(10526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10526||uart_fifo.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_fifo.vhd'/linenumber/85
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_2.uart_fifo_0.WR_PTR[3:0] is being ignored due to limitations in architecture. ||top.srr(10527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10527||uart_fifo.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_fifo.vhd'/linenumber/85
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_3.uart_fifo_0.cnt[4:0] is being ignored due to limitations in architecture. ||top.srr(10528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10528||uart_fifo.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_fifo.vhd'/linenumber/85
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_3.uart_fifo_0.RD_PTR[3:0] is being ignored due to limitations in architecture. ||top.srr(10529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10529||uart_fifo.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_fifo.vhd'/linenumber/85
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_3.uart_fifo_0.WR_PTR[3:0] is being ignored due to limitations in architecture. ||top.srr(10530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10530||uart_fifo.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_fifo.vhd'/linenumber/85
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_4.uart_fifo_0.cnt[4:0] is being ignored due to limitations in architecture. ||top.srr(10531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10531||uart_fifo.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_fifo.vhd'/linenumber/85
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_4.uart_fifo_0.RD_PTR[3:0] is being ignored due to limitations in architecture. ||top.srr(10532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10532||uart_fifo.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_fifo.vhd'/linenumber/85
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_4.uart_fifo_0.WR_PTR[3:0] is being ignored due to limitations in architecture. ||top.srr(10533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10533||uart_fifo.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_fifo.vhd'/linenumber/85
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_5.uart_fifo_0.cnt[4:0] is being ignored due to limitations in architecture. ||top.srr(10534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10534||uart_fifo.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_fifo.vhd'/linenumber/85
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_5.uart_fifo_0.RD_PTR[3:0] is being ignored due to limitations in architecture. ||top.srr(10535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10535||uart_fifo.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_fifo.vhd'/linenumber/85
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_5.uart_fifo_0.WR_PTR[3:0] is being ignored due to limitations in architecture. ||top.srr(10536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10536||uart_fifo.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_fifo.vhd'/linenumber/85
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_6.uart_fifo_0.cnt[4:0] is being ignored due to limitations in architecture. ||top.srr(10537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10537||uart_fifo.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_fifo.vhd'/linenumber/85
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_6.uart_fifo_0.RD_PTR[3:0] is being ignored due to limitations in architecture. ||top.srr(10538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10538||uart_fifo.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_fifo.vhd'/linenumber/85
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_6.uart_fifo_0.WR_PTR[3:0] is being ignored due to limitations in architecture. ||top.srr(10539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10539||uart_fifo.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_fifo.vhd'/linenumber/85
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_7.uart_fifo_0.cnt[4:0] is being ignored due to limitations in architecture. ||top.srr(10540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10540||uart_fifo.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_fifo.vhd'/linenumber/85
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_7.uart_fifo_0.RD_PTR[3:0] is being ignored due to limitations in architecture. ||top.srr(10541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10541||uart_fifo.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_fifo.vhd'/linenumber/85
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_7.uart_fifo_0.WR_PTR[3:0] is being ignored due to limitations in architecture. ||top.srr(10542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10542||uart_fifo.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_fifo.vhd'/linenumber/85
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_8.uart_fifo_0.cnt[4:0] is being ignored due to limitations in architecture. ||top.srr(10543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10543||uart_fifo.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_fifo.vhd'/linenumber/85
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_8.uart_fifo_0.RD_PTR[3:0] is being ignored due to limitations in architecture. ||top.srr(10544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10544||uart_fifo.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_fifo.vhd'/linenumber/85
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_8.uart_fifo_0.WR_PTR[3:0] is being ignored due to limitations in architecture. ||top.srr(10545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10545||uart_fifo.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_fifo.vhd'/linenumber/85
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_9.uart_fifo_0.cnt[4:0] is being ignored due to limitations in architecture. ||top.srr(10546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10546||uart_fifo.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_fifo.vhd'/linenumber/85
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_9.uart_fifo_0.RD_PTR[3:0] is being ignored due to limitations in architecture. ||top.srr(10547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10547||uart_fifo.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_fifo.vhd'/linenumber/85
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_9.uart_fifo_0.WR_PTR[3:0] is being ignored due to limitations in architecture. ||top.srr(10548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10548||uart_fifo.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_fifo.vhd'/linenumber/85
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance reset_syn_0_0.reset_syn_0_0.dff_1 is being ignored due to limitations in architecture. ||top.srr(10549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10549||corereset_pf.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\reset_syn_0\reset_syn_0_0\core\corereset_pf.v'/linenumber/50
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance reset_syn_0_0.reset_syn_0_0.dff_0 is being ignored due to limitations in architecture. ||top.srr(10550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10550||corereset_pf.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\reset_syn_0\reset_syn_0_0\core\corereset_pf.v'/linenumber/38
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance reset_syn_1_0.reset_syn_1_0.dff_1 is being ignored due to limitations in architecture. ||top.srr(10551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10551||corereset_pf.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\reset_syn_1\reset_syn_1_0\core\corereset_pf.v'/linenumber/50
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance reset_syn_1_0.reset_syn_1_0.dff_0 is being ignored due to limitations in architecture. ||top.srr(10552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10552||corereset_pf.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\reset_syn_1\reset_syn_1_0\core\corereset_pf.v'/linenumber/38
Implementation;Synthesis||FX107||@W:RAM DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem[63:0] (in view: work.top(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(10557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10557||ram_simple_dp.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ram_simple_dp.v'/linenumber/48
Implementation;Synthesis||FX107||@W:RAM DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem[63:0] (in view: work.top(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(10559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10559||ram_simple_dp.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ram_simple_dp.v'/linenumber/48
Implementation;Synthesis||MO160||@W:Register bit COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.masterstage_0.SDATASELInt[16] (in view view:work.top(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10560||coreahblite_masterstage.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/237
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[1] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(10561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10561||coreddr_tip_int.v(1051);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[0] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(10562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10562||coreddr_tip_int.v(1051);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||MF135||@N: RAM uart_fifo_0.fifo_array[7:0] (in view: work.LVDS_UART(rtl)) is 16 words by 8 bits.||top.srr(10591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10591||uart_fifo.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_fifo.vhd'/linenumber/85
Implementation;Synthesis||FX107||@W:RAM uart_fifo_0.fifo_array[7:0] (in view: work.LVDS_UART(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(10592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10592||uart_fifo.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_fifo.vhd'/linenumber/85
Implementation;Synthesis||MO231||@N: Found counter in view:coreuartapb_lib.UART_apb_1_UART_apb_1_0_Clock_gen_work_top_rtl_0layer0(cuarti) instance CUARTol[12:0] ||top.srr(10593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10593||clock_gen.vhd(197);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Clock_gen.vhd'/linenumber/197
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CUARTo01[0:3] (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0(cuartlol)); safe FSM implementation is not required.||top.srr(10608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10608||rx_async.vhd(243);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd'/linenumber/243
Implementation;Synthesis||BN132||@W:Removing instance LVDS_UART_TOP_0.LVDS_UART_9.UART_apb_1_0.UART_apb_1_0.CUARTl1il.CUARTI0OL.CUARTIO1I[2] because it is equivalent to instance LVDS_UART_TOP_0.LVDS_UART_9.UART_apb_1_0.UART_apb_1_0.CUARTl1il.CUARTI0OL.CUARTIO1I[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(10609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10609||rx_async.vhd(214);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd'/linenumber/214
Implementation;Synthesis||MO231||@N: Found counter in view:work.UART_apb_UART_apb_0_Clock_gen_0s_0s(verilog) instance genblk1\.baud_cntr[12:0] ||top.srr(10610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10610||clock_gen.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Clock_gen.v'/linenumber/283
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[3:0] (in view: work.UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.||top.srr(10625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10625||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance UART_apb_0.UART_apb_0.uUART.make_RX.last_bit[2] because it is equivalent to instance UART_apb_0.UART_apb_0.uUART.make_RX.last_bit[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(10626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10626||rx_async.v(261);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Rx_async.v'/linenumber/261
Implementation;Synthesis||FX107||@W:RAM fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_32s_5_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(10627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10627||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis||FX107||@W:RAM fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_32s_5_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(10628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10628||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis||MO231||@N: Found counter in view:CORESPI_LIB.spi_chanctrl_Z5_layer1(verilog) instance stxs_bitcnt[4:0] ||top.srr(10637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10637||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis||MO231||@N: Found counter in view:CORESPI_LIB.spi_chanctrl_Z5_layer1(verilog) instance spi_clk_count[7:0] ||top.srr(10638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10638||spi_chanctrl.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/286
Implementation;Synthesis||MO231||@N: Found counter in view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog) instance MIV_RV32IMA_L1_AXI_TLTO_AXI4._T_298[4:0] ||top.srr(10639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10639||miv_rv32ima_l1_axi_tlto_axi4.v(734);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlto_axi4.v'/linenumber/734
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id[2:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 3 bits.||top.srr(10640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10640||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id[2:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 3 bits.||top.srr(10641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10641||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id[2:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 3 bits.||top.srr(10642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10642||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id[2:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 3 bits.||top.srr(10643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10643||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id[2:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 3 bits.||top.srr(10644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10644||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size[13:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 14 bits.||top.srr(10645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10645||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size[13:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 14 bits.||top.srr(10646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10646||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size[13:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 14 bits.||top.srr(10647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10647||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||MF135||@N: RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size[13:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 14 bits.||top.srr(10648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10648||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp[5:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 6 bits.||top.srr(10649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10649||miv_rv32ima_l1_axi_queue_32.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_32.v'/linenumber/220
Implementation;Synthesis||MF135||@N: RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp[5:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 6 bits.||top.srr(10650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10650||miv_rv32ima_l1_axi_queue_32.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_32.v'/linenumber/220
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp[8:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 9 bits.||top.srr(10651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10651||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp[8:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 9 bits.||top.srr(10652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10652||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp[8:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 9 bits.||top.srr(10653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10653||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp[8:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 9 bits.||top.srr(10654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10654||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp[8:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 9 bits.||top.srr(10655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10655||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data[63:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 64 bits.||top.srr(10656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10656||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 1 bits.||top.srr(10657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10657||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data[63:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 64 bits.||top.srr(10658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10658||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_last (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 1 bits.||top.srr(10659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10659||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data[63:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 64 bits.||top.srr(10660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10660||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_last (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 1 bits.||top.srr(10661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10661||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[63:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 64 bits.||top.srr(10662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10662||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 1 bits.||top.srr(10663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10663||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data[63:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 64 bits.||top.srr(10664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10664||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_last (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 1 bits.||top.srr(10665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10665||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data[63:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 64 bits.||top.srr(10666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10666||miv_rv32ima_l1_axi_queue_32.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_32.v'/linenumber/220
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.||top.srr(10667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10667||miv_rv32ima_l1_axi_queue_32.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_32.v'/linenumber/220
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr[30:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 31 bits.||top.srr(10668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10668||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[63:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 64 bits.||top.srr(10669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10669||miv_rv32ima_l1_axi_queue_29.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_29.v'/linenumber/198
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb[7:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 8 bits.||top.srr(10670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10670||miv_rv32ima_l1_axi_queue_29.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_29.v'/linenumber/198
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.||top.srr(10671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10671||miv_rv32ima_l1_axi_queue_29.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_29.v'/linenumber/198
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr[30:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 31 bits.||top.srr(10672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10672||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||MF135||@N: RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data[63:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 64 bits.||top.srr(10673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10673||miv_rv32ima_l1_axi_queue_32.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_32.v'/linenumber/220
Implementation;Synthesis||MF135||@N: RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.||top.srr(10674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10674||miv_rv32ima_l1_axi_queue_32.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_32.v'/linenumber/220
Implementation;Synthesis||MF135||@N: RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 32 bits.||top.srr(10675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10675||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MF135||@N: RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[63:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 64 bits.||top.srr(10676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10676||miv_rv32ima_l1_axi_queue_29.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_29.v'/linenumber/198
Implementation;Synthesis||MF135||@N: RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb[7:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 8 bits.||top.srr(10677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10677||miv_rv32ima_l1_axi_queue_29.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_29.v'/linenumber/198
Implementation;Synthesis||MF135||@N: RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.||top.srr(10678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10678||miv_rv32ima_l1_axi_queue_29.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_29.v'/linenumber/198
Implementation;Synthesis||MF135||@N: RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 32 bits.||top.srr(10679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10679||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance yank.MIV_RV32IMA_L1_AXI_QUEUE.ram\[0\][6] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10680||miv_rv32ima_l1_axi_queue_18.v(122);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_18.v'/linenumber/122
Implementation;Synthesis||BN362||@N: Removing sequential instance yank.MIV_RV32IMA_L1_AXI_QUEUE_1.ram\[0\][6] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10681||miv_rv32ima_l1_axi_queue_18.v(122);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_18.v'/linenumber/122
Implementation;Synthesis||BN362||@N: Removing sequential instance yank.MIV_RV32IMA_L1_AXI_QUEUE_2.ram\[0\][6] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10682||miv_rv32ima_l1_axi_queue_18.v(122);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_18.v'/linenumber/122
Implementation;Synthesis||BN362||@N: Removing sequential instance yank.MIV_RV32IMA_L1_AXI_QUEUE_3.ram\[0\][6] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10683||miv_rv32ima_l1_axi_queue_18.v(122);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_18.v'/linenumber/122
Implementation;Synthesis||BN362||@N: Removing sequential instance yank.Queue_5.ram\[0\][6] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10684||miv_rv32ima_l1_axi_queue_18.v(122);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_18.v'/linenumber/122
Implementation;Synthesis||BN362||@N: Removing sequential instance yank.MIV_RV32IMA_L1_AXI_QUEUE_6.ram\[0\][6] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10685||miv_rv32ima_l1_axi_queue_18.v(122);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_18.v'/linenumber/122
Implementation;Synthesis||BN362||@N: Removing sequential instance yank.Queue_7.ram\[0\][6] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10686||miv_rv32ima_l1_axi_queue_18.v(122);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_18.v'/linenumber/122
Implementation;Synthesis||BN362||@N: Removing sequential instance yank.Queue_8.ram\[0\][6] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10687||miv_rv32ima_l1_axi_queue_18.v(122);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_18.v'/linenumber/122
Implementation;Synthesis||BN362||@N: Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[48] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10688||miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[49] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10689||miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[50] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10690||miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[36] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10691||miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[37] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10692||miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10693||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[1] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10694||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[2] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10695||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[3] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10696||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[4] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10697||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[5] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10698||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[6] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10699||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[7] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10700||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[8] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10701||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[9] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10702||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[10] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10703||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[11] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10704||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[12] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10705||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[13] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10706||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[14] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10707||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[15] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10708||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[16] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10709||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[17] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10710||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[18] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10711||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[19] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10712||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[20] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10713||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[21] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10714||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[22] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10715||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[23] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10716||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[24] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10717||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[25] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10718||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[26] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10719||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[27] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10720||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[28] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10721||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[29] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10722||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[30] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10723||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[31] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10724||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||MO160||@W:Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[45] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10725||miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||MO161||@W:Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[47] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10726||miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[46] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10727||miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size\[0\][2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10728||miv_rv32ima_l1_axi_queue_54.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_54.v'/linenumber/367
Implementation;Synthesis||MO160||@W:Register bit converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][7] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10729||miv_rv32ima_l1_axi_queue_17.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_17.v'/linenumber/367
Implementation;Synthesis||MO160||@W:Register bit converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][6] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10730||miv_rv32ima_l1_axi_queue_17.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_17.v'/linenumber/367
Implementation;Synthesis||MO160||@W:Register bit converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][5] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10731||miv_rv32ima_l1_axi_queue_17.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_17.v'/linenumber/367
Implementation;Synthesis||MO160||@W:Register bit converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][4] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10732||miv_rv32ima_l1_axi_queue_17.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_17.v'/linenumber/367
Implementation;Synthesis||MO160||@W:Register bit converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size\[0\][2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10733||miv_rv32ima_l1_axi_queue_17.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_17.v'/linenumber/367
Implementation;Synthesis||MO160||@W:Register bit converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_user\[0\][6] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10734||miv_rv32ima_l1_axi_queue_17.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_17.v'/linenumber/367
Implementation;Synthesis||MO160||@W:Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_opcode[2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10735||miv_rv32ima_l1_axi_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||MO160||@W:Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10736||miv_rv32ima_l1_axi_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_opcode[2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10737||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_opcode[1] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10738||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||MO160||@W:Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[13] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10739||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[12] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10740||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[11] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10741||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[10] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10742||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10743||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[13] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10744||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[12] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10745||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[11] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10746||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[10] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10747||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10748||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10749||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10750||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10751||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10752||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[13] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10753||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[12] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10754||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[11] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10755||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[10] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10756||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10757||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[13] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10758||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[12] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10759||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[11] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10760||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[10] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10761||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10762||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN132||@W:Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_user[0][6] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len[0][4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(10763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10763||miv_rv32ima_l1_axi_queue_54.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_54.v'/linenumber/367
Implementation;Synthesis||BN132||@W:Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_user[0][5] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len[0][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(10764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10764||miv_rv32ima_l1_axi_queue_17.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_17.v'/linenumber/367
Implementation;Synthesis||MO231||@N: Found counter in view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog) instance SystemBusFromTiletile.SystemBus_TLFIFOFixer._T_292[9:0] ||top.srr(10765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10765||miv_rv32ima_l1_axi_tlfifofixer_system_bus.v(329);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v'/linenumber/329
Implementation;Synthesis||MO231||@N: Found counter in view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog) instance SystemBusFromTiletile.SystemBus_TLFIFOFixer._T_320[9:0] ||top.srr(10766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10766||miv_rv32ima_l1_axi_tlfifofixer_system_bus.v(329);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v'/linenumber/329
Implementation;Synthesis||MF135||@N: RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source[9:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 10 bits.||top.srr(10767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10767||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param[15:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 16 bits.||top.srr(10768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10768||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_source[9:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 10 bits.||top.srr(10769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10769||miv_rv32ima_l1_axi_queue_4.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v'/linenumber/198
Implementation;Synthesis||MF135||@N: RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size[8:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 9 bits.||top.srr(10770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10770||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode[11:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 12 bits.||top.srr(10771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10771||miv_rv32ima_l1_axi_queue_2.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/264
Implementation;Synthesis||MF135||@N: RAM SystemBus_slave_TLBuffer.Queue_5.ram_param[10:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 11 bits.||top.srr(10772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10772||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_slave_TLBuffer.Queue_5.ram_error (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 1 bits.||top.srr(10773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10773||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 32 bits.||top.srr(10774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10774||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_error (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 1 bits.||top.srr(10775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10775||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 32 bits.||top.srr(10776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10776||miv_rv32ima_l1_axi_queue_2.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/264
Implementation;Synthesis||MF135||@N: RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address[30:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 31 bits.||top.srr(10777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10777||miv_rv32ima_l1_axi_queue_2.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/264
Implementation;Synthesis||MF135||@N: RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 32 bits.||top.srr(10778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10778||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 1 bits.||top.srr(10779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10779||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 32 bits.||top.srr(10780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10780||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address[30:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 31 bits.||top.srr(10781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10781||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10782||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||BN362||@N: Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[1] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10783||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||BN362||@N: Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[2] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10784||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||BN362||@N: Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[3] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10785||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||BN362||@N: Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[4] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10786||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||BN362||@N: Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[5] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10787||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||BN362||@N: Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[6] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10788||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||BN362||@N: Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[7] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10789||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||BN362||@N: Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[8] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10790||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||BN362||@N: Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[9] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10791||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||BN362||@N: Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[10] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10792||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||BN362||@N: Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[11] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10793||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||BN362||@N: Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[12] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10794||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||BN362||@N: Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[13] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10795||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||BN362||@N: Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[14] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10796||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||BN362||@N: Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[15] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10797||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||BN362||@N: Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[16] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10798||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||BN362||@N: Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[17] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10799||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||BN362||@N: Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[18] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10800||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||BN362||@N: Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[19] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10801||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||BN362||@N: Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[20] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10802||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||BN362||@N: Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[21] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10803||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||BN362||@N: Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[22] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10804||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||BN362||@N: Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[23] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10805||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||BN362||@N: Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[24] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10806||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||BN362||@N: Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[25] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10807||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||BN362||@N: Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[26] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10808||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||BN362||@N: Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[27] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10809||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||BN362||@N: Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[28] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10810||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||BN362||@N: Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[29] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10811||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||BN362||@N: Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[30] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10812||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||BN362||@N: Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[31] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(10813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10813||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||MO160||@W:Register bit SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_opcode[2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10814||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||MO160||@W:Register bit SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_opcode[1] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10815||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||MO160||@W:Register bit SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram1_[5] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10816||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram1_[4] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10817||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram0_[5] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10818||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram0_[4] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10819||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source[5:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS(verilog)) is 2 words by 6 bits.||top.srr(10820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10820||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_QUEUE.ram_size[1:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS(verilog)) is 2 words by 2 bits.||top.srr(10821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10821||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source[12:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 13 bits.||top.srr(10822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10822||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source[8:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 9 bits.||top.srr(10823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10823||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 32 bits.||top.srr(10824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10824||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 1 bits.||top.srr(10825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10825||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 32 bits.||top.srr(10826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10826||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address[30:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 31 bits.||top.srr(10827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10827||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error_0.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error_ram1_[0] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10830||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error_0.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error_ram0_[0] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10831||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram1_[8] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10832||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram1_[7] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10833||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0_[8] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10834||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0_[7] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10835||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO231||@N: Found counter in view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_COREPLEX_LOCAL_INTERRUPTER_CLINT(verilog) instance time\$[63:0] ||top.srr(10836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10836||miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10837||miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[0] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10838||miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_address[1] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10839||miv_rv32ima_l1_axi_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source.v'/linenumber/280
Implementation;Synthesis||MO160||@W:Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_address[0] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10840||miv_rv32ima_l1_axi_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source.v'/linenumber/280
Implementation;Synthesis||MO160||@W:Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10841||miv_rv32ima_l1_axi_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source.v'/linenumber/280
Implementation;Synthesis||BN132||@W:Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[3] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(10842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10842||miv_rv32ima_l1_axi_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source.v'/linenumber/280
Implementation;Synthesis||BN132||@W:Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[2] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(10843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10843||miv_rv32ima_l1_axi_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source.v'/linenumber/280
Implementation;Synthesis||BN132||@W:Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[1] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(10844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10844||miv_rv32ima_l1_axi_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source.v'/linenumber/280
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_2.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10845||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_3.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10846||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_4.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10847||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_5.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10848||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_6.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10849||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_7.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10850||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_8.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10851||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_9.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10852||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_10.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10853||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_11.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10854||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_12.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10855||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_13.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10856||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_14.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10857||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_15.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10858||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source[15:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 16 bits.||top.srr(10864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10864||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source[10:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 11 bits.||top.srr(10865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10865||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size[3:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 4 bits.||top.srr(10866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10866||miv_rv32ima_l1_axi_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_14.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 32 bits.||top.srr(10867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10867||miv_rv32ima_l1_axi_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_14.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 32 bits.||top.srr(10868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10868||miv_rv32ima_l1_axi_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_14.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 32 bits.||top.srr(10869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10869||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 1 bits.||top.srr(10870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10870||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 32 bits.||top.srr(10871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10871||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 32 bits.||top.srr(10872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10872||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[11] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10873||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[11] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10874||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||MO231||@N: Found counter in view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog) instance flushCounter[6:0] ||top.srr(10884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10884||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||MO231||@N: Found counter in view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog) instance lrscCount[4:0] ||top.srr(10885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10885||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||FX107||@W:RAM data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_3[7:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(10886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10886||miv_rv32ima_l1_axi_data_arrays_0_ext.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v'/linenumber/91
Implementation;Synthesis||FX107||@W:RAM data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_2[7:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(10887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10887||miv_rv32ima_l1_axi_data_arrays_0_ext.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v'/linenumber/91
Implementation;Synthesis||FX107||@W:RAM data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_1[7:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(10888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10888||miv_rv32ima_l1_axi_data_arrays_0_ext.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v'/linenumber/91
Implementation;Synthesis||FX107||@W:RAM data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram[7:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(10889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10889||miv_rv32ima_l1_axi_data_arrays_0_ext.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v'/linenumber/91
Implementation;Synthesis||FX107||@W:RAM MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram[20:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(10890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10890||miv_rv32ima_l1_axi_tag_array_ext.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_ext.v'/linenumber/90
Implementation;Synthesis||MO160||@W:Register bit s1_req_cmd[4] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10891||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||MO160||@W:Register bit s1_req_tag[0] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10892||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||MO160||@W:Register bit pstore1_cmd[4] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10893||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||MF179||@N: Found 26 by 26 bit equality operator ('==') lrscAddrMatch (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog))||top.srr(10894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10894||miv_rv32ima_l1_axi_dcache_dcache.v(1662);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/1662
Implementation;Synthesis||MF179||@N: Found 19 by 19 bit equality operator ('==') _T_486 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog))||top.srr(10895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10895||miv_rv32ima_l1_axi_dcache_dcache.v(1836);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/1836
Implementation;Synthesis||MF179||@N: Found 11 by 11 bit equality operator ('==') _T_1527 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog))||top.srr(10896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10896||miv_rv32ima_l1_axi_dcache_dcache.v(1671);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/1671
Implementation;Synthesis||MF179||@N: Found 11 by 11 bit equality operator ('==') _T_1583 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog))||top.srr(10897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10897||miv_rv32ima_l1_axi_dcache_dcache.v(1727);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/1727
Implementation;Synthesis||FX107||@W:RAM MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(10898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10898||miv_rv32ima_l1_axi_data_arrays_0_0_ext.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v'/linenumber/91
Implementation;Synthesis||FX107||@W:RAM MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT.ram[19:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(10899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10899||miv_rv32ima_l1_axi_tag_array_0_ext.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v'/linenumber/91
Implementation;Synthesis||MF179||@N: Found 19 by 19 bit equality operator ('==') _T_293 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE(verilog))||top.srr(10900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10900||miv_rv32ima_l1_axi_icache_icache.v(238);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_icache_icache.v'/linenumber/238
Implementation;Synthesis||MO160||@W:Register bit elts_4_pc[1] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10901||miv_rv32ima_l1_axi_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_4_pc[0] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10902||miv_rv32ima_l1_axi_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_3_pc[1] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10903||miv_rv32ima_l1_axi_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_3_pc[0] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10904||miv_rv32ima_l1_axi_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_2_pc[1] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10905||miv_rv32ima_l1_axi_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_2_pc[0] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10906||miv_rv32ima_l1_axi_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_1_pc[1] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10907||miv_rv32ima_l1_axi_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_1_pc[0] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10908||miv_rv32ima_l1_axi_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_0_pc[1] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10909||miv_rv32ima_l1_axi_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_shift_queue.v'/linenumber/563
Implementation;Synthesis||MO160||@W:Register bit elts_0_pc[0] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10910||miv_rv32ima_l1_axi_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_shift_queue.v'/linenumber/563
Implementation;Synthesis||FX107||@W:RAM _T_1151_1[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(10911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10911||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||FX107||@W:RAM _T_1151[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(10912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10912||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||MO160||@W:Register bit ex_cause[30] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10913||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||MO160||@W:Register bit ex_cause[29] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10914||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||MO160||@W:Register bit ex_cause[28] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10915||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||MO160||@W:Register bit ex_cause[27] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10916||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||MO160||@W:Register bit ex_cause[26] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10917||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||MO160||@W:Register bit ex_cause[25] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10918||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||MO160||@W:Register bit ex_cause[24] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10919||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||MO160||@W:Register bit ex_cause[23] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10920||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||MO160||@W:Register bit ex_cause[22] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10921||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||MO160||@W:Register bit ex_cause[21] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10922||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||MO160||@W:Register bit ex_cause[20] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10923||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||MO160||@W:Register bit ex_cause[19] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10924||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||MO160||@W:Register bit ex_cause[18] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(10925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10925||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') _T_186 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT(verilog))||top.srr(10928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10928||miv_rv32ima_l1_axi_breakpoint_unit.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_breakpoint_unit.v'/linenumber/247
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') _T_252 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT(verilog))||top.srr(10929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10929||miv_rv32ima_l1_axi_breakpoint_unit.v(258);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_breakpoint_unit.v'/linenumber/258
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') _T_65 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT(verilog))||top.srr(10930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10930||miv_rv32ima_l1_axi_breakpoint_unit.v(201);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_breakpoint_unit.v'/linenumber/201
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') _T_131 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT(verilog))||top.srr(10931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10931||miv_rv32ima_l1_axi_breakpoint_unit.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_breakpoint_unit.v'/linenumber/211
Implementation;Synthesis||MO231||@N: Found counter in view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_MUL_DIV(verilog) instance count[5:0] ||top.srr(10941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10941||miv_rv32ima_l1_axi_mul_div.v(405);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_mul_div.v'/linenumber/405
Implementation;Synthesis||MF135||@N: RAM ram[6:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_22(verilog)) is 2 words by 7 bits.||top.srr(10942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10942||miv_rv32ima_l1_axi_queue_22.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_22.v'/linenumber/154
Implementation;Synthesis||MF135||@N: RAM ram_resp[5:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_30_1(verilog)) is 2 words by 6 bits.||top.srr(10943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10943||miv_rv32ima_l1_axi_queue_30.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_30.v'/linenumber/176
Implementation;Synthesis||MF135||@N: RAM ram_resp[5:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_30_0(verilog)) is 2 words by 6 bits.||top.srr(10944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10944||miv_rv32ima_l1_axi_queue_30.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_30.v'/linenumber/176
Implementation;Synthesis||MF135||@N: RAM ram[6:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_22_1(verilog)) is 2 words by 7 bits.||top.srr(10945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10945||miv_rv32ima_l1_axi_queue_22.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_22.v'/linenumber/154
Implementation;Synthesis||MF135||@N: RAM ram[6:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_22_0(verilog)) is 2 words by 7 bits.||top.srr(10946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10946||miv_rv32ima_l1_axi_queue_22.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_22.v'/linenumber/154
Implementation;Synthesis||MO231||@N: Found counter in view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR(verilog) instance _T_136[9:0] ||top.srr(10947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10947||miv_rv32ima_l1_axi_tlerror_error.v(405);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlerror_error.v'/linenumber/405
Implementation;Synthesis||MO231||@N: Found counter in view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR(verilog) instance _T_191[9:0] ||top.srr(10948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10948||miv_rv32ima_l1_axi_tlerror_error.v(405);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlerror_error.v'/linenumber/405
Implementation;Synthesis||BN132||@W:Removing sequential instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.raddrchset_mc because it is equivalent to instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.rd_curr_state[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(10976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10976||coreaxi4sram_mainctrl.v(730);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/730
Implementation;Synthesis||BN132||@W:Removing sequential instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.waddrchset_mc because it is equivalent to instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.wr_curr_state[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(10977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10977||coreaxi4sram_mainctrl.v(687);liberoaction://cross_probe/hdl/file/'<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/687
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_bclksclk(verilog) instance dly_cnt[4:0] ||top.srr(11261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11261||trn_bclksclk.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_bclksclk.v'/linenumber/274
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_bclksclk(verilog) instance transition_check_counter[9:0] ||top.srr(11262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11262||trn_bclksclk.v(141);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_bclksclk.v'/linenumber/141
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_bclksclk(verilog) instance vcophsel_bclk[6:0] ||top.srr(11263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11263||trn_bclksclk.v(238);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_bclksclk.v'/linenumber/238
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_cmd_addr(verilog) instance tap_count_cmd[7:0] ||top.srr(11295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11295||trn_cmdaddr.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_cmdaddr.v'/linenumber/541
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_cmd_addr(verilog) instance dly_cnt[9:0] ||top.srr(11296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11296||trn_cmdaddr.v(509);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_cmdaddr.v'/linenumber/509
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_cmd_addr(verilog) instance tap_count_refclk[7:0] ||top.srr(11297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11297||trn_cmdaddr.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_cmdaddr.v'/linenumber/541
Implementation;Synthesis||FX107||@W:RAM outdly[7:0] (in view: work.trn_cmd_addr(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(11298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11298||trn_cmdaddr.v(696);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_cmdaddr.v'/linenumber/696
Implementation;Synthesis||FX107||@W:RAM indly[7:0] (in view: work.trn_cmd_addr(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(11299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11299||trn_cmdaddr.v(696);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_cmdaddr.v'/linenumber/696
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_dqsw(verilog) instance tap_count_dqsw[7:0] ||top.srr(11325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11325||trn_dqsw.v(368);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_dqsw.v'/linenumber/368
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_dqsw(verilog) instance tap_count_dqsw270[7:0] ||top.srr(11326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11326||trn_dqsw.v(368);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_dqsw.v'/linenumber/368
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_dqsw(verilog) instance tap_offset_move_count[7:0] ||top.srr(11327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11327||trn_dqsw.v(368);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_dqsw.v'/linenumber/368
Implementation;Synthesis||BN132||@W:Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.gate_training.dfi_rdlvl_resp because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.gate_training.visual_gate_training_current[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11374||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis||MO231||@N: Found counter in view:work.gate_training(verilog) instance read_count[11:0] ||top.srr(11375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11375||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis||MO231||@N: Found counter in view:work.gate_training(verilog) instance en_wait_cnt[9:0] ||top.srr(11376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11376||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis||MO231||@N: Found counter in view:work.gate_training(verilog) instance txdly_cnt[7:0] ||top.srr(11377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11377||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis||MO231||@N: Found counter in view:work.dq_align_dqs_optimization(verilog) instance delay_cnt[7:0] ||top.srr(11421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11421||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||MO231||@N: Found counter in view:work.dq_align_dqs_optimization(verilog) instance pause_delay_cnt[7:0] ||top.srr(11422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11422||dq_align_dqs_optimization.v(977);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/977
Implementation;Synthesis||MO231||@N: Found counter in view:work.dq_align_dqs_optimization(verilog) instance init_delay[7:0] ||top.srr(11423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11423||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||MO231||@N: Found counter in view:work.dq_align_dqs_optimization(verilog) instance good_cnt[7:0] ||top.srr(11424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11424||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||MO231||@N: Found counter in view:work.WRLVL_BOT(verilog) instance tap_count[6:0] ||top.srr(11444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11444||wrlvl_bot.v(194);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL_BOT.v'/linenumber/194
Implementation;Synthesis||MO231||@N: Found counter in view:work.APB_IOG_CTRL_SM(verilog) instance delay_cnt[7:0] ||top.srr(11452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11452||apb_iog_ctrl_sm.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||MO129||@W:Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.visual_APB_IOG_CONTROLLER_current[2] is reduced to a combinational gate by constant propagation.||top.srr(11453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11453||apb_iog_ctrl_sm.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||MO129||@W:Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.load_out[0] is reduced to a combinational gate by constant propagation.||top.srr(11454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11454||apb_iog_ctrl_sm.v(390);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IOG_CTRL_SM.v'/linenumber/390
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.move because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.visual_APB_IOG_CONTROLLER_current[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11455||apb_iog_ctrl_sm.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||BN132||@W:Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.TRN_COMPLETE.do_train_vref because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.TRN_COMPLETE.visual_trn_compl_current[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11468||trn_complete.v(236);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TRN_COMPLETE.v'/linenumber/236
Implementation;Synthesis||MO129||@W:Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.ddr4_vref_trainer.current_state[2] is reduced to a combinational gate by constant propagation.||top.srr(11478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11478||ddr4_vref.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr4_vref.v'/linenumber/179
Implementation;Synthesis||MO129||@W:Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.ddr4_vref_trainer.current_state[4] is reduced to a combinational gate by constant propagation.||top.srr(11479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11479||ddr4_vref.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr4_vref.v'/linenumber/179
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') data_register\.data_match26_0 (in view: work.write_callibrator_Z65_layer1(verilog))||top.srr(11496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11496||write_callibrator.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v'/linenumber/484
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') data_register\.data_match26_1 (in view: work.write_callibrator_Z65_layer1(verilog))||top.srr(11497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11497||write_callibrator.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v'/linenumber/484
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') data_register\.data_match26_2 (in view: work.write_callibrator_Z65_layer1(verilog))||top.srr(11498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11498||write_callibrator.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v'/linenumber/484
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') data_register\.data_match26_3 (in view: work.write_callibrator_Z65_layer1(verilog))||top.srr(11499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11499||write_callibrator.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v'/linenumber/484
Implementation;Synthesis||MO231||@N: Found counter in view:work.ddr_init_iterator(verilog) instance timeout_counter[22:0] ||top.srr(11500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11500||ddr_init_iterator.v(34);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr_init_iterator.v'/linenumber/34
Implementation;Synthesis||BN132||@W:Removing sequential instance COREAHBTOAPB3_0_0.COREAHBTOAPB3_0_0.U_AhbToApbSM.PWRITE because it is equivalent to instance COREAHBTOAPB3_0_0.COREAHBTOAPB3_0_0.U_AhbToApbSM.ahbToApbSMState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11508||coreahbtoapb3_ahbtoapbsm.v(265);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v'/linenumber/265
Implementation;Synthesis||FX107||@W:RAM U_rdFIFORAM.mem[63:0] (in view: COREAXITOAHBL_LIB.CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(11532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11532||coreaxitoahbl_ram_syncwrasyncrd.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_RAM_syncWrAsyncRd.v'/linenumber/77
Implementation;Synthesis||FX107||@W:RAM U_wrFIFORAM.mem[63:0] (in view: COREAXITOAHBL_LIB.CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(11533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11533||coreaxitoahbl_ram_syncwrasyncrd.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_RAM_syncWrAsyncRd.v'/linenumber/77
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk5\.brs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.||top.srr(11570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11570||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.||top.srr(11577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11577||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk3\.rrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.||top.srr(11584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11584||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.||top.srr(11591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11591||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.||top.srr(11598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11598||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk5\.brs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.||top.srr(11605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11605||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.||top.srr(11612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11612||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk3\.rrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.||top.srr(11619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11619||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.||top.srr(11626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11626||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.||top.srr(11633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11633||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.holdDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11634||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.holdDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11635||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.holdDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11636||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.holdDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11637||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11638||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11639||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11640||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11641||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11642||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11643||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11644||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11645||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11646||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11647||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11648||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.sDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11649||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11650||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11651||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11652||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11653||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk5.brs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11654||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11655||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11656||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11657||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11658||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.sDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11659||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11660||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11661||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveABURST[0] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveAPROT[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11662||targetmuxcontroller.v(838);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v'/linenumber/838
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveABURST[0] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveAPROT[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11663||targetmuxcontroller.v(838);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v'/linenumber/838
Implementation;Synthesis||MF135||@N: RAM iWrConXB\.iWrConFif\[2\]\.wrFif.genblk1\.DPFF.mem[0] (in view: work.caxi4interconnect_WDataController_Z89_layer1(verilog)) is 4 words by 1 bits.||top.srr(11664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11664||dualport_ff_syncwr_syncrd.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v'/linenumber/95
Implementation;Synthesis||MF135||@N: RAM iWrConXB\.iWrConFif\[3\]\.wrFif.genblk1\.DPFF.mem[0] (in view: work.caxi4interconnect_WDataController_Z89_layer1(verilog)) is 4 words by 1 bits.||top.srr(11665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11665||dualport_ff_syncwr_syncrd.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v'/linenumber/95
Implementation;Synthesis||MF135||@N: RAM iWrConXB\.iWrConFif\[1\]\.wrFif.genblk1\.DPFF.mem[0] (in view: work.caxi4interconnect_WDataController_Z89_layer1(verilog)) is 4 words by 1 bits.||top.srr(11666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11666||dualport_ff_syncwr_syncrd.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v'/linenumber/95
Implementation;Synthesis||MF135||@N: RAM iWrConXB\.iWrConFif\[0\]\.wrFif.genblk1\.DPFF.mem[0] (in view: work.caxi4interconnect_WDataController_Z89_layer1(verilog)) is 4 words by 1 bits.||top.srr(11667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11667||dualport_ff_syncwr_syncrd.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v'/linenumber/95
Implementation;Synthesis||BN132||@W:Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.derr.DERR_ARREADY because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.derr.currState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11678||derr_slave.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\DERR_Slave.v'/linenumber/233
Implementation;Synthesis||BN132||@W:Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.derr.DERR_AWREADY because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.derr.currState[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11679||derr_slave.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\DERR_Slave.v'/linenumber/233
Implementation;Synthesis||MO231||@N: Found counter in view:work.caxi4interconnect_DERR_Slave_Z93_layer1(verilog) instance rxCount[7:0] ||top.srr(11680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11680||derr_slave.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\DERR_Slave.v'/linenumber/233
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z107_layer1(verilog)); safe FSM implementation is not required.||top.srr(11687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11687||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z107_layer1(verilog)); safe FSM implementation is not required.||top.srr(11694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11694||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z107_layer1(verilog)); safe FSM implementation is not required.||top.srr(11701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11701||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z107_layer1(verilog)); safe FSM implementation is not required.||top.srr(11708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11708||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z107_layer1(verilog)); safe FSM implementation is not required.||top.srr(11715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11715||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11716||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11717||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11718||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11719||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11720||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11721||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11722||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11723||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11724||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk5.brs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11725||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||FX107||@W:RAM genblk1\[0\]\.ram.mem[4:0] (in view: work.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_3_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(11726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11726||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||FX107||@W:RAM genblk1\[0\]\.ram.mem[4:0] (in view: work.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_3_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(11727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11727||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||FX107||@W:RAM ram.mem[67:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(11728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11728||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||FX107||@W:RAM ram.mem[73:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(11729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11729||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||FX107||@W:RAM ram.mem[67:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(11730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11730||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||FX107||@W:RAM ram.mem[71:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_73s_0s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(11731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11731||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||FX107||@W:RAM ram.mem[6:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_8s_0s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(11732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11732||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z113_layer1(verilog)); safe FSM implementation is not required.||top.srr(11739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11739||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z113_layer1(verilog)); safe FSM implementation is not required.||top.srr(11746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11746||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z113_layer1(verilog)); safe FSM implementation is not required.||top.srr(11753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11753||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z113_layer1(verilog)); safe FSM implementation is not required.||top.srr(11760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11760||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z113_layer1(verilog)); safe FSM implementation is not required.||top.srr(11767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11767||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11768||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11769||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11770||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11771||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11772||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11773||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11774||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11775||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11776||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk5.brs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11777||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currStateAWr[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z110_layer1(verilog)); safe FSM implementation is not required.||top.srr(11782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11782||slvaxi4protconvwrite.v(429);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/429
Implementation;Synthesis||FX107||@W:RAM wrDataFif.genblk1\.DPRam.mem[72:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z110_layer1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(11783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11783||dualport_ram_syncwr_syncrd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||FX107||@W:RAM genblk1\.DPRam.mem[8:0] (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_9s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(11784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11784||dualport_ram_syncwr_syncrd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currStateARd[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z111_layer1(verilog)); safe FSM implementation is not required.||top.srr(11789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11789||slvaxi4protconvread.v(341);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/341
Implementation;Synthesis||MO231||@N: Found counter in view:work.caxi4interconnect_SlvAxi4ProtConvRead_Z111_layer1(verilog) instance numCombRd[7:0] ||top.srr(11790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11790||slvaxi4protconvread.v(512);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/512
Implementation;Synthesis||FX107||@W:RAM rdDataFif.genblk1\.DPRam.mem[65:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z111_layer1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(11791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11791||dualport_ram_syncwr_syncrd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||FX107||@W:RAM rdIdFif.genblk1\.DPRam.mem[12:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z111_layer1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(11792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11792||dualport_ram_syncwr_syncrd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z103_layer1(verilog)); safe FSM implementation is not required.||top.srr(11799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11799||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z103_layer1(verilog)); safe FSM implementation is not required.||top.srr(11806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11806||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z103_layer1(verilog)); safe FSM implementation is not required.||top.srr(11813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11813||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z103_layer1(verilog)); safe FSM implementation is not required.||top.srr(11820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11820||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z103_layer1(verilog)); safe FSM implementation is not required.||top.srr(11827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11827||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11828||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11829||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11830||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11831||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11832||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11833||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11834||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11835||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11836||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11837||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||FX107||@W:RAM genblk1\[0\]\.ram.mem[4:0] (in view: work.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(11838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11838||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||FX107||@W:RAM genblk1\[0\]\.ram.mem[4:0] (in view: work.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(11839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11839||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN132||@W:Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram1_[8] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram1_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11843||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram0_[8] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram0_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11844||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.ex_reg_pc[1] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.ex_reg_pc[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11845||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN132||@W:Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.mem_reg_pc[1] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.mem_reg_pc[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11846||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN132||@W:Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_size[0] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_source. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11847||miv_rv32ima_l1_axi_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||BN132||@W:Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[35] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11848||miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN132||@W:Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[34] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11849||miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN132||@W:Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11850||miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.delay_line_sel_rd[1] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.delay_line_sel_rd[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11851||iog_if.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[12] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11852||iog_if.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[14] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11853||iog_if.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[16] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11854||iog_if.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[15] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11855||iog_if.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[13] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11856||iog_if.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[11] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11857||iog_if.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[10] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11858||iog_if.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[4] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11859||iog_if.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[6] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11860||iog_if.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[7] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11861||iog_if.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[5] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11862||iog_if.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[3] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(11863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11863||iog_if.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN114||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_0 (in view: work.top(rtl)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(11869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11869||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN114||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_0 (in view: work.top(rtl)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(11870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11870||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||FF150||@N: Multiplier MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.div._T_122[48:0] implemented with multiple MACC_PA blocks using cascade/shift feature.||top.srr(11871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11871||miv_rv32ima_l1_axi_mul_div.v(289);liberoaction://cross_probe/hdl/file/'<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_mul_div.v'/linenumber/289
Implementation;Synthesis||MO106||@N: Found ROM CORAXITOAHBL_0_0.CORAXITOAHBL_0_0.U_AXISlaveCtrl.U_readByteCnt.validBytes_1_00_0[7:0] (in view: work.top(rtl)) with 64 words by 8 bits.||top.srr(11890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11890||coreaxitoahbl_readbytecnt.v(41);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_readByteCnt.v'/linenumber/41
Implementation;Synthesis||MO106||@N: Found ROM CORAXITOAHBL_0_0.CORAXITOAHBL_0_0.U_AXISlaveCtrl.U_readByteCnt.validBytes_1_00[7:0] (in view: work.top(rtl)) with 64 words by 8 bits.||top.srr(11891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11891||coreaxitoahbl_readbytecnt.v(41);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_readByteCnt.v'/linenumber/41
Implementation;Synthesis||FP130||@N: Promoting Net DDR3_0_0.reset_n_int_arst on CLKINT  I_5814 ||top.srr(11916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11916||null;null
Implementation;Synthesis||FP130||@N: Promoting Net sdram_sys_top.s1_arst on CLKINT  I_2690 ||top.srr(11917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11917||null;null
Implementation;Synthesis||FP130||@N: Promoting Net AXI4_Interconnect_0.AXI4_Interconnect_0.sysReset_arst on CLKINT  I_5815 ||top.srr(11918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11918||null;null
Implementation;Synthesis||FP130||@N: Promoting Net un1_FABRIC_RESET_N_arst on CLKINT  I_5816 ||top.srr(11919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11919||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DDR3_0_0.CCC_0_OUT2_HS_IO_CLK_0 on CLKINT  I_5817 ||top.srr(11920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11920||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0_TX_DQS_270 on CLKINT  I_5818 ||top.srr(11921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11921||null;null
Implementation;Synthesis||FP130||@N: Promoting Net COREJTAGDebug_0_0.COREJTAGDebug_0_0.iUDRCK on CLKINT  I_5819 ||top.srr(11922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11922||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL_TX_DQS on CLKINT  I_5820 ||top.srr(11923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11923||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL_TX_DQS on CLKINT  I_5821 ||top.srr(11924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11924||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL_RX_DQS_90[0] on CLKINT  I_5822 ||top.srr(11925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11925||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL_RX_DQS_90[0] on CLKINT  I_5823 ||top.srr(11926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11926||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DDR3_0_0.CCC_0_OUT3_HS_IO_CLK_0 on CLKINT  I_5824 ||top.srr(11927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11927||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(11992);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11992||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(11993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11993||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(11994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11994||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(11995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11995||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(11996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11996||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(11997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11997||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(11998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11998||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(11999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11999||null;null
Implementation;Synthesis||BW150||@W:Clock COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0|un1_DUT_TCK_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated||top.srr(12000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12000||null;null
Implementation;Synthesis||MT615||@N: Found clock REF_CLK_0 with period 20.00ns ||top.srr(12013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12013||null;null
Implementation;Synthesis||MT615||@N: Found clock TCK with period 33.33ns ||top.srr(12014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12014||null;null
Implementation;Synthesis||MT615||@N: Found clock CCC_0_0/CCC_0_0/pll_inst_0/OUT0 with period 9.00ns ||top.srr(12015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12015||null;null
Implementation;Synthesis||MT615||@N: Found clock DDR3_0_0/CCC_0/pll_inst_0/OUT0 with period 1.50ns ||top.srr(12016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12016||null;null
Implementation;Synthesis||MT615||@N: Found clock DDR3_0_0/CCC_0/pll_inst_0/OUT1 with period 6.00ns ||top.srr(12017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12017||null;null
Implementation;Synthesis||MT615||@N: Found clock DDR3_0_0/CCC_0/pll_inst_0/OUT2 with period 1.50ns ||top.srr(12018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12018||null;null
Implementation;Synthesis||MT615||@N: Found clock DDR3_0_0/CCC_0/pll_inst_0/OUT3 with period 1.50ns ||top.srr(12019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12019||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.TX_DQS_0.||top.srr(12020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12020||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.LANE_1_CTRL_TX_DQS_270.||top.srr(12021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12021||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|RX_DQS_90_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.RX_DQS_90_0[0].||top.srr(12022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12022||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.TX_DQS.||top.srr(12023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12023||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.LANE_0_CTRL_TX_DQS_270.||top.srr(12024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12024||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|RX_DQS_90_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.RX_DQS_90[0].||top.srr(12025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12025||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.TX_DQS_270.||top.srr(12026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12026||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on net COREJTAGDebug_0_0.COREJTAGDebug_0_0.iUDRCK_0.||top.srr(12027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12027||null;null
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_nets { AXI4_Interconnect_0.ARESETN* }] to [get_cells { AXI4_Interconnect_0.*.arst_aclk_sync.sysReset* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(14374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14374||synthesis.fdc(15);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/15
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_nets { AXI4_Interconnect_0.ARESETN* }] to [get_cells { AXI4_Interconnect_0.*.SlvConvertor_loop[*].slvcnv.genblk1.rsync.sysReset* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design ||top.srr(14375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14375||synthesis.fdc(16);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/16
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { AXI4_Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.rdGrayCounter.cntGray* }] to [get_cells { AXI4_Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.rdPtr_s1* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||top.srr(14376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14376||synthesis.fdc(17);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/17
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { AXI4_Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.wrGrayCounter.cntGray* }] to [get_cells { AXI4_Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.wrPtr_s1* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||top.srr(14377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14377||synthesis.fdc(18);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/18
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.ARST_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(14378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14378||synthesis.fdc(19);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/19
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_*_CTRL.I_LANECTRL.HS_IO_CLK_PAUSE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(14379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14379||synthesis.fdc(20);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/20
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL*.HS_IO_CLK_PAUSE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(14380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14380||synthesis.fdc(21);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/21
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.RX_SYNC_RST* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(14381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14381||synthesis.fdc(22);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/22
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(14382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14382||synthesis.fdc(23);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/23
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.DELAY_LINE_OUT_OF_RANGE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(14383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14383||synthesis.fdc(24);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/24
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DDR_READ }]) (false path) was not applied to the design because no matching path was synchronous ||top.srr(14384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14384||synthesis.fdc(25);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/25
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.RESET }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(14385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14385||synthesis.fdc(26);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/26
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_DIRECTION }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(14386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14386||synthesis.fdc(27);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/27
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(14387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14387||synthesis.fdc(28);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/28
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_LOAD DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(14388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14388||synthesis.fdc(29);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/29
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.SWITCH }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(14389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14389||synthesis.fdc(30);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/30
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.READ_CLK_SEL[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(14390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14390||synthesis.fdc(31);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/31
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[0] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(14391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14391||synthesis.fdc(32);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/32
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[1] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(14392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14392||synthesis.fdc(33);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/33
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(14393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14393||synthesis.fdc(34);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/34
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[3] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(14394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14394||synthesis.fdc(35);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/35
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[4] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(14395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14395||synthesis.fdc(36);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/36
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[5] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(14396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14396||synthesis.fdc(37);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/37
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[6] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(14397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14397||synthesis.fdc(38);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/38
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[7] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(14398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14398||synthesis.fdc(39);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/39
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DDR_READ }]) (false path) was not applied to the design because no matching path was synchronous ||top.srr(14399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14399||synthesis.fdc(40);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/40
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.RESET }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(14400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14400||synthesis.fdc(41);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/41
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_DIRECTION }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(14401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14401||synthesis.fdc(42);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/42
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(14402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14402||synthesis.fdc(43);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/43
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_LOAD DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(14403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14403||synthesis.fdc(44);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/44
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.SWITCH }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(14404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14404||synthesis.fdc(45);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/45
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.READ_CLK_SEL[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(14405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14405||synthesis.fdc(46);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/46
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[0] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(14406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14406||synthesis.fdc(47);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/47
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[1] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(14407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14407||synthesis.fdc(48);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/48
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(14408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14408||synthesis.fdc(49);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/49
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[3] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(14409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14409||synthesis.fdc(50);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/50
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[4] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(14410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14410||synthesis.fdc(51);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/51
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[5] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(14411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14411||synthesis.fdc(52);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/52
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[6] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(14412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14412||synthesis.fdc(53);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/53
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[7] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(14413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14413||synthesis.fdc(54);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/54
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.CCC_0.pll_inst_0.PHASE_OUT0_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(14414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14414||synthesis.fdc(64);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/64
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.CCC_0.pll_inst_0.PHASE_OUT2_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(14415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14415||synthesis.fdc(65);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/65
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.CCC_0.pll_inst_0.PHASE_OUT3_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(14416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14416||synthesis.fdc(66);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/66
