{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583421513695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583421513698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 05 15:18:29 2020 " "Processing started: Thu Mar 05 15:18:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583421513698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1583421513698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hello_world -c hello_world " "Command: quartus_sta hello_world -c hello_world" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1583421513698 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1583421514083 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1583421518996 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1583421518996 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583421519061 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583421519062 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583421520954 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583421520954 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583421520954 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583421520954 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583421520954 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583421520954 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583421520954 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583421520954 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583421520954 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583421520954 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583421520954 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583421520954 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583421520954 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583421520954 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583421520954 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583421520954 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583421520954 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583421520954 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583421520954 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583421520954 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583421520954 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583421520954 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583421520954 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583421520954 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583421520954 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583421520954 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1583421520954 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583421520954 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1583421520954 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583421520954 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583421520954 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583421520954 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1583421520954 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1583421520954 ""}
{ "Info" "ISTA_SDC_FOUND" "hw_dev_tutorial.sdc " "Reading SDC File: 'hw_dev_tutorial.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1583421521004 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1583421521035 ""}
{ "Info" "ISTA_SDC_FOUND" "h:/dsd_material/task7/dsd_material_students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'h:/dsd_material/task7/dsd_material_students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1583421521062 ""}
{ "Info" "ISTA_SDC_FOUND" "h:/dsd_material/task7/dsd_material_students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.sdc " "Reading SDC File: 'h:/dsd_material/task7/dsd_material_students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1583421521125 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583421521215 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583421521215 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583421521215 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qmf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qmf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583421521215 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1583421521215 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1583421521286 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421521407 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1583421521410 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421521410 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1583421521411 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1583421521486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.293 " "Worst-case setup slack is 9.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421521844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421521844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.293               0.000 sopc_clk  " "    9.293               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421521844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.300               0.000 altera_reserved_tck  " "   23.300               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421521844 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583421521844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.167 " "Worst-case hold slack is 0.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421521927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421521927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 sopc_clk  " "    0.167               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421521927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266               0.000 altera_reserved_tck  " "    0.266               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421521927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583421521927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.694 " "Worst-case recovery slack is 13.694" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421521972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421521972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.694               0.000 sopc_clk  " "   13.694               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421521972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.472               0.000 altera_reserved_tck  " "   47.472               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421521972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583421521972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.355 " "Worst-case removal slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421522019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421522019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 sopc_clk  " "    0.355               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421522019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.912               0.000 altera_reserved_tck  " "    0.912               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421522019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583421522019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.895 " "Worst-case minimum pulse width slack is 8.895" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421522052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421522052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.895               0.000 sopc_clk  " "    8.895               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421522052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.877               0.000 altera_reserved_tck  " "   48.877               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421522052 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583421522052 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583421522101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583421522101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583421522101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583421522101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583421522101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.904 ns " "Worst Case Available Settling Time: 18.904 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583421522101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583421522101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583421522101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583421522101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583421522101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583421522101 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421522101 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.293 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.293" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522205 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522205 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522205 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421522205 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 9.293  " "Path #1: Setup slack is 9.293 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|E_src1\[5\] " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|E_src1\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a53~portb_address_reg5 " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a53~portb_address_reg5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.239      7.239  R        clock network delay " "     7.239      7.239  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.239      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|E_src1\[5\] " "     7.239      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|E_src1\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.239      0.000 FF  CELL  inst\|cpu\|E_src1\[5\]\|q " "     7.239      0.000 FF  CELL  inst\|cpu\|E_src1\[5\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.040      1.801 FF    IC  inst\|cpu\|Add17~45\|dataf " "     9.040      1.801 FF    IC  inst\|cpu\|Add17~45\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.967      0.927 FF  CELL  inst\|cpu\|Add17~45\|cout " "     9.967      0.927 FF  CELL  inst\|cpu\|Add17~45\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.967      0.000 FF    IC  inst\|cpu\|Add17~49\|cin " "     9.967      0.000 FF    IC  inst\|cpu\|Add17~49\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.967      0.000 FF  CELL  inst\|cpu\|Add17~49\|cout " "     9.967      0.000 FF  CELL  inst\|cpu\|Add17~49\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.967      0.000 FF    IC  inst\|cpu\|Add17~53\|cin " "     9.967      0.000 FF    IC  inst\|cpu\|Add17~53\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.277      0.310 FF  CELL  inst\|cpu\|Add17~53\|sumout " "    10.277      0.310 FF  CELL  inst\|cpu\|Add17~53\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.466      2.189 FF    IC  inst\|cpu\|dc_data_rd_port_addr\[5\]~6\|datac " "    12.466      2.189 FF    IC  inst\|cpu\|dc_data_rd_port_addr\[5\]~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.900      0.434 FF  CELL  inst\|cpu\|dc_data_rd_port_addr\[5\]~6\|combout " "    12.900      0.434 FF  CELL  inst\|cpu\|dc_data_rd_port_addr\[5\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.966      4.066 FF    IC  inst\|cpu\|first_nios2_system_cpu_dc_data\|the_altsyncram\|auto_generated\|ram_block1a53\|portbaddr\[5\] " "    16.966      4.066 FF    IC  inst\|cpu\|first_nios2_system_cpu_dc_data\|the_altsyncram\|auto_generated\|ram_block1a53\|portbaddr\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.623      0.657 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a53~portb_address_reg5 " "    17.623      0.657 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a53~portb_address_reg5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.260      6.260  R        clock network delay " "    26.260      6.260  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.016      0.756           clock pessimism removed " "    27.016      0.756           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.916     -0.100           clock uncertainty " "    26.916     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.916      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a53~portb_address_reg5 " "    26.916      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a53~portb_address_reg5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.623 " "Data Arrival Time  :    17.623" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.916 " "Data Required Time :    26.916" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.293  " "Slack              :     9.293 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522206 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421522206 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.300 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.300" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522217 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421522217 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 23.300  " "Path #1: Setup slack is 23.300 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altera_internal_jtag~FF_13 " "From Node    : altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.470      2.470  F        clock network delay " "    52.470      2.470  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.470      0.000     uTco  altera_internal_jtag~FF_13 " "    52.470      0.000     uTco  altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.363      0.893 RR  CELL  altera_internal_jtag\|tdo " "    53.363      0.893 RR  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.363      0.000 RR    IC  altera_reserved_tdo~output\|i " "    53.363      0.000 RR    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.390      3.027 RR  CELL  altera_reserved_tdo~output\|o " "    56.390      3.027 RR  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.390      0.000 RR  CELL  altera_reserved_tdo " "    56.390      0.000 RR  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.690     -0.310           clock uncertainty " "    99.690     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    79.690    -20.000  R  oExt  altera_reserved_tdo " "    79.690    -20.000  R  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    56.390 " "Data Arrival Time  :    56.390" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    79.690 " "Data Required Time :    79.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    23.300  " "Slack              :    23.300 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522218 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421522218 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.167 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.167" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522285 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421522285 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.167  " "Path #1: Hold slack is 0.167 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.000010000 " "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.000010000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5 " "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.051      6.051  R        clock network delay " "     6.051      6.051  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.051      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.000010000 " "     6.051      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.000010000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.051      0.000 RR  CELL  inst\|sdram\|m_state.000010000\|q " "     6.051      0.000 RR  CELL  inst\|sdram\|m_state.000010000\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.844      0.793 RR    IC  inst\|sdram\|oe~_Duplicate_5\|sload " "     6.844      0.793 RR    IC  inst\|sdram\|oe~_Duplicate_5\|sload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.543      0.699 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5 " "     7.543      0.699 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.481      8.481  R        clock network delay " "     8.481      8.481  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.376     -1.105           clock pessimism removed " "     7.376     -1.105           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.376      0.000           clock uncertainty " "     7.376      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.376      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5 " "     7.376      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.543 " "Data Arrival Time  :     7.543" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.376 " "Data Required Time :     7.376" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.167  " "Slack              :     0.167 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522288 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421522288 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.266 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.266" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522296 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421522296 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.266  " "Path #1: Hold slack is 0.266 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[9\] " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[8\] " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.238      2.238  R        clock network delay " "     2.238      2.238  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.238      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[9\] " "     2.238      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.238      0.000 RR  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[9\]\|q " "     2.238      0.000 RR  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[9\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.478      0.240 RR    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~46\|datad " "     2.478      0.240 RR    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~46\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.635      0.157 RR  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~46\|combout " "     2.635      0.157 RR  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~46\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.635      0.000 RR    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[8\]\|d " "     2.635      0.000 RR    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[8\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.692      0.057 RR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[8\] " "     2.692      0.057 RR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.597      2.597  R        clock network delay " "     2.597      2.597  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.426     -0.171           clock pessimism removed " "     2.426     -0.171           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.426      0.000           clock uncertainty " "     2.426      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.426      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[8\] " "     2.426      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.692 " "Data Arrival Time  :     2.692" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.426 " "Data Required Time :     2.426" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.266  " "Slack              :     0.266 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522296 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421522296 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.694 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.694" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522330 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421522330 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 13.694  " "Path #1: Recovery slack is 13.694 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|M_valid_mem_d1 " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|M_valid_mem_d1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.266      7.266  R        clock network delay " "     7.266      7.266  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.266      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     7.266      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.266      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     7.266      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.538      5.272 FF    IC  inst\|cpu\|M_valid_mem_d1\|clrn " "    12.538      5.272 FF    IC  inst\|cpu\|M_valid_mem_d1\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.006      0.468 FR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|M_valid_mem_d1 " "    13.006      0.468 FR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|M_valid_mem_d1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.044      6.044  R        clock network delay " "    26.044      6.044  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.800      0.756           clock pessimism removed " "    26.800      0.756           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.700     -0.100           clock uncertainty " "    26.700     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.700      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|M_valid_mem_d1 " "    26.700      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|M_valid_mem_d1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    13.006 " "Data Arrival Time  :    13.006" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.700 " "Data Required Time :    26.700" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.694  " "Slack              :    13.694 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522330 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421522330 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.472 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.472" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522337 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421522337 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 47.472  " "Path #1: Recovery slack is 47.472 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.149      2.149  R        clock network delay " "     2.149      2.149  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.149      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     2.149      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.149      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     2.149      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.011      1.862 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn " "     4.011      1.862 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.479      0.468 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "     4.479      0.468 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.159      2.159  F        clock network delay " "    52.159      2.159  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.261      0.102           clock pessimism removed " "    52.261      0.102           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.951     -0.310           clock uncertainty " "    51.951     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.951      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "    51.951      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.479 " "Data Arrival Time  :     4.479" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.951 " "Data Required Time :    51.951" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    47.472  " "Slack              :    47.472 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522337 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421522337 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.355 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.355" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522364 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421522364 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.355  " "Path #1: Removal slack is 0.355 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[6\] " "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.034      6.034  R        clock network delay " "     6.034      6.034  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.034      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "     6.034      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.034      0.000 RR  CELL  inst\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\|q " "     6.034      0.000 RR  CELL  inst\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.217      1.183 RR    IC  inst\|sdram\|m_addr\[6\]\|clrn " "     7.217      1.183 RR    IC  inst\|sdram\|m_addr\[6\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.697      0.480 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[6\] " "     7.697      0.480 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.443      8.443  R        clock network delay " "     8.443      8.443  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.342     -1.101           clock pessimism removed " "     7.342     -1.101           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.342      0.000           clock uncertainty " "     7.342      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.342      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[6\] " "     7.342      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.697 " "Data Arrival Time  :     7.697" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.342 " "Data Required Time :     7.342" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.355  " "Slack              :     0.355 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522364 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421522364 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.912 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.912" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522373 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421522373 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.912  " "Path #1: Removal slack is 0.912 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|tck_t_dav " "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|tck_t_dav" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.876      1.876  R        clock network delay " "     1.876      1.876  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.876      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.876      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.876      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.876      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.808      0.932 RR    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|tck_t_dav\|clrn " "     2.808      0.932 RR    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|tck_t_dav\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.234      0.426 RF  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|tck_t_dav " "     3.234      0.426 RF  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|tck_t_dav" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.365      2.365  R        clock network delay " "     2.365      2.365  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.322     -0.043           clock pessimism removed " "     2.322     -0.043           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.322      0.000           clock uncertainty " "     2.322      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.322      0.000      uTh  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|tck_t_dav " "     2.322      0.000      uTh  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|tck_t_dav" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.234 " "Data Arrival Time  :     3.234" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.322 " "Data Required Time :     2.322" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.912  " "Slack              :     0.912 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421522373 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421522373 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1583421522379 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1583421522446 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1583421527727 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583421528453 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583421528453 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583421528453 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qmf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qmf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583421528453 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1583421528453 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421528576 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1583421528579 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421528579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.591 " "Worst-case setup slack is 9.591" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421528833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421528833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.591               0.000 sopc_clk  " "    9.591               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421528833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.440               0.000 altera_reserved_tck  " "   23.440               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421528833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583421528833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.111 " "Worst-case hold slack is 0.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421528960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421528960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111               0.000 sopc_clk  " "    0.111               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421528960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269               0.000 altera_reserved_tck  " "    0.269               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421528960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583421528960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.969 " "Worst-case recovery slack is 13.969" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421529009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421529009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.969               0.000 sopc_clk  " "   13.969               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421529009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.592               0.000 altera_reserved_tck  " "   47.592               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421529009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583421529009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.268 " "Worst-case removal slack is 0.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421529054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421529054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.268               0.000 sopc_clk  " "    0.268               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421529054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.838               0.000 altera_reserved_tck  " "    0.838               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421529054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583421529054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.921 " "Worst-case minimum pulse width slack is 8.921" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421529087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421529087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.921               0.000 sopc_clk  " "    8.921               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421529087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.866               0.000 altera_reserved_tck  " "   48.866               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421529087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583421529087 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583421529131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583421529131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583421529131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583421529131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583421529131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.873 ns " "Worst Case Available Settling Time: 18.873 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583421529131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583421529131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583421529131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583421529131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583421529131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583421529131 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421529131 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.591 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.591" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529229 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421529229 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 9.591  " "Path #1: Setup slack is 9.591 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|E_src1\[5\] " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|E_src1\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a53~portb_address_reg5 " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a53~portb_address_reg5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.212      7.212  R        clock network delay " "     7.212      7.212  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.212      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|E_src1\[5\] " "     7.212      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|E_src1\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.212      0.000 FF  CELL  inst\|cpu\|E_src1\[5\]\|q " "     7.212      0.000 FF  CELL  inst\|cpu\|E_src1\[5\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.903      1.691 FF    IC  inst\|cpu\|Add17~45\|dataf " "     8.903      1.691 FF    IC  inst\|cpu\|Add17~45\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.914      1.011 FF  CELL  inst\|cpu\|Add17~45\|cout " "     9.914      1.011 FF  CELL  inst\|cpu\|Add17~45\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.914      0.000 FF    IC  inst\|cpu\|Add17~49\|cin " "     9.914      0.000 FF    IC  inst\|cpu\|Add17~49\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.914      0.000 FF  CELL  inst\|cpu\|Add17~49\|cout " "     9.914      0.000 FF  CELL  inst\|cpu\|Add17~49\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.914      0.000 FF    IC  inst\|cpu\|Add17~53\|cin " "     9.914      0.000 FF    IC  inst\|cpu\|Add17~53\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.259      0.345 FF  CELL  inst\|cpu\|Add17~53\|sumout " "    10.259      0.345 FF  CELL  inst\|cpu\|Add17~53\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.323      2.064 FF    IC  inst\|cpu\|dc_data_rd_port_addr\[5\]~6\|datac " "    12.323      2.064 FF    IC  inst\|cpu\|dc_data_rd_port_addr\[5\]~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.799      0.476 FF  CELL  inst\|cpu\|dc_data_rd_port_addr\[5\]~6\|combout " "    12.799      0.476 FF  CELL  inst\|cpu\|dc_data_rd_port_addr\[5\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.654      3.855 FF    IC  inst\|cpu\|first_nios2_system_cpu_dc_data\|the_altsyncram\|auto_generated\|ram_block1a53\|portbaddr\[5\] " "    16.654      3.855 FF    IC  inst\|cpu\|first_nios2_system_cpu_dc_data\|the_altsyncram\|auto_generated\|ram_block1a53\|portbaddr\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.330      0.676 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a53~portb_address_reg5 " "    17.330      0.676 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a53~portb_address_reg5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.348      6.348  R        clock network delay " "    26.348      6.348  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.021      0.673           clock pessimism removed " "    27.021      0.673           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.921     -0.100           clock uncertainty " "    26.921     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.921      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a53~portb_address_reg5 " "    26.921      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a53~portb_address_reg5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.330 " "Data Arrival Time  :    17.330" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.921 " "Data Required Time :    26.921" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.591  " "Slack              :     9.591 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529229 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421529229 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.440 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.440" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529241 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421529241 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 23.440  " "Path #1: Setup slack is 23.440 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altera_internal_jtag~FF_13 " "From Node    : altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.529      2.529  F        clock network delay " "    52.529      2.529  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.529      0.000     uTco  altera_internal_jtag~FF_13 " "    52.529      0.000     uTco  altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.456      0.927 RR  CELL  altera_internal_jtag\|tdo " "    53.456      0.927 RR  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.456      0.000 RR    IC  altera_reserved_tdo~output\|i " "    53.456      0.000 RR    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.250      2.794 RR  CELL  altera_reserved_tdo~output\|o " "    56.250      2.794 RR  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.250      0.000 RR  CELL  altera_reserved_tdo " "    56.250      0.000 RR  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.690     -0.310           clock uncertainty " "    99.690     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    79.690    -20.000  R  oExt  altera_reserved_tdo " "    79.690    -20.000  R  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    56.250 " "Data Arrival Time  :    56.250" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    79.690 " "Data Required Time :    79.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    23.440  " "Slack              :    23.440 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529241 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421529241 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.111 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.111" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529300 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421529300 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.111  " "Path #1: Hold slack is 0.111 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.000010000 " "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.000010000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5 " "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.095      6.095  R        clock network delay " "     6.095      6.095  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.095      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.000010000 " "     6.095      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.000010000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.095      0.000 RR  CELL  inst\|sdram\|m_state.000010000\|q " "     6.095      0.000 RR  CELL  inst\|sdram\|m_state.000010000\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.851      0.756 RR    IC  inst\|sdram\|oe~_Duplicate_5\|sload " "     6.851      0.756 RR    IC  inst\|sdram\|oe~_Duplicate_5\|sload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.567      0.716 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5 " "     7.567      0.716 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.476      8.476  R        clock network delay " "     8.476      8.476  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.456     -1.020           clock pessimism removed " "     7.456     -1.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.456      0.000           clock uncertainty " "     7.456      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.456      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5 " "     7.456      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.567 " "Data Arrival Time  :     7.567" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.456 " "Data Required Time :     7.456" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.111  " "Slack              :     0.111 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529300 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421529300 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.269 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.269" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529307 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421529307 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.269  " "Path #1: Hold slack is 0.269 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[9\] " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[8\] " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.159      2.159  R        clock network delay " "     2.159      2.159  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.159      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[9\] " "     2.159      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.159      0.000 RR  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[9\]\|q " "     2.159      0.000 RR  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[9\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.389      0.230 RR    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~46\|datad " "     2.389      0.230 RR    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~46\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.553      0.164 RR  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~46\|combout " "     2.553      0.164 RR  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~46\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.553      0.000 RR    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[8\]\|d " "     2.553      0.000 RR    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[8\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.610      0.057 RR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[8\] " "     2.610      0.057 RR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.500      2.500  R        clock network delay " "     2.500      2.500  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.341     -0.159           clock pessimism removed " "     2.341     -0.159           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.341      0.000           clock uncertainty " "     2.341      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.341      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[8\] " "     2.341      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.610 " "Data Arrival Time  :     2.610" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.341 " "Data Required Time :     2.341" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.269  " "Slack              :     0.269 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529309 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421529309 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.969 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.969" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529330 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421529330 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 13.969  " "Path #1: Recovery slack is 13.969 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|M_valid_mem_d1 " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|M_valid_mem_d1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.241      7.241  R        clock network delay " "     7.241      7.241  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.241      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     7.241      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.241      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     7.241      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.239      4.998 FF    IC  inst\|cpu\|M_valid_mem_d1\|clrn " "    12.239      4.998 FF    IC  inst\|cpu\|M_valid_mem_d1\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.698      0.459 FR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|M_valid_mem_d1 " "    12.698      0.459 FR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|M_valid_mem_d1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.094      6.094  R        clock network delay " "    26.094      6.094  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.767      0.673           clock pessimism removed " "    26.767      0.673           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.667     -0.100           clock uncertainty " "    26.667     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.667      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|M_valid_mem_d1 " "    26.667      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|M_valid_mem_d1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.698 " "Data Arrival Time  :    12.698" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.667 " "Data Required Time :    26.667" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.969  " "Slack              :    13.969 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529330 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421529330 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.592 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.592" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529336 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421529336 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 47.592  " "Path #1: Recovery slack is 47.592 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate " "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.080      2.080  R        clock network delay " "     2.080      2.080  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.080      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     2.080      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.080      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     2.080      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.843      1.763 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn " "     3.843      1.763 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.302      0.459 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate " "     4.302      0.459 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.112      2.112  F        clock network delay " "    52.112      2.112  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.204      0.092           clock pessimism removed " "    52.204      0.092           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.894     -0.310           clock uncertainty " "    51.894     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.894      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate " "    51.894      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.302 " "Data Arrival Time  :     4.302" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.894 " "Data Required Time :    51.894" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    47.592  " "Slack              :    47.592 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529336 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421529336 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.268 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.268" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529352 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421529352 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.268  " "Path #1: Removal slack is 0.268 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_6 " "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.072      6.072  R        clock network delay " "     6.072      6.072  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.072      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "     6.072      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.072      0.000 RR  CELL  inst\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\|q " "     6.072      0.000 RR  CELL  inst\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.446      1.374 RR    IC  inst\|sdram\|oe~_Duplicate_6\|aload " "     7.446      1.374 RR    IC  inst\|sdram\|oe~_Duplicate_6\|aload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.099      0.653 RF  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_6 " "     8.099      0.653 RF  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.504      8.504  R        clock network delay " "     8.504      8.504  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.831     -0.673           clock pessimism removed " "     7.831     -0.673           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.831      0.000           clock uncertainty " "     7.831      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.831      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_6 " "     7.831      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.099 " "Data Arrival Time  :     8.099" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.831 " "Data Required Time :     7.831" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.268  " "Slack              :     0.268 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529352 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529352 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421529352 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.838 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.838" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529361 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421529361 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.838  " "Path #1: Removal slack is 0.838 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|tck_t_dav " "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|tck_t_dav" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.816      1.816  R        clock network delay " "     1.816      1.816  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.816      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.816      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.816      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.816      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.678      0.862 RR    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|tck_t_dav\|clrn " "     2.678      0.862 RR    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|tck_t_dav\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.091      0.413 RF  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|tck_t_dav " "     3.091      0.413 RF  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|tck_t_dav" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.293      2.293  R        clock network delay " "     2.293      2.293  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.253     -0.040           clock pessimism removed " "     2.253     -0.040           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.253      0.000           clock uncertainty " "     2.253      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.253      0.000      uTh  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|tck_t_dav " "     2.253      0.000      uTh  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|tck_t_dav" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.091 " "Data Arrival Time  :     3.091" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.253 " "Data Required Time :     2.253" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.838  " "Slack              :     0.838 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421529361 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421529361 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1583421529366 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1583421529773 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1583421534603 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583421535349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583421535349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583421535349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qmf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qmf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583421535349 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1583421535349 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421535472 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1583421535475 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421535475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.797 " "Worst-case setup slack is 12.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421535559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421535559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.797               0.000 sopc_clk  " "   12.797               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421535559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.357               0.000 altera_reserved_tck  " "   25.357               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421535559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583421535559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.102 " "Worst-case hold slack is 0.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421535642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421535642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102               0.000 altera_reserved_tck  " "    0.102               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421535642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 sopc_clk  " "    0.105               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421535642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583421535642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.581 " "Worst-case recovery slack is 15.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421535684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421535684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.581               0.000 sopc_clk  " "   15.581               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421535684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.700               0.000 altera_reserved_tck  " "   48.700               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421535684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583421535684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.214 " "Worst-case removal slack is 0.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421535724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421535724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.214               0.000 sopc_clk  " "    0.214               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421535724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 altera_reserved_tck  " "    0.460               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421535724 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583421535724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.496 " "Worst-case minimum pulse width slack is 8.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421535761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421535761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.496               0.000 sopc_clk  " "    8.496               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421535761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.778               0.000 altera_reserved_tck  " "   48.778               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421535761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583421535761 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583421535805 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583421535805 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583421535805 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583421535805 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583421535805 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.408 ns " "Worst Case Available Settling Time: 19.408 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583421535805 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583421535805 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583421535805 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583421535805 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583421535805 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583421535805 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421535805 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 12.797 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 12.797" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535893 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421535893 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 12.797  " "Path #1: Setup slack is 12.797 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|E_src1\[5\] " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|E_src1\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a53~portb_address_reg5 " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a53~portb_address_reg5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.954      3.954  R        clock network delay " "     3.954      3.954  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.954      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|E_src1\[5\] " "     3.954      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|E_src1\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.954      0.000 FF  CELL  inst\|cpu\|E_src1\[5\]\|q " "     3.954      0.000 FF  CELL  inst\|cpu\|E_src1\[5\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.283      1.329 FF    IC  inst\|cpu\|Add17~45\|dataf " "     5.283      1.329 FF    IC  inst\|cpu\|Add17~45\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.694      0.411 FF  CELL  inst\|cpu\|Add17~45\|cout " "     5.694      0.411 FF  CELL  inst\|cpu\|Add17~45\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.694      0.000 FF    IC  inst\|cpu\|Add17~49\|cin " "     5.694      0.000 FF    IC  inst\|cpu\|Add17~49\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.694      0.000 FF  CELL  inst\|cpu\|Add17~49\|cout " "     5.694      0.000 FF  CELL  inst\|cpu\|Add17~49\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.694      0.000 FF    IC  inst\|cpu\|Add17~53\|cin " "     5.694      0.000 FF    IC  inst\|cpu\|Add17~53\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.832      0.138 FF  CELL  inst\|cpu\|Add17~53\|sumout " "     5.832      0.138 FF  CELL  inst\|cpu\|Add17~53\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.428      1.596 FF    IC  inst\|cpu\|dc_data_rd_port_addr\[5\]~6\|datac " "     7.428      1.596 FF    IC  inst\|cpu\|dc_data_rd_port_addr\[5\]~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.627      0.199 FF  CELL  inst\|cpu\|dc_data_rd_port_addr\[5\]~6\|combout " "     7.627      0.199 FF  CELL  inst\|cpu\|dc_data_rd_port_addr\[5\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.623      2.996 FF    IC  inst\|cpu\|first_nios2_system_cpu_dc_data\|the_altsyncram\|auto_generated\|ram_block1a53\|portbaddr\[5\] " "    10.623      2.996 FF    IC  inst\|cpu\|first_nios2_system_cpu_dc_data\|the_altsyncram\|auto_generated\|ram_block1a53\|portbaddr\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.989      0.366 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a53~portb_address_reg5 " "    10.989      0.366 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a53~portb_address_reg5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.489      3.489  R        clock network delay " "    23.489      3.489  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.886      0.397           clock pessimism removed " "    23.886      0.397           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.786     -0.100           clock uncertainty " "    23.786     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.786      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a53~portb_address_reg5 " "    23.786      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a53~portb_address_reg5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.989 " "Data Arrival Time  :    10.989" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.786 " "Data Required Time :    23.786" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    12.797  " "Slack              :    12.797 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535895 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421535895 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.357 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.357" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535903 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421535903 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 25.357  " "Path #1: Setup slack is 25.357 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535904 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altera_internal_jtag~FF_13 " "From Node    : altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535904 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535904 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535904 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535904 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535904 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535904 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535904 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535904 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535904 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535904 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.719      1.719  F        clock network delay " "    51.719      1.719  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535904 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.719      0.000     uTco  altera_internal_jtag~FF_13 " "    51.719      0.000     uTco  altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535904 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.145      0.426 FF  CELL  altera_internal_jtag\|tdo " "    52.145      0.426 FF  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535904 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.145      0.000 FF    IC  altera_reserved_tdo~output\|i " "    52.145      0.000 FF    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535904 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.333      2.188 FF  CELL  altera_reserved_tdo~output\|o " "    54.333      2.188 FF  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535904 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.333      0.000 FF  CELL  altera_reserved_tdo " "    54.333      0.000 FF  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535904 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535904 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535904 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535904 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535904 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535904 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535904 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535904 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.690     -0.310           clock uncertainty " "    99.690     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535904 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    79.690    -20.000  F  oExt  altera_reserved_tdo " "    79.690    -20.000  F  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535904 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535904 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    54.333 " "Data Arrival Time  :    54.333" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535904 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    79.690 " "Data Required Time :    79.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535904 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    25.357  " "Slack              :    25.357 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535904 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535904 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535904 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421535904 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.102 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.102" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535912 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421535912 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.102  " "Path #1: Hold slack is 0.102 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[9\] " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[8\] " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.132      1.132  R        clock network delay " "     1.132      1.132  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.132      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[9\] " "     1.132      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.132      0.000 RR  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[9\]\|q " "     1.132      0.000 RR  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[9\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.269      0.137 RR    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~46\|datad " "     1.269      0.137 RR    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~46\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.355      0.086 RR  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~46\|combout " "     1.355      0.086 RR  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~46\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.355      0.000 RR    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[8\]\|d " "     1.355      0.000 RR    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[8\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.380      0.025 RR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[8\] " "     1.380      0.025 RR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.372      1.372  R        clock network delay " "     1.372      1.372  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.278     -0.094           clock pessimism removed " "     1.278     -0.094           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.278      0.000           clock uncertainty " "     1.278      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.278      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[8\] " "     1.278      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.380 " "Data Arrival Time  :     1.380" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.278 " "Data Required Time :     1.278" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.102  " "Slack              :     0.102 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535912 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421535912 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.105 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.105" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535974 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421535974 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.105  " "Path #1: Hold slack is 0.105 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.000010000 " "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.000010000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5 " "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.336      3.336  R        clock network delay " "     3.336      3.336  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.336      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.000010000 " "     3.336      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.000010000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.336      0.000 RR  CELL  inst\|sdram\|m_state.000010000\|q " "     3.336      0.000 RR  CELL  inst\|sdram\|m_state.000010000\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.793      0.457 RR    IC  inst\|sdram\|oe~_Duplicate_5\|sload " "     3.793      0.457 RR    IC  inst\|sdram\|oe~_Duplicate_5\|sload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.149      0.356 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5 " "     4.149      0.356 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.626      4.626  R        clock network delay " "     4.626      4.626  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.044     -0.582           clock pessimism removed " "     4.044     -0.582           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.044      0.000           clock uncertainty " "     4.044      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.044      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5 " "     4.044      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.149 " "Data Arrival Time  :     4.149" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.044 " "Data Required Time :     4.044" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.105  " "Slack              :     0.105 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535976 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421535976 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.581 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.581" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535997 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421535997 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 15.581  " "Path #1: Recovery slack is 15.581 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|M_valid_mem_d1 " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|M_valid_mem_d1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.967      3.967  R        clock network delay " "     3.967      3.967  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.967      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.967      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.967      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     3.967      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.816      3.849 FF    IC  inst\|cpu\|M_valid_mem_d1\|clrn " "     7.816      3.849 FF    IC  inst\|cpu\|M_valid_mem_d1\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.047      0.231 FR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|M_valid_mem_d1 " "     8.047      0.231 FR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|M_valid_mem_d1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.331      3.331  R        clock network delay " "    23.331      3.331  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.728      0.397           clock pessimism removed " "    23.728      0.397           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.628     -0.100           clock uncertainty " "    23.628     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.628      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|M_valid_mem_d1 " "    23.628      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|M_valid_mem_d1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.047 " "Data Arrival Time  :     8.047" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.628 " "Data Required Time :    23.628" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.581  " "Slack              :    15.581 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421535997 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421535997 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.700 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.700" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536003 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421536003 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 48.700  " "Path #1: Recovery slack is 48.700 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate " "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.061      1.061  R        clock network delay " "     1.061      1.061  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.061      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.061      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.061      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.061      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.352      1.291 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn " "     2.352      1.291 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.583      0.231 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate " "     2.583      0.231 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.546      1.546  F        clock network delay " "    51.546      1.546  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.593      0.047           clock pessimism removed " "    51.593      0.047           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.283     -0.310           clock uncertainty " "    51.283     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.283      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate " "    51.283      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.583 " "Data Arrival Time  :     2.583" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.283 " "Data Required Time :    51.283" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    48.700  " "Slack              :    48.700 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536003 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421536003 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.214 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.214" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536018 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421536018 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.214  " "Path #1: Removal slack is 0.214 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[14\] " "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.324      3.324  R        clock network delay " "     3.324      3.324  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.324      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "     3.324      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.324      0.000 RR  CELL  inst\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\|q " "     3.324      0.000 RR  CELL  inst\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.136      0.812 RR    IC  inst\|sdram\|za_data\[14\]\|clrn " "     4.136      0.812 RR    IC  inst\|sdram\|za_data\[14\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.299      0.163 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[14\] " "     4.299      0.163 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.482      4.482  R        clock network delay " "     4.482      4.482  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.085     -0.397           clock pessimism removed " "     4.085     -0.397           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.085      0.000           clock uncertainty " "     4.085      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.085      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[14\] " "     4.085      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.299 " "Data Arrival Time  :     4.299" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.085 " "Data Required Time :     4.085" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.214  " "Slack              :     0.214 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536020 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421536020 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.460 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.460" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536024 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421536024 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.460  " "Path #1: Removal slack is 0.460 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|tck_t_dav " "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|tck_t_dav" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.871      0.871  R        clock network delay " "     0.871      0.871  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.871      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     0.871      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.871      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     0.871      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.435      0.564 RR    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|tck_t_dav\|clrn " "     1.435      0.564 RR    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|tck_t_dav\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.641      0.206 RF  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|tck_t_dav " "     1.641      0.206 RF  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|tck_t_dav" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.199      1.199  R        clock network delay " "     1.199      1.199  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.181     -0.018           clock pessimism removed " "     1.181     -0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.181      0.000           clock uncertainty " "     1.181      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.181      0.000      uTh  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|tck_t_dav " "     1.181      0.000      uTh  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|tck_t_dav" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.641 " "Data Arrival Time  :     1.641" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.181 " "Data Required Time :     1.181" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.460  " "Slack              :     0.460 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421536024 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421536024 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1583421536031 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583421536708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583421536708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583421536708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qmf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qmf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583421536708 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1583421536708 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421536829 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1583421536832 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421536832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.654 " "Worst-case setup slack is 13.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421536915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421536915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.654               0.000 sopc_clk  " "   13.654               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421536915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.535               0.000 altera_reserved_tck  " "   25.535               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421536915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583421536915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.065 " "Worst-case hold slack is 0.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421537006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421537006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.065               0.000 sopc_clk  " "    0.065               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421537006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 altera_reserved_tck  " "    0.086               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421537006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583421537006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.142 " "Worst-case recovery slack is 16.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421537049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421537049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.142               0.000 sopc_clk  " "   16.142               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421537049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.962               0.000 altera_reserved_tck  " "   48.962               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421537049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583421537049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.166 " "Worst-case removal slack is 0.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421537091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421537091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 sopc_clk  " "    0.166               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421537091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 altera_reserved_tck  " "    0.399               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421537091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583421537091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.452 " "Worst-case minimum pulse width slack is 8.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421537121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421537121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.452               0.000 sopc_clk  " "    8.452               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421537121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.765               0.000 altera_reserved_tck  " "   48.765               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583421537121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583421537121 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583421537165 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583421537165 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583421537165 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583421537165 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583421537165 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.428 ns " "Worst Case Available Settling Time: 19.428 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583421537165 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583421537165 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583421537165 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583421537165 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583421537165 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583421537165 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421537165 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.654 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.654" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537244 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421537244 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 13.654  " "Path #1: Setup slack is 13.654 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|E_src1\[5\] " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|E_src1\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a53~portb_address_reg5 " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a53~portb_address_reg5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.830      3.830  R        clock network delay " "     3.830      3.830  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.830      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|E_src1\[5\] " "     3.830      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|E_src1\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.830      0.000 FF  CELL  inst\|cpu\|E_src1\[5\]\|q " "     3.830      0.000 FF  CELL  inst\|cpu\|E_src1\[5\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.970      1.140 FF    IC  inst\|cpu\|Add17~45\|dataf " "     4.970      1.140 FF    IC  inst\|cpu\|Add17~45\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.375      0.405 FF  CELL  inst\|cpu\|Add17~45\|cout " "     5.375      0.405 FF  CELL  inst\|cpu\|Add17~45\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.375      0.000 FF    IC  inst\|cpu\|Add17~49\|cin " "     5.375      0.000 FF    IC  inst\|cpu\|Add17~49\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.375      0.000 FF  CELL  inst\|cpu\|Add17~49\|cout " "     5.375      0.000 FF  CELL  inst\|cpu\|Add17~49\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.375      0.000 FF    IC  inst\|cpu\|Add17~53\|cin " "     5.375      0.000 FF    IC  inst\|cpu\|Add17~53\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.515      0.140 FF  CELL  inst\|cpu\|Add17~53\|sumout " "     5.515      0.140 FF  CELL  inst\|cpu\|Add17~53\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.892      1.377 FF    IC  inst\|cpu\|dc_data_rd_port_addr\[5\]~6\|datac " "     6.892      1.377 FF    IC  inst\|cpu\|dc_data_rd_port_addr\[5\]~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.093      0.201 FF  CELL  inst\|cpu\|dc_data_rd_port_addr\[5\]~6\|combout " "     7.093      0.201 FF  CELL  inst\|cpu\|dc_data_rd_port_addr\[5\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.669      2.576 FF    IC  inst\|cpu\|first_nios2_system_cpu_dc_data\|the_altsyncram\|auto_generated\|ram_block1a53\|portbaddr\[5\] " "     9.669      2.576 FF    IC  inst\|cpu\|first_nios2_system_cpu_dc_data\|the_altsyncram\|auto_generated\|ram_block1a53\|portbaddr\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.030      0.361 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a53~portb_address_reg5 " "    10.030      0.361 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a53~portb_address_reg5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.415      3.415  R        clock network delay " "    23.415      3.415  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.784      0.369           clock pessimism removed " "    23.784      0.369           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.684     -0.100           clock uncertainty " "    23.684     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.684      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a53~portb_address_reg5 " "    23.684      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a53~portb_address_reg5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.030 " "Data Arrival Time  :    10.030" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.684 " "Data Required Time :    23.684" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.654  " "Slack              :    13.654 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537246 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421537246 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.535 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.535" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537254 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421537254 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 25.535  " "Path #1: Setup slack is 25.535 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altera_internal_jtag~FF_13 " "From Node    : altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.756      1.756  F        clock network delay " "    51.756      1.756  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.756      0.000     uTco  altera_internal_jtag~FF_13 " "    51.756      0.000     uTco  altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.242      0.486 RR  CELL  altera_internal_jtag\|tdo " "    52.242      0.486 RR  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.242      0.000 RR    IC  altera_reserved_tdo~output\|i " "    52.242      0.000 RR    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.155      1.913 RR  CELL  altera_reserved_tdo~output\|o " "    54.155      1.913 RR  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.155      0.000 RR  CELL  altera_reserved_tdo " "    54.155      0.000 RR  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.690     -0.310           clock uncertainty " "    99.690     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    79.690    -20.000  R  oExt  altera_reserved_tdo " "    79.690    -20.000  R  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    54.155 " "Data Arrival Time  :    54.155" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    79.690 " "Data Required Time :    79.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    25.535  " "Slack              :    25.535 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537255 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421537255 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.065 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.065" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537315 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421537315 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.065  " "Path #1: Hold slack is 0.065 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.000010000 " "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.000010000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5 " "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.242      3.242  R        clock network delay " "     3.242      3.242  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.242      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.000010000 " "     3.242      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.000010000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.242      0.000 RR  CELL  inst\|sdram\|m_state.000010000\|q " "     3.242      0.000 RR  CELL  inst\|sdram\|m_state.000010000\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.668      0.426 RR    IC  inst\|sdram\|oe~_Duplicate_5\|sload " "     3.668      0.426 RR    IC  inst\|sdram\|oe~_Duplicate_5\|sload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.013      0.345 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5 " "     4.013      0.345 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.502      4.502  R        clock network delay " "     4.502      4.502  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.948     -0.554           clock pessimism removed " "     3.948     -0.554           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.948      0.000           clock uncertainty " "     3.948      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.948      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5 " "     3.948      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.013 " "Data Arrival Time  :     4.013" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.948 " "Data Required Time :     3.948" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.065  " "Slack              :     0.065 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537315 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421537315 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.086 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.086" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537323 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537323 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421537323 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.086  " "Path #1: Hold slack is 0.086 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[9\] " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[8\] " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.025      1.025  R        clock network delay " "     1.025      1.025  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.025      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[9\] " "     1.025      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.025      0.000 RR  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[9\]\|q " "     1.025      0.000 RR  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[9\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.149      0.124 RR    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~46\|datad " "     1.149      0.124 RR    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~46\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.230      0.081 RR  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~46\|combout " "     1.230      0.081 RR  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~46\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.230      0.000 RR    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[8\]\|d " "     1.230      0.000 RR    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[8\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.254      0.024 RR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[8\] " "     1.254      0.024 RR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.252      1.252  R        clock network delay " "     1.252      1.252  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.168     -0.084           clock pessimism removed " "     1.168     -0.084           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.168      0.000           clock uncertainty " "     1.168      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.168      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[8\] " "     1.168      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.254 " "Data Arrival Time  :     1.254" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.168 " "Data Required Time :     1.168" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.086  " "Slack              :     0.086 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537324 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421537324 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.142 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.142" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537343 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537343 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421537343 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 16.142  " "Path #1: Recovery slack is 16.142 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|M_valid_mem_d1 " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|M_valid_mem_d1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.840      3.840  R        clock network delay " "     3.840      3.840  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.840      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.840      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.840      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     3.840      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.150      3.310 FF    IC  inst\|cpu\|M_valid_mem_d1\|clrn " "     7.150      3.310 FF    IC  inst\|cpu\|M_valid_mem_d1\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.366      0.216 FR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|M_valid_mem_d1 " "     7.366      0.216 FR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|M_valid_mem_d1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.239      3.239  R        clock network delay " "    23.239      3.239  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.608      0.369           clock pessimism removed " "    23.608      0.369           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.508     -0.100           clock uncertainty " "    23.508     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.508      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|M_valid_mem_d1 " "    23.508      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|M_valid_mem_d1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.366 " "Data Arrival Time  :     7.366" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.508 " "Data Required Time :    23.508" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    16.142  " "Slack              :    16.142 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537345 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421537345 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.962 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.962" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537349 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421537349 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 48.962  " "Path #1: Recovery slack is 48.962 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.974      0.974  R        clock network delay " "     0.974      0.974  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.974      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     0.974      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.974      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     0.974      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.092      1.118 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn " "     2.092      1.118 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.308      0.216 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "     2.308      0.216 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.537      1.537  F        clock network delay " "    51.537      1.537  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.580      0.043           clock pessimism removed " "    51.580      0.043           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.270     -0.310           clock uncertainty " "    51.270     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.270      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "    51.270      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.308 " "Data Arrival Time  :     2.308" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.270 " "Data Required Time :    51.270" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    48.962  " "Slack              :    48.962 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537349 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421537349 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.166 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.166" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537365 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421537365 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.166  " "Path #1: Removal slack is 0.166 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[14\] " "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.231      3.231  R        clock network delay " "     3.231      3.231  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.231      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "     3.231      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.231      0.000 RR  CELL  inst\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\|q " "     3.231      0.000 RR  CELL  inst\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.000      0.769 RR    IC  inst\|sdram\|za_data\[14\]\|clrn " "     4.000      0.769 RR    IC  inst\|sdram\|za_data\[14\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.160      0.160 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[14\] " "     4.160      0.160 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.363      4.363  R        clock network delay " "     4.363      4.363  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.994     -0.369           clock pessimism removed " "     3.994     -0.369           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.994      0.000           clock uncertainty " "     3.994      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.994      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[14\] " "     3.994      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.160 " "Data Arrival Time  :     4.160" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.994 " "Data Required Time :     3.994" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.166  " "Slack              :     0.166 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537367 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421537367 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.399 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.399" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537371 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537371 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421537371 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.399  " "Path #1: Removal slack is 0.399 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|tck_t_dav " "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|tck_t_dav" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.790      0.790  R        clock network delay " "     0.790      0.790  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.790      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     0.790      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.790      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     0.790      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.290      0.500 RR    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|tck_t_dav\|clrn " "     1.290      0.500 RR    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|tck_t_dav\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.483      0.193 RF  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|tck_t_dav " "     1.483      0.193 RF  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|tck_t_dav" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.102      1.102  R        clock network delay " "     1.102      1.102  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.084     -0.018           clock pessimism removed " "     1.084     -0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.084      0.000           clock uncertainty " "     1.084      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.084      0.000      uTh  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|tck_t_dav " "     1.084      0.000      uTh  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|tck_t_dav" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.483 " "Data Arrival Time  :     1.483" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.084 " "Data Required Time :     1.084" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.399  " "Slack              :     0.399 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537373 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583421537373 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583421537373 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1583421539896 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1583421539897 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5432 " "Peak virtual memory: 5432 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583421540406 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 05 15:19:00 2020 " "Processing ended: Thu Mar 05 15:19:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583421540406 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583421540406 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583421540406 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1583421540406 ""}
