
5. Printing statistics.

=== $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram ===

   Number of wires:                  9
   Number of wire bits:            836
   Number of public wires:           5
   Number of public wire bits:     338
   Number of memories:               1
   Number of memory bits:         1944
   Number of processes:              0
   Number of cells:                  6
     $dffe                           1
     $memrd                          1
     $memwr_v2                       1
     $mux                            3

=== counter_31_2 ===

   Number of wires:                  7
   Number of wire bits:             64
   Number of public wires:           4
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add                            1
     $le                             1
     $mux                            1
     $sdffe                          1

=== counter_63_1 ===

   Number of wires:                  7
   Number of wire bits:             64
   Number of public wires:           4
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add                            1
     $le                             1
     $mux                            1
     $sdffe                          1

=== stage3_parameter_buffer_18_2_16_64_2048 ===

   Number of wires:                 45
   Number of wire bits:            727
   Number of public wires:          43
   Number of public wire bits:     694
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                            1
     $and                            1
     $eq                             1
     counter_31_2                    1
     counter_63_1                    1
     weight_buffer_18_9_2_64_2048_Wym_imag_half_0      1
     weight_buffer_18_9_2_64_2048_Wym_real_half_0      1

=== weight_buffer_18_9_2_64_2048_Wym_imag_half_0 ===

   Number of wires:                 28
   Number of wire bits:            716
   Number of public wires:          27
   Number of public wire bits:     705
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                            1
     $dff                            2
     $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      2

=== weight_buffer_18_9_2_64_2048_Wym_real_half_0 ===

   Number of wires:                 28
   Number of wire bits:            716
   Number of public wires:          27
   Number of public wire bits:     705
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                            1
     $dff                            2
     $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      2

=== design hierarchy ===

   stage3_parameter_buffer_18_2_16_64_2048      1
     counter_31_2                    1
     counter_63_1                    1
     weight_buffer_18_9_2_64_2048_Wym_imag_half_0      1
       $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      2
     weight_buffer_18_9_2_64_2048_Wym_real_half_0      1
       $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      2

   Number of wires:                151
   Number of wire bits:           5631
   Number of public wires:         125
   Number of public wire bits:    3490
   Number of memories:               4
   Number of memory bits:         7776
   Number of processes:              0
   Number of cells:                 41
     $add                            5
     $and                            1
     $dff                            4
     $dffe                           4
     $eq                             1
     $le                             2
     $memrd                          4
     $memwr_v2                       4
     $mux                           14
     $sdffe                          2

