m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/nfs/stak/users/gaizia/Documents/ECE574/HW3_2/Glitchy_FSM
T_opt
!s110 1587787017
VJlJMkZa13gfWWF;1`F>bb0
04 9 4 work tbglitchy fast 0
=1-14feb5d10927-5ea3b509-2a706-736d
o-quiet -auto_acc_if_foreign -work gl
Z1 tCvgOpt 0
n@_opt
OL;O;10.5;63
R0
vAND2X1
Z2 !s110 1587787361
!i10b 1
!s100 oDS_`fJ;J:^4jkTPiDUL_2
I?WbX2SE_4gAULgY08S>Ea3
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 d/nfs/stak/users/gaizia/Documents/ECE574/HW3/Glitchy_FSM
w1213164907
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X1.v
Z5 L0 27
Z6 OL;L;10.5;63
r1
!s85 0
31
Z7 !s108 1587787361.000000
Z8 !s107 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR3X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR3X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR2X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR2X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR3X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR3X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR2X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR2X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX32.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX16.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFSSRX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFSSRX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASRX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASRX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNARX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNARX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRSX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRSX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFARX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFARX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFNX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFNX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFNX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFNX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI22X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI22X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI222X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI222X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI221X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI221X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI21X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI21X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA22X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA22X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA222X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA222X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA221X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA221X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA21X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA21X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR4X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR4X0.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X0.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X0.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX32.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX16.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND4X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND4X0.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X0.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X0.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX41X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX41X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX21X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX21X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LNANDX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LNANDX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LATCHX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LATCHX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRQX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRQX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRNX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRNX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LARX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LARX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX32.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX16.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX0.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX32.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX16.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/HADDX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/HADDX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/FADDX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/FADDX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFSSRX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFSSRX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRQX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRQX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRNX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRNX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNARX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNARX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASRX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASRX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFARX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFARX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN3X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN2X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN1X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DEC24X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DEC24X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX16.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPRX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPRX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX16.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPRX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPRX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI22X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI22X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI222X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI222X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI221X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI221X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI21X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI21X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFNARX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFNARX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFARX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFARX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO22X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO22X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO222X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO222X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO221X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO221X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO21X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO21X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X1.v|src/tbglitchy.sv|src/glitchy.gate.v|
Z9 !s90 src/glitchy.gate.v|src/tbglitchy.sv|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO21X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO21X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO221X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO221X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO222X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO222X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO22X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO22X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFARX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFARX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFNARX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFNARX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI21X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI21X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI221X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI221X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI222X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI222X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI22X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI22X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPRX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPRX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX16.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPRX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPRX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX16.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DEC24X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DEC24X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN1X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN2X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN3X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFARX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFARX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASRX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASRX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNARX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNARX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRNX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRNX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRQX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRQX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFSSRX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFSSRX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/FADDX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/FADDX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/HADDX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/HADDX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX16.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX32.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX0.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX16.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX32.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LARX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LARX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRNX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRNX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRQX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRQX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LATCHX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LATCHX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LNANDX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LNANDX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX21X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX21X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX41X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX41X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X0.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X0.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND4X0.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND4X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX16.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX32.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X0.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X0.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR4X0.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR4X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA21X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA21X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA221X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA221X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA222X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA222X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA22X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA22X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI21X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI21X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI221X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI221X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI222X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI222X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI22X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI22X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFNX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFNX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFNX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFNX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFARX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFARX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRSX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRSX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNARX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNARX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASRX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASRX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFSSRX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFSSRX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX16.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX32.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR2X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR2X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR3X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR3X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR2X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR2X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR3X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR3X2.v|-work|gl|
!i113 0
Z10 o-work gl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
n@a@n@d2@x1
vAND2X2
R2
!i10b 1
!s100 kN`Dc1aIB:4dQeL`aM<1E0
In4Ih@91kL]ah;Sk:jB1BD1
R3
R4
w1213164908
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@a@n@d2@x2
vAND2X4
R2
!i10b 1
!s100 7?75^:AQEWoKh7GY2aHOC0
IO4^KL;OlJGQ7^JH`gfGQe3
R3
R4
Z11 w1213164909
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X4.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@a@n@d2@x4
vAND3X1
R2
!i10b 1
!s100 d]RHLba`Z]kOgm43=MW2W3
Ij<0[H]hQ^S[<2dMoCQ0WQ2
R3
R4
R11
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@a@n@d3@x1
vAND3X2
R2
!i10b 1
!s100 >gBJK3N3?=HNoWm9iTdYN1
I;;ETENj8R3IJSammB6o442
R3
R4
w1213164910
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@a@n@d3@x2
vAND3X4
R2
!i10b 1
!s100 2255fklcAVh;0J5n[L5`j1
I9g0JWnkcoLE^TLMO66CDZ0
R3
R4
w1213164911
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X4.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@a@n@d3@x4
vAND4X1
R2
!i10b 1
!s100 WiXfFQ_0a60a2f[Wc[oi33
I=d1o4IUhcFF5Q^2;zj3n?0
R3
R4
Z12 w1213164912
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@a@n@d4@x1
vAND4X2
R2
!i10b 1
!s100 PnN;jh:M[E1VDQ2a7C?9F2
IQ1mTnjiQ81:W:JCePm@H<0
R3
R4
R12
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@a@n@d4@x2
vAND4X4
R2
!i10b 1
!s100 ^C6<9R[m0[d35f[kDlPI?2
IS2h<C5KE^F1fPCzG9Vl;d0
R3
R4
w1213164913
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X4.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@a@n@d4@x4
vAO21X1
R2
!i10b 1
!s100 E3V9lTIC_28Al9NHWbn^W2
IPz66h1B[DKHzYO4DSTgR@3
R3
R4
w1213164914
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO21X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO21X1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@a@o21@x1
vAO21X2
R2
!i10b 1
!s100 EHoJbCKDIgDRAXeiHcQn31
ITIFEK6iA2HHN?ARM84Pgc3
R3
R4
Z13 w1213164915
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO21X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO21X2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@a@o21@x2
vAO221X1
R2
!i10b 1
!s100 IF56]h2b1:_Q4U3<M3aVT2
IkK:kHWf;fGO]AInDhLAmZ3
R3
R4
R13
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO221X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO221X1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@a@o221@x1
vAO221X2
R2
!i10b 1
!s100 JodMNcKLGI2CbR?7jSLIE0
IQzRbT:ZFlKmfRHY07kMLR3
R3
R4
w1213164916
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO221X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO221X2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@a@o221@x2
vAO222X1
R2
!i10b 1
!s100 [6K:dkEhH7af^`RSTBAL?2
I9C?IBC8m8GPX]WoXL>WZW0
R3
R4
w1213164917
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO222X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO222X1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@a@o222@x1
vAO222X2
R2
!i10b 1
!s100 ]gi9Z?WRA@0^ibKS1cle]0
ImjV=o_C4<nM]jol[b_[zX3
R3
R4
Z14 w1213164918
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO222X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO222X2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@a@o222@x2
vAO22X1
R2
!i10b 1
!s100 UJC[G?LXSIRd7hRia?DcD1
IMR^am1eWQgTFbQ1J<VSRZ3
R3
R4
R14
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO22X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO22X1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@a@o22@x1
vAO22X2
R2
!i10b 1
!s100 [hIROBY`3cz=99I;F9?id1
IAjdN1eXV9;GUVZn8g3<TI2
R3
R4
w1213164919
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO22X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO22X2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@a@o22@x2
vAOBUFX1
R2
!i10b 1
!s100 dRKiX@84^@fEk]kzg1zP02
IkH0ZGm_;ZVjKTjm8IGjDz1
R3
R4
w1213164920
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@a@o@b@u@f@x1
vAOBUFX2
R2
!i10b 1
!s100 nAhTNHm>=fS3nlS?]4M^z3
I5Pk29jm6D4=5chF]YkUPN2
R3
R4
Z15 w1213164921
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@a@o@b@u@f@x2
vAOBUFX4
R2
!i10b 1
!s100 M9j?:?z[50EIBl4AI@`5Z1
Ie0E9QCEoEJl];KCPM2OTJ3
R3
R4
R15
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX4.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@a@o@b@u@f@x4
vAODFFARX1
R2
!i10b 1
!s100 e1XXj=DVm;OcGI9eI?YQl2
IS4>l]DQY8339eB>0;Db8g3
R3
R4
Z16 w1213164922
Z17 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFARX1.v
Z18 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFARX1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@a@o@d@f@f@a@r@x1
vAODFFARX2
R2
!i10b 1
!s100 KkeDm^DIc;O_QD5e5EFEH2
ILc;nc?jF6l6>61MnezE=:3
R3
R4
Z19 w1213164923
Z20 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFARX2.v
Z21 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFARX2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@a@o@d@f@f@a@r@x2
vAODFFNARX1
R2
!i10b 1
!s100 j[7<:kVhD2k]BDeL96c@k2
IS:SJ6jB1I<;9]OE0K:^Zl3
R3
R4
R19
Z22 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFNARX1.v
Z23 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFNARX1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@a@o@d@f@f@n@a@r@x1
vAODFFNARX2
R2
!i10b 1
!s100 ^RLToah6cNJJQIT?n_k@I1
I0D=FOHJnBoMR>;OAGehnm3
R3
R4
Z24 w1213164924
Z25 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFNARX2.v
Z26 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFNARX2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@a@o@d@f@f@n@a@r@x2
vAOI21X1
R2
!i10b 1
!s100 eNRI85EG^c?We6Bk84P4D2
I9bB3=eWnH>LlEkd[gS`H33
R3
R4
w1213164925
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI21X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI21X1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@a@o@i21@x1
vAOI21X2
R2
!i10b 1
!s100 [XzAUFZE3<a75XSOHl1642
Ic@Zzhl0`jKMVC;<CPXTG32
R3
R4
Z27 w1213164926
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI21X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI21X2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@a@o@i21@x2
vAOI221X1
R2
!i10b 1
!s100 U9UXj?4Y@IjNdS5Jg@R]A2
IP1_ojeCSKMc5aLJTVfc@]0
R3
R4
R27
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI221X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI221X1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@a@o@i221@x1
vAOI221X2
R2
!i10b 1
!s100 eTPJ2U<R:cdDK6oR>Rk3`0
IFF4405k[>=0LoR:cI49aX1
R3
R4
w1213164927
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI221X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI221X2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@a@o@i221@x2
vAOI222X1
R2
!i10b 1
!s100 QJECK^REOS?f68`GLKg[;2
I8di?Y5kmd8jK281G[5^Z_1
R3
R4
w1213164928
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI222X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI222X1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@a@o@i222@x1
vAOI222X2
R2
!i10b 1
!s100 OGaCoBAGo7gcXF1lk[iH]1
I3dzOcb?4K`=lAidOUdU[b0
R3
R4
Z28 w1213164929
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI222X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI222X2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@a@o@i222@x2
vAOI22X1
R2
!i10b 1
!s100 N9dnSmlo@ZlKCDM3DinP=3
IX6KRH7G@7OBRhUee>i^[M3
R3
R4
R28
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI22X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI22X1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@a@o@i22@x1
vAOI22X2
R2
!i10b 1
!s100 >n?8YUQlcW:;BA3FGEQ2f3
IGbzf^SFA[Xb]PYCnMf@=@1
R3
R4
w1213164930
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI22X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI22X2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@a@o@i22@x2
vAOINVX1
R2
!i10b 1
!s100 W=[^4iRg:gm6PaLYd_SRi3
I3fK<e^O208n7mm2]7ESRN3
R3
R4
Z29 w1213164931
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@a@o@i@n@v@x1
vAOINVX2
R2
!i10b 1
!s100 UGaSh4;Xh4TO9ehZ3=g2i0
I=hAgR]d^zDBdXP4L;TAD81
R3
R4
R29
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@a@o@i@n@v@x2
vAOINVX4
R2
!i10b 1
!s100 e=Zfm4gd4o7f2S:gB46@a0
InVl0fQ44l;cQ4ihbQPXTz2
R3
R4
w1213164932
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX4.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@a@o@i@n@v@x4
vCGLNPRX2
R2
!i10b 1
!s100 PGIJAAY]Dl18D]X9MA26_2
Il`TAm]T16G[MR?JBM96Ma0
R3
R4
Z30 w1227255958
Z31 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPRX2.v
Z32 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPRX2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@c@g@l@n@p@r@x2
vCGLNPRX8
R2
!i10b 1
!s100 EXQI3N]5R_4bHG6[M1naD0
I=I438_W4^hzPfZ>MKSP<D2
R3
R4
Z33 w1227160717
Z34 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPRX8.v
Z35 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPRX8.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@c@g@l@n@p@r@x8
vCGLNPSX16
R2
!i10b 1
!s100 eYgg_cS_VK2^ObILhQ9Q^3
IV]Q6TMhP6VTlH3PEj[1W>2
R3
R4
Z36 w1227160719
Z37 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX16.v
Z38 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX16.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@c@g@l@n@p@s@x16
vCGLNPSX2
R2
!i10b 1
!s100 :kLnQDTCB[A7izMe8lLa<3
I5;PmCXnMzl3P`=94R?DHT2
R3
R4
Z39 w1227160716
Z40 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX2.v
Z41 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@c@g@l@n@p@s@x2
vCGLNPSX4
R2
!i10b 1
!s100 ERD[m[g]6Ca8fMX5AOoKP3
IOh`BbaJOH`AOD9E1Ce3><0
R3
R4
R36
Z42 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX4.v
Z43 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX4.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@c@g@l@n@p@s@x4
vCGLNPSX8
R2
!i10b 1
!s100 `jjlUm1R;>BAB^L;@`0V90
IVOMHQBADf=cV:DD1A?WgM3
R3
R4
Z44 w1227160715
Z45 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX8.v
Z46 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX8.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@c@g@l@n@p@s@x8
vCGLPPRX2
R2
!i10b 1
!s100 HXCMaKiTn@5<8OADEL:_A2
IP030z8k4oYmVHVnfVF4]h1
R3
R4
Z47 w1227160718
Z48 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPRX2.v
Z49 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPRX2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@c@g@l@p@p@r@x2
vCGLPPRX8
R2
!i10b 1
!s100 k@0B1m9LbRS1<S9c<F[@Z3
IDTk1DzJ>?Fnm6I@U>YWaZ0
R3
R4
R44
Z50 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPRX8.v
Z51 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPRX8.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@c@g@l@p@p@r@x8
vCGLPPSX16
R2
!i10b 1
!s100 Q7XFg^g[d[I6F4j38o39<2
IN<lmRMPB`Z`Y_Jl=K1eho0
R3
R4
R33
Z52 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX16.v
Z53 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX16.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@c@g@l@p@p@s@x16
vCGLPPSX2
R2
!i10b 1
!s100 5=jEd6U1]de`J8>P=;9^N3
I]XJcS5QeI8[KGKTo7F^902
R3
R4
Z54 w1227160711
Z55 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX2.v
Z56 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@c@g@l@p@p@s@x2
vCGLPPSX4
R2
!i10b 1
!s100 T9ngZS4=j9Bo`eDGe2AKS1
IKHeGHf^i:Q<ndAac:^l`J0
R3
R4
Z57 w1227160713
Z58 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX4.v
Z59 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX4.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@c@g@l@p@p@s@x4
vCGLPPSX8
R2
!i10b 1
!s100 cSUWmMV]@BlL1[7SFPn[90
IbzGCF677aj^Ld5k`JgF4`1
R3
R4
Z60 w1227160750
Z61 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX8.v
Z62 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX8.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@c@g@l@p@p@s@x8
vDEC24X1
R2
!i10b 1
!s100 P24@28dJS56NX=`:G0?4O1
I3^;MWmV_:EiF:A:l=lCV>2
R3
R4
Z63 w1213164942
Z64 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DEC24X1.v
Z65 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DEC24X1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@d@e@c24@x1
vDEC24X2
R2
!i10b 1
!s100 C2gmgc:l1BJlBhiJ1jQF_3
IGH`7GL:EUzki;H=oZQOac2
R3
R4
Z66 w1213164943
Z67 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DEC24X2.v
Z68 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DEC24X2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@d@e@c24@x2
vDELLN1X2
R2
!i10b 1
!s100 `J[j89<d@IHdXMULcHkO@3
INkYP[KNC^HR=LmF56GiSa0
R3
R4
R66
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN1X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN1X2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@d@e@l@l@n1@x2
vDELLN2X2
R2
!i10b 1
!s100 BUDnSK`2M8]P7GAY_=6?B1
I02_A53JR>GoOQ4iV58P9j1
R3
R4
w1213164944
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN2X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN2X2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@d@e@l@l@n2@x2
vDELLN3X2
R2
!i10b 1
!s100 :MhfjS1d_VKVZBf5_CSmT3
I7zA;_ZL0TWDW2ghgQEe@j1
R3
R4
w1213164945
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN3X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN3X2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@d@e@l@l@n3@x2
vDFFARX1
R2
!i10b 1
!s100 0X[]N`79NzeSOYlk9nX^Q0
IlFcKc5ZB=7Zim1B7_gjmi2
R3
R4
Z69 w1213164946
Z70 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFARX1.v
Z71 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFARX1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@d@f@f@a@r@x1
vDFFARX2
R2
!i10b 1
!s100 9@?;ZCA7UA;fFZNzF3i_`0
I:eI^7Wo0oHJ5Igf:`>05b0
R3
R4
R69
Z72 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFARX2.v
Z73 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFARX2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@d@f@f@a@r@x2
vDFFASRX1
R2
!i10b 1
!s100 P1:OifmT=kM^J`]mZJJJ10
IbJAj@Y8<?YMLcZ4cEzU270
R3
R4
Z74 w1213164947
Z75 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASRX1.v
Z76 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASRX1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@d@f@f@a@s@r@x1
vDFFASRX2
R2
!i10b 1
!s100 ieEQ2EaNA4DCbaW074cDE3
I@z_c1XD2AAakiK^namPQK1
R3
R4
Z77 w1213164948
Z78 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASRX2.v
Z79 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASRX2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@d@f@f@a@s@r@x2
vDFFASX1
R2
!i10b 1
!s100 eOlEh2Oz<5<CWON7?Lai=2
I^L8HAFBSoV0U7617Zb_N12
R3
R4
Z80 w1213164949
Z81 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASX1.v
Z82 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASX1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@d@f@f@a@s@x1
vDFFASX2
R2
!i10b 1
!s100 Z4a0jnY]2aGT;Q]A=UR[G0
Iz2VS:K:G:W6lj8^@_[zzz0
R3
R4
Z83 w1213164950
Z84 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASX2.v
Z85 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASX2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@d@f@f@a@s@x2
vDFFNARX1
R2
!i10b 1
!s100 L6=hmUj>Gf?6OLk?:BC<z1
I_7EOcAQJWn=KAaHMPE><g0
R3
R4
Z86 w1213164951
Z87 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNARX1.v
Z88 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNARX1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@d@f@f@n@a@r@x1
vDFFNARX2
R2
!i10b 1
!s100 WDg5<MgoVIPk2:IHkTQPk3
I<k8XoJV^YYVl4<cSZcI>j1
R3
R4
R86
Z89 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNARX2.v
Z90 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNARX2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@d@f@f@n@a@r@x2
vDFFNASRNX1
R2
!i10b 1
!s100 <9ag@Z=hM@PVmMBS<4XEL2
Ib7lTS8W^T1[AZhMgk_>TW0
R3
R4
Z91 w1213164952
Z92 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRNX1.v
Z93 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRNX1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@d@f@f@n@a@s@r@n@x1
vDFFNASRNX2
R2
!i10b 1
!s100 >JB]cTfk]Vh_zb6]PbReN1
IzDQAlF0:m:^E8oF1DA5N<1
R3
R4
Z94 w1213164953
Z95 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRNX2.v
Z96 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRNX2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@d@f@f@n@a@s@r@n@x2
vDFFNASRQX1
R2
!i10b 1
!s100 Lo0P5UVRVF0Nz4KF8K3bf3
I=Z=@NnTWjT:GWA^g0TnJj0
R3
R4
R94
Z97 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRQX1.v
Z98 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRQX1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@d@f@f@n@a@s@r@q@x1
vDFFNASRQX2
R2
!i10b 1
!s100 J7ZT=Pa06_BMmo@7nJez03
IfG21nbnP]0NiER?A1gAW_3
R3
R4
Z99 w1213164954
Z100 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRQX2.v
Z101 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRQX2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@d@f@f@n@a@s@r@q@x2
vDFFNASRX1
R2
!i10b 1
!s100 hgUB70EDT[<;o6D7hKVYj0
IA<`Ni^R3Fo]k3?YWBSzn<2
R3
R4
Z102 w1213164955
Z103 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRX1.v
Z104 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRX1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@d@f@f@n@a@s@r@x1
vDFFNASRX2
R2
!i10b 1
!s100 5Rc13R=d6NK;]CLP9_KmO0
I8<jz2eDV_YP?CVodKkF3N2
R3
R4
R102
Z105 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRX2.v
Z106 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRX2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@d@f@f@n@a@s@r@x2
vDFFNASX1
R2
!i10b 1
!s100 U3T=nfO@XV@86jeU@k@m^3
IDgeF<K17=;W1AdKXE@MX[0
R3
R4
Z107 w1213164956
Z108 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASX1.v
Z109 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASX1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@d@f@f@n@a@s@x1
vDFFNASX2
R2
!i10b 1
!s100 9VN3zDI6GCPmnNoSASVSA0
I5<o0e4d6;4^54kOOdTKe[2
R3
R4
Z110 w1213164957
Z111 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASX2.v
Z112 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASX2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@d@f@f@n@a@s@x2
vDFFNX1
R2
!i10b 1
!s100 P;5V>L=1W4N@=BnG60QI62
IBGc8`oiGFc2ff[HkXzc000
R3
R4
Z113 w1213164958
Z114 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNX1.v
Z115 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNX1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@d@f@f@n@x1
vDFFNX2
R2
!i10b 1
!s100 gfbHF=2JMON6dP]zl2E5`2
I@cJ:3;fSHd14`M3n]7<z;3
R3
R4
Z116 w1213164959
Z117 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNX2.v
Z118 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNX2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@d@f@f@n@x2
vDFFSSRX1
R2
!i10b 1
!s100 m:99deeQIOUH1P1LY5WEO1
I1YIRa=@eYmBS5f2D8z<VM2
R3
R4
R116
Z119 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFSSRX1.v
Z120 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFSSRX1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@d@f@f@s@s@r@x1
vDFFSSRX2
R2
!i10b 1
!s100 7aKAkSh;Z8E9h@PWRk3h93
I[8YWUI9FUgimDdib8zUC41
R3
R4
Z121 w1213164961
Z122 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFSSRX2.v
Z123 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFSSRX2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@d@f@f@s@s@r@x2
vDFFX1
R2
!i10b 1
!s100 75Q^M;JXU2ec;`m[eS5@i0
IBgXZh23`[R9cllT[mZoA=1
R3
R4
R121
Z124 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFX1.v
Z125 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFX1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@d@f@f@x1
vDFFX2
R2
!i10b 1
!s100 :86RRlZc3KKXE>Z`P1?Am0
IZz;H:2IRWCII6d^7MEiWa0
R3
R4
Z126 w1213164962
Z127 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFX2.v
Z128 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFX2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@d@f@f@x2
vFADDX1
R2
!i10b 1
!s100 BW:@;ibhCOMQU@B^OiL662
IRJeX`Hz=aYE]1meN@WaXG0
R3
R4
Z129 w1213164963
Z130 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/FADDX1.v
Z131 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/FADDX1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@f@a@d@d@x1
vFADDX2
R2
!i10b 1
!s100 Re:YcOHiBGmQLA:d<W=L[3
IlbnG9b8V^m8?M8IKi3>Y]1
R3
R4
Z132 w1213164964
Z133 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/FADDX2.v
Z134 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/FADDX2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@f@a@d@d@x2
vglitch
R2
!i10b 1
!s100 4cG]V?MBd<oX4aLkNHTZe1
II^7Qh;eYf];[MTelVGJ7B0
R3
R4
w1587787361
8src/glitchy.gate.v
Fsrc/glitchy.gate.v
L0 8
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
vHADDX1
R2
!i10b 1
!s100 X<zj_hb_fDj0HUTX5JgD@3
Ik_cFBk@ioZDVUoFoJ8X1b0
R3
R4
w1213164965
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/HADDX1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/HADDX1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@h@a@d@d@x1
vHADDX2
R2
!i10b 1
!s100 3D9nM`e?8<1em?ei1@[7A2
IM5L1kU=jbRceK09<31G8f2
R3
R4
w1213164966
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/HADDX2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/HADDX2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@h@a@d@d@x2
vIBUFFX16
R2
!i10b 1
!s100 jd_Mj6Mo6GXnc]5Z45YD:1
I0=TkGDGNbU4[7HX^Sa1C02
R3
R4
w1213164967
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX16.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX16.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@i@b@u@f@f@x16
vIBUFFX2
R2
!i10b 1
!s100 =C4nL27^G_MZLSZ4Yjb^I3
IbiJQeU=nFn=nZE5ZAGV^l0
R3
R4
Z135 w1213164968
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@i@b@u@f@f@x2
vIBUFFX32
R2
!i10b 1
!s100 K4DQz1HR:UWTFgPG1@zz52
IFm1f<6bl1?Vd^T;OYzgU@1
R3
R4
R135
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX32.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX32.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@i@b@u@f@f@x32
vIBUFFX4
R2
!i10b 1
!s100 ^_^1EVcEbg2fo40WT1zWg0
Ii6YCo_LzzOG_kT;QKN@am0
R3
R4
w1213164970
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX4.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@i@b@u@f@f@x4
vIBUFFX8
R2
!i10b 1
!s100 M=O`07mz;H>j2<fo`[4403
I]bP:8W`C]F26gLc23PGG91
R3
R4
w1213164971
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX8.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX8.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@i@b@u@f@f@x8
vINVX0
R2
!i10b 1
!s100 ZhiBb62[i6c@7X]F[4>U_0
I3M170?f5?@6hn`R88J3dh2
R3
R4
w1213164972
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX0.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX0.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@i@n@v@x0
vINVX1
R2
!i10b 1
!s100 `mmVj@lC6zL4nGI@aFKSm1
I9^jkn3FF@Mc?I:gGh9h7D3
R3
R4
w1213164974
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@i@n@v@x1
vINVX16
R2
!i10b 1
!s100 c=1gzN4YKcbckJz;E4G203
IA=RY2GNd[W7:]JZ8c]e[13
R3
R4
w1213164973
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX16.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX16.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@i@n@v@x16
vINVX2
R2
!i10b 1
!s100 eGMa4]ZL=Gag9MgW[3FG?0
I8gZQ8mcH<Szo8TE@XW36Z0
R3
R4
w1213164975
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@i@n@v@x2
vINVX32
R2
!i10b 1
!s100 <zlV]6AZ]A>ALU^D@>7:i1
Iflm;Dc3Ceb1JDCjfn59GK1
R3
R4
w1213164976
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX32.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX32.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@i@n@v@x32
vINVX4
R2
!i10b 1
!s100 U3o=>5Ykz@om[G>1Cn5X<1
IH<39nQSdQfaSWbDEG7hcX2
R3
R4
w1213164977
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX4.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@i@n@v@x4
vINVX8
R2
!i10b 1
!s100 D>`Lo3Y]JUCMKeC;fB0QH1
I;F;@HPL[SzdzOYLIR7NJf2
R3
R4
w1213164978
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX8.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX8.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@i@n@v@x8
vISOLANDX1
R2
!i10b 1
!s100 Vnc_GHPl1ZU1mLFoa]`>20
I`jkQmA60XoNTkmVd9VXBS3
R3
R4
Z136 w1213164979
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@i@s@o@l@a@n@d@x1
vISOLANDX2
R2
!i10b 1
!s100 WDXe4`S@C?zIog_HHm[kf3
Iok0@zZaMgCSVV=`41E69W2
R3
R4
R136
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@i@s@o@l@a@n@d@x2
vISOLANDX4
R2
!i10b 1
!s100 TUIOnETHmHJb9Ubec0kW03
I9MfFETYbJ_^XM8S[e@;PF3
R3
R4
w1213164980
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX4.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@i@s@o@l@a@n@d@x4
vISOLANDX8
R2
!i10b 1
!s100 T@hG:@[[nlZ;]WdcL0=^B3
I6=jkB2foGj55_M8Edde`Y1
R3
R4
w1213164981
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX8.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX8.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@i@s@o@l@a@n@d@x8
vISOLORX1
R2
!i10b 1
!s100 FRWFjb]dbR@UCN8AITV3F2
IkM=KG:45F`OQ_=`HgW?IT3
R3
R4
w1213164982
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@i@s@o@l@o@r@x1
vISOLORX2
R2
!i10b 1
!s100 W6m0E38MbaI`>H:P^MlkP0
I^BKUm6i60T`e>HfjY98h_0
R3
R4
w1213164983
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@i@s@o@l@o@r@x2
vISOLORX4
R2
!i10b 1
!s100 fXSWe@jZ[:czIZ2JGWlUH1
Im:9VYm>WS@f?bDQZc<f2Z1
R3
R4
w1213164984
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX4.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@i@s@o@l@o@r@x4
vISOLORX8
R2
!i10b 1
!s100 VN3:<lbNB63h1C>Dga]Vn0
ILmJdNCjn^Eczn4z_FbRGY3
R3
R4
Z137 w1213164985
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX8.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX8.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@i@s@o@l@o@r@x8
vLARX1
R2
!i10b 1
!s100 nU2H65oJ@Occ1>XT128cZ2
I4c33P;;4z]>dz=9a:n7^h1
R3
R4
R137
Z138 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LARX1.v
Z139 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LARX1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@l@a@r@x1
vLARX2
R2
!i10b 1
!s100 Q<E7EaQ=`G5SVbo0NB6=]0
Il_Sgznf:gKLjK]l?PMmUk1
R3
R4
Z140 w1213164986
Z141 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LARX2.v
Z142 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LARX2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@l@a@r@x2
vLASRNX1
R2
!i10b 1
!s100 h8Pe>Aa?d11TUPGDenza>0
Ii=AcXjE`OaDAj6BOaK6fL0
R3
R4
Z143 w1213164987
Z144 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRNX1.v
Z145 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRNX1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@l@a@s@r@n@x1
vLASRNX2
R2
!i10b 1
!s100 k0VoM[MAKahinC5n[I7B<0
IeO^CGf7l>6I]6N?IZ8W8?3
R3
R4
Z146 w1213164988
Z147 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRNX2.v
Z148 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRNX2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@l@a@s@r@n@x2
vLASRQX1
R2
!i10b 1
!s100 jD<2>2C5F9fzGGcTlYSI@0
Iif=m[7iXSeEiHKQXL]B7:0
R3
R4
Z149 w1213164989
Z150 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRQX1.v
Z151 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRQX1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@l@a@s@r@q@x1
vLASRQX2
R2
!i10b 1
!s100 :iiA_QO=W63gPmmA75KcZ2
I>4Y5dYQSSBlT4KNjj<h593
R3
R4
Z152 w1213164990
Z153 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRQX2.v
Z154 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRQX2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@l@a@s@r@q@x2
vLASRX1
R2
!i10b 1
!s100 RKCmALZ6Xkz`I@h_zAm=E0
I<UgJ1Cd?^beTHljfORNOT3
R3
R4
Z155 w1213164991
Z156 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRX1.v
Z157 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRX1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@l@a@s@r@x1
vLASRX2
R2
!i10b 1
!s100 fbk:ceELGi:fc4j;IIoA73
IA@AYDQYFNL7O0>hK5Pl@b1
R3
R4
Z158 w1213164992
Z159 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRX2.v
Z160 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRX2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@l@a@s@r@x2
vLASX1
R2
!i10b 1
!s100 fJW:z__T0z>RAD1NjozP00
IfQT<M@nlzT_@Od6GbC9701
R3
R4
Z161 w1213164994
Z162 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASX1.v
Z163 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASX1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@l@a@s@x1
vLASX2
R2
!i10b 1
!s100 6OT9@lanl=bH15R?bmXd?1
I3H3GFbkeSTeY8HTTPRiPS1
R3
R4
Z164 w1213164996
Z165 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASX2.v
Z166 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASX2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@l@a@s@x2
vLATCHX1
R2
!i10b 1
!s100 N9[gI3=hHc83;;5>RQRfM0
IDc;<EUc@^O7JQe<fYGYkk0
R3
R4
Z167 w1213164998
Z168 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LATCHX1.v
Z169 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LATCHX1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@l@a@t@c@h@x1
vLATCHX2
R2
!i10b 1
!s100 S0EZ6Z4mTo4zY8[zM[fh<1
I]`DNX;Yz5`V=b2M1Z4WTO3
R3
R4
Z170 w1213165001
Z171 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LATCHX2.v
Z172 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LATCHX2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@l@a@t@c@h@x2
vLNANDX1
R2
!i10b 1
!s100 jinTS4P=NzPdb@[]MKo0=3
IGDUnkTf^egd4J0:]ZcL]f0
R3
R4
w1213165003
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LNANDX1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LNANDX1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@l@n@a@n@d@x1
vLNANDX2
R2
!i10b 1
!s100 4;B>QWg57=X_44GaKgoUZ3
ITMYOocj[7hd7Hm;k[TmY30
R3
R4
w1213165005
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LNANDX2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LNANDX2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@l@n@a@n@d@x2
vLSDNENX1
R2
!i10b 1
!s100 3HKajLNPG`hmC7bajdYb03
IZai<MPz16XQe>Z]1o_O=P0
R3
R4
w1229010451
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@l@s@d@n@e@n@x1
vLSDNENX2
R2
!i10b 1
!s100 VTP6VUkDYj3R8F=cnJ>093
I27FcSaO<<KX_[1<c6;go60
R3
R4
w1229010454
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@l@s@d@n@e@n@x2
vLSDNENX4
R2
!i10b 1
!s100 FZ@?zd?kSI=6[8fj>92lO2
Ib`9[XB:f`Yz`9O^Xh;0Hl1
R3
R4
w1229010456
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx4.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@l@s@d@n@e@n@x4
vLSDNENX8
R2
!i10b 1
!s100 F6;5O0RCV?WPXX5Cde1e?2
INHGbOo9nZZNFWdjd06jDj2
R3
R4
w1229010459
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx8.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx8.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@l@s@d@n@e@n@x8
vLSDNX1
R2
!i10b 1
!s100 A[mnz6iPfcbi7UhBN1]@a1
IbDja<4aO5fjW[fU79ZGaE2
R3
R4
w1213165008
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@l@s@d@n@x1
vLSDNX2
R2
!i10b 1
!s100 F@Qm`@b4Ya>SPLJ@b487:1
I1e?6S]0:j]_;B@1:@OPAD1
R3
R4
w1213165010
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@l@s@d@n@x2
vLSDNX4
R2
!i10b 1
!s100 2E;0^`=72@:Sa[LOe5]cV3
IGkMP;SK72jf@SVV1Jzg6Q2
R3
R4
w1213165013
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX4.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@l@s@d@n@x4
vLSDNX8
R2
!i10b 1
!s100 JhC[4@eBSh0k^caKJRzSe3
IRP0Y9T0mBTbzXdSNA9IDh2
R3
R4
w1213165015
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX8.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX8.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@l@s@d@n@x8
vLSUPENX1
R2
!i10b 1
!s100 :Cn0OV8[CRT2^36F091B70
I<ZZ6E2omo3`H?d]BH0gbf3
R3
R4
w1229010462
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@l@s@u@p@e@n@x1
vLSUPENX2
R2
!i10b 1
!s100 EaICWE`=YdzH[?4kcX6`l3
IZ>>JHVk;^Tz2bKP8VI:kH0
R3
R4
w1229010466
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@l@s@u@p@e@n@x2
vLSUPENX4
R2
!i10b 1
!s100 b1QWBCl@]C8M8^TZLa1Cc0
IAHUCIQ<?3HHJ;[S`g8I190
R3
R4
w1229010469
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx4.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@l@s@u@p@e@n@x4
vLSUPENX8
R2
!i10b 1
!s100 ]_fIo2Il@=VMO`PG:L>?k3
IlE5IdaFOZNZ?gR^PJbOYT0
R3
R4
w1229010472
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx8.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx8.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@l@s@u@p@e@n@x8
vLSUPX1
R2
!i10b 1
!s100 DNEm;MFcg]OXn;ckj_?`^3
ID8Zgi=XmeD3ISSJeJ9;OC1
R3
R4
w1213165017
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@l@s@u@p@x1
vLSUPX2
R2
!i10b 1
!s100 Ve5a2j?o<FN_`hm_:jR540
IgAFVlY<`C2WHh8VWDC^iW2
R3
R4
w1213165018
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@l@s@u@p@x2
vLSUPX4
R2
!i10b 1
!s100 ?B3Fm228L]lXU[Vi<Dd2K3
IM@_zOGnP2C8RP9HJLf4GL1
R3
R4
w1213165020
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX4.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@l@s@u@p@x4
vLSUPX8
R2
!i10b 1
!s100 eSATKQ6an[jgIgjGeX52U3
IhUQh8WdV>c[?kn6DmlJL<1
R3
R4
w1213165022
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX8.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX8.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@l@s@u@p@x8
vMUX21X1
R2
!i10b 1
!s100 K]09BRZnDd9KIg263O_JQ0
IC=X?R5jHB0nZ;b;o84H<<2
R3
R4
Z173 w1213165023
Z174 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX21X1.v
Z175 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX21X1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@m@u@x21@x1
vMUX21X2
R2
!i10b 1
!s100 _<dHz@[A=HkczeAD2U[2;0
ITaQCegE[_;lFSz5<[OAT53
R3
R4
Z176 w1213165025
Z177 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX21X2.v
Z178 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX21X2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@m@u@x21@x2
vMUX41X1
R2
!i10b 1
!s100 UCggE^HeIQKFmLfW[R>lM1
IFjY3UJ8gdkj=4?;o2oGgS0
R3
R4
Z179 w1213165028
Z180 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX41X1.v
Z181 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX41X1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@m@u@x41@x1
vMUX41X2
R2
!i10b 1
!s100 Q:5Y=ohg_<Zo7i;8QHBmz3
Ij<B2Da8zkDT;ddRmTFR181
R3
R4
Z182 w1213165030
Z183 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX41X2.v
Z184 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX41X2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@m@u@x41@x2
vNAND2X0
R2
!i10b 1
!s100 JE^kY[GF11?4B_HzdbDW;0
IA@F<5H1?8Hb:F9KchMDYR0
R3
R4
w1213165031
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X0.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X0.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@n@a@n@d2@x0
vNAND2X1
R2
!i10b 1
!s100 <JLz]BZ;F:ZkBzSPEEad]1
I4gDKflldX0>_@HM572mOj3
R3
R4
w1213165032
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@n@a@n@d2@x1
vNAND2X2
R2
!i10b 1
!s100 8JX7]Yg@6`MdT89NR6N;j2
IY`IX2S=M0J98Yl7Y]^4fX2
R3
R4
w1213165035
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@n@a@n@d2@x2
vNAND2X4
R2
!i10b 1
!s100 Ek4@k`Y>ie]:T9QE_:08b1
Ifb9]a>4HY8Nzbfm3bSC>41
R3
R4
w1213165037
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X4.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@n@a@n@d2@x4
vNAND3X0
R2
!i10b 1
!s100 `XKzKon[I;dPgK9CE6I311
IAITC9_nGN`i5OW<]CMng?0
R3
R4
w1213165040
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X0.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X0.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@n@a@n@d3@x0
vNAND3X1
R2
!i10b 1
!s100 V9OMMU;H3b=DJho]PlM;H0
IhIRiOX;`O1g[S]MSG56WN3
R3
R4
w1213165042
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@n@a@n@d3@x1
vNAND3X2
R2
!i10b 1
!s100 oWA8N_>N`h_KPO1WdHQR@1
IT[?6d4T=XbI`[ei_SEY`_2
R3
R4
w1213165044
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@n@a@n@d3@x2
vNAND3X4
R2
!i10b 1
!s100 Qf`CFmiko>4_2DYXWV0D^2
IYmOFmJ?Hfbei8f[[o^GSW0
R3
R4
w1213165046
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X4.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@n@a@n@d3@x4
vNAND4X0
R2
!i10b 1
!s100 6k`XZJlcIU4MzCYh^1S650
Iec3b@LdV]kDdmRb4fTcHX1
R3
R4
w1213165049
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND4X0.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND4X0.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@n@a@n@d4@x0
vNAND4X1
R2
!i10b 1
!s100 jW;[mZC:MgSjVQ2cF4agR0
I@A4z5Pm=lI47n:FI?J?h]3
R3
R4
w1213165051
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND4X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND4X1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@n@a@n@d4@x1
vNBUFFX16
R2
!i10b 1
!s100 SW^LfUH98=S==^V8kg2`f0
IIlaBLVF[fXocm<;X0;Dz63
R3
R4
w1213165053
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX16.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX16.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@n@b@u@f@f@x16
vNBUFFX2
R2
!i10b 1
!s100 gk92C8BkUf?QDXdl9APa?0
IHemhBjA<kmaF9mb8EziPN2
R3
R4
w1213165054
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@n@b@u@f@f@x2
vNBUFFX32
R2
!i10b 1
!s100 ^?^2SAZh:8E6<7@b7n87j2
IcCLf?G1YYC[;9JZ9bkD]Z2
R3
R4
w1213165055
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX32.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX32.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@n@b@u@f@f@x32
vNBUFFX4
R2
!i10b 1
!s100 74hz25l8A8^cAQ_0?CZ[N1
I^^JK^b0e[lTJI;Y=R;KUO0
R3
R4
w1213165056
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX4.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@n@b@u@f@f@x4
vNBUFFX8
R2
!i10b 1
!s100 dCiBn`AnB3fK1^_Y^>2272
IK0`;l_jg139]hj6JPnb0L0
R3
R4
w1213165057
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX8.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX8.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@n@b@u@f@f@x8
vNOR2X0
R2
!i10b 1
!s100 _HMBZAVfA=4_KN@mmV`Z33
IM4BjcQF<VRD_0o_d3LjcE0
R3
R4
w1213165059
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X0.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X0.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@n@o@r2@x0
vNOR2X1
R2
!i10b 1
!s100 >_;2<R=mCYm^XT7H9iE_41
Ik?V^Ef@X519m`N0z`:^G32
R3
R4
w1213165060
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@n@o@r2@x1
vNOR2X2
R2
!i10b 1
!s100 2EMWXJA@7R>Z]mM125RVE1
I72P]O88l^ACC0YQ=;HK2c1
R3
R4
w1213165062
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@n@o@r2@x2
vNOR2X4
R2
!i10b 1
!s100 zoRQ>]:Z:9fN<Cj36^GdP2
Ie>5zAM12ZU0a6nCQeU0_l1
R3
R4
w1213165063
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X4.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@n@o@r2@x4
vNOR3X0
R2
!i10b 1
!s100 o5HJT^XHoTa2X[5O`F:h33
I77_Yez8@FiU5i:enYRC^E3
R3
R4
w1213165064
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X0.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X0.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@n@o@r3@x0
vNOR3X1
R2
!i10b 1
!s100 1obVHomj457eRT<oJb1;@3
IK98z:TU0Tn@RTDDQjUg550
R3
R4
w1213165066
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@n@o@r3@x1
vNOR3X2
R2
!i10b 1
!s100 U4Sn1QV<<fQM25]k@>>n91
I6V7lQ>zzm6^OQlkgFLLQ00
R3
R4
w1213165067
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@n@o@r3@x2
vNOR3X4
R2
!i10b 1
!s100 c67FWg8ibJ8dMnz7f9TAg2
Idn2iFhg>YZAP<UVWza?AQ0
R3
R4
w1213165068
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X4.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@n@o@r3@x4
vNOR4X0
R2
!i10b 1
!s100 njm3I_Ha[_FW@7WMce92Q1
IdNU8A2XE937VX1Z@W4N4b0
R3
R4
w1213165070
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR4X0.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR4X0.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@n@o@r4@x0
vNOR4X1
R2
!i10b 1
!s100 ?_=69ob?80JXELX2iWlLa0
ImGc3HR2_PRWU>7iT_X6FX2
R3
R4
Z185 w1213165071
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR4X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR4X1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@n@o@r4@x1
vOA21X1
R2
!i10b 1
!s100 H_LA8^ZH9QjT7]JlMNeM`3
I^aeC]Y3VSeCKjijHDM6772
R3
R4
R185
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA21X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA21X1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@o@a21@x1
vOA21X2
R2
!i10b 1
!s100 7GeJQE6dJ70_Mh>kXTlTG3
IfYkFU7S9X=0i_c0eEZ>U20
R3
R4
w1213165072
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA21X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA21X2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@o@a21@x2
vOA221X1
R2
!i10b 1
!s100 m;bPz`H19SOJVMFU1_8>b2
IGeFgWGHVD4JPDFLm70Jok3
R3
R4
w1213165073
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA221X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA221X1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@o@a221@x1
vOA221X2
R2
!i10b 1
!s100 2IFl^88AdWBcLY@m[@4C[0
IlnnHlNFFzV348:]g5;XP^2
R3
R4
Z186 w1213165074
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA221X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA221X2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@o@a221@x2
vOA222X1
R2
!i10b 1
!s100 1Gi8ZEX=AK__OzH<>PkX22
IY?_j5d_IN`8b0QWDFdJEL1
R3
R4
R186
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA222X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA222X1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@o@a222@x1
vOA222X2
R2
!i10b 1
!s100 Mc:MWH]bIRD=6?lPeF>oY3
I147_h62_B8;oD1D9g?W?C1
R3
R4
w1213165076
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA222X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA222X2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@o@a222@x2
vOA22X1
R2
!i10b 1
!s100 :A^j7bTlFL?G_C^I0PV0e0
IeQP64:o[44SGm`O7PB<[k3
R3
R4
Z187 w1213165077
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA22X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA22X1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@o@a22@x1
vOA22X2
R2
!i10b 1
!s100 f5<RkU9zV_Afho0ALklP^3
IAhkHWfeKomLK[8I7OELNZ0
R3
R4
R187
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA22X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA22X2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@o@a22@x2
vOAI21X1
R2
!i10b 1
!s100 `CO8gDa9WRO`I]18__9gC0
I3[OOm4816o7o3GK@ePETS0
R3
R4
w1213165078
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI21X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI21X1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@o@a@i21@x1
vOAI21X2
R2
!i10b 1
!s100 eVH^Oec^Zl4_gWE>?TCLc1
I7PPSH>OTgJOzUa]nCGb3N2
R3
R4
w1213165079
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI21X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI21X2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@o@a@i21@x2
vOAI221X1
R2
!i10b 1
!s100 Cn?8HSN6QAaUO?dlQ]P893
INVofh4X<U:Y6Q>zgc@YJC1
R3
R4
Z188 w1213165080
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI221X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI221X1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@o@a@i221@x1
vOAI221X2
R2
!i10b 1
!s100 CSB=1[:JED<NePGKK5;;a0
ILZFTO;T?ieiTVcih^EYVQ3
R3
R4
R188
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI221X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI221X2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@o@a@i221@x2
vOAI222X1
R2
!i10b 1
!s100 0i277dM0KF<AYSMAQf?G12
IGPETL`h`XT`;`Jkm7J02=2
R3
R4
w1213165081
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI222X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI222X1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@o@a@i222@x1
vOAI222X2
R2
!i10b 1
!s100 ;J>NI8?T=Hk1nO5_0=X`83
I3_dXZk86o@KV65E6F`1=X1
R3
R4
w1213165082
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI222X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI222X2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@o@a@i222@x2
vOAI22X1
R2
!i10b 1
!s100 [cdJ1zhFXRJOOfTj7Wb]f2
I290QXW;z@;Lo;c0SNB4Sn2
R3
R4
w1213165083
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI22X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI22X1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@o@a@i22@x1
vOAI22X2
R2
!i10b 1
!s100 IZKATQ=;l8EXoa=NC>OQD0
IJFX9MU5QzH0;Z0OBTl^3<0
R3
R4
w1213165084
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI22X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI22X2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@o@a@i22@x2
vOR2X1
R2
!i10b 1
!s100 fPB=EUEbZbi;KAJ6;2@`D3
Im<EYK[1diW42_KaVVSmIL3
R3
R4
Z189 w1213165085
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@o@r2@x1
vOR2X2
R2
!i10b 1
!s100 O@ZXH1LTn2e^J9Ce7F0T81
IS9YzKcz80jB3@a?l`J`[J3
R3
R4
R189
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@o@r2@x2
vOR2X4
R2
!i10b 1
!s100 1ab8RhLF6:nHCBjj[Az7l0
IYo9799QFaoZ6C5d5JG8na0
R3
R4
w1213165086
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X4.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@o@r2@x4
vOR3X1
R2
!i10b 1
!s100 W4l5e:abdd5d8aMKjeRaO1
IEOc>zLzR31gzG;W>_If`c2
R3
R4
Z190 w1213165087
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@o@r3@x1
vOR3X2
R2
!i10b 1
!s100 la@OLO6O?:UQAdAe?dIVd2
IZnzDP6WED5WY1JJFlPoo]3
R3
R4
R190
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@o@r3@x2
vOR3X4
R2
!i10b 1
!s100 1GPA:G40^UUUcmWl``^>42
IF8^aKKYL]2W^fmI@MO`EE2
R3
R4
Z191 w1213165088
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X4.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@o@r3@x4
vOR4X1
R2
!i10b 1
!s100 @VDUWA3gc`M]HlLVQlOM`3
IPP0K9Od;1`XCXoH:C0m9>1
R3
R4
R191
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@o@r4@x1
vOR4X2
R2
!i10b 1
!s100 EGL<T4<[EnOhFXbOLmG@F2
IC8g=ckJZEAH]T`ER5H:iQ0
R3
R4
w1213165089
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@o@r4@x2
vOR4X4
R2
!i10b 1
!s100 zDcV]ZmMUnE0KoEd=]79^2
IkUC^Qg2gA^j]L51a]_3c90
R3
R4
w1213165090
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X4.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@o@r4@x4
vRDFFNX1
R2
!i10b 1
!s100 F4zNXDhzmzPRESQFQdlL<1
IoYO3=G=Ua@6VPVO5;H?QZ1
R3
R4
Z192 w1227176298
Z193 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFNX1.v
Z194 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFNX1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@r@d@f@f@n@x1
vRDFFNX2
R2
!i10b 1
!s100 MjZ=M9F]4cicIY5H8TbIf0
IOea=9I8fe9Ud?NlOdE_X53
R3
R4
Z195 w1227176310
Z196 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFNX2.v
Z197 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFNX2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@r@d@f@f@n@x2
vRDFFX1
R2
!i10b 1
!s100 [n2]98SjWz7bjD@af6oQS1
IE3M0oX7SbWE7SWOD9o4nf0
R3
R4
Z198 w1227171586
Z199 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFX1.v
Z200 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFX1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@r@d@f@f@x1
vRDFFX2
R2
!i10b 1
!s100 nRnVcN1z]]ZUo1iE93^YQ3
IAV_A@iaEUO@9P?K<Sc6A^0
R3
R4
Z201 w1227171602
Z202 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFX2.v
Z203 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFX2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@r@d@f@f@x2
vrsdffnx1
R2
!i10b 1
!s100 SDNhnVPdP=80_oMM5mb[V0
I?iSGY0JSjD`BPQRIkCQ2Z0
R3
R4
Z204 w1227176750
Z205 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFNX1.v
Z206 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFNX1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
vrsdffnx2
R2
!i10b 1
!s100 eN0kAC@[4?S@M17NKKTgC2
I:Ye:]WeSUn3F>RDOYzi8[2
R3
R4
Z207 w1227176744
Z208 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFNX2.v
Z209 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFNX2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
vRSDFFX1
R2
!i10b 1
!s100 [Zm6@DfJDK5e:aJPj9k][3
I93d<PK7]ZW2mj>T<0m<>b2
R3
R4
Z210 w1227176674
Z211 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFX1.v
Z212 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFX1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@r@s@d@f@f@x1
vRSDFFX2
Z213 !s110 1587787362
!i10b 1
!s100 dWQSFbAZVkh<l2^kMZff;3
IJW5j49^L1[?nH<HTcZkWB0
R3
R4
Z214 w1227175490
Z215 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFX2.v
Z216 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFX2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@r@s@d@f@f@x2
Us_aodffarx1_Q
R2
!i10b 1
!s100 eTS8LzoB[Jlgjh@KbW8LF3
IF=aNLcIZ^hb`@f^HnJ`Df3
R3
R4
R16
R17
R18
Z217 L0 96
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_aodffarx1_@q
Us_aodffarx2_Q
R2
!i10b 1
!s100 ;GRUlHK6_Y_hR[IX7Nh^=2
I`lmE0dN9R=od<nUmEYWCL3
R3
R4
R19
R20
R21
R217
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_aodffarx2_@q
Us_aodffnarx1_Q
R2
!i10b 1
!s100 g:n09d^A^J2bQi<Yhg?h@0
I1IQbZ2mRC9dg_T@KVXHCF2
R3
R4
R19
R22
R23
R217
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_aodffnarx1_@q
Us_aodffnarx2_Q
R2
!i10b 1
!s100 3nDH`H5O47mK5=DglLWhD1
IAG^e_j5;@oaa4`Fn1S^@_0
R3
R4
R24
R25
R26
R217
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_aodffnarx2_@q
vs_cglnprx2
R2
!i10b 1
!s100 kLbm>_lA`5a0]hbFLN]m?1
IJaSEi86k8T4O0ifmEi4hO1
R3
R4
R30
R31
R32
Z218 L0 79
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
vs_cglnprx8
R2
!i10b 1
!s100 ]fVZGg@NMzKIU[]`CWk6?1
I3bnU2Yg[EF2B35N8OF<3e2
R3
R4
R33
R34
R35
R218
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
vs_cglnpsx16
R2
!i10b 1
!s100 hD4K9YR7l[fLYa@cUSRf12
I3NjTX6V?A0O]NhXR7lYdX2
R3
R4
R36
R37
R38
Z219 L0 81
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
vs_cglnpsx2
R2
!i10b 1
!s100 >i@MU97_c;MhkC8HZ`Xll2
I]^z7^CF3FzC9ZOa4Ha4@P0
R3
R4
R39
R40
R41
R219
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
vs_cglnpsx4
R2
!i10b 1
!s100 LKS;4;>66>>:[WISKcO6`0
IB:>UWl;Nm[W^2;oM[V]282
R3
R4
R36
R42
R43
R219
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
vs_cglnpsx8
R2
!i10b 1
!s100 EaLX07C33li:5fY`_3jN40
IjKc6nfH5BOn^3G@9oM[Do0
R3
R4
R44
R45
R46
R219
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
vs_cglpprx2
R2
!i10b 1
!s100 IMJk1n=2U98EG3[dICG?C1
InE@c2e:Ma>FUzFdEHgRlS1
R3
R4
R47
R48
R49
R218
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
vs_cglpprx8
R2
!i10b 1
!s100 a`6KNg4KF?dW=HfcCARB72
IzlNfZi]S6i@?2oIGDGDB]2
R3
R4
R44
R50
R51
R218
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
vs_cglppsx16
R2
!i10b 1
!s100 gBAR^bZA75RMKQNKJMgUf1
Ia0APgUloGM0>F5gafSMSR2
R3
R4
R33
R52
R53
R219
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
vs_cglppsx2
R2
!i10b 1
!s100 T3jY?n`L6=;OYbQ2a7@SC0
I[GiCUGK:nCJb68MmJigZJ1
R3
R4
R54
R55
R56
R219
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
vs_cglppsx4
R2
!i10b 1
!s100 Lg6;b0mi]0o4;mkPf6A0Z3
I<PjlU4j]5[jbB8YJd]F_01
R3
R4
R57
R58
R59
R219
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
vs_cglppsx8
R2
!i10b 1
!s100 E4fe_9Ohjk5SRlm8YAJL40
I8:g;]oPLFMB=5id2GdlRm2
R3
R4
R60
R61
R62
R219
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
Us_dec24x1_Q0
R2
!i10b 1
!s100 ?[D<PLm9afR9_F19fPk;@0
IkeOMOd31F9>imTChSd4RF1
R3
R4
R63
R64
R65
Z220 L0 124
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_dec24x1_@q0
Us_dec24x1_Q1
R2
!i10b 1
!s100 h@E30nl3Pn=g5cPk^Xm2W0
I;S0gA5HT9gcaK2@AF0zhZ2
R3
R4
R63
R64
R65
Z221 L0 109
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_dec24x1_@q1
Us_dec24x1_Q2
R2
!i10b 1
!s100 oH51g?F;CSMga[9o:eQbb2
I4^]1oUSWPzlHM=:>mM01>3
R3
R4
R63
R64
R65
Z222 L0 94
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_dec24x1_@q2
Us_dec24x1_Q3
R2
!i10b 1
!s100 RZ84hzo[ic3]8`?lM;oY?2
IB[[@Td[3XO<oHc<Wn9oag3
R3
R4
R63
R64
R65
R218
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_dec24x1_@q3
Us_dec24x2_Q0
R2
!i10b 1
!s100 bLkK1@Xb:ACQG:ZD_kKHV0
IXnWkJkX_IM5<5@_PhVJZK1
R3
R4
R66
R67
R68
R220
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_dec24x2_@q0
Us_dec24x2_Q1
R2
!i10b 1
!s100 L@i99O4595FGRZ^1X:=961
IbEoM3m4?6=6oXF<]UIU^l1
R3
R4
R66
R67
R68
R221
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_dec24x2_@q1
Us_dec24x2_Q2
R2
!i10b 1
!s100 =TF[iE]X9zOEO[Oc8fC3n3
IP`7g:EBiiQPNZ@b47oMCO1
R3
R4
R66
R67
R68
R222
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_dec24x2_@q2
Us_dec24x2_Q3
R2
!i10b 1
!s100 Q1A?0IA47F5@=H`^5jdZ`3
ILZiOXIi8FA5bBlni@Y1?01
R3
R4
R66
R67
R68
R218
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_dec24x2_@q3
Us_dffarx1_Q
R2
!i10b 1
!s100 Qbl]dMhXko1=U;z>B7Q>c3
IB;fLF7UCiVNloNIjd6@FG3
R3
R4
R69
R70
R71
R217
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_dffarx1_@q
Us_dffarx2_Q
R2
!i10b 1
!s100 @@2dIGcN;O`k5;OASj2TO2
I4>In_dnXhi>d1id77[=hR3
R3
R4
R69
R72
R73
R217
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_dffarx2_@q
Us_dffasrx1_Q
R2
!i10b 1
!s100 JQAIJRTcSGfziAg3T8dA?2
IKzAcU8Hg=zm:FciH]PW^41
R3
R4
R74
R75
R76
Z223 L0 163
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_dffasrx1_@q
Us_dffasrx1_QN
R2
!i10b 1
!s100 M89;H:e_gSo_Kf>?fN87@2
I?[NOa[B7bITPXIjW4Ekih2
R3
R4
R74
R75
R76
Z224 L0 141
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_dffasrx1_@q@n
Us_dffasrx2_Q
R2
!i10b 1
!s100 ;ARBSnm^Tg^hlk0f[i[nN1
IFBBPi6M1i9OFK9VD;<@YC2
R3
R4
R77
R78
R79
R223
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_dffasrx2_@q
Us_dffasrx2_QN
R2
!i10b 1
!s100 [4?F81UnS3ljTnlC7O4SR0
IGDZLW]XN0=m7=zO<gn?6j0
R3
R4
R77
R78
R79
R224
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_dffasrx2_@q@n
Us_dffasx1_Q
R2
!i10b 1
!s100 DK2Lg5HFH^VEeiJcG6S]l1
IfF8l`lfchC@eHCjlITdWY1
R3
R4
R80
R81
R82
R217
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_dffasx1_@q
Us_dffasx2_Q
R2
!i10b 1
!s100 Xi:<`S^VRM9hbi=8k1=KA3
IDRf5_I^SHFPFzO__I0=^03
R3
R4
R83
R84
R85
R217
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_dffasx2_@q
Us_dffnarx1_Q
R2
!i10b 1
!s100 UR81VHmGabJ6eO^[gLTGT0
I_E3jVGP2HPH7LHVPYJQfb2
R3
R4
R86
R87
R88
R217
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_dffnarx1_@q
Us_dffnarx2_Q
R2
!i10b 1
!s100 G=6=jYzUOgF>JJWhPo9P:3
I@hjC8dddd7@iAWd]D0SgS2
R3
R4
R86
R89
R90
R217
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_dffnarx2_@q
Us_dffnasrnx1
R2
!i10b 1
!s100 0c2LKY@hi3c:DOjTmOF8h3
I7XhA[`zWeQZ<^CT1Ugmb]2
R3
R4
R91
R92
R93
Z225 L0 107
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
Us_dffnasrnx2
R2
!i10b 1
!s100 _?aIP1iVKGBF74I;n<<8F0
I:JFKhiRnXPUHRBK[E^gA`2
R3
R4
R94
R95
R96
R225
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
Us_dffnasrqx1
R2
!i10b 1
!s100 EPaflcL]_T6]I[>Pf4MYT2
I56Rj<L;8:@7D1UbT?iC@60
R3
R4
R94
R97
R98
Z226 L0 106
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
Us_dffnasrqx2
R2
!i10b 1
!s100 hKWHYf3MY1Ti]<oH2I6>a1
I0`zNhA5HN?oB;`;_47C^Z0
R3
R4
R99
R100
R101
R226
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
Us_dffnasrx1_Q
R2
!i10b 1
!s100 h_6Wge^:3gQK=JBER0iOB1
IO50PPXF`01nYWURI<5RTZ0
R3
R4
R102
R103
R104
L0 162
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_dffnasrx1_@q
Us_dffnasrx1_QN
R2
!i10b 1
!s100 =PV>SPHXFz3ImM3QSKe]21
I]jZFZ=5QX^izoRlV`6liF2
R3
R4
R102
R103
R104
L0 140
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_dffnasrx1_@q@n
Us_dffnasrx2_Q
R2
!i10b 1
!s100 MfMKRf:9mOflR33oYAm2k3
I;NGdJYChc4RoXmM2LQRDY2
R3
R4
R102
R105
R106
R223
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_dffnasrx2_@q
Us_dffnasrx2_QN
R2
!i10b 1
!s100 ]LcF^;DfLdLke=?:e4mL?1
IoS@DBL^1]eQUQFBJW0J:U0
R3
R4
R102
R105
R106
R224
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_dffnasrx2_@q@n
Us_dffnasx1_Q
R2
!i10b 1
!s100 cjXAoz>[ehHCclEnR21z@2
IIjMgdOLlUW5LWFO_eidQi2
R3
R4
R107
R108
R109
R217
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_dffnasx1_@q
Us_dffnasx2_Q
R2
!i10b 1
!s100 ]Gd^iYhHYG_C]WXHfE=T]0
IBi=::9@<GOV:obfVl@42P3
R3
R4
R110
R111
R112
R217
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_dffnasx2_@q
Us_dffnx1_Q
R2
!i10b 1
!s100 K`gDo[L_]b2=]e]UbSLno1
ITTBXBVUO`OGAeb9oQlZnS0
R3
R4
R113
R114
R115
Z227 L0 73
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_dffnx1_@q
Us_dffnx2_Q
R2
!i10b 1
!s100 m_0]FmXi232T=Mac9bGBj2
Ib=mEdW?LA1@S_1aZHoUn50
R3
R4
R116
R117
R118
R227
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_dffnx2_@q
Us_dffssrx1_Q
R2
!i10b 1
!s100 l^L1hO60Rh2PLgCPf7F403
IMcT8?RlYl^oh]TG8cn^iG3
R3
R4
R116
R119
R120
R217
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_dffssrx1_@q
Us_dffssrx2_Q
R2
!i10b 1
!s100 R9f^683hGd]ck@gAzKR@23
Ikk3N=da>jmOESzIF264@00
R3
R4
R121
R122
R123
R217
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_dffssrx2_@q
Us_dffx1_Q
R2
!i10b 1
!s100 XmLEdAPlL1KTjh^Iz3M[j1
Ig<e>ihNPKW24de^PImCJX2
R3
R4
R121
R124
R125
R227
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_dffx1_@q
Us_dffx2_Q
R2
!i10b 1
!s100 GEMzU5e[k1fK@^d2J_X7=0
If8OnKSo4L6:6NVlI6n4mZ2
R3
R4
R126
R127
R128
R227
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_dffx2_@q
Us_faddx1_CO
R2
!i10b 1
!s100 365i3JMGB<jZ2YcPX8K<J2
ILnY5c_NkA:7GmV<<l4Ybh2
R3
R4
R129
R130
R131
L0 120
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_faddx1_@c@o
Us_faddx1_S
R2
!i10b 1
!s100 U<X9hkY8J^@YYVI4inZPW1
IlN@:NjXeLRkL8nAc[[L:^1
R3
R4
R129
R130
R131
L0 101
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_faddx1_@s
Us_faddx2_CO
R2
!i10b 1
!s100 AgQbKhQcE0;W>jbTWCcMZ2
IoX@JAD3RlZb6iQNO^]XiL0
R3
R4
R132
R133
R134
L0 121
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_faddx2_@c@o
Us_faddx2_S
R2
!i10b 1
!s100 j>5c3:hfV_E7Rz8F95W<f1
IfMZ7O9`QVY]F>?SIabl[I1
R3
R4
R132
R133
R134
L0 102
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_faddx2_@s
vs_larx1
R2
!i10b 1
!s100 bdPUj8lz?h4QLEnia7Edz3
IcYR^l5AQMP643Z2=_Y3B;0
R3
R4
R137
R138
R139
Z228 L0 99
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
vs_larx2
R2
!i10b 1
!s100 e@FEcGA;:l39_LXZEnVRN3
Idjm_Y307_kJ8oCQcNmgDJ3
R3
R4
R140
R141
R142
R228
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
vs_lasrnx1
R2
!i10b 1
!s100 om4lGUZXhEb;nlWY]nhkL0
IH4FCDlOXlB[;8=Znn7<2N3
R3
R4
R143
R144
R145
Z229 L0 113
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
vs_lasrnx2
R2
!i10b 1
!s100 2JQdPWZCA[V2C7V4OQYam0
IdaG<EInQhGWQdoe]nU[SU2
R3
R4
R146
R147
R148
R229
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
vs_lasrqx1
R2
!i10b 1
!s100 VgR@5BF7MaH>^NhmVT1U_1
I3oJcan_In][i>a>nl=dG82
R3
R4
R149
R150
R151
Z230 L0 112
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
vs_lasrqx2
R2
!i10b 1
!s100 ol3o28lcmIKBI@d6=8`0=0
IhUhQnF2keK9baNTzhF@;i1
R3
R4
R152
R153
R154
R230
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
vs_lasrx1
R2
!i10b 1
!s100 iN]LzGD97kgVN?V5;kcE41
Ic?F0ERWF0Fj2kN_62H[RP1
R3
R4
R155
R156
R157
Z231 L0 143
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
vs_lasrx2
R2
!i10b 1
!s100 Tib2oU6N6Q2TN>YQl1g^F2
IEjPaCfW^K[eKAHFY;BJg<1
R3
R4
R158
R159
R160
R231
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
vs_lasx1
R2
!i10b 1
!s100 0M1QmHEaJ_aJS=d?3bcAK3
IJF1f<EM4]GG=C_^=^m^;I2
R3
R4
R161
R162
R163
R228
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
vs_lasx2
R2
!i10b 1
!s100 a^F1fLW9L@B2aP1V:H<dK0
IdhSO3ikKk47VDgP0oG[nf0
R3
R4
R164
R165
R166
R228
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
vs_latchx1
R2
!i10b 1
!s100 M]^ORZc?g[]Y3Om0RXSBR2
IX2o@5NB2R7<NaMg0AoMmn3
R3
R4
R167
R168
R169
L0 77
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
vs_latchx2
R2
!i10b 1
!s100 ?@alYdSE37kL7Re;W^TE:1
Ij05;aNnM2CiN_OiZI?g0I1
R3
R4
R170
R171
R172
L0 78
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
Us_mux21x1
R2
!i10b 1
!s100 ZF10_S88FbN[b94;fl[nl3
ImTc1JFU=ZJgQ5M_@]Q^hb1
R3
R4
R173
R174
R175
Z232 L0 70
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
Us_mux21x2
R2
!i10b 1
!s100 Yo0jFRBN_CDac^iSo^Q?l0
I<^Ln6@Kd=jOeQXn5o0CN23
R3
R4
R176
R177
R178
R232
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
Us_mux41x1
R2
!i10b 1
!s100 VBgn[6?H>X4`HWJl:VhO^0
II=;ckJ0SUIJ;i0hKDTC:c0
R3
R4
R179
R180
R181
Z233 L0 216
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
Us_mux41x2
R2
!i10b 1
!s100 nEDSScUF3O0RAb:e^M6Y[2
Ib^VS6U7n45OCb2DP^jTT90
R3
R4
R182
R183
R184
R233
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
Us_rdffnx1_Q
R2
!i10b 1
!s100 ZTF0fB0_4@:Z>0zhPP@no0
IZh6G=z7;4n7hMQ5d`LWH<2
R3
R4
R192
R193
R194
Z234 L0 82
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_rdffnx1_@q
Us_rdffnx2_Q
R2
!i10b 1
!s100 FG_76J>KShjd@A=IHZii=3
IfJWc3gK3>b0zY4bJkOenJ3
R3
R4
R195
R196
R197
R234
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_rdffnx2_@q
Us_rdffx1_Q
R2
!i10b 1
!s100 BZYPMRf9c`C0O04U_D8a[1
I`Snzjlkh]Z3G4DCaVmbVU3
R3
R4
R198
R199
R200
Z235 L0 87
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_rdffx1_@q
Us_RDFFX2_Q
R2
!i10b 1
!s100 P[oVLhG5i?]R[Q?I5EEFj1
IA4V5ln:<4;=zdNU2;cR9;2
R3
R4
R201
R202
R203
R235
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_@r@d@f@f@x2_@q
Us_rsdffnx1_Q
R2
!i10b 1
!s100 zRD4PCFQTF<lHJiEJ4g7T2
ILd5l[DlX>i6FUa6m2VlLV1
R3
R4
R204
R205
R206
Z236 L0 138
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_rsdffnx1_@q
Us_rsdffnx2_Q
R2
!i10b 1
!s100 nYZ9GnN`RR:G:Lj;f8W2j3
InBLMdkc^O93CO6`zgfdJl2
R3
R4
R207
R208
R209
R236
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_rsdffnx2_@q
Us_rsdffx1_Q
R2
!i10b 1
!s100 KkcD]5=MZHWL`1JONEbGI0
Ifo7dzc[L6=TOW6DegO;;A1
R3
R4
R210
R211
R212
Z237 L0 158
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_rsdffx1_@q
Us_rsdffx2_Q
R213
!i10b 1
!s100 FCUkfPB4MFGXUchVNbYE^0
I:6J2@nNa9Zf9:5R;UATXf1
R3
R4
R214
R215
R216
R237
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_rsdffx2_@q
Us_sdffarx1_Q
R213
!i10b 1
!s100 E2XB5EM7ia7;BH25NGO4i1
I:h7EUAZ3UjMbZ?gTHH2@K2
R3
R4
Z238 w1227177990
Z239 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFARX1.v
Z240 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFARX1.v
Z241 L0 176
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_sdffarx1_@q
Us_sdffarx2_Q
R213
!i10b 1
!s100 eHJjD;Z=Y_S`2okm?k9KW1
Ig33zDcekf`kQSZ18Fi>5R0
R3
R4
Z242 w1227177938
Z243 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFARX2.v
Z244 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFARX2.v
R241
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_sdffarx2_@q
Us_sdffasrsx1_Q
R213
!i10b 1
!s100 2KSU9E`aFj=R^R3ORY2PX2
IHlUmW83d8JcEUKS_XUWBC2
R3
R4
Z245 w1227212776
Z246 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRSX1.v
Z247 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRSX1.v
Z248 L0 521
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_sdffasrsx1_@q
Us_sdffasrsx1_QN
R213
!i10b 1
!s100 JU`dG<dJ<5jRRFBB:jZXj2
IV<;e[NHZ_Pg^AmzZfM7eI0
R3
R4
R245
R246
R247
Z249 L0 495
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_sdffasrsx1_@q@n
Us_sdffasrsx1_S0
R213
!i10b 1
!s100 :aV=aS]17zzZ2D3KQM>8;1
IN<o?:kB_a@_f>zSX[ggKE0
R3
R4
R245
R246
R247
Z250 L0 469
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_sdffasrsx1_@s0
Us_sdffasrsx2_Q
R213
!i10b 1
!s100 El>G[0>Angf7M?SF7Dk1L2
I3WOH6b?<iPkQcVNbPNCO50
R3
R4
Z251 w1227212808
Z252 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRSX2.v
Z253 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRSX2.v
R248
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_sdffasrsx2_@q
Us_sdffasrsx2_QN
R213
!i10b 1
!s100 ikDN6>K][bEA62?C=7^:F1
I1H?IMaX1:UfnXkT2;?C[J1
R3
R4
R251
R252
R253
R249
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_sdffasrsx2_@q@n
Us_sdffasrsx2_S0
R213
!i10b 1
!s100 ]<@_cOz4oP=3UCE66T<D^0
Ikie74l543eVV3?=;GJkzD2
R3
R4
R251
R252
R253
R250
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_sdffasrsx2_@s0
Us_sdffasrx1_Q
R213
!i10b 1
!s100 YZRUAHY>;f]X48J]5`R<X3
IFc1kCVkmOPQgFGYZakX8`1
R3
R4
Z254 w1227212636
Z255 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRX1.v
Z256 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRX1.v
L0 365
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_sdffasrx1_@q
Us_sdffasrx1_QN
R213
!i10b 1
!s100 YN<m;716SYOnMLA;:hbVc3
IzQcN`cFYj?S^A:Y5L=Kh01
R3
R4
R254
R255
R256
Z257 L0 338
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_sdffasrx1_@q@n
Us_sdffasrx2_Q
R213
!i10b 1
!s100 >96hLYZkm3^56>VV;^CW`0
IZ?8:J1ZcLH1<Zcc0SiXl^1
R3
R4
Z258 w1227212662
Z259 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRX2.v
Z260 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRX2.v
Z261 L0 364
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_sdffasrx2_@q
Us_sdffasrx2_QN
R213
!i10b 1
!s100 48eUBE1Dg2fD]zL^C^U^M1
IONY7=6Q4W5@NecENOR4fD3
R3
R4
R258
R259
R260
R257
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_sdffasrx2_@q@n
Us_sdffasx1_Q
R213
!i10b 1
!s100 >6gY8SO<khaWhA<1?N@hW3
Ii`oj4`PXdiiljN_:dP9LY3
R3
R4
Z262 w1227212040
Z263 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASX1.v
Z264 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASX1.v
R241
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_sdffasx1_@q
Us_sdffasx2_Q
R213
!i10b 1
!s100 USdco_jE7NWoNESGkL6ok3
I_`i?L:SW>AUZoT1nh<jMz1
R3
R4
Z265 w1227212038
Z266 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASX2.v
Z267 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASX2.v
R241
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_sdffasx2_@q
Us_sdffnarx1_Q
R213
!i10b 1
!s100 g_0Xn4T_;LiF8?N?Q3WKl3
Iol[6;gK2n@;9oeKiBmNH53
R3
R4
Z268 w1227212478
Z269 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNARX1.v
Z270 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNARX1.v
R241
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_sdffnarx1_@q
Us_sdffnarx2_Q
R213
!i10b 1
!s100 d99H@lHMEZ:]7=;9CjLoR0
IK54]CgSIXga:^Ob`eUV_i0
R3
R4
Z271 w1227212476
Z272 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNARX2.v
Z273 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNARX2.v
R241
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_sdffnarx2_@q
Us_sdffnasrx1_Q
R213
!i10b 1
!s100 TEMiN`82<0AIFn;aZSDD>1
ITQl=lUh?MWdgi<X6NEGlY2
R3
R4
Z274 w1227212318
Z275 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASRX1.v
Z276 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASRX1.v
R261
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_sdffnasrx1_@q
Us_sdffnasrx1_QN
R213
!i10b 1
!s100 emGNU`EPY]TJ]474aJ40@3
IZe[iLUS@kaJ^A8Hi[jKD50
R3
R4
R274
R275
R276
R257
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_sdffnasrx1_@q@n
Us_sdffnasrx2_Q
R213
!i10b 1
!s100 X>4mX_?EZ8kCf??LNbU3M0
IaLTF5DfLEmU:R52G2ej_P3
R3
R4
Z277 w1227212348
Z278 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASRX2.v
Z279 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASRX2.v
R261
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_sdffnasrx2_@q
Us_sdffnasrx2_QN
R213
!i10b 1
!s100 ldgmaQ`GmXU`=l7gUU><I2
IXa9WonCk04KihB_c]<Jnb3
R3
R4
R277
R278
R279
R257
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_sdffnasrx2_@q@n
Us_sdffnasx1_Q
R213
!i10b 1
!s100 V]3f`Kln5DElA_IU@78m`2
IIMHkkG;BiJ89B5@ETEhod2
R3
R4
Z280 w1227212128
Z281 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASX1.v
Z282 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASX1.v
R241
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_sdffnasx1_@q
Us_sdffnasx2_Q
R213
!i10b 1
!s100 fkzNnbgIR^6?TXl_BNg@j0
IK>3MBKdlJ`TbZHb6RBzjV0
R3
R4
Z283 w1227212126
Z284 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASX2.v
Z285 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASX2.v
R241
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_sdffnasx2_@q
Us_sdffnx1_Q
R213
!i10b 1
!s100 mE>=ZG7[MfQOLJ7Wg9DcK2
IGM1kBL7TGFoURTModmg^S0
R3
R4
Z286 w1227211560
Z287 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNX1.v
Z288 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNX1.v
Z289 L0 97
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_sdffnx1_@q
Us_sdffnx2_Q
R213
!i10b 1
!s100 kl:aKlk@I641FGQX?mGF[3
IN12JOInf?]f8RY@L8F97f1
R3
R4
Z290 w1227211558
Z291 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNX2.v
Z292 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNX2.v
R289
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_sdffnx2_@q
Us_sdffssrx1_Q
R213
!i10b 1
!s100 PRA<KMcZN1=elz4nf9Ud70
IfQi_[AYjI8U6?DO>ThQ[j1
R3
R4
Z293 w1227211768
Z294 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFSSRX1.v
Z295 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFSSRX1.v
Z296 L0 185
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_sdffssrx1_@q
Us_sdffssrx2_Q
R213
!i10b 1
!s100 00_O[WO1g2B5bL4Xo;_z:2
I;k>6JhY`=8058C15I7MB[2
R3
R4
Z297 w1227211766
Z298 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFSSRX2.v
Z299 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFSSRX2.v
R296
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_sdffssrx2_@q
Us_sdffx1_Q
R213
!i10b 1
!s100 ngCCRK_6O>W7zdCQaQ2gk3
IoLJ4JVaR=IgR[W?PUm^LE0
R3
R4
Z300 w1227211052
Z301 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFX1.v
Z302 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFX1.v
R289
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_sdffx1_@q
Us_sdffx2_Q
R213
!i10b 1
!s100 g:i`:[9LmV[i6Tc0oU[1E0
IBXe=[><iM;61o49l24nhL0
R3
R4
Z303 w1227211058
Z304 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFX2.v
Z305 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFX2.v
R289
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
ns_sdffx2_@q
vSDFFARX1
R213
!i10b 1
!s100 `jKmING@n;^_KQM6Bm2jU2
I;ncnKSb8;<>KPSQ5JjFOj2
R3
R4
R238
R239
R240
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@s@d@f@f@a@r@x1
vSDFFARX2
R213
!i10b 1
!s100 nYQI?mfH2`0M>4fTP3lH]2
IhlYT=f1z`nbm6fioMVN=D1
R3
R4
R242
R243
R244
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@s@d@f@f@a@r@x2
vSDFFASRSX1
R213
!i10b 1
!s100 HUD46?WB[JL[57:4_4Zo@3
ILE7Fj77Ebi:2Ei7Z<Q^c<3
R3
R4
R245
R246
R247
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@s@d@f@f@a@s@r@s@x1
vSDFFASRSX2
R213
!i10b 1
!s100 8_XX70ih==Xbfo]fLo]dS0
I62SM78Abiz=KkMOMf2z1S3
R3
R4
R251
R252
R253
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@s@d@f@f@a@s@r@s@x2
vSDFFASRX1
R213
!i10b 1
!s100 =?GY1OS5J`?N08AgoNf@51
If=Q<[fU3[dYz<7QW0P@ko1
R3
R4
R254
R255
R256
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@s@d@f@f@a@s@r@x1
vSDFFASRX2
R213
!i10b 1
!s100 M3I`7HMNRjmGHaR@3iD:>0
IHF43HELc9ShEjDncZl]9m2
R3
R4
R258
R259
R260
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@s@d@f@f@a@s@r@x2
vSDFFASX1
R213
!i10b 1
!s100 RTE79b5m[<K_9S?2Czk^F3
IJCi1=7C49IV^Fl4kjj;kR0
R3
R4
R262
R263
R264
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@s@d@f@f@a@s@x1
vSDFFASX2
R213
!i10b 1
!s100 JOPE;o^6GZ:F9;ajafeL?2
IX2TV<A0Se9F_;OaAPhQXi0
R3
R4
R265
R266
R267
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@s@d@f@f@a@s@x2
vSDFFNARX1
R213
!i10b 1
!s100 @NRnEmhT::9GSG8ITzAo43
I?K09VBMAN8^P9iM?=b=TH1
R3
R4
R268
R269
R270
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@s@d@f@f@n@a@r@x1
vSDFFNARX2
R213
!i10b 1
!s100 0GKS:m?8DSO>0kSJO?[=<1
I=1R>_d4<keI=85GH9MYX12
R3
R4
R271
R272
R273
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@s@d@f@f@n@a@r@x2
vSDFFNASRX1
R213
!i10b 1
!s100 ;NeI=<DldM[1NkP6V@3aG3
IUO^>Lkz=K9zHHmfQd7@?j2
R3
R4
R274
R275
R276
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@s@d@f@f@n@a@s@r@x1
vSDFFNASRX2
R213
!i10b 1
!s100 0:c[9hWPZ`::NBGkdmb;G2
IQ8Ig8^PkQPPBA[1@Bg0Un0
R3
R4
R277
R278
R279
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@s@d@f@f@n@a@s@r@x2
vSDFFNASX1
R213
!i10b 1
!s100 h`@o_AL6^`P_fB]PBE:UY0
IgM0LHBfhRda6fQRIXlgQI0
R3
R4
R280
R281
R282
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@s@d@f@f@n@a@s@x1
vSDFFNASX2
R213
!i10b 1
!s100 V5e=XZLoA6_0PWgND0>CY0
IU0;4cMQa0f>eO4SzdGN[I3
R3
R4
R283
R284
R285
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@s@d@f@f@n@a@s@x2
vSDFFNX1
R213
!i10b 1
!s100 7`?6A1fI2zG[i@ne3@ca;0
IhlSQ]VJC6bFV^]iYafSFH2
R3
R4
R286
R287
R288
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@s@d@f@f@n@x1
vSDFFNX2
R213
!i10b 1
!s100 TSBObfk3:30_29i<L6JmT1
I_n2U8Xe847aAVjGR?E1MB1
R3
R4
R290
R291
R292
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@s@d@f@f@n@x2
vSDFFSSRX1
R213
!i10b 1
!s100 ^WTzTCo;3Z;af48lP[z9e3
IANk0A^nIJOTG<kOn?2XL30
R3
R4
R293
R294
R295
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@s@d@f@f@s@s@r@x1
vSDFFSSRX2
R213
!i10b 1
!s100 5eC?9k??j;<hYkDfSNcfe2
I2H9IoNz1Jd;RU[9JY:;U;3
R3
R4
R297
R298
R299
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@s@d@f@f@s@s@r@x2
vSDFFX1
R213
!i10b 1
!s100 Mc?cHi0[:HR^4fAe6cCd62
I2^PgOKi930JTIeW[J?[z@2
R3
R4
R300
R301
R302
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@s@d@f@f@x1
vSDFFX2
R213
!i10b 1
!s100 O2jMd2YiC9G=S:Vek^QBd1
Iaj]cog>>^:FWA6X;JelT]0
R3
R4
R303
R304
R305
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@s@d@f@f@x2
vtbglitchy
DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
R2
!i10b 1
!s100 J@B@bbnWQi9NKBLBA_]dN2
IV^zIO;gA1__fUcO^>>>GX3
R3
!s105 tbglitchy_sv_unit
S1
R4
w1587781472
8src/tbglitchy.sv
Fsrc/tbglitchy.sv
L0 3
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
vTNBUFFHX1
R213
!i10b 1
!s100 7BVlcWKfANB56`HoWz^RQ3
IOfhRJzhbQQ0=h7?]^ZVeI0
R3
R4
Z306 w1213165115
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@t@n@b@u@f@f@h@x1
vTNBUFFHX16
R213
!i10b 1
!s100 SW>j@TSVK[K01Pg[o27K`3
I]kYG=zeY94<=]X`m9?0?42
R3
R4
w1213165114
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX16.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX16.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@t@n@b@u@f@f@h@x16
vTNBUFFHX2
R213
!i10b 1
!s100 gfGMRAhYKHZ3MZhhI[6ef0
I2ncWA_RYUH5Y=Xi@k>Cn^0
R3
R4
R306
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@t@n@b@u@f@f@h@x2
vTNBUFFHX32
R213
!i10b 1
!s100 PX9a?C5>[^1B;FX[PVZF80
I`eXaHo<jGc]?IKgo@XA^U2
R3
R4
Z307 w1213165116
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX32.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX32.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@t@n@b@u@f@f@h@x32
vTNBUFFHX4
R213
!i10b 1
!s100 U1kNk@^Wki4A7;lQ>FFB[0
I6=W0aBT2HWFYMF>nccnCh0
R3
R4
R307
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX4.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@t@n@b@u@f@f@h@x4
vTNBUFFHX8
R213
!i10b 1
!s100 dY1KQR?zBRMnB3FO7^`LK1
I81oGk7SSB8ESK_ZhUf@Da2
R3
R4
Z308 w1213165117
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX8.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX8.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@t@n@b@u@f@f@h@x8
vXNOR2X1
R213
!i10b 1
!s100 658zOePX0JJXZV8;=Xz9I1
I[71ehLaPkUlOTHa4:?NVU1
R3
R4
R308
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR2X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR2X1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@x@n@o@r2@x1
vXNOR2X2
R213
!i10b 1
!s100 ^Fh:J1da3NaAn[V`Y:2bO2
IPnc:iL1`?Y`7oEMQd5b>I2
R3
R4
w1213165118
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR2X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR2X2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@x@n@o@r2@x2
vXNOR3X1
R213
!i10b 1
!s100 6YRnX<TLM[Rc]We<C4dKh0
IZoP]1bEA7E9JK]KWkS1fN3
R3
R4
Z309 w1213165119
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR3X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR3X1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@x@n@o@r3@x1
vXNOR3X2
R213
!i10b 1
!s100 @7aECCc:KVa1i?abd]NBX0
I^o28=_ZDB:=>71b[OCCD^3
R3
R4
R309
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR3X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR3X2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@x@n@o@r3@x2
vXOR2X1
R213
!i10b 1
!s100 RZH7D9AcRJe@5I;Mj7k6h1
I48M6a[i>7BJ`kO6h6>km82
R3
R4
Z310 w1213165120
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR2X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR2X1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@x@o@r2@x1
vXOR2X2
R213
!i10b 1
!s100 ?PH[gEge[YEm1RjHOn9_F0
I`Bz4TfP9H>n_]Qe]hHCMO1
R3
R4
R310
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR2X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR2X2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@x@o@r2@x2
vXOR3X1
R213
!i10b 1
!s100 DS6P;AATdK6jPRMXenP5^2
IzB@CdPf2Q:i_>hLaK2gGL1
R3
R4
Z311 w1213165121
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR3X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR3X1.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@x@o@r3@x1
vXOR3X2
R213
!i10b 1
!s100 ?9L^;OCncf2]`kjL7XbbO1
IKo:8d[IHinbjO3PE6j7L?3
R3
R4
R311
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR3X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR3X2.v
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R1
n@x@o@r3@x2
