// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module userdma_streamtoparallelwithburst (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        inbuf_dout,
        inbuf_num_data_valid,
        inbuf_fifo_cap,
        inbuf_empty_n,
        inbuf_read,
        incount25_dout,
        incount25_num_data_valid,
        incount25_fifo_cap,
        incount25_empty_n,
        incount25_read,
        s2m_buf_sts,
        s2m_buf_sts_ap_vld,
        kernel_mode_dout,
        kernel_mode_num_data_valid,
        kernel_mode_fifo_cap,
        kernel_mode_empty_n,
        kernel_mode_read,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RFIFONUM,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        out_memory_dout,
        out_memory_num_data_valid,
        out_memory_fifo_cap,
        out_memory_empty_n,
        out_memory_read
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [32:0] inbuf_dout;
input  [10:0] inbuf_num_data_valid;
input  [10:0] inbuf_fifo_cap;
input   inbuf_empty_n;
output   inbuf_read;
input  [31:0] incount25_dout;
input  [2:0] incount25_num_data_valid;
input  [2:0] incount25_fifo_cap;
input   incount25_empty_n;
output   incount25_read;
output  [0:0] s2m_buf_sts;
output   s2m_buf_sts_ap_vld;
input  [1:0] kernel_mode_dout;
input  [1:0] kernel_mode_num_data_valid;
input  [1:0] kernel_mode_fifo_cap;
input   kernel_mode_empty_n;
output   kernel_mode_read;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [63:0] m_axi_gmem0_AWADDR;
output  [0:0] m_axi_gmem0_AWID;
output  [31:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [0:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [63:0] m_axi_gmem0_WDATA;
output  [7:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [0:0] m_axi_gmem0_WID;
output  [0:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [63:0] m_axi_gmem0_ARADDR;
output  [0:0] m_axi_gmem0_ARID;
output  [31:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [0:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [63:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [0:0] m_axi_gmem0_RID;
input  [8:0] m_axi_gmem0_RFIFONUM;
input  [0:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [0:0] m_axi_gmem0_BID;
input  [0:0] m_axi_gmem0_BUSER;
input  [63:0] out_memory_dout;
input  [2:0] out_memory_num_data_valid;
input  [2:0] out_memory_fifo_cap;
input   out_memory_empty_n;
output   out_memory_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg inbuf_read;
reg incount25_read;
reg[0:0] s2m_buf_sts;
reg s2m_buf_sts_ap_vld;
reg kernel_mode_read;
reg m_axi_gmem0_AWVALID;
reg m_axi_gmem0_WVALID;
reg m_axi_gmem0_BREADY;
reg out_memory_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    incount25_blk_n;
wire    ap_CS_fsm_state2;
reg    kernel_mode_blk_n;
reg    out_memory_blk_n;
wire   [0:0] even_fu_156_p2;
reg   [0:0] even_reg_369;
reg   [0:0] tmp_reg_374;
reg   [31:0] tmp_4_reg_382;
wire   [2:0] trunc_ln30_fu_183_p1;
reg   [2:0] trunc_ln30_reg_390;
wire   [2:0] xor_ln30_fu_187_p2;
reg   [2:0] xor_ln30_reg_395;
wire   [7:0] shl_ln30_fu_197_p2;
reg   [7:0] shl_ln30_reg_400;
wire   [7:0] shl_ln32_fu_207_p2;
reg   [7:0] shl_ln32_reg_405;
reg   [30:0] lshr_ln39_1_reg_410;
wire   [5:0] shl_ln30_2_fu_232_p3;
reg   [5:0] shl_ln30_2_reg_415;
wire    ap_CS_fsm_state3;
wire   [5:0] shl_ln32_2_fu_240_p3;
reg   [5:0] shl_ln32_2_reg_420;
wire   [63:0] add_ln9_fu_303_p2;
reg   [63:0] add_ln9_reg_425;
wire   [31:0] final_s2m_len_V_3_fu_308_p2;
reg   [31:0] final_s2m_len_V_3_reg_431;
reg   [21:0] tmp_3_reg_437;
wire    grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_ap_start;
wire    grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_ap_done;
wire    grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_ap_idle;
wire    grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_ap_ready;
wire    grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_inbuf_read;
wire    grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_AWVALID;
wire   [63:0] grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_AWADDR;
wire   [0:0] grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_AWID;
wire   [31:0] grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_AWLEN;
wire   [2:0] grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_AWBURST;
wire   [1:0] grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_AWPROT;
wire   [3:0] grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_AWQOS;
wire   [3:0] grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_AWREGION;
wire   [0:0] grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_AWUSER;
wire    grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_WVALID;
wire   [63:0] grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_WDATA;
wire   [7:0] grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_WSTRB;
wire    grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_WLAST;
wire   [0:0] grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_WID;
wire   [0:0] grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_WUSER;
wire    grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_ARVALID;
wire   [63:0] grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_ARADDR;
wire   [0:0] grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_ARID;
wire   [31:0] grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_ARLEN;
wire   [2:0] grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_ARBURST;
wire   [1:0] grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_ARPROT;
wire   [3:0] grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_ARQOS;
wire   [3:0] grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_ARREGION;
wire   [0:0] grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_ARUSER;
wire    grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_RREADY;
wire    grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_BREADY;
reg    grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_ap_start_reg;
wire    ap_CS_fsm_state4;
reg   [63:0] out_memory_assign_fu_94;
wire   [63:0] select_ln46_fu_334_p3;
wire   [0:0] icmp_ln1073_fu_341_p2;
reg    ap_block_state1;
reg   [31:0] final_s2m_len_V_fu_98;
reg   [0:0] s2m_buf_sts_preg;
wire   [0:0] icmp_ln1065_fu_144_p2;
wire   [0:0] icmp_ln1065_1_fu_150_p2;
wire   [7:0] zext_ln30_fu_193_p1;
wire   [7:0] zext_ln32_fu_203_p1;
wire   [31:0] sub_ln39_fu_213_p2;
wire   [31:0] zext_ln39_fu_255_p1;
wire   [30:0] lshr_ln39_2_fu_264_p4;
wire   [0:0] tmp_2_fu_248_p3;
wire   [31:0] sub_ln39_1_fu_258_p2;
wire   [31:0] zext_ln39_1_fu_273_p1;
wire   [31:0] select_ln39_fu_277_p3;
wire   [31:0] select_ln38_fu_285_p3;
wire   [34:0] shl_ln_fu_291_p3;
wire  signed [63:0] sext_ln9_fu_299_p1;
wire   [0:0] icmp_ln1065_2_fu_324_p2;
wire   [63:0] add_ln47_fu_329_p2;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_ap_start_reg = 1'b0;
#0 s2m_buf_sts_preg = 1'd0;
end

userdma_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2 grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_ap_start),
    .ap_done(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_ap_done),
    .ap_idle(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_ap_idle),
    .ap_ready(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_ap_ready),
    .inbuf_dout(inbuf_dout),
    .inbuf_num_data_valid(11'd0),
    .inbuf_fifo_cap(11'd0),
    .inbuf_empty_n(inbuf_empty_n),
    .inbuf_read(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_inbuf_read),
    .m_axi_gmem0_AWVALID(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(m_axi_gmem0_AWREADY),
    .m_axi_gmem0_AWADDR(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(m_axi_gmem0_WREADY),
    .m_axi_gmem0_WDATA(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(1'b0),
    .m_axi_gmem0_ARADDR(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(1'b0),
    .m_axi_gmem0_RREADY(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(64'd0),
    .m_axi_gmem0_RLAST(1'b0),
    .m_axi_gmem0_RID(1'd0),
    .m_axi_gmem0_RFIFONUM(9'd0),
    .m_axi_gmem0_RUSER(1'd0),
    .m_axi_gmem0_RRESP(2'd0),
    .m_axi_gmem0_BVALID(m_axi_gmem0_BVALID),
    .m_axi_gmem0_BREADY(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(m_axi_gmem0_BRESP),
    .m_axi_gmem0_BID(m_axi_gmem0_BID),
    .m_axi_gmem0_BUSER(m_axi_gmem0_BUSER),
    .tmp_1(tmp_4_reg_382),
    .even(even_reg_369),
    .out_memory_assign(out_memory_assign_fu_94),
    .zext_ln30_1(shl_ln30_2_reg_415),
    .shl_ln30_1(shl_ln30_reg_400),
    .zext_ln32_2(shl_ln32_2_reg_420),
    .shl_ln32_1(shl_ln32_reg_405)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln1073_fu_341_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_ap_done == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_ap_start_reg <= 1'b1;
        end else if ((grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_ap_ready == 1'b1)) begin
            grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        s2m_buf_sts_preg <= 1'd0;
    end else begin
        if (((icmp_ln1073_fu_341_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_ap_done == 1'b1))) begin
            s2m_buf_sts_preg <= 1'd1;
        end else if ((~((ap_start == 1'b0) | (kernel_mode_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (out_memory_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            s2m_buf_sts_preg <= 1'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (kernel_mode_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (out_memory_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        final_s2m_len_V_fu_98 <= 32'd0;
    end else if (((icmp_ln1073_fu_341_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4) & (grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_ap_done == 1'b1))) begin
        final_s2m_len_V_fu_98 <= final_s2m_len_V_3_reg_431;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (kernel_mode_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (out_memory_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        out_memory_assign_fu_94 <= out_memory_dout;
    end else if (((icmp_ln1073_fu_341_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4) & (grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_ap_done == 1'b1))) begin
        out_memory_assign_fu_94 <= select_ln46_fu_334_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln9_reg_425 <= add_ln9_fu_303_p2;
        final_s2m_len_V_3_reg_431 <= final_s2m_len_V_3_fu_308_p2;
        shl_ln30_2_reg_415[5 : 3] <= shl_ln30_2_fu_232_p3[5 : 3];
        shl_ln32_2_reg_420[5 : 3] <= shl_ln32_2_fu_240_p3[5 : 3];
        tmp_3_reg_437 <= {{final_s2m_len_V_3_fu_308_p2[31:10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        even_reg_369 <= even_fu_156_p2;
        tmp_reg_374 <= kernel_mode_dout[32'd1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_reg_374 == 1'd0))) begin
        lshr_ln39_1_reg_410 <= {{sub_ln39_fu_213_p2[31:1]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        shl_ln30_reg_400 <= shl_ln30_fu_197_p2;
        shl_ln32_reg_405 <= shl_ln32_fu_207_p2;
        tmp_4_reg_382 <= incount25_dout;
        trunc_ln30_reg_390 <= trunc_ln30_fu_183_p1;
        xor_ln30_reg_395 <= xor_ln30_fu_187_p2;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) | (kernel_mode_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (out_memory_empty_n == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((incount25_empty_n == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1073_fu_341_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1073_fu_341_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        inbuf_read = grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_inbuf_read;
    end else begin
        inbuf_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        incount25_blk_n = incount25_empty_n;
    end else begin
        incount25_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((incount25_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        incount25_read = 1'b1;
    end else begin
        incount25_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        kernel_mode_blk_n = kernel_mode_empty_n;
    end else begin
        kernel_mode_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (kernel_mode_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (out_memory_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        kernel_mode_read = 1'b1;
    end else begin
        kernel_mode_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem0_AWVALID = grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_AWVALID;
    end else begin
        m_axi_gmem0_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem0_BREADY = grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_BREADY;
    end else begin
        m_axi_gmem0_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem0_WVALID = grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_WVALID;
    end else begin
        m_axi_gmem0_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        out_memory_blk_n = out_memory_empty_n;
    end else begin
        out_memory_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (kernel_mode_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (out_memory_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        out_memory_read = 1'b1;
    end else begin
        out_memory_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1073_fu_341_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_ap_done == 1'b1))) begin
        s2m_buf_sts = 1'd1;
    end else if ((~((ap_start == 1'b0) | (kernel_mode_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (out_memory_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        s2m_buf_sts = 1'd0;
    end else begin
        s2m_buf_sts = s2m_buf_sts_preg;
    end
end

always @ (*) begin
    if ((((icmp_ln1073_fu_341_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_ap_done == 1'b1)) | (~((ap_start == 1'b0) | (kernel_mode_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (out_memory_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        s2m_buf_sts_ap_vld = 1'b1;
    end else begin
        s2m_buf_sts_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (kernel_mode_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (out_memory_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((incount25_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln1073_fu_341_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((icmp_ln1073_fu_341_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4) & (grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln47_fu_329_p2 = ($signed(add_ln9_reg_425) + $signed(64'd18446744073709543424));

assign add_ln9_fu_303_p2 = ($signed(out_memory_assign_fu_94) + $signed(sext_ln9_fu_299_p1));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (kernel_mode_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (out_memory_empty_n == 1'b0));
end

assign even_fu_156_p2 = (icmp_ln1065_fu_144_p2 | icmp_ln1065_1_fu_150_p2);

assign final_s2m_len_V_3_fu_308_p2 = (select_ln38_fu_285_p3 + final_s2m_len_V_fu_98);

assign grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_ap_start = grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_ap_start_reg;

assign icmp_ln1065_1_fu_150_p2 = ((kernel_mode_dout == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln1065_2_fu_324_p2 = ((final_s2m_len_V_3_reg_431 == 32'd1024) ? 1'b1 : 1'b0);

assign icmp_ln1065_fu_144_p2 = ((kernel_mode_dout == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln1073_fu_341_p2 = ((tmp_3_reg_437 == 22'd0) ? 1'b1 : 1'b0);

assign lshr_ln39_2_fu_264_p4 = {{tmp_4_reg_382[31:1]}};

assign m_axi_gmem0_ARADDR = 64'd0;

assign m_axi_gmem0_ARBURST = 2'd0;

assign m_axi_gmem0_ARCACHE = 4'd0;

assign m_axi_gmem0_ARID = 1'd0;

assign m_axi_gmem0_ARLEN = 32'd0;

assign m_axi_gmem0_ARLOCK = 2'd0;

assign m_axi_gmem0_ARPROT = 3'd0;

assign m_axi_gmem0_ARQOS = 4'd0;

assign m_axi_gmem0_ARREGION = 4'd0;

assign m_axi_gmem0_ARSIZE = 3'd0;

assign m_axi_gmem0_ARUSER = 1'd0;

assign m_axi_gmem0_ARVALID = 1'b0;

assign m_axi_gmem0_AWADDR = grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_AWADDR;

assign m_axi_gmem0_AWBURST = grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_AWBURST;

assign m_axi_gmem0_AWCACHE = grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_AWCACHE;

assign m_axi_gmem0_AWID = grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_AWID;

assign m_axi_gmem0_AWLEN = grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_AWLEN;

assign m_axi_gmem0_AWLOCK = grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_AWLOCK;

assign m_axi_gmem0_AWPROT = grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_AWPROT;

assign m_axi_gmem0_AWQOS = grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_AWQOS;

assign m_axi_gmem0_AWREGION = grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_AWREGION;

assign m_axi_gmem0_AWSIZE = grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_AWSIZE;

assign m_axi_gmem0_AWUSER = grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_AWUSER;

assign m_axi_gmem0_RREADY = 1'b0;

assign m_axi_gmem0_WDATA = grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_WDATA;

assign m_axi_gmem0_WID = grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_WID;

assign m_axi_gmem0_WLAST = grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_WLAST;

assign m_axi_gmem0_WSTRB = grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_WSTRB;

assign m_axi_gmem0_WUSER = grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2_fu_129_m_axi_gmem0_WUSER;

assign select_ln38_fu_285_p3 = ((tmp_reg_374[0:0] == 1'b1) ? tmp_4_reg_382 : select_ln39_fu_277_p3);

assign select_ln39_fu_277_p3 = ((tmp_2_fu_248_p3[0:0] == 1'b1) ? sub_ln39_1_fu_258_p2 : zext_ln39_1_fu_273_p1);

assign select_ln46_fu_334_p3 = ((icmp_ln1065_2_fu_324_p2[0:0] == 1'b1) ? add_ln47_fu_329_p2 : add_ln9_reg_425);

assign sext_ln9_fu_299_p1 = $signed(shl_ln_fu_291_p3);

assign shl_ln30_2_fu_232_p3 = {{xor_ln30_reg_395}, {3'd0}};

assign shl_ln30_fu_197_p2 = 8'd15 << zext_ln30_fu_193_p1;

assign shl_ln32_2_fu_240_p3 = {{trunc_ln30_reg_390}, {3'd0}};

assign shl_ln32_fu_207_p2 = 8'd15 << zext_ln32_fu_203_p1;

assign shl_ln_fu_291_p3 = {{select_ln38_fu_285_p3}, {3'd0}};

assign sub_ln39_1_fu_258_p2 = (32'd0 - zext_ln39_fu_255_p1);

assign sub_ln39_fu_213_p2 = (32'd0 - incount25_dout);

assign tmp_2_fu_248_p3 = tmp_4_reg_382[32'd31];

assign trunc_ln30_fu_183_p1 = out_memory_assign_fu_94[2:0];

assign xor_ln30_fu_187_p2 = (trunc_ln30_fu_183_p1 ^ 3'd4);

assign zext_ln30_fu_193_p1 = xor_ln30_fu_187_p2;

assign zext_ln32_fu_203_p1 = trunc_ln30_fu_183_p1;

assign zext_ln39_1_fu_273_p1 = lshr_ln39_2_fu_264_p4;

assign zext_ln39_fu_255_p1 = lshr_ln39_1_reg_410;

always @ (posedge ap_clk) begin
    shl_ln30_2_reg_415[2:0] <= 3'b000;
    shl_ln32_2_reg_420[2:0] <= 3'b000;
end

endmodule //userdma_streamtoparallelwithburst
