INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vivado/2018.2/msys64/mingw64/bin/g++"
   Compiling test_core.cpp_pre.cpp.tb.cpp
   Compiling core.cpp_pre.cpp.tb.cpp
   Compiling apatb_find.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
output[]= [ 0,1,0,0,0,0,1,0,0,0, ]

F:\Machine-Learning\vivado_labs\Lab_2\solution1\sim\verilog>set PATH= 

F:\Machine-Learning\vivado_labs\Lab_2\solution1\sim\verilog>call C:/Xilinx/Vivado/2018.2/bin/xelab xil_defaultlib.apatb_find_top glbl -prj find.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "C:/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s find  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_find_top glbl -prj find.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s find 
Multi-threading is on. Using 4 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Machine-Learning/vivado_labs/Lab_2/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Machine-Learning/vivado_labs/Lab_2/solution1/sim/verilog/AESL_autofifo_in_vec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_in_vec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Machine-Learning/vivado_labs/Lab_2/solution1/sim/verilog/AESL_autofifo_out_vec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_out_vec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Machine-Learning/vivado_labs/Lab_2/solution1/sim/verilog/find.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_find_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Machine-Learning/vivado_labs/Lab_2/solution1/sim/verilog/find.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module find
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.find
Compiling module xil_defaultlib.AESL_autofifo_in_vec
Compiling module xil_defaultlib.AESL_autofifo_out_vec
Compiling module xil_defaultlib.apatb_find_top
Compiling module work.glbl
Built simulation snapshot find

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/Machine-Learning/vivado_labs/Lab_2/solution1/sim/verilog/xsim.dir/find/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jul  9 16:53:21 2023...

****** xsim v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/find/xsim_script.tcl
# xsim {find} -autoloadwcfg -tclbatch {find.tcl}
Vivado Simulator 2018.2
Time resolution is 1 ps
source find.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "355000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 395 ns : File "F:/Machine-Learning/vivado_labs/Lab_2/solution1/sim/verilog/find.autotb.v" Line 334
## quit
INFO: [Common 17-206] Exiting xsim at Sun Jul  9 16:53:27 2023...
output[]= [ 0,1,0,0,0,0,1,0,0,0, ]
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
