// Seed: 1163050377
module module_0 (
    output wire id_0,
    output wand id_1
);
  assign id_1 = id_3;
endmodule
module module_1 #(
    parameter id_29 = 32'd36
) (
    input wire id_0,
    output logic id_1,
    input wire id_2,
    output logic id_3,
    output supply1 id_4,
    output tri1 id_5,
    input tri1 id_6
    , id_26,
    output tri id_7,
    output wand id_8,
    output supply0 id_9,
    input supply1 id_10,
    input wand id_11,
    output logic id_12,
    output wor id_13,
    output tri id_14,
    input tri id_15,
    input logic id_16,
    output supply0 id_17,
    output uwire id_18,
    input uwire id_19,
    input uwire id_20,
    input wor id_21,
    input wor id_22,
    output uwire id_23,
    output uwire id_24
);
  always_ff @(posedge 1 * 1) begin
    id_1 <= id_16;
    if (1) begin
      id_14 = 1;
    end else id_3 <= 1;
    id_12 <= ~^1;
    id_8 = id_2;
    if (1);
    begin
      id_7 = 1;
    end
  end
  assign id_9 = 1;
  wire id_27;
  assign id_8 = id_26;
  module_0(
      id_18, id_4
  );
  for (id_28 = id_0; 1; id_23 = id_26) defparam id_29 = 1;
endmodule
