

================================================================
== Vivado HLS Report for 'final_perm'
================================================================
* Date:           Sat Aug 15 11:40:43 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Inversion_LUP1
* Solution:       No_directive
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.980|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   43|   43|   43|   43|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L1      |   42|   42|        14|          -|          -|     3|    no    |
        | + L2     |   12|   12|         4|          -|          -|     3|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%P_2_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %P_2_read)" [Inversion_LUP1/inverse.cpp:221]   --->   Operation 7 'read' 'P_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%P_1_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %P_1_read)" [Inversion_LUP1/inverse.cpp:221]   --->   Operation 8 'read' 'P_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%P_0_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %P_0_read)" [Inversion_LUP1/inverse.cpp:221]   --->   Operation 9 'read' 'P_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %1" [Inversion_LUP1/inverse.cpp:224]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %0 ], [ %i, %L1_end ]"   --->   Operation 11 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.95ns)   --->   "%icmp_ln224 = icmp eq i2 %i_0, -1" [Inversion_LUP1/inverse.cpp:224]   --->   Operation 12 'icmp' 'icmp_ln224' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 13 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.56ns)   --->   "%i = add i2 %i_0, 1" [Inversion_LUP1/inverse.cpp:224]   --->   Operation 14 'add' 'i' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln224, label %4, label %L1_begin" [Inversion_LUP1/inverse.cpp:224]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str23) nounwind" [Inversion_LUP1/inverse.cpp:225]   --->   Operation 16 'specloopname' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str23)" [Inversion_LUP1/inverse.cpp:225]   --->   Operation 17 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln226 = zext i2 %i_0 to i5" [Inversion_LUP1/inverse.cpp:226]   --->   Operation 18 'zext' 'zext_ln226' <Predicate = (!icmp_ln224)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.76ns)   --->   "br label %2" [Inversion_LUP1/inverse.cpp:226]   --->   Operation 19 'br' <Predicate = (!icmp_ln224)> <Delay = 1.76>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void" [Inversion_LUP1/inverse.cpp:231]   --->   Operation 20 'ret' <Predicate = (icmp_ln224)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.69>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ 0, %L1_begin ], [ %j, %branch0 ]"   --->   Operation 21 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.95ns)   --->   "%icmp_ln226 = icmp eq i2 %j_0, -1" [Inversion_LUP1/inverse.cpp:226]   --->   Operation 22 'icmp' 'icmp_ln226' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 23 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.56ns)   --->   "%j = add i2 %j_0, 1" [Inversion_LUP1/inverse.cpp:226]   --->   Operation 24 'add' 'j' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln226, label %L1_end, label %3" [Inversion_LUP1/inverse.cpp:226]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str24) nounwind" [Inversion_LUP1/inverse.cpp:227]   --->   Operation 26 'specloopname' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.81ns)   --->   "switch i2 %i_0, label %branch2 [
    i2 0, label %branch0
    i2 1, label %branch1
  ]" [Inversion_LUP1/inverse.cpp:228]   --->   Operation 27 'switch' <Predicate = (!icmp_ln226)> <Delay = 1.81>
ST_3 : Operation 28 [1/1] (1.81ns)   --->   "br label %branch0" [Inversion_LUP1/inverse.cpp:228]   --->   Operation 28 'br' <Predicate = (!icmp_ln226 & i_0 == 1)> <Delay = 1.81>
ST_3 : Operation 29 [1/1] (1.81ns)   --->   "br label %branch0" [Inversion_LUP1/inverse.cpp:228]   --->   Operation 29 'br' <Predicate = (!icmp_ln226 & i_0 != 0 & i_0 != 1)> <Delay = 1.81>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%phi_ln228 = phi float [ %P_1_read_1, %branch1 ], [ %P_2_read_1, %branch2 ], [ %P_0_read_1, %3 ]" [Inversion_LUP1/inverse.cpp:228]   --->   Operation 30 'phi' 'phi_ln228' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %phi_ln228 to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 31 'bitcast' 'p_Val2_s' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:317->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 32 'partselect' 'tmp_V' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i32 %p_Val2_s to i23" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:318->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 33 'trunc' 'tmp_V_1' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i8 %tmp_V to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 34 'zext' 'zext_ln339' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.91ns)   --->   "%add_ln339 = add i9 -127, %zext_ln339" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 35 'add' 'add_ln339' <Predicate = (!icmp_ln226)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 36 'bitselect' 'isNeg' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.91ns)   --->   "%sub_ln1311 = sub i8 127, %tmp_V" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 37 'sub' 'sub_ln1311' <Predicate = (!icmp_ln226)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311 to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 38 'sext' 'sext_ln1311' <Predicate = (!icmp_ln226)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 39 'select' 'ush' <Predicate = (!icmp_ln226)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str23, i32 %tmp_s)" [Inversion_LUP1/inverse.cpp:230]   --->   Operation 40 'specregionend' 'empty' <Predicate = (icmp_ln226)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br label %1" [Inversion_LUP1/inverse.cpp:224]   --->   Operation 41 'br' <Predicate = (icmp_ln226)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.98>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln228)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:316->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 42 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_1, i1 false)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 43 'bitconcatenate' 'mantissa_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%zext_ln682 = zext i25 %mantissa_V to i79" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 44 'zext' 'zext_ln682' <Predicate = (!isNeg)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%sext_ln1311_1 = sext i9 %ush to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 45 'sext' 'sext_ln1311_1' <Predicate = (!isNeg)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%sext_ln1311_2 = sext i9 %ush to i25" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 46 'sext' 'sext_ln1311_2' <Predicate = (isNeg)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_1 to i79" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 47 'zext' 'zext_ln1287' <Predicate = (!isNeg)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%r_V = lshr i25 %mantissa_V, %sext_ln1311_2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 48 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%r_V_1 = shl i79 %zext_ln682, %zext_ln1287" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 49 'shl' 'r_V_1' <Predicate = (!isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 50 'bitselect' 'tmp' <Predicate = (isNeg)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%zext_ln662 = zext i1 %tmp to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 51 'zext' 'zext_ln662' <Predicate = (isNeg)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_31 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_1, i32 24, i32 55)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 52 'partselect' 'tmp_31' <Predicate = (!isNeg)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (4.42ns) (out node of the LUT)   --->   "%p_Val2_4 = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_31" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 53 'select' 'p_Val2_4' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln657 = trunc i32 %p_Val2_4 to i5" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 54 'trunc' 'trunc_ln657' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.78ns)   --->   "%sub_ln228_1 = sub i5 0, %trunc_ln657" [Inversion_LUP1/inverse.cpp:228]   --->   Operation 55 'sub' 'sub_ln228_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln228)   --->   "%trunc_ln228 = trunc i32 %p_Val2_4 to i5" [Inversion_LUP1/inverse.cpp:228]   --->   Operation 56 'trunc' 'trunc_ln228' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln228)   --->   "%select_ln59 = select i1 %p_Result_s, i5 %sub_ln228_1, i5 %trunc_ln228" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Inversion_LUP1/inverse.cpp:228]   --->   Operation 57 'select' 'select_ln59' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln228 = zext i2 %j_0 to i5" [Inversion_LUP1/inverse.cpp:228]   --->   Operation 58 'zext' 'zext_ln228' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_32 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %j_0, i2 0)" [Inversion_LUP1/inverse.cpp:228]   --->   Operation 59 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln228_1 = zext i4 %tmp_32 to i5" [Inversion_LUP1/inverse.cpp:228]   --->   Operation 60 'zext' 'zext_ln228_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.73ns)   --->   "%sub_ln228 = sub i5 %zext_ln228_1, %zext_ln228" [Inversion_LUP1/inverse.cpp:228]   --->   Operation 61 'sub' 'sub_ln228' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln228 = add i5 %sub_ln228, %select_ln59" [Inversion_LUP1/inverse.cpp:228]   --->   Operation 62 'add' 'add_ln228' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (1.78ns)   --->   "%add_ln228_1 = add i5 %sub_ln228, %zext_ln226" [Inversion_LUP1/inverse.cpp:228]   --->   Operation 63 'add' 'add_ln228_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln228 = sext i5 %add_ln228 to i64" [Inversion_LUP1/inverse.cpp:228]   --->   Operation 64 'sext' 'sext_ln228' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%UL_inv_addr = getelementptr [9 x float]* %UL_inv, i64 0, i64 %sext_ln228" [Inversion_LUP1/inverse.cpp:228]   --->   Operation 65 'getelementptr' 'UL_inv_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [2/2] (2.32ns)   --->   "%UL_inv_load = load float* %UL_inv_addr, align 4" [Inversion_LUP1/inverse.cpp:228]   --->   Operation 66 'load' 'UL_inv_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 6 <SV = 5> <Delay = 4.64>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln228_1 = sext i5 %add_ln228_1 to i64" [Inversion_LUP1/inverse.cpp:228]   --->   Operation 67 'sext' 'sext_ln228_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%A_inv_addr = getelementptr [9 x float]* %A_inv, i64 0, i64 %sext_ln228_1" [Inversion_LUP1/inverse.cpp:228]   --->   Operation 68 'getelementptr' 'A_inv_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/2] (2.32ns)   --->   "%UL_inv_load = load float* %UL_inv_addr, align 4" [Inversion_LUP1/inverse.cpp:228]   --->   Operation 69 'load' 'UL_inv_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 70 [1/1] (2.32ns)   --->   "store float %UL_inv_load, float* %A_inv_addr, align 4" [Inversion_LUP1/inverse.cpp:228]   --->   Operation 70 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "br label %2" [Inversion_LUP1/inverse.cpp:226]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ UL_inv]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ P_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_inv]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
P_2_read_1            (read             ) [ 0011111]
P_1_read_1            (read             ) [ 0011111]
P_0_read_1            (read             ) [ 0011111]
br_ln224              (br               ) [ 0111111]
i_0                   (phi              ) [ 0011111]
icmp_ln224            (icmp             ) [ 0011111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
i                     (add              ) [ 0111111]
br_ln224              (br               ) [ 0000000]
specloopname_ln225    (specloopname     ) [ 0000000]
tmp_s                 (specregionbegin  ) [ 0001111]
zext_ln226            (zext             ) [ 0001111]
br_ln226              (br               ) [ 0011111]
ret_ln231             (ret              ) [ 0000000]
j_0                   (phi              ) [ 0001100]
icmp_ln226            (icmp             ) [ 0011111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
j                     (add              ) [ 0011111]
br_ln226              (br               ) [ 0000000]
specloopname_ln227    (specloopname     ) [ 0000000]
switch_ln228          (switch           ) [ 0000000]
br_ln228              (br               ) [ 0000000]
br_ln228              (br               ) [ 0000000]
phi_ln228             (phi              ) [ 0001000]
p_Val2_s              (bitcast          ) [ 0000100]
tmp_V                 (partselect       ) [ 0000000]
tmp_V_1               (trunc            ) [ 0000100]
zext_ln339            (zext             ) [ 0000000]
add_ln339             (add              ) [ 0000000]
isNeg                 (bitselect        ) [ 0000100]
sub_ln1311            (sub              ) [ 0000000]
sext_ln1311           (sext             ) [ 0000000]
ush                   (select           ) [ 0000100]
empty                 (specregionend    ) [ 0000000]
br_ln224              (br               ) [ 0111111]
p_Result_s            (bitselect        ) [ 0000000]
mantissa_V            (bitconcatenate   ) [ 0000000]
zext_ln682            (zext             ) [ 0000000]
sext_ln1311_1         (sext             ) [ 0000000]
sext_ln1311_2         (sext             ) [ 0000000]
zext_ln1287           (zext             ) [ 0000000]
r_V                   (lshr             ) [ 0000000]
r_V_1                 (shl              ) [ 0000000]
tmp                   (bitselect        ) [ 0000000]
zext_ln662            (zext             ) [ 0000000]
tmp_31                (partselect       ) [ 0000000]
p_Val2_4              (select           ) [ 0000000]
trunc_ln657           (trunc            ) [ 0000000]
sub_ln228_1           (sub              ) [ 0000000]
trunc_ln228           (trunc            ) [ 0000000]
select_ln59           (select           ) [ 0000000]
zext_ln228            (zext             ) [ 0000000]
tmp_32                (bitconcatenate   ) [ 0000000]
zext_ln228_1          (zext             ) [ 0000000]
sub_ln228             (sub              ) [ 0000000]
add_ln228             (add              ) [ 0000010]
add_ln228_1           (add              ) [ 0000011]
sext_ln228            (sext             ) [ 0000000]
UL_inv_addr           (getelementptr    ) [ 0000001]
sext_ln228_1          (sext             ) [ 0000000]
A_inv_addr            (getelementptr    ) [ 0000000]
UL_inv_load           (load             ) [ 0000000]
store_ln228           (store            ) [ 0000000]
br_ln226              (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="UL_inv">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="UL_inv"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="P_0_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_0_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="P_1_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_1_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="P_2_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_2_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_inv">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_inv"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="P_2_read_1_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_2_read_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="P_1_read_1_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_1_read_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="P_0_read_1_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_0_read_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="UL_inv_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="5" slack="0"/>
<pin id="92" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="UL_inv_addr/5 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="4" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="UL_inv_load/5 "/>
</bind>
</comp>

<comp id="101" class="1004" name="A_inv_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="5" slack="0"/>
<pin id="105" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_inv_addr/6 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln228_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln228/6 "/>
</bind>
</comp>

<comp id="115" class="1005" name="i_0_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="2" slack="1"/>
<pin id="117" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="i_0_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="2" slack="0"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="127" class="1005" name="j_0_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="2" slack="1"/>
<pin id="129" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="j_0_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="2" slack="0"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="139" class="1005" name="phi_ln228_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="141" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln228 (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="phi_ln228_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="2"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="32" slack="2"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="4" bw="32" slack="2"/>
<pin id="148" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln228/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln224_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="2" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln224/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="i_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="2" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln226_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="2" slack="0"/>
<pin id="164" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln226/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="icmp_ln226_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="2" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln226/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="j_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="2" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="p_Val2_s_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_V_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="6" slack="0"/>
<pin id="186" dir="0" index="3" bw="6" slack="0"/>
<pin id="187" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_V_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_1/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln339_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln339/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="add_ln339_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="0"/>
<pin id="203" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln339/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="isNeg_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="9" slack="0"/>
<pin id="209" dir="0" index="2" bw="5" slack="0"/>
<pin id="210" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="sub_ln1311_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="sext_ln1311_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="ush_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="8" slack="0"/>
<pin id="227" dir="0" index="2" bw="9" slack="0"/>
<pin id="228" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_Result_s_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="1"/>
<pin id="235" dir="0" index="2" bw="6" slack="0"/>
<pin id="236" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="mantissa_V_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="25" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="23" slack="1"/>
<pin id="243" dir="0" index="3" bw="1" slack="0"/>
<pin id="244" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_V/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln682_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="25" slack="0"/>
<pin id="250" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="sext_ln1311_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="9" slack="1"/>
<pin id="254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_1/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="sext_ln1311_2_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="9" slack="1"/>
<pin id="257" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_2/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln1287_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="9" slack="0"/>
<pin id="260" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="r_V_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="25" slack="0"/>
<pin id="264" dir="0" index="1" bw="9" slack="0"/>
<pin id="265" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="r_V_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="25" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="25" slack="0"/>
<pin id="277" dir="0" index="2" bw="6" slack="0"/>
<pin id="278" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln662_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_31_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="79" slack="0"/>
<pin id="289" dir="0" index="2" bw="6" slack="0"/>
<pin id="290" dir="0" index="3" bw="7" slack="0"/>
<pin id="291" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_31/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_Val2_4_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="32" slack="0"/>
<pin id="300" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_4/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="trunc_ln657_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln657/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="sub_ln228_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="5" slack="0"/>
<pin id="310" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln228_1/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="trunc_ln228_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln228/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="select_ln59_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="5" slack="0"/>
<pin id="320" dir="0" index="2" bw="5" slack="0"/>
<pin id="321" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln228_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="2" slack="1"/>
<pin id="327" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln228/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_32_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="0"/>
<pin id="331" dir="0" index="1" bw="2" slack="1"/>
<pin id="332" dir="0" index="2" bw="1" slack="0"/>
<pin id="333" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_32/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln228_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="4" slack="0"/>
<pin id="339" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln228_1/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="sub_ln228_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="0"/>
<pin id="343" dir="0" index="1" bw="2" slack="0"/>
<pin id="344" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln228/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="add_ln228_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="5" slack="0"/>
<pin id="349" dir="0" index="1" bw="5" slack="0"/>
<pin id="350" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln228/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="add_ln228_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="5" slack="0"/>
<pin id="355" dir="0" index="1" bw="2" slack="2"/>
<pin id="356" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln228_1/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="sext_ln228_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="5" slack="1"/>
<pin id="360" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln228/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="sext_ln228_1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="5" slack="2"/>
<pin id="364" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln228_1/6 "/>
</bind>
</comp>

<comp id="366" class="1005" name="P_2_read_1_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="2"/>
<pin id="368" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="P_2_read_1 "/>
</bind>
</comp>

<comp id="371" class="1005" name="P_1_read_1_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="2"/>
<pin id="373" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="P_1_read_1 "/>
</bind>
</comp>

<comp id="376" class="1005" name="P_0_read_1_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="2"/>
<pin id="378" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="P_0_read_1 "/>
</bind>
</comp>

<comp id="384" class="1005" name="i_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="2" slack="0"/>
<pin id="386" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="389" class="1005" name="zext_ln226_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="5" slack="2"/>
<pin id="391" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln226 "/>
</bind>
</comp>

<comp id="397" class="1005" name="j_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="2" slack="0"/>
<pin id="399" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="402" class="1005" name="p_Val2_s_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="407" class="1005" name="tmp_V_1_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="23" slack="1"/>
<pin id="409" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

<comp id="412" class="1005" name="isNeg_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="1"/>
<pin id="414" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="417" class="1005" name="ush_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="9" slack="1"/>
<pin id="419" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush "/>
</bind>
</comp>

<comp id="423" class="1005" name="add_ln228_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="5" slack="1"/>
<pin id="425" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln228 "/>
</bind>
</comp>

<comp id="428" class="1005" name="add_ln228_1_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="5" slack="2"/>
<pin id="430" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="add_ln228_1 "/>
</bind>
</comp>

<comp id="433" class="1005" name="UL_inv_addr_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="4" slack="1"/>
<pin id="435" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="UL_inv_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="68" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="68" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="95" pin="3"/><net_sink comp="108" pin=1"/></net>

<net id="114"><net_src comp="101" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="119" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="130"><net_src comp="12" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="131" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="154"><net_src comp="119" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="119" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="119" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="131" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="131" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="142" pin="6"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="30" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="178" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="190"><net_src comp="32" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="191"><net_src comp="34" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="195"><net_src comp="178" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="182" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="36" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="196" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="38" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="200" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="40" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="218"><net_src comp="42" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="182" pin="4"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="206" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="200" pin="2"/><net_sink comp="224" pin=2"/></net>

<net id="237"><net_src comp="46" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="48" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="245"><net_src comp="50" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="52" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="247"><net_src comp="54" pin="0"/><net_sink comp="239" pin=3"/></net>

<net id="251"><net_src comp="239" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="261"><net_src comp="252" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="239" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="255" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="248" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="258" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="279"><net_src comp="56" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="262" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="58" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="285"><net_src comp="274" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="60" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="268" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="294"><net_src comp="58" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="295"><net_src comp="62" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="301"><net_src comp="282" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="302"><net_src comp="286" pin="4"/><net_sink comp="296" pin=2"/></net>

<net id="306"><net_src comp="296" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="64" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="303" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="296" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="232" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="307" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="313" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="328"><net_src comp="127" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="66" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="127" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="12" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="340"><net_src comp="329" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="337" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="325" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="317" pin="3"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="341" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="358" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="365"><net_src comp="362" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="369"><net_src comp="70" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="374"><net_src comp="76" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="379"><net_src comp="82" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="142" pin=4"/></net>

<net id="387"><net_src comp="156" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="392"><net_src comp="162" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="400"><net_src comp="172" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="405"><net_src comp="178" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="410"><net_src comp="192" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="415"><net_src comp="206" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="420"><net_src comp="224" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="426"><net_src comp="347" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="431"><net_src comp="353" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="436"><net_src comp="88" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="95" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_inv | {6 }
 - Input state : 
	Port: final_perm : UL_inv | {5 6 }
	Port: final_perm : P_0_read | {1 }
	Port: final_perm : P_1_read | {1 }
	Port: final_perm : P_2_read | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln224 : 1
		i : 1
		br_ln224 : 2
		zext_ln226 : 1
	State 3
		icmp_ln226 : 1
		j : 1
		br_ln226 : 2
		phi_ln228 : 1
		p_Val2_s : 2
		tmp_V : 3
		tmp_V_1 : 3
		zext_ln339 : 4
		add_ln339 : 5
		isNeg : 6
		sub_ln1311 : 4
		sext_ln1311 : 5
		ush : 7
	State 4
		zext_ln682 : 1
		zext_ln1287 : 1
		r_V : 1
		r_V_1 : 2
		tmp : 2
		zext_ln662 : 3
		tmp_31 : 3
		p_Val2_4 : 4
		trunc_ln657 : 5
		sub_ln228_1 : 6
		trunc_ln228 : 5
		select_ln59 : 7
		zext_ln228_1 : 1
		sub_ln228 : 2
		add_ln228 : 8
		add_ln228_1 : 3
	State 5
		UL_inv_addr : 1
		UL_inv_load : 2
	State 6
		A_inv_addr : 1
		store_ln228 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|    shl   |      r_V_1_fu_268     |    0    |   101   |
|----------|-----------------------|---------|---------|
|   lshr   |       r_V_fu_262      |    0    |    73   |
|----------|-----------------------|---------|---------|
|          |        i_fu_156       |    0    |    10   |
|          |        j_fu_172       |    0    |    10   |
|    add   |    add_ln339_fu_200   |    0    |    15   |
|          |    add_ln228_fu_347   |    0    |    15   |
|          |   add_ln228_1_fu_353  |    0    |    15   |
|----------|-----------------------|---------|---------|
|          |       ush_fu_224      |    0    |    9    |
|  select  |    p_Val2_4_fu_296    |    0    |    32   |
|          |   select_ln59_fu_317  |    0    |    5    |
|----------|-----------------------|---------|---------|
|          |   sub_ln1311_fu_214   |    0    |    15   |
|    sub   |   sub_ln228_1_fu_307  |    0    |    15   |
|          |    sub_ln228_fu_341   |    0    |    13   |
|----------|-----------------------|---------|---------|
|   icmp   |   icmp_ln224_fu_150   |    0    |    8    |
|          |   icmp_ln226_fu_166   |    0    |    8    |
|----------|-----------------------|---------|---------|
|          | P_2_read_1_read_fu_70 |    0    |    0    |
|   read   | P_1_read_1_read_fu_76 |    0    |    0    |
|          | P_0_read_1_read_fu_82 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   zext_ln226_fu_162   |    0    |    0    |
|          |   zext_ln339_fu_196   |    0    |    0    |
|          |   zext_ln682_fu_248   |    0    |    0    |
|   zext   |   zext_ln1287_fu_258  |    0    |    0    |
|          |   zext_ln662_fu_282   |    0    |    0    |
|          |   zext_ln228_fu_325   |    0    |    0    |
|          |  zext_ln228_1_fu_337  |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|      tmp_V_fu_182     |    0    |    0    |
|          |     tmp_31_fu_286     |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |     tmp_V_1_fu_192    |    0    |    0    |
|   trunc  |   trunc_ln657_fu_303  |    0    |    0    |
|          |   trunc_ln228_fu_313  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |      isNeg_fu_206     |    0    |    0    |
| bitselect|   p_Result_s_fu_232   |    0    |    0    |
|          |       tmp_fu_274      |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   sext_ln1311_fu_220  |    0    |    0    |
|          |  sext_ln1311_1_fu_252 |    0    |    0    |
|   sext   |  sext_ln1311_2_fu_255 |    0    |    0    |
|          |   sext_ln228_fu_358   |    0    |    0    |
|          |  sext_ln228_1_fu_362  |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|   mantissa_V_fu_239   |    0    |    0    |
|          |     tmp_32_fu_329     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   344   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| P_0_read_1_reg_376|   32   |
| P_1_read_1_reg_371|   32   |
| P_2_read_1_reg_366|   32   |
|UL_inv_addr_reg_433|    4   |
|add_ln228_1_reg_428|    5   |
| add_ln228_reg_423 |    5   |
|    i_0_reg_115    |    2   |
|     i_reg_384     |    2   |
|   isNeg_reg_412   |    1   |
|    j_0_reg_127    |    2   |
|     j_reg_397     |    2   |
|  p_Val2_s_reg_402 |   32   |
| phi_ln228_reg_139 |   32   |
|  tmp_V_1_reg_407  |   23   |
|    ush_reg_417    |    9   |
| zext_ln226_reg_389|    5   |
+-------------------+--------+
|       Total       |   220  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_95 |  p0  |   2  |   4  |    8   ||    9    |
|    i_0_reg_115   |  p0  |   2  |   2  |    4   ||    9    |
|    j_0_reg_127   |  p0  |   2  |   2  |    4   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  5.307  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   344  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   27   |
|  Register |    -   |   220  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   220  |   371  |
+-----------+--------+--------+--------+
