module pri_enc_rom (output logic [3:0] Y, input logic A, B, C);

logic[2:0] rom[7:0] ='{3'b000, 3'b100, 3'b100, 3'b100, 3'b101, 3'b101, 3'b110, 3'b111};

logic X;
X = {A, B, C};
assign Y = rom[X];

endmodule