m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dE:/program/FPGA/AD9250/simulation/modelsim
v7DR9+T5BWVCwt3tf5to/uJRgEIEx/6aUprz2bqQgcdI=
Z0 !s110 1576762788
!i10b 0
!s100 WYCi@0GzROQ3=aaCccNc]0
I6gb4ocam9kEEIIYAi:iGL0
Z1 VDg1SIo80bB@j0V0VzS_@n1
!i119 1
!i8a 1436012384
Z2 dF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim
Z3 w1576762788
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_8b10b_enc.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_8b10b_enc.v
Z4 L0 38
Z5 OL;L;10.6d;65
r1
!s85 0
31
Z6 !s108 1576762788.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_8b10b_enc.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_8b10b_enc.v|-work|tx_jesd204b_altera_jesd204_tx_mlpcs_161|
!i113 0
Z7 o-work tx_jesd204b_altera_jesd204_tx_mlpcs_161
Z8 tCvgOpt 0
nbd11e3
vPXi+ll+TPfsDWFQMSj8VGlM+2qmnuvyvIiQfXPwRRDWjqJtsovGcf2682/wrMUpy
Z9 !s110 1576762790
!i10b 0
!s100 X]R48e0DKTl=3GTZVz0lb3
Io?AbS2YJVJ=VNm5;91Ie93
R1
!i119 1
!i8a 496829504
R2
Z10 w1576762790
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_mixed_width_dcfifo.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_mixed_width_dcfifo.v
R4
R5
r1
!s85 0
31
!s108 1576762790.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_mixed_width_dcfifo.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_mixed_width_dcfifo.v|-work|tx_jesd204b_altera_jesd204_tx_mlpcs_161|
!i113 0
R7
R8
n709d33f
vFW9C92z6NrKPnTXnmF3mwtpob0Wfxpu59SAx7rER+LQ=
R9
!i10b 0
!s100 4IWh84A0jcVe3Sff:He4b0
IF^5HJaS1omQ<QSBdgVbiH2
R1
!i119 1
!i8a 1163145744
R2
R10
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_pcfifo.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_pcfifo.v
R4
R5
r1
!s85 0
31
Z11 !s108 1576762789.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_pcfifo.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_pcfifo.v|-work|tx_jesd204b_altera_jesd204_tx_mlpcs_161|
!i113 0
R7
R8
n36827f
vFfmox00Zso7iT3Q/dKAIsDCBMryBWjCNAY3y1rkonpE=
R0
!i10b 0
!s100 e>FGZ@M3ZbgCTIF<<DWJV1
InYV9iRZ`NDd85GJ2IoDZ22
R1
!i119 1
!i8a 1603573568
R2
R3
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_tx_mlpcs.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_tx_mlpcs.v
R4
R5
r1
!s85 0
31
R6
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_tx_mlpcs.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_tx_mlpcs.v|-work|tx_jesd204b_altera_jesd204_tx_mlpcs_161|
!i113 0
R7
R8
n32f8643
v8v25sD/GzE31122KxaAaagJ8lewtnlRvCMR8XJhstA8=
Z12 !s110 1576762789
!i10b 0
!s100 H:6md[:Rkd=UNF8gnZV@L1
IRP?<YQGXFzB2N=4in<Pd?0
R1
!i119 1
!i8a 2145018512
R2
Z13 w1576762789
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_tx_pcs.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_tx_pcs.v
R4
R5
r1
!s85 0
31
R6
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_tx_pcs.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_tx_pcs.v|-work|tx_jesd204b_altera_jesd204_tx_mlpcs_161|
!i113 0
R7
R8
ne32b13
vRPCOD04H1P0i3ass9eugnL2eXLgakOQ68payZrqswyU=
R12
!i10b 0
!s100 gD]ae=1dKFTln=`a[Jn=F1
IM6O[khBMjWTX@8a02BDP@1
R1
!i119 1
!i8a 360229536
R2
R13
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_wys_lut.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_wys_lut.v
R4
R5
r1
!s85 0
31
R11
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_wys_lut.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_wys_lut.v|-work|tx_jesd204b_altera_jesd204_tx_mlpcs_161|
!i113 0
R7
R8
ncfd98c4
vVnbfrFm+IhzOYpar20zFLZ96td1MUVmelTpeIEZwxnE=
R12
!i10b 0
!s100 9_a28MYj6ED7@YTB57INY0
IPWTGMzbL:dCUnDPjin:oZ0
R1
!i119 1
!i8a 1831514800
R2
R13
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_xn_8b10b_enc.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_xn_8b10b_enc.v
R4
R5
r1
!s85 0
31
R11
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_xn_8b10b_enc.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_xn_8b10b_enc.v|-work|tx_jesd204b_altera_jesd204_tx_mlpcs_161|
!i113 0
R7
R8
n4ab39a3
