Total Cycles:                               30503 (305.03 msec)
Execution Cycles:                            9112 ( 29.87%)
Stall Cycles:                               21391 ( 70.13%)
Nops:                                         205 (  0.67%)
Executed operations:                        68272

Executed branches:                           1376 (  2.02% ops)(15.10% insts)
Not taken branches:                           620 (  0.91% ops)( 6.80% insts)(45.06% br)
Taken branches:                               756 (  1.11% ops)( 8.30% insts)(54.94% br)
  Taken uncond branches:                      627 (  0.92% ops)( 6.88% insts)(45.57% br)
  Taken cond branches:                        129 (  0.19% ops)( 1.42% insts)( 9.38% br)
Size of Loaded Code:                         9408 Bytes

Instruction Memory Operations:
  Accesses:                                 12715
    Hits (Hit Rate):                        12607 ( 99.15%)
    Misses (Miss Rate):                       108 (  0.85%)
Instruction Memory Stall Cycles
  Total (in cycles):                         1788 (100.00%)
    Due to Misses:                           1620 ( 90.60%)
    Due to Bus Conflicts:                     168 (  9.40%)

Data Memory Operations:                     Cache          
  Accesses:                                 12980 (100.00%)
    Hits (Hit Rate):                        11919 ( 91.83%)
    Misses (Miss Rate):                      1061 (  8.17%)
  Write Backs (% of Misses):                  804 ( 75.78%)
Data Memory Stall Cycles
  Total (in cycles):                        18847 (100.00%)
    Due to Misses:                          14854 ( 78.81%)
    Due to Bus Conflicts:                    3993 ( 21.19%)

Percentage Bus Bandwidth Consumed:          83.00%


Avg. IPC (no stalls):   7.49
Avg. IPC (with stalls): 2.24

  cycle counter =         9112
  total ops     =        68272
   width[ 0] =           16
   width[ 1] =          652
   width[ 2] =         1385
   width[ 3] =          521
   width[ 4] =          892
   width[ 5] =          384
   width[ 6] =          384
   width[ 7] =           65
   width[10] =          128
   width[12] =         4480

Flat profile (cycles)
       Total   Total%        Insts   Insts%       Dcache  Dcache%       Icache  Icache% Function
       27075    88.76         7950    87.25        14378    59.99          240     2.24 __vex_main
         531     1.74          164     1.80           70     0.29          225     2.10 __sfvwrite
         350     1.15          230     2.52            0     0.00           90     0.84 fflush
         245     0.80           56     0.61           28     0.12          120     1.12 __smakebuf
         224     0.73           62     0.68            0     0.00          150     1.40 _bcopy
         210     0.69           45     0.49           98     0.41           30     0.28 std
         203     0.67           64     0.70           28     0.12          105     0.98 _malloc_r
         189     0.62           49     0.54           42     0.18           75     0.70 __swsetup
         149     0.49           49     0.54           14     0.06           75     0.70 _morecore_r
         138     0.45           27     0.30           28     0.12           60     0.56 exit
         134     0.44           21     0.23           14     0.06           60     0.56 __sinit
         129     0.42           18     0.20           42     0.18           45     0.42 _fstat_r
         127     0.42           74     0.81           -0    -0.00           45     0.42 __wrap_memchr
         113     0.37           25     0.27           42     0.18           30     0.28 _puts_r
         109     0.36           40     0.44           14     0.06           45     0.42 _write_r
         109     0.36           54     0.59            0     0.00           45     0.42 _fwalk
         104     0.34           48     0.53           14     0.06           30     0.28 _sbrk_r
         103     0.34           52     0.57           14     0.06           30     0.28 __wrap_strlen
          97     0.32           44     0.48           -0    -0.00           45     0.42 __swrite
          79     0.26            9     0.10           28     0.12           30     0.28 puts
          58     0.19           22     0.24           -0    -0.00           30     0.28 __wrap_memmove
          24     0.08            7     0.08            0     0.00           15     0.14 _cleanup_r
           3     0.01            2     0.02            0     0.00            0     0.00 NOP
          -0            -0             0  (others not profiled)

Simulation time  =     0.0021 s
Simulation speed =    32.0827 MOPS


ta_init using <run_dir>/vex.cfg

	CoreCkFreq           0.1
	BusCkFreq            0.1
	lg2CacheSize         15	# (CacheSize            = 32768)
	lg2Sets              2	# (Sets                 = 4)
	lg2LineSize          5	# (LineSize             = 32)
	MissPenalty          14
	WBPenalty            11
	lg2StrSize           9	# (StrSize              = 512)
	lg2StrSets           4	# (StrSets              = 16)
	lg2StrLineSize       5	# (StrLineSize          = 32)
	StrMissPenalty       14
	StrWBPenalty         11
	lg2ICacheSize        15	# (ICacheSize           = 32768)
	lg2ICacheSets        0	# (ICacheSets           = 1)
	lg2ICacheLineSize    6	# (ICacheLineSize       = 64)
	ICachePenalty        15
	NumCaches            1
	BranchStall          1
	StreamEnable         FALSE
	PrefetchEnable       TRUE
	LockEnable           FALSE
	ProfGranularity      AUTO


