{
	"inputtext" : ["<INPUT>", "<NUMBER_OF_BITS>"],
	"selects" : 
	[
	],
	"moduleName" : "Convert from Std_Logic_Vector to Signed using Numeric_Std",
	"moduleCode" : "-- NOVA VHDL CONFIGURATOR\n-- Convert from Std_Logic_Vector to Signed using Numeric_Std (Adapted from: https://www.nandland.com/vhdl/tips/tip-convert-numeric-std-logic-vector-to-integer.html)\n\nsignal <INPUT>  : STD_LOGIC_VECTOR(<NUMBER_OF_BITS_MINUS_1> downto 0);\nsignal <OUTPUT> : SIGNED(<NUMBER_OF_BITS_MINUS_1> downto 0);\n\n<OUTPUT> <= SIGNED(<INPUT>);",
}
