
# List of acronyms
[[**Home**](https://github.com/lpacher/fphd)]
[[**A**](#a)]
[[**B**](#b)]
[[**C**](#c)]
[[**D**](#d)]
[[**E**](#e)]
[[**F**](#f)]
[[**G**](#g)]
[[**H**](#h)]
[[**I**](#i)]
[[**J**](#j)]
[[**K**](#k)]
[[**L**](#l)]
[[**M**](#m)]
[[**N**](#n)]
[[**O**](#o)]
[[**P**](#p)]
[[**Q**](#q)]
[[**R**](#r)]
[[**S**](#s)]
[[**T**](#t)]
[[**U**](#u)]
[[**V**](#v)]
[[**W**](#w)]
[[**X**](#x)]
[[**Y**](#y)]
[[**Z**](#z)]

## A

**AC** - Alternating Current

**ADC** - Analog-to-Digital Converter

**ASCII** - American Standard Code for Information Interchange

**ASIC** - Application Specific Integrated Circuit

**ATE** - Automatic Test Equipment

**ATG** - Automatic Test Generation

**ATPG** - Automatic Test-Pattern Generation

## B

**BER** - Bit Error Rate

**BGA** - Ball Grid Array (package)

**BIST** - Built-In Self-Test

**bit** - binary digit

**BEL** - Basic Element (FPGA primitive)

**BOM** - Bill Of Material

**BW** - Band-Width



## C

**CAD** - Computer Aided Design

**CAE** - Computer-Aided Engineering

**CML** - Current-Mode Logic

**CMT** - Clock Management Tile

**CMOS** - Complementary Metal Oxide Semiconductor

**CP** - Charge Pump

**CSV** - Comma-Separated Values (file extension)

**CTS** - Clock Tree Synthesis




## D

**DAC** - Digital-to-Analog Converter

**DAQ** - Data Acquisition

**dB** - (unit) decibel

**DC** - Direct Current

**DCE** - Data Communication Equipment

**DCI** - Digital Controlled Impedance

**DCM** - Digital Clock Manager

**DDR** - Double Data Rate

**DEF** - Design-Exchange Format

**DFM** - Design For Manufacturing

**DFT** - Design for Test

**DIP** - Dual In-line Package

**DLL** - Delay-Locked Loop

**DNL** - Differential Non-Linearity

**DRAM** - Dynamic RAM (Random Access Memory)

**DRC** - Design Rule Check

**DSM** - Deep Sub-Micron

**DSO** - Digital Storage Oscilloscope

**DSP** - Digital Signal Processing

**DTE** - Data Transmission Equipment

**DUT** - Device Under Test

**DUV** - Device Under Verification





## E

**ECL** - Emitter-coupled logic

**EDA** - Electronic Design Automation

**ENOB** - Effective Number Of Bits

**EPROM** - Erasable Programmable Read Only Memory

**EEPROM** - Electrically Erasable Programmable Read-Only Memory

**ERC** - Electrical Rule Check

**ESD** - Electrostatic Discharge

**ETP** - Energy-Time Product




## F

**FET** - Field Effect Transistor

**FF** - Flip-Flop

**FFT** - Fast Fourier Transform (_DFT algorithm_)

**FIFO** - First In First Out

**FIR** - (digital filters) Finite Impulse Response

**FM** - Frequency Modulation

**FOM** - Figure Of Merit

**FPGA** - Field Programmable Gate Array

**FSM** - Finite-State-Machine


## G

**GBT** - GigaBit Transceiver

**GBW** - Gain-Bandwidth product

**GUI** - Graphical User Interface


## H

**HDL** - Hardware Description Language

**HLS** - High-Level Synthesis

**HR** - High-Range (FPGA I/O pads)

**HS** - High-Speed (FPGA I/O pads)

**HV** - High Voltage

**HW** - Hardware




## I

**IC** - Integrated Circuit

**I2C** - Inter-Integrated Circuit

**IEEE** - Institute of Electrical and Electronics Engineers

**IIC** - same as I2C

**IIR** - (digital filter) Infinite Impulse Response

**INL** - Integrated Non-Linearity

**IO** - Input/Output

**IP** - Intellectual Property

**ISP** - In-System Programming



## J

**JEDEC** - Joint Electronic Device Engineering Council

**JTAG** - Joint Test Action Group



## K

**KCL** - Kirchoff's Current Law

**KVL** - Kirchoff's Voltage Law


## L

**LCD** - Liquid Crystal Display

**LDO** - Low Drop-Out voltage regulator

**LEC** - Logic Equivalence Checking (Checker)

**LED** - Light-Emitting Diode

**LIFO** - Last Input First Output

**LNA** - Low-Noise Amplifier

**LP** - Low-Power

**LUT** - Look-Up Table

**LVDS** - Low-Voltage Differential Signaling

**LV** - Low Voltage

**LSB** - Least Significant Bit


## M

**MAC** - Media Access Controller (_Ethernet controller_)

**MMCM** - Mixed-Mode Clock Manager

**MOS** - Metal-Oxide-Semiconductor

**MOSFET** - Metal-Oxide-Semiconductor Field Effect Transistor

**MPW** - Multi-Project Wafer

**MSB** - Most Significant Bit

**MUT** - Module Under Test

**MUX** - Multiplexer

**MVA** - Multivariate Analysis


## N

**N/A** - Not applicable (or not available)

**NDA** - Non-Disclosure Agreement

**nibble** - 4 bits (also _nybble_)

**NIM** - Nuclear Instrument Module

**NM** - Noise Margin



## O

**OP-AMP** - Operational Amplifier

**OS** - Operating System

**OSR** - Over Sampling Ratio

**OTP** - One-Time Programmable

**OTPROM** - One-Time Programmable Read-Only Memory


## P

**PCB** - Printed Circuit Board

**PD** - Phase Detector

**PDP** - Power-Delay Product

**PLC** - Programmable Logic Controller

**PLD** - Programmable Logic Device

**PLL** - Phase-Locked Loop

**PM** - Phase Margin

**PMOD** - Peripheral Module

**PROM** - Programmable Read Only Memory

**PRBS** - Pseudo-Random Bit Sequence

**PRPG** - Pseudo-Random Pattern Generation

**PSD** - Power Spectrum Density

**PSRR** - Power Supply Rejection Ratio

**PTAT** - Proportional To Absolute Temperature

**PVT** - Process, Voltage (supply) and Temperature variations





## Q

**QoR** - Quality of Results

## R

**RAM** - Random Access Memory

**ROM** - Read Only Memory

**RF** - Radio Frequency

**RMS** - Root Mean Square

**RTL** - Register Transfer Level




## S

**SCL** - Source-Coupled Logic

**SDC** - Synopsys Design Constraints

**SDF** - Standard Delay Format

**SDR** - Single Data Rate

**SEE** - Single Event Effect

**SEB** - Single Event Burnout

**SEGR** - Single Event Gate Rupture

**SEL** - Single Event Latchup

**SEU** - Single Event Upset

**SFDR** - Spurious Free Dynamic Range

**SI** - Signal Integrity

**SMA** - Sub-Miniature version A (_coaxial RF connector_)

**SMD** - Surface Mount Device (package)

**SNR** - Signal-to-Noise Ratio

**SNDR** - Signal-to-Noise and -Distortion Ratio

**SoC** - System on Chip

**SOI** - (process) Silicon On Insulator

**SPI** - Serial Peripheral Interface

**SPICE** - Simulation Program with Integrated Circuits Emphasis

**SRAM** - Static Random Access Memory

**SW** - Software


## T

**TC** - Temperature Coefficient

**TBD** - To Be Determined

**TCL** - Tool Command Language (scripting language)

**TDC** - Time-to-Digital Converter

**TOA** - Time Of Arrival

**TOF** - Time Of Flight

**TOT** - Time-Over-Threshold

**TG** - Transmission Gate

**TTL** - Transistor-Transistor Logic



## U

**UART** - Universal Asynchronous Receiver/Transmitter


**UBT** - Universal Bus Transceiver

**UCF** - User Constraints File (_legacy Xilinx ISE constraints_)

**UDSM** - Ultra-Deep-Sub-Micron technology

**ULP** - Ultra Low-Power

**USART** - Universal Synchronous/Asynchronous Receiver/Transmitter

**USB** - Universal Serial Bus

**UUT** - Unit Under Test

**UVM** - Universal Verification Methodology


## V

**VCO** - Voltage-Controlled Oscillator

**Verilog** - <b>Veri</b>fication language for <b>log</b>ic circuits

**VGA** - Video Graphics Array

**VHDL** - VHSIC (Very High-Speed Integrated Circuits) Hardware Description Language

**VHSIC** - Very High Speed Integrated Circuits

**VLSI** - Very Large Scale Integration

**VTC** - Voltage Transfer Characteristic



## W

**WPE** - Well Proximity Effects


## X

**XDC** - Xilinx Design Constraints

**XOR** - Exclusive OR (logic gate)

**XNOR** - Exclusive NOR (logic gate)

## Y

## Z

