LIBRARY IEEE;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;
------------------------------------------------------------------------------
ENTITY Romper IS
	PORT    ( y_pos_anterior   :  IN    STD_LOGIC_VECTOR(8 DOWNTO 0);
				 x_pos_anterior   :  IN    STD_LOGIC_VECTOR(9 DOWNTO 0);
				 x_pos_out        :  OUT   STD_LOGIC_VECTOR(9 DOWNTO 0);
				 y_pos_out        :  OUT   STD_LOGIC_VECTOR(8 DOWNTO 0);
				 fase_0           :  IN    STD_LOGIC_VECTOR(2 DOWNTO 0);
				 fase_1           :  IN    STD_LOGIC_VECTOR(2 DOWNTO 0);
				 fase_2           :  IN    STD_LOGIC_VECTOR(2 DOWNTO 0);
				 fase_3           :  IN    STD_LOGIC_VECTOR(2 DOWNTO 0);
				 fase_4           :  IN    STD_LOGIC_VECTOR(2 DOWNTO 0);
				 fase_5           :  IN    STD_LOGIC_VECTOR(2 DOWNTO 0);
				 count_24         :  IN    STD_LOGIC_VECTOR(4 DOWNTO 0);
				 numero           :  IN    STD_LOGIC;
				 angulo           :  IN    STD_LOGIC_VECTOR(5  DOWNTO 0);
				 N                :  IN    STD_LOGIC_VECTOR(5  DOWNTO 0);
				 angulo_new       :  OUT   STD_LOGIC_VECTOR(5 DOWNTO 0));
END ENTITY Romper;
-------------------------------------------------------------------------------			 
ARCHITECTURE  rtl OF Romper IS	
	SIGNAL  fase_sel :  STD_LOGIC_VECTOR(2 DOWNTO 0);
	SIGNAL  fase_in  :  STD_LOGIC_VECTOR(5 DOWNTO 0);
 
	

BEGIN
------------------------------------------------------------------------------
	fase_sel <= fase_0 WHEN ("00000"<count_24<"00011") ELSE 
	            fase_1 WHEN ("00100"<count_24<"00111") ELSE 
               fase_2 WHEN ("01000"<count_24<"01011") ELSE 
					fase_3 WHEN ("01100"<count_24<"01111") ELSE 
					fase_4 WHEN ("10000"<count_24<"10011") ELSE 
					fase_5;
	
	fase_in <= "11001" WHEN (fase_sel="000") ELSE 
	           "01101"
------------------------------------------------------------------------------


------------------------------------------------------------------------------

END ARCHITECTURE rtl;