Timing Analyzer report for DATA_PATH
Thu Nov 23 09:41:39 2023
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Hold: 'CLK'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'CLK'
 22. Slow 1200mV 0C Model Hold: 'CLK'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'CLK'
 30. Fast 1200mV 0C Model Hold: 'CLK'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; DATA_PATH                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.29        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  12.3%      ;
;     Processor 3            ;   3.4%      ;
;     Processors 4-8         ;   2.6%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary             ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 81.8 MHz ; 81.8 MHz        ; CLK        ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+---------+-------------------+
; Clock ; Slack   ; End Point TNS     ;
+-------+---------+-------------------+
; CLK   ; -11.225 ; -3818.754         ;
+-------+---------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 0.392 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; CLK   ; -3.000 ; -1581.553                        ;
+-------+--------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                            ;
+---------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -11.225 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.332      ; 12.555     ;
; -11.093 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:30:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.337      ; 12.428     ;
; -11.082 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:30:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.337      ; 12.417     ;
; -11.075 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.332      ; 12.405     ;
; -11.064 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.332      ; 12.394     ;
; -11.062 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.332      ; 12.392     ;
; -11.047 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.332      ; 12.377     ;
; -10.995 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:31:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.290      ; 12.283     ;
; -10.984 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:31:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.290      ; 12.272     ;
; -10.964 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.332      ; 12.294     ;
; -10.960 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:30:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.337      ; 12.295     ;
; -10.862 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:31:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.290      ; 12.150     ;
; -10.812 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:30:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.337      ; 12.147     ;
; -10.809 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:23:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.079     ; 11.728     ;
; -10.808 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:30:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.337      ; 12.143     ;
; -10.750 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:30:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.337      ; 12.085     ;
; -10.732 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.332      ; 12.062     ;
; -10.727 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:30:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.337      ; 12.062     ;
; -10.713 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:31:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.290      ; 12.001     ;
; -10.710 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:31:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.290      ; 11.998     ;
; -10.709 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.332      ; 12.039     ;
; -10.652 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:31:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.290      ; 11.940     ;
; -10.649 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:30:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.337      ; 11.984     ;
; -10.643 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:23:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.079     ; 11.562     ;
; -10.639 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:23:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.079     ; 11.558     ;
; -10.629 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:31:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.290      ; 11.917     ;
; -10.624 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:23:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.079     ; 11.543     ;
; -10.587 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:27:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.332      ; 11.917     ;
; -10.584 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:4:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.330      ; 11.912     ;
; -10.570 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:28:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.332      ; 11.900     ;
; -10.550 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:31:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.290      ; 11.838     ;
; -10.541 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:23:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.079     ; 11.460     ;
; -10.534 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:27:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.332      ; 11.864     ;
; -10.523 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:27:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.332      ; 11.853     ;
; -10.483 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:28:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.332      ; 11.813     ;
; -10.472 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:28:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.332      ; 11.802     ;
; -10.424 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:27:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.332      ; 11.754     ;
; -10.409 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:27:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.332      ; 11.739     ;
; -10.407 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:23:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.079     ; 11.326     ;
; -10.407 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:28:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.332      ; 11.737     ;
; -10.401 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:27:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.332      ; 11.731     ;
; -10.392 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:28:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.332      ; 11.722     ;
; -10.352 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:4:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.330      ; 11.680     ;
; -10.350 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:28:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.332      ; 11.680     ;
; -10.305 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:4:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:30:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.335      ; 11.638     ;
; -10.285 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:6:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.332      ; 11.615     ;
; -10.271 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:23:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.079     ; 11.190     ;
; -10.238 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|FF_D:REG_cout|Q                           ; CLK          ; CLK         ; 1.000        ; -0.091     ; 11.145     ;
; -10.227 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|FF_D:REG_cout|Q                           ; CLK          ; CLK         ; 1.000        ; -0.091     ; 11.134     ;
; -10.207 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:4:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:31:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.288      ; 11.493     ;
; -10.191 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:27:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.332      ; 11.521     ;
; -10.183 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:6:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.332      ; 11.513     ;
; -10.171 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:4:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:30:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.335      ; 11.504     ;
; -10.171 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|FF_D:REG_cout|Q                           ; CLK          ; CLK         ; 1.000        ; -0.091     ; 11.078     ;
; -10.168 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:27:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.332      ; 11.498     ;
; -10.161 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:4:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:23:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.081     ; 11.078     ;
; -10.153 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:5:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.332      ; 11.483     ;
; -10.140 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:28:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.332      ; 11.470     ;
; -10.117 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:28:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.332      ; 11.447     ;
; -10.105 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|FF_D:REG_cout|Q                           ; CLK          ; CLK         ; 1.000        ; -0.091     ; 11.012     ;
; -10.097 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:26:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.332      ; 11.427     ;
; -10.096 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:25:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.334      ; 11.428     ;
; -10.086 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:26:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.332      ; 11.416     ;
; -10.080 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:23:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.079     ; 10.999     ;
; -10.072 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:4:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:31:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.288      ; 11.358     ;
; -10.061 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:25:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.334      ; 11.393     ;
; -10.050 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:25:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.334      ; 11.382     ;
; -10.016 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:24:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.334      ; 11.348     ;
; -10.008 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|FF_D:REG_cout|Q                           ; CLK          ; CLK         ; 1.000        ; -0.091     ; 10.915     ;
; -9.993  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|FF_D:REG_cout|Q                           ; CLK          ; CLK         ; 1.000        ; -0.091     ; 10.900     ;
; -9.964  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:26:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.332      ; 11.294     ;
; -9.954  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:5:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:30:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.337      ; 11.289     ;
; -9.948  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:10:REG|Q ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.338      ; 11.284     ;
; -9.946  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:4:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:27:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.330      ; 11.274     ;
; -9.929  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:4:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:28:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.330      ; 11.257     ;
; -9.928  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:25:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.334      ; 11.260     ;
; -9.926  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:25:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.334      ; 11.258     ;
; -9.911  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:25:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.334      ; 11.243     ;
; -9.906  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:26:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.332      ; 11.236     ;
; -9.899  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:10:REG|Q ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.338      ; 11.235     ;
; -9.895  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|FF_D:REG_cout|Q                           ; CLK          ; CLK         ; 1.000        ; -0.091     ; 10.802     ;
; -9.892  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:22:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.079     ; 10.811     ;
; -9.887  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:4:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:23:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.081     ; 10.804     ;
; -9.872  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:6:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:30:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.337      ; 11.207     ;
; -9.872  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|FF_D:REG_cout|Q                           ; CLK          ; CLK         ; 1.000        ; -0.091     ; 10.779     ;
; -9.862  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:6:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:23:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.079     ; 10.781     ;
; -9.856  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:5:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:31:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.290      ; 11.144     ;
; -9.850  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:24:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.334      ; 11.182     ;
; -9.846  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:24:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.334      ; 11.178     ;
; -9.831  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:24:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.334      ; 11.163     ;
; -9.812  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:26:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.332      ; 11.142     ;
; -9.788  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:6:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:23:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.079     ; 10.707     ;
; -9.788  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:4:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:27:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.330      ; 11.116     ;
; -9.773  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:6:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:31:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.290      ; 11.061     ;
; -9.770  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:6:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:30:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.337      ; 11.105     ;
; -9.754  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:26:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.332      ; 11.084     ;
; -9.748  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:24:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.334      ; 11.080     ;
; -9.743  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:26:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.332      ; 11.073     ;
; -9.737  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:5:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.330      ; 11.065     ;
; -9.733  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:22:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.079     ; 10.652     ;
+---------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.392 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:1:REG|Q                                   ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.438      ; 1.052      ;
; 0.406 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:28:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.438      ; 1.066      ;
; 0.413 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:0:REG|Q                                   ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.438      ; 1.073      ;
; 0.522 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:9:REG|Q                                   ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.453      ; 1.197      ;
; 0.579 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:11:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.450      ; 1.251      ;
; 0.579 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:15:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.450      ; 1.251      ;
; 0.581 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:10:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.450      ; 1.253      ;
; 0.587 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:30:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.450      ; 1.259      ;
; 0.593 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:20:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.443      ; 1.258      ;
; 0.612 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:6:REG|Q                                   ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.443      ; 1.277      ;
; 0.613 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:26:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.443      ; 1.278      ;
; 0.624 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:18:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.450      ; 1.296      ;
; 0.627 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:24:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.450      ; 1.299      ;
; 0.633 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:23:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.443      ; 1.298      ;
; 0.641 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:17:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.450      ; 1.313      ;
; 0.654 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:19:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.443      ; 1.319      ;
; 0.669 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:22:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.443      ; 1.334      ;
; 0.672 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:13:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.439      ; 1.333      ;
; 0.678 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:12:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.438      ; 1.338      ;
; 0.683 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:16:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.443      ; 1.348      ;
; 0.699 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:29:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.438      ; 1.359      ;
; 0.707 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:27:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.438      ; 1.367      ;
; 0.708 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:5:REG|Q                                   ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.443      ; 1.373      ;
; 0.717 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:8:REG|Q                                   ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.438      ; 1.377      ;
; 0.729 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:31:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.438      ; 1.389      ;
; 0.899 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:25:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.443      ; 1.564      ;
; 0.953 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:7:REG|Q                                   ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.438      ; 1.613      ;
; 0.962 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:4:REG|Q                                   ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.438      ; 1.622      ;
; 1.079 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG31|FF_D_nr:\REG:18:REG|Q ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:18:REG|Q                                                    ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.344      ;
; 1.118 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:23:REG|Q                                    ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG15|FF_D_nr:\REG:23:REG|Q                   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.375      ;
; 1.124 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:31:REG|Q                                    ; data_path:DATA_PATH|FF_D:REG_cout|Q                                                                                ; CLK          ; CLK         ; 0.000        ; -0.299     ; 1.011      ;
; 1.128 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:3:REG|Q                                     ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG15|FF_D_nr:\REG:3:REG|Q                    ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.394      ;
; 1.139 ; data_path:DATA_PATH|FF_D:REG_cout|Q                                                              ; data_path:DATA_PATH|FF_D:REG_cout|Q                                                                                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.406      ;
; 1.167 ; data_path:DATA_PATH|registro_n_reset:REG_IN|FF_D:\REG:24:REG|Q                                   ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG15|FF_D_nr:\REG:24:REG|Q                   ; CLK          ; CLK         ; 0.000        ; -0.249     ; 1.104      ;
; 1.176 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:21:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.438      ; 1.836      ;
; 1.179 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:2:REG|Q                                     ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:1:REG|Q                                                       ; CLK          ; CLK         ; 0.000        ; 0.514      ; 1.879      ;
; 1.251 ; data_path:DATA_PATH|registro_n_reset:REG_IN|FF_D:\REG:23:REG|Q                                   ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG15|FF_D_nr:\REG:23:REG|Q                   ; CLK          ; CLK         ; 0.000        ; -0.249     ; 1.188      ;
; 1.257 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG23|FF_D_nr:\REG:18:REG|Q ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:18:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.522      ;
; 1.260 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:31:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:30:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.097      ; 1.543      ;
; 1.262 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:31:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:31:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.097      ; 1.545      ;
; 1.294 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:3:REG|Q                                   ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.439      ; 1.955      ;
; 1.380 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG6|FF_D_nr:\REG:27:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:27:REG|Q                                                    ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.646      ;
; 1.404 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:17:REG|Q                                    ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG15|FF_D_nr:\REG:17:REG|Q                   ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.668      ;
; 1.428 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:14:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.438      ; 2.088      ;
; 1.430 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG31|FF_D_nr:\REG:9:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:9:REG|Q                                                     ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.696      ;
; 1.439 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:2:REG|Q                                   ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.439      ; 2.100      ;
; 1.482 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:7:REG|Q                                     ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG5|FF_D_nr:\REG:7:REG|Q                     ; CLK          ; CLK         ; 0.000        ; 0.092      ; 1.760      ;
; 1.482 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:7:REG|Q                                     ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG7|FF_D_nr:\REG:7:REG|Q                     ; CLK          ; CLK         ; 0.000        ; 0.092      ; 1.760      ;
; 1.483 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:7:REG|Q                                     ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG4|FF_D_nr:\REG:7:REG|Q                     ; CLK          ; CLK         ; 0.000        ; 0.092      ; 1.761      ;
; 1.484 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:7:REG|Q                                     ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG6|FF_D_nr:\REG:7:REG|Q                     ; CLK          ; CLK         ; 0.000        ; 0.092      ; 1.762      ;
; 1.502 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG14|FF_D_nr:\REG:20:REG|Q ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:20:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.767      ;
; 1.502 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:1:REG|Q                                     ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:1:REG|Q                                                       ; CLK          ; CLK         ; 0.000        ; 0.514      ; 2.202      ;
; 1.521 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG6|FF_D_nr:\REG:29:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:29:REG|Q                                                    ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.787      ;
; 1.525 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:17:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:18:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.791      ;
; 1.535 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:1:REG|Q                                     ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:1:REG|Q                                                       ; CLK          ; CLK         ; 0.000        ; 0.514      ; 2.235      ;
; 1.539 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG14|FF_D_nr:\REG:24:REG|Q ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:24:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.086      ; 1.811      ;
; 1.541 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:5:REG|Q                                     ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG15|FF_D_nr:\REG:5:REG|Q                    ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.808      ;
; 1.544 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:24:REG|Q                                    ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG15|FF_D_nr:\REG:24:REG|Q                   ; CLK          ; CLK         ; 0.000        ; -0.342     ; 1.388      ;
; 1.551 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG6|FF_D_nr:\REG:19:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:19:REG|Q                                                    ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.812      ;
; 1.561 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG6|FF_D_nr:\REG:21:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:21:REG|Q                                                    ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.827      ;
; 1.569 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:10:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:9:REG|Q                                                       ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.818      ;
; 1.585 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:7:REG|Q                                     ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG15|FF_D_nr:\REG:7:REG|Q                    ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.842      ;
; 1.594 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG31|FF_D_nr:\REG:11:REG|Q ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:11:REG|Q                                                    ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.862      ;
; 1.601 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG10|FF_D_nr:\REG:4:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:4:REG|Q                                                     ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.862      ;
; 1.610 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:17:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:16:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.875      ;
; 1.626 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:2:REG|Q                                     ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:1:REG|Q                                                       ; CLK          ; CLK         ; 0.000        ; 0.514      ; 2.326      ;
; 1.627 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:24:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:25:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.513      ; 2.326      ;
; 1.667 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:22:REG|Q                                    ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG15|FF_D_nr:\REG:22:REG|Q                   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.924      ;
; 1.676 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG10|FF_D_nr:\REG:2:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:2:REG|Q                                                     ; CLK          ; CLK         ; 0.000        ; 0.074      ; 1.936      ;
; 1.681 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:10:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:10:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.930      ;
; 1.684 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:10:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:11:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.933      ;
; 1.686 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:17:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:18:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.953      ;
; 1.692 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:10:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:9:REG|Q                                                       ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.941      ;
; 1.699 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG10|FF_D_nr:\REG:12:REG|Q ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:12:REG|Q                                                    ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.960      ;
; 1.709 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG7|FF_D_nr:\REG:9:REG|Q   ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:9:REG|Q                                                       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.976      ;
; 1.725 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:3:REG|Q                                     ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG0|FF_D_nr:\REG:3:REG|Q                     ; CLK          ; CLK         ; 0.000        ; 0.084      ; 1.995      ;
; 1.727 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:3:REG|Q                                     ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG1|FF_D_nr:\REG:3:REG|Q                     ; CLK          ; CLK         ; 0.000        ; 0.084      ; 1.997      ;
; 1.729 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:7:REG|Q                                     ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG14|FF_D_nr:\REG:7:REG|Q                    ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.985      ;
; 1.729 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:7:REG|Q                                     ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG13|FF_D_nr:\REG:7:REG|Q                    ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.985      ;
; 1.747 ; data_path:DATA_PATH|registro_n_reset:REG_IN|FF_D:\REG:18:REG|Q                                   ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG15|FF_D_nr:\REG:18:REG|Q                   ; CLK          ; CLK         ; 0.000        ; -0.251     ; 1.682      ;
; 1.756 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG10|FF_D_nr:\REG:20:REG|Q ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:20:REG|Q                                                    ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.014      ;
; 1.761 ; data_path:DATA_PATH|registro_n_reset:REG_IN|FF_D:\REG:22:REG|Q                                   ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG15|FF_D_nr:\REG:22:REG|Q                   ; CLK          ; CLK         ; 0.000        ; -0.249     ; 1.698      ;
; 1.767 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG13|FF_D_nr:\REG:22:REG|Q ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:22:REG|Q                                                    ; CLK          ; CLK         ; 0.000        ; 0.090      ; 2.043      ;
; 1.771 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:17:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:16:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.080      ; 2.037      ;
; 1.778 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:14:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:15:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.074      ; 2.038      ;
; 1.781 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG10|FF_D_nr:\REG:22:REG|Q ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:22:REG|Q                                                    ; CLK          ; CLK         ; 0.000        ; 0.072      ; 2.039      ;
; 1.781 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:14:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:14:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.074      ; 2.041      ;
; 1.782 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG7|FF_D_nr:\REG:27:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:27:REG|Q                                                    ; CLK          ; CLK         ; 0.000        ; 0.079      ; 2.047      ;
; 1.787 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG13|FF_D_nr:\REG:24:REG|Q ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:24:REG|Q                                                    ; CLK          ; CLK         ; 0.000        ; 0.079      ; 2.052      ;
; 1.788 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:6:REG|Q                                     ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:5:REG|Q                                                       ; CLK          ; CLK         ; 0.000        ; 0.078      ; 2.052      ;
; 1.790 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:30:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.093      ; 2.069      ;
; 1.795 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:3:REG|Q                                     ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG2|FF_D_nr:\REG:3:REG|Q                     ; CLK          ; CLK         ; 0.000        ; 0.085      ; 2.066      ;
; 1.796 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:3:REG|Q                                     ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG3|FF_D_nr:\REG:3:REG|Q                     ; CLK          ; CLK         ; 0.000        ; 0.085      ; 2.067      ;
; 1.803 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:10:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:10:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.063      ; 2.052      ;
; 1.805 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:30:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:31:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.098      ; 2.089      ;
; 1.806 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:10:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:11:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.063      ; 2.055      ;
; 1.809 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG15|FF_D_nr:\REG:19:REG|Q ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:19:REG|Q                                                    ; CLK          ; CLK         ; 0.000        ; 0.086      ; 2.081      ;
; 1.809 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:24:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:25:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.513      ; 2.508      ;
; 1.817 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:7:REG|Q                                     ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG8|FF_D_nr:\REG:7:REG|Q                     ; CLK          ; CLK         ; 0.000        ; 0.098      ; 2.101      ;
; 1.817 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:7:REG|Q                                     ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG10|FF_D_nr:\REG:7:REG|Q                    ; CLK          ; CLK         ; 0.000        ; 0.098      ; 2.101      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 88.09 MHz ; 88.09 MHz       ; CLK        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+---------+------------------+
; Clock ; Slack   ; End Point TNS    ;
+-------+---------+------------------+
; CLK   ; -10.352 ; -3451.840        ;
+-------+---------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.394 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -1579.969                       ;
+-------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                             ;
+---------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -10.352 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.308      ; 11.659     ;
; -10.213 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:30:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.312      ; 11.524     ;
; -10.202 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.308      ; 11.509     ;
; -10.201 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:30:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.312      ; 11.512     ;
; -10.193 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.308      ; 11.500     ;
; -10.185 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.308      ; 11.492     ;
; -10.184 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.308      ; 11.491     ;
; -10.135 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:31:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.266      ; 11.400     ;
; -10.123 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:31:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.266      ; 11.388     ;
; -10.103 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.308      ; 11.410     ;
; -10.095 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:30:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.312      ; 11.406     ;
; -10.017 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:31:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.266      ; 11.282     ;
; -9.956  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:30:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.312      ; 11.267     ;
; -9.922  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:30:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.312      ; 11.233     ;
; -9.910  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:30:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.312      ; 11.221     ;
; -9.894  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.308      ; 11.201     ;
; -9.893  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:23:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.071     ; 10.821     ;
; -9.880  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:30:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.312      ; 11.191     ;
; -9.878  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:31:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.266      ; 11.143     ;
; -9.865  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:31:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.266      ; 11.130     ;
; -9.864  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.308      ; 11.171     ;
; -9.832  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:31:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.266      ; 11.097     ;
; -9.802  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:31:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.266      ; 11.067     ;
; -9.763  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:30:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.312      ; 11.074     ;
; -9.743  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:23:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.071     ; 10.671     ;
; -9.734  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:23:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.071     ; 10.662     ;
; -9.725  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:23:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.071     ; 10.653     ;
; -9.720  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:4:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.306      ; 11.025     ;
; -9.706  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:31:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.266      ; 10.971     ;
; -9.692  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:27:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.308      ; 10.999     ;
; -9.689  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:27:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.308      ; 10.996     ;
; -9.677  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:27:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.308      ; 10.984     ;
; -9.668  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:28:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.308      ; 10.975     ;
; -9.652  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:28:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.308      ; 10.959     ;
; -9.644  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:23:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.071     ; 10.572     ;
; -9.640  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:28:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.308      ; 10.947     ;
; -9.571  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:27:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.308      ; 10.878     ;
; -9.534  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:28:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.308      ; 10.841     ;
; -9.533  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:27:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.308      ; 10.840     ;
; -9.524  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:27:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.308      ; 10.831     ;
; -9.518  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:23:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.071     ; 10.446     ;
; -9.509  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:28:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.308      ; 10.816     ;
; -9.506  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:4:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.306      ; 10.811     ;
; -9.500  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:28:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.308      ; 10.807     ;
; -9.484  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:4:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:30:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.310      ; 10.793     ;
; -9.475  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:6:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.308      ; 10.782     ;
; -9.414  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|FF_D:REG_cout|Q                           ; CLK          ; CLK         ; 1.000        ; -0.079     ; 10.334     ;
; -9.406  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:4:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:31:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.264      ; 10.669     ;
; -9.402  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|FF_D:REG_cout|Q                           ; CLK          ; CLK         ; 1.000        ; -0.079     ; 10.322     ;
; -9.386  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:27:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.308      ; 10.693     ;
; -9.380  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:6:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.308      ; 10.687     ;
; -9.369  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:23:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.071     ; 10.297     ;
; -9.356  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:27:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.308      ; 10.663     ;
; -9.349  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:28:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.308      ; 10.656     ;
; -9.332  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|FF_D:REG_cout|Q                           ; CLK          ; CLK         ; 1.000        ; -0.079     ; 10.252     ;
; -9.321  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:4:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:30:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.310      ; 10.630     ;
; -9.319  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:28:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.308      ; 10.626     ;
; -9.318  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:5:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.308      ; 10.625     ;
; -9.297  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:26:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.308      ; 10.604     ;
; -9.296  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|FF_D:REG_cout|Q                           ; CLK          ; CLK         ; 1.000        ; -0.079     ; 10.216     ;
; -9.285  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:26:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.308      ; 10.592     ;
; -9.261  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:4:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:23:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.073     ; 10.187     ;
; -9.243  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:4:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:31:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.264      ; 10.506     ;
; -9.230  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:23:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.071     ; 10.158     ;
; -9.215  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:25:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.308      ; 10.522     ;
; -9.207  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:25:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.308      ; 10.514     ;
; -9.195  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:25:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.308      ; 10.502     ;
; -9.179  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:26:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.308      ; 10.486     ;
; -9.178  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:10:REG|Q ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.314      ; 10.491     ;
; -9.173  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|FF_D:REG_cout|Q                           ; CLK          ; CLK         ; 1.000        ; -0.079     ; 10.093     ;
; -9.165  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:5:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:30:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.312      ; 10.476     ;
; -9.164  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|FF_D:REG_cout|Q                           ; CLK          ; CLK         ; 1.000        ; -0.079     ; 10.084     ;
; -9.135  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:24:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.308      ; 10.442     ;
; -9.126  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:10:REG|Q ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.314      ; 10.439     ;
; -9.111  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|FF_D:REG_cout|Q                           ; CLK          ; CLK         ; 1.000        ; -0.079     ; 10.031     ;
; -9.089  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:25:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.308      ; 10.396     ;
; -9.087  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:5:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:31:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.266      ; 10.352     ;
; -9.081  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|FF_D:REG_cout|Q                           ; CLK          ; CLK         ; 1.000        ; -0.079     ; 10.001     ;
; -9.060  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:4:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:27:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.306      ; 10.365     ;
; -9.056  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:25:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.308      ; 10.363     ;
; -9.047  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:22:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.071     ; 9.975      ;
; -9.047  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:4:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:23:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.073     ; 9.973      ;
; -9.047  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:25:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.308      ; 10.354     ;
; -9.046  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:26:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.308      ; 10.353     ;
; -9.045  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:6:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:30:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.312      ; 10.356     ;
; -9.040  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:26:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.308      ; 10.347     ;
; -9.036  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:4:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:28:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.306      ; 10.341     ;
; -9.016  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:6:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:23:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.071     ; 9.944      ;
; -8.994  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:26:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.308      ; 10.301     ;
; -8.988  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:6:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:31:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.266      ; 10.253     ;
; -8.985  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:24:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.308      ; 10.292     ;
; -8.982  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:5:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.306      ; 10.287     ;
; -8.976  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:24:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.308      ; 10.283     ;
; -8.967  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:24:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.308      ; 10.274     ;
; -8.964  ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:26:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.308      ; 10.271     ;
; -8.960  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:4:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:27:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.306      ; 10.265     ;
; -8.950  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:6:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:30:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.312      ; 10.261     ;
; -8.926  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:19:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.071     ; 9.854      ;
; -8.923  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:4:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:28:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.306      ; 10.228     ;
; -8.921  ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:6:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:23:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.071     ; 9.849      ;
+---------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.394 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:1:REG|Q                                   ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.389      ; 0.984      ;
; 0.408 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:28:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.389      ; 0.998      ;
; 0.414 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:0:REG|Q                                   ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.389      ; 1.004      ;
; 0.478 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:9:REG|Q                                   ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.405      ; 1.084      ;
; 0.534 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:15:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.403      ; 1.138      ;
; 0.536 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:11:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.403      ; 1.140      ;
; 0.542 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:10:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.403      ; 1.146      ;
; 0.542 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:30:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.403      ; 1.146      ;
; 0.563 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:20:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.394      ; 1.158      ;
; 0.574 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:18:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.403      ; 1.178      ;
; 0.574 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:24:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.403      ; 1.178      ;
; 0.578 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:26:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.394      ; 1.173      ;
; 0.580 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:6:REG|Q                                   ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.394      ; 1.175      ;
; 0.581 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:17:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.403      ; 1.185      ;
; 0.593 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:23:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.394      ; 1.188      ;
; 0.620 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:19:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.394      ; 1.215      ;
; 0.633 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:22:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.394      ; 1.228      ;
; 0.638 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:12:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.389      ; 1.228      ;
; 0.642 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:13:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.390      ; 1.233      ;
; 0.644 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:16:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.394      ; 1.239      ;
; 0.666 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:29:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.388      ; 1.255      ;
; 0.671 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:5:REG|Q                                   ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.394      ; 1.266      ;
; 0.672 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:27:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.388      ; 1.261      ;
; 0.680 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:31:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.388      ; 1.269      ;
; 0.685 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:8:REG|Q                                   ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.388      ; 1.274      ;
; 0.815 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:25:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.394      ; 1.410      ;
; 0.896 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:4:REG|Q                                   ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.389      ; 1.486      ;
; 0.896 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:7:REG|Q                                   ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.389      ; 1.486      ;
; 0.960 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG31|FF_D_nr:\REG:18:REG|Q ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:18:REG|Q                                                    ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.203      ;
; 1.001 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:23:REG|Q                                    ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG15|FF_D_nr:\REG:23:REG|Q                   ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.234      ;
; 1.038 ; data_path:DATA_PATH|registro_n_reset:REG_IN|FF_D:\REG:24:REG|Q                                   ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG15|FF_D_nr:\REG:24:REG|Q                   ; CLK          ; CLK         ; 0.000        ; -0.216     ; 0.993      ;
; 1.042 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:31:REG|Q                                    ; data_path:DATA_PATH|FF_D:REG_cout|Q                                                                                ; CLK          ; CLK         ; 0.000        ; -0.278     ; 0.935      ;
; 1.043 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:2:REG|Q                                     ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:1:REG|Q                                                       ; CLK          ; CLK         ; 0.000        ; 0.465      ; 1.679      ;
; 1.044 ; data_path:DATA_PATH|FF_D:REG_cout|Q                                                              ; data_path:DATA_PATH|FF_D:REG_cout|Q                                                                                ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.287      ;
; 1.045 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:3:REG|Q                                     ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG15|FF_D_nr:\REG:3:REG|Q                    ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.288      ;
; 1.073 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:21:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.388      ; 1.662      ;
; 1.100 ; data_path:DATA_PATH|registro_n_reset:REG_IN|FF_D:\REG:23:REG|Q                                   ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG15|FF_D_nr:\REG:23:REG|Q                   ; CLK          ; CLK         ; 0.000        ; -0.216     ; 1.055      ;
; 1.114 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG23|FF_D_nr:\REG:18:REG|Q ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:18:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.355      ;
; 1.118 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:31:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:30:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.086      ; 1.375      ;
; 1.131 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:31:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:31:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.383      ;
; 1.183 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:3:REG|Q                                   ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.390      ; 1.774      ;
; 1.229 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG6|FF_D_nr:\REG:27:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:27:REG|Q                                                    ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.471      ;
; 1.284 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:17:REG|Q                                    ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG15|FF_D_nr:\REG:17:REG|Q                   ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.525      ;
; 1.290 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:14:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.389      ; 1.880      ;
; 1.303 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:2:REG|Q                                   ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.390      ; 1.894      ;
; 1.305 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG31|FF_D_nr:\REG:9:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:9:REG|Q                                                     ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.547      ;
; 1.330 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:1:REG|Q                                     ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:1:REG|Q                                                       ; CLK          ; CLK         ; 0.000        ; 0.465      ; 1.966      ;
; 1.334 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG14|FF_D_nr:\REG:20:REG|Q ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:20:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.575      ;
; 1.359 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG6|FF_D_nr:\REG:29:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:29:REG|Q                                                    ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.601      ;
; 1.368 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG14|FF_D_nr:\REG:24:REG|Q ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:24:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.618      ;
; 1.370 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:1:REG|Q                                     ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:1:REG|Q                                                       ; CLK          ; CLK         ; 0.000        ; 0.465      ; 2.006      ;
; 1.371 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:7:REG|Q                                     ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG4|FF_D_nr:\REG:7:REG|Q                     ; CLK          ; CLK         ; 0.000        ; 0.085      ; 1.627      ;
; 1.372 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:7:REG|Q                                     ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG6|FF_D_nr:\REG:7:REG|Q                     ; CLK          ; CLK         ; 0.000        ; 0.085      ; 1.628      ;
; 1.377 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:7:REG|Q                                     ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG5|FF_D_nr:\REG:7:REG|Q                     ; CLK          ; CLK         ; 0.000        ; 0.084      ; 1.632      ;
; 1.377 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:7:REG|Q                                     ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG7|FF_D_nr:\REG:7:REG|Q                     ; CLK          ; CLK         ; 0.000        ; 0.084      ; 1.632      ;
; 1.384 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG6|FF_D_nr:\REG:19:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:19:REG|Q                                                    ; CLK          ; CLK         ; 0.000        ; 0.065      ; 1.620      ;
; 1.388 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG6|FF_D_nr:\REG:21:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:21:REG|Q                                                    ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.630      ;
; 1.395 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:24:REG|Q                                    ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG15|FF_D_nr:\REG:24:REG|Q                   ; CLK          ; CLK         ; 0.000        ; -0.317     ; 1.249      ;
; 1.400 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:17:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:18:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.643      ;
; 1.422 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG31|FF_D_nr:\REG:11:REG|Q ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:11:REG|Q                                                    ; CLK          ; CLK         ; 0.000        ; 0.074      ; 1.667      ;
; 1.426 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:5:REG|Q                                     ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG15|FF_D_nr:\REG:5:REG|Q                    ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.669      ;
; 1.427 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG10|FF_D_nr:\REG:4:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:4:REG|Q                                                     ; CLK          ; CLK         ; 0.000        ; 0.067      ; 1.665      ;
; 1.428 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:10:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:9:REG|Q                                                       ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.654      ;
; 1.433 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:7:REG|Q                                     ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG15|FF_D_nr:\REG:7:REG|Q                    ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.667      ;
; 1.443 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:24:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:25:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.470      ; 2.084      ;
; 1.450 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:17:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:16:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.692      ;
; 1.468 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:2:REG|Q                                     ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:1:REG|Q                                                       ; CLK          ; CLK         ; 0.000        ; 0.465      ; 2.104      ;
; 1.490 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG10|FF_D_nr:\REG:2:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:2:REG|Q                                                     ; CLK          ; CLK         ; 0.000        ; 0.066      ; 1.727      ;
; 1.509 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG10|FF_D_nr:\REG:12:REG|Q ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:12:REG|Q                                                    ; CLK          ; CLK         ; 0.000        ; 0.067      ; 1.747      ;
; 1.510 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:10:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:10:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.736      ;
; 1.514 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:10:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:11:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.740      ;
; 1.527 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:22:REG|Q                                    ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG15|FF_D_nr:\REG:22:REG|Q                   ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.760      ;
; 1.539 ; data_path:DATA_PATH|registro_n_reset:REG_IN|FF_D:\REG:18:REG|Q                                   ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG15|FF_D_nr:\REG:18:REG|Q                   ; CLK          ; CLK         ; 0.000        ; -0.218     ; 1.492      ;
; 1.539 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:10:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:9:REG|Q                                                       ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.765      ;
; 1.543 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG7|FF_D_nr:\REG:9:REG|Q   ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:9:REG|Q                                                       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.787      ;
; 1.558 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:17:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:18:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.801      ;
; 1.564 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG10|FF_D_nr:\REG:20:REG|Q ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:20:REG|Q                                                    ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.797      ;
; 1.571 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:3:REG|Q                                     ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG0|FF_D_nr:\REG:3:REG|Q                     ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.820      ;
; 1.573 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:3:REG|Q                                     ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG1|FF_D_nr:\REG:3:REG|Q                     ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.822      ;
; 1.587 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG10|FF_D_nr:\REG:22:REG|Q ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:22:REG|Q                                                    ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.820      ;
; 1.595 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:14:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:15:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.065      ; 1.831      ;
; 1.597 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:7:REG|Q                                     ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG14|FF_D_nr:\REG:7:REG|Q                    ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.830      ;
; 1.597 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:7:REG|Q                                     ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG13|FF_D_nr:\REG:7:REG|Q                    ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.830      ;
; 1.599 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:14:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:14:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.065      ; 1.835      ;
; 1.603 ; data_path:DATA_PATH|registro_n_reset:REG_IN|FF_D:\REG:22:REG|Q                                   ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG15|FF_D_nr:\REG:22:REG|Q                   ; CLK          ; CLK         ; 0.000        ; -0.216     ; 1.558      ;
; 1.611 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG15|FF_D_nr:\REG:19:REG|Q ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:19:REG|Q                                                    ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.860      ;
; 1.611 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:17:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:16:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.853      ;
; 1.614 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG13|FF_D_nr:\REG:22:REG|Q ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:22:REG|Q                                                    ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.867      ;
; 1.621 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:10:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:10:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.847      ;
; 1.622 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:31:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:30:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.463      ; 2.256      ;
; 1.625 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:10:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:11:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.851      ;
; 1.627 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:30:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:31:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.083      ; 1.881      ;
; 1.630 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:19:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:20:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.479      ; 2.280      ;
; 1.630 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:24:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:25:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.470      ; 2.271      ;
; 1.633 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG31|FF_D_nr:\REG:10:REG|Q ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:10:REG|Q                                                    ; CLK          ; CLK         ; 0.000        ; 0.074      ; 1.878      ;
; 1.635 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:3:REG|Q                                     ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG2|FF_D_nr:\REG:3:REG|Q                     ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.884      ;
; 1.635 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:31:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:31:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.458      ; 2.264      ;
; 1.636 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:3:REG|Q                                     ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG3|FF_D_nr:\REG:3:REG|Q                     ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.885      ;
; 1.638 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG13|FF_D_nr:\REG:27:REG|Q ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:27:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.088      ; 1.897      ;
; 1.645 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG12|FF_D_nr:\REG:24:REG|Q ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:24:REG|Q                                                    ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.887      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -4.983 ; -1398.212         ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.170 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -1268.418                       ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                            ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.983 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.148      ; 6.118      ;
; -4.938 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:30:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.155      ; 6.080      ;
; -4.928 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.148      ; 6.063      ;
; -4.927 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:30:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.155      ; 6.069      ;
; -4.917 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.148      ; 6.052      ;
; -4.901 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:31:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.131      ; 6.019      ;
; -4.890 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:31:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.131      ; 6.008      ;
; -4.881 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.148      ; 6.016      ;
; -4.851 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:30:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.155      ; 5.993      ;
; -4.841 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.148      ; 5.976      ;
; -4.824 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:23:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.043     ; 5.768      ;
; -4.814 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:31:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.131      ; 5.932      ;
; -4.811 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.148      ; 5.946      ;
; -4.772 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:30:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.155      ; 5.914      ;
; -4.766 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:30:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.155      ; 5.908      ;
; -4.755 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:30:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.155      ; 5.897      ;
; -4.745 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.148      ; 5.880      ;
; -4.741 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:30:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.155      ; 5.883      ;
; -4.734 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:23:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.043     ; 5.678      ;
; -4.731 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.148      ; 5.866      ;
; -4.729 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:31:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.131      ; 5.847      ;
; -4.727 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:31:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.131      ; 5.845      ;
; -4.722 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:23:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.043     ; 5.666      ;
; -4.718 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:31:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.131      ; 5.836      ;
; -4.704 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:31:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.131      ; 5.822      ;
; -4.700 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:27:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.148      ; 5.835      ;
; -4.698 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:27:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.148      ; 5.833      ;
; -4.695 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:28:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.148      ; 5.830      ;
; -4.689 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:27:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.148      ; 5.824      ;
; -4.652 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:23:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.043     ; 5.596      ;
; -4.647 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:28:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.148      ; 5.782      ;
; -4.636 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:28:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.148      ; 5.771      ;
; -4.613 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:27:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.148      ; 5.748      ;
; -4.602 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:23:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.043     ; 5.546      ;
; -4.600 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:30:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.155      ; 5.742      ;
; -4.596 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:27:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.148      ; 5.731      ;
; -4.593 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:28:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.148      ; 5.728      ;
; -4.589 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:4:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.147      ; 5.723      ;
; -4.582 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:4:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:30:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.154      ; 5.723      ;
; -4.572 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:4:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.147      ; 5.706      ;
; -4.560 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:28:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.148      ; 5.695      ;
; -4.555 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:31:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.131      ; 5.673      ;
; -4.545 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:4:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:31:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.130      ; 5.662      ;
; -4.532 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:23:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.043     ; 5.476      ;
; -4.526 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:27:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.148      ; 5.661      ;
; -4.523 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:28:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.148      ; 5.658      ;
; -4.517 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:27:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.148      ; 5.652      ;
; -4.504 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|FF_D:REG_cout|Q                           ; CLK          ; CLK         ; 1.000        ; -0.049     ; 5.442      ;
; -4.503 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:27:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.148      ; 5.638      ;
; -4.493 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|FF_D:REG_cout|Q                           ; CLK          ; CLK         ; 1.000        ; -0.049     ; 5.431      ;
; -4.483 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:26:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.148      ; 5.618      ;
; -4.478 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:6:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.148      ; 5.613      ;
; -4.478 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:23:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.043     ; 5.422      ;
; -4.474 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:25:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.151      ; 5.612      ;
; -4.473 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|FF_D:REG_cout|Q                           ; CLK          ; CLK         ; 1.000        ; -0.049     ; 5.411      ;
; -4.472 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:26:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.148      ; 5.607      ;
; -4.464 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:28:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.148      ; 5.599      ;
; -4.453 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:23:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.043     ; 5.397      ;
; -4.452 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:4:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:30:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.154      ; 5.593      ;
; -4.451 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:24:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.151      ; 5.589      ;
; -4.450 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:28:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.148      ; 5.585      ;
; -4.440 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:6:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.148      ; 5.575      ;
; -4.430 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:4:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:23:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.044     ; 5.373      ;
; -4.426 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:25:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.151      ; 5.564      ;
; -4.417 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|FF_D:REG_cout|Q                           ; CLK          ; CLK         ; 1.000        ; -0.049     ; 5.355      ;
; -4.416 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:22:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.043     ; 5.360      ;
; -4.415 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:4:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:31:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.130      ; 5.532      ;
; -4.415 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:25:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.151      ; 5.553      ;
; -4.414 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:10:REG|Q ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.156      ; 5.557      ;
; -4.396 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:26:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.148      ; 5.531      ;
; -4.383 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:5:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:30:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.155      ; 5.525      ;
; -4.379 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:5:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.148      ; 5.514      ;
; -4.372 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:25:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.151      ; 5.510      ;
; -4.371 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:26:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.148      ; 5.506      ;
; -4.371 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|FF_D:REG_cout|Q                           ; CLK          ; CLK         ; 1.000        ; -0.049     ; 5.309      ;
; -4.363 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:4:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:23:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.044     ; 5.306      ;
; -4.361 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:24:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.151      ; 5.499      ;
; -4.349 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:24:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.151      ; 5.487      ;
; -4.346 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:5:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:31:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.131      ; 5.464      ;
; -4.344 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:4:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:27:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.147      ; 5.478      ;
; -4.339 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:25:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.151      ; 5.477      ;
; -4.331 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:19:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.043     ; 5.275      ;
; -4.326 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:0:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:22:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.043     ; 5.270      ;
; -4.321 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|FF_D:REG_cout|Q                           ; CLK          ; CLK         ; 1.000        ; -0.049     ; 5.259      ;
; -4.320 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:19:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.043     ; 5.264      ;
; -4.319 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:6:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:23:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.043     ; 5.263      ;
; -4.314 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:22:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.043     ; 5.258      ;
; -4.311 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:1:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:26:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.148      ; 5.446      ;
; -4.307 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|FF_D:REG_cout|Q                           ; CLK          ; CLK         ; 1.000        ; -0.049     ; 5.245      ;
; -4.304 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:4:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:27:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.147      ; 5.438      ;
; -4.302 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:25:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.151      ; 5.440      ;
; -4.302 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:10:REG|Q ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.156      ; 5.445      ;
; -4.301 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:4:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:28:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.147      ; 5.435      ;
; -4.301 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|FF_D:REG_cout|Q                           ; CLK          ; CLK         ; 1.000        ; -0.049     ; 5.239      ;
; -4.300 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:26:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.148      ; 5.435      ;
; -4.291 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:4:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:28:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.147      ; 5.425      ;
; -4.286 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:2:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:26:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.148      ; 5.421      ;
; -4.281 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:6:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:23:REG|Q ; CLK          ; CLK         ; 1.000        ; -0.043     ; 5.225      ;
; -4.279 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:3:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:24:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.151      ; 5.417      ;
; -4.267 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:6:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:30:REG|Q ; CLK          ; CLK         ; 1.000        ; 0.155      ; 5.409      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.170 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:1:REG|Q                                   ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.219      ; 0.493      ;
; 0.174 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:28:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.219      ; 0.497      ;
; 0.177 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:0:REG|Q                                   ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.219      ; 0.500      ;
; 0.207 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:9:REG|Q                                   ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.237      ; 0.548      ;
; 0.242 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:11:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.233      ; 0.579      ;
; 0.242 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:15:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.233      ; 0.579      ;
; 0.248 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:10:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.233      ; 0.585      ;
; 0.248 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:30:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.233      ; 0.585      ;
; 0.260 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:20:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.588      ;
; 0.261 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:24:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.233      ; 0.598      ;
; 0.264 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:18:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.233      ; 0.601      ;
; 0.265 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:6:REG|Q                                   ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.593      ;
; 0.265 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:26:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.593      ;
; 0.267 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:17:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.233      ; 0.604      ;
; 0.272 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:23:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.600      ;
; 0.286 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:19:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.614      ;
; 0.292 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:12:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.219      ; 0.615      ;
; 0.294 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:22:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.622      ;
; 0.297 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:16:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.625      ;
; 0.307 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:13:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.219      ; 0.630      ;
; 0.318 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:27:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.218      ; 0.640      ;
; 0.320 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:5:REG|Q                                   ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.648      ;
; 0.322 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:29:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.218      ; 0.644      ;
; 0.328 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:31:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.218      ; 0.650      ;
; 0.329 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:8:REG|Q                                   ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.218      ; 0.651      ;
; 0.385 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:25:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.713      ;
; 0.446 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:4:REG|Q                                   ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.219      ; 0.769      ;
; 0.454 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:7:REG|Q                                   ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.219      ; 0.777      ;
; 0.486 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG31|FF_D_nr:\REG:18:REG|Q ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:18:REG|Q                                                    ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.610      ;
; 0.495 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:3:REG|Q                                     ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG15|FF_D_nr:\REG:3:REG|Q                    ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.620      ;
; 0.511 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:31:REG|Q                                    ; data_path:DATA_PATH|FF_D:REG_cout|Q                                                                                ; CLK          ; CLK         ; 0.000        ; -0.132     ; 0.463      ;
; 0.513 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:23:REG|Q                                    ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG15|FF_D_nr:\REG:23:REG|Q                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.634      ;
; 0.519 ; data_path:DATA_PATH|FF_D:REG_cout|Q                                                              ; data_path:DATA_PATH|FF_D:REG_cout|Q                                                                                ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.645      ;
; 0.540 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:2:REG|Q                                     ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:1:REG|Q                                                       ; CLK          ; CLK         ; 0.000        ; 0.251      ; 0.875      ;
; 0.546 ; data_path:DATA_PATH|registro_n_reset:REG_IN|FF_D:\REG:24:REG|Q                                   ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG15|FF_D_nr:\REG:24:REG|Q                   ; CLK          ; CLK         ; 0.000        ; -0.120     ; 0.510      ;
; 0.553 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:21:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.218      ; 0.875      ;
; 0.567 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:31:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:30:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.049      ; 0.700      ;
; 0.570 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG23|FF_D_nr:\REG:18:REG|Q ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:18:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.039      ; 0.693      ;
; 0.573 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:31:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:31:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.712      ;
; 0.590 ; data_path:DATA_PATH|registro_n_reset:REG_IN|FF_D:\REG:23:REG|Q                                   ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG15|FF_D_nr:\REG:23:REG|Q                   ; CLK          ; CLK         ; 0.000        ; -0.120     ; 0.554      ;
; 0.603 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:3:REG|Q                                   ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.219      ; 0.926      ;
; 0.614 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG6|FF_D_nr:\REG:27:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:27:REG|Q                                                    ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.738      ;
; 0.616 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:17:REG|Q                                    ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG15|FF_D_nr:\REG:17:REG|Q                   ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.740      ;
; 0.646 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG31|FF_D_nr:\REG:9:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:9:REG|Q                                                     ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.771      ;
; 0.666 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:7:REG|Q                                     ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG4|FF_D_nr:\REG:7:REG|Q                     ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.805      ;
; 0.667 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:7:REG|Q                                     ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG5|FF_D_nr:\REG:7:REG|Q                     ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.805      ;
; 0.667 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:7:REG|Q                                     ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG6|FF_D_nr:\REG:7:REG|Q                     ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.806      ;
; 0.667 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:7:REG|Q                                     ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG7|FF_D_nr:\REG:7:REG|Q                     ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.805      ;
; 0.670 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG14|FF_D_nr:\REG:20:REG|Q ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:20:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.039      ; 0.793      ;
; 0.674 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:14:REG|Q                                  ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.219      ; 0.997      ;
; 0.675 ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:2:REG|Q                                   ; data_path:DATA_PATH|RAM_n:RAM|altsyncram:MyRam_rtl_0|altsyncram_esg1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.219      ; 0.998      ;
; 0.681 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG6|FF_D_nr:\REG:29:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:29:REG|Q                                                    ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.805      ;
; 0.687 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:5:REG|Q                                     ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG15|FF_D_nr:\REG:5:REG|Q                    ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.812      ;
; 0.693 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:1:REG|Q                                     ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:1:REG|Q                                                       ; CLK          ; CLK         ; 0.000        ; 0.251      ; 1.028      ;
; 0.694 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:17:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:18:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.819      ;
; 0.696 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG6|FF_D_nr:\REG:21:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:21:REG|Q                                                    ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.820      ;
; 0.706 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG14|FF_D_nr:\REG:24:REG|Q ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:24:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.048      ; 0.838      ;
; 0.710 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:1:REG|Q                                     ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:1:REG|Q                                                       ; CLK          ; CLK         ; 0.000        ; 0.251      ; 1.045      ;
; 0.714 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:24:REG|Q                                    ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG15|FF_D_nr:\REG:24:REG|Q                   ; CLK          ; CLK         ; 0.000        ; -0.157     ; 0.641      ;
; 0.717 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG6|FF_D_nr:\REG:19:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:19:REG|Q                                                    ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.836      ;
; 0.720 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG31|FF_D_nr:\REG:11:REG|Q ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:11:REG|Q                                                    ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.848      ;
; 0.723 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:17:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:16:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.848      ;
; 0.727 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:10:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:9:REG|Q                                                       ; CLK          ; CLK         ; 0.000        ; 0.026      ; 0.837      ;
; 0.730 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:2:REG|Q                                     ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:1:REG|Q                                                       ; CLK          ; CLK         ; 0.000        ; 0.251      ; 1.065      ;
; 0.732 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:7:REG|Q                                     ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG15|FF_D_nr:\REG:7:REG|Q                    ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.850      ;
; 0.740 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG10|FF_D_nr:\REG:4:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:4:REG|Q                                                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.860      ;
; 0.754 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:24:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:25:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.241      ; 1.079      ;
; 0.755 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:22:REG|Q                                    ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG15|FF_D_nr:\REG:22:REG|Q                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.876      ;
; 0.763 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:17:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:18:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.888      ;
; 0.773 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:3:REG|Q                                     ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG0|FF_D_nr:\REG:3:REG|Q                     ; CLK          ; CLK         ; 0.000        ; 0.046      ; 0.903      ;
; 0.773 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG7|FF_D_nr:\REG:9:REG|Q   ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:9:REG|Q                                                       ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.898      ;
; 0.774 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:3:REG|Q                                     ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG1|FF_D_nr:\REG:3:REG|Q                     ; CLK          ; CLK         ; 0.000        ; 0.046      ; 0.904      ;
; 0.781 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG10|FF_D_nr:\REG:2:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:2:REG|Q                                                     ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.900      ;
; 0.782 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:10:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:10:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.026      ; 0.892      ;
; 0.785 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:10:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:11:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.026      ; 0.895      ;
; 0.787 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG13|FF_D_nr:\REG:22:REG|Q ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:22:REG|Q                                                    ; CLK          ; CLK         ; 0.000        ; 0.053      ; 0.924      ;
; 0.788 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:10:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:9:REG|Q                                                       ; CLK          ; CLK         ; 0.000        ; 0.026      ; 0.898      ;
; 0.792 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG10|FF_D_nr:\REG:12:REG|Q ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:12:REG|Q                                                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.912      ;
; 0.792 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG7|FF_D_nr:\REG:27:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:27:REG|Q                                                    ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.916      ;
; 0.792 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:17:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:16:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.917      ;
; 0.800 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:3:REG|Q                                     ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG2|FF_D_nr:\REG:3:REG|Q                     ; CLK          ; CLK         ; 0.000        ; 0.047      ; 0.931      ;
; 0.801 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:3:REG|Q                                     ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG3|FF_D_nr:\REG:3:REG|Q                     ; CLK          ; CLK         ; 0.000        ; 0.047      ; 0.932      ;
; 0.802 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG13|FF_D_nr:\REG:24:REG|Q ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:24:REG|Q                                                    ; CLK          ; CLK         ; 0.000        ; 0.039      ; 0.925      ;
; 0.802 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:7:REG|Q                                     ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG14|FF_D_nr:\REG:7:REG|Q                    ; CLK          ; CLK         ; 0.000        ; 0.033      ; 0.919      ;
; 0.802 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:7:REG|Q                                     ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG13|FF_D_nr:\REG:7:REG|Q                    ; CLK          ; CLK         ; 0.000        ; 0.033      ; 0.919      ;
; 0.815 ; data_path:DATA_PATH|registro_n_reset:REG_IN|FF_D:\REG:22:REG|Q                                   ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG15|FF_D_nr:\REG:22:REG|Q                   ; CLK          ; CLK         ; 0.000        ; -0.120     ; 0.779      ;
; 0.816 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG31|FF_D_nr:\REG:10:REG|Q ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:10:REG|Q                                                    ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.944      ;
; 0.816 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG15|FF_D_nr:\REG:19:REG|Q ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:19:REG|Q                                                    ; CLK          ; CLK         ; 0.000        ; 0.048      ; 0.948      ;
; 0.817 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG31|FF_D_nr:\REG:25:REG|Q ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:25:REG|Q                                                    ; CLK          ; CLK         ; 0.000        ; 0.047      ; 0.948      ;
; 0.818 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:6:REG|Q                                     ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:5:REG|Q                                                       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.939      ;
; 0.818 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:30:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:31:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.957      ;
; 0.823 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG23|FF_D_nr:\REG:9:REG|Q  ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:9:REG|Q                                                     ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.949      ;
; 0.824 ; data_path:DATA_PATH|registro_n_reset:REG_A|FF_D:\REG:31:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:30:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.239      ; 1.147      ;
; 0.825 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG12|FF_D_nr:\REG:24:REG|Q ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:24:REG|Q                                                    ; CLK          ; CLK         ; 0.000        ; 0.039      ; 0.948      ;
; 0.826 ; data_path:DATA_PATH|registro_n_reset:REG_IN|FF_D:\REG:18:REG|Q                                   ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG15|FF_D_nr:\REG:18:REG|Q                   ; CLK          ; CLK         ; 0.000        ; -0.123     ; 0.787      ;
; 0.826 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:30:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:29:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.952      ;
; 0.826 ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG10|FF_D_nr:\REG:20:REG|Q ; data_path:DATA_PATH|registro_n_reset:REG_OUT|FF_D:\REG:20:REG|Q                                                    ; CLK          ; CLK         ; 0.000        ; 0.032      ; 0.942      ;
; 0.828 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:7:REG|Q                                     ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG10|FF_D_nr:\REG:7:REG|Q                    ; CLK          ; CLK         ; 0.000        ; 0.059      ; 0.971      ;
; 0.829 ; data_path:DATA_PATH|registro_n_reset:REG_B|FF_D:\REG:19:REG|Q                                    ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:20:REG|Q                                                      ; CLK          ; CLK         ; 0.000        ; 0.253      ; 1.166      ;
; 0.829 ; data_path:DATA_PATH|registro_n_reset:REG_C|FF_D:\REG:7:REG|Q                                     ; data_path:DATA_PATH|Block_REG:REG_BANK|File32x32:file_reg|registro_n:REG8|FF_D_nr:\REG:7:REG|Q                     ; CLK          ; CLK         ; 0.000        ; 0.059      ; 0.972      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -11.225   ; 0.170 ; N/A      ; N/A     ; -3.000              ;
;  CLK             ; -11.225   ; 0.170 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -3818.754 ; 0.0   ; 0.0      ; 0.0     ; -1581.553           ;
;  CLK             ; -3818.754 ; 0.000 ; N/A      ; N/A     ; -1581.553           ;
+------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; REG_cout_out  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; S[0]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EN_REG_COUT             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RST_REG_COUT            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; control_outB[2]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; control_outB[3]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; control_outB[0]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; control_outB[1]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; control_outB[4]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RST_REG_B               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EN_REG_B                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; control_outA[2]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; control_outA[3]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; control_outA[0]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; control_outA[1]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; control_outA[4]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RST_REG_A               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EN_REG_A                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; control_REGC_REGIN      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; control_in[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; control_in[4]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; control_in[3]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; control_in[2]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; control_in[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RST_REG_IN              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EN_REG_IN               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; shift[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; S[1]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; shift[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; shift[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RST_REG_C               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EN_REG_C                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Write_Enable            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Write_Address[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Write_Address[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Write_Address[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Write_Address[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Write_Address[4]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Read_Address[0]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Read_Address[1]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Read_Address[2]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Read_Address[3]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Read_Address[4]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RST_REG_OUT             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EN_REG_OUT              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; REG_cout_out  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; REG_cout_out  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; REG_cout_out  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 19882    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 19882    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 44    ; 44   ;
; Unconstrained Input Port Paths  ; 7118  ; 7118 ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; CLK    ; CLK   ; Base ; Constrained ;
+--------+-------+------+-------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                 ;
+--------------------+--------------------------------------------------------------------------------------+
; Input Port         ; Comment                                                                              ;
+--------------------+--------------------------------------------------------------------------------------+
; EN_REG_A           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EN_REG_B           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EN_REG_C           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EN_REG_COUT        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EN_REG_IN          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EN_REG_OUT         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST_REG_A          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST_REG_B          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST_REG_C          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST_REG_COUT       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST_REG_IN         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST_REG_OUT        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Read_Address[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Read_Address[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Read_Address[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Read_Address[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Read_Address[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Write_Address[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Write_Address[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Write_Address[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Write_Address[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Write_Address[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Write_Enable       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; control_REGC_REGIN ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; control_in[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; control_in[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; control_in[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; control_in[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; control_in[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; control_outA[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; control_outA[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; control_outA[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; control_outA[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; control_outA[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; control_outB[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; control_outB[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; control_outB[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; control_outB[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; control_outB[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; shift[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; shift[1]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; shift[2]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; REG_cout_out ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                 ;
+--------------------+--------------------------------------------------------------------------------------+
; Input Port         ; Comment                                                                              ;
+--------------------+--------------------------------------------------------------------------------------+
; EN_REG_A           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EN_REG_B           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EN_REG_C           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EN_REG_COUT        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EN_REG_IN          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EN_REG_OUT         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST_REG_A          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST_REG_B          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST_REG_C          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST_REG_COUT       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST_REG_IN         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST_REG_OUT        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Read_Address[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Read_Address[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Read_Address[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Read_Address[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Read_Address[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Write_Address[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Write_Address[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Write_Address[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Write_Address[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Write_Address[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Write_Enable       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; control_REGC_REGIN ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; control_in[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; control_in[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; control_in[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; control_in[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; control_in[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; control_outA[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; control_outA[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; control_outA[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; control_outA[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; control_outA[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; control_outB[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; control_outB[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; control_outB[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; control_outB[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; control_outB[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; shift[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; shift[1]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; shift[2]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; REG_cout_out ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Thu Nov 23 09:41:36 2023
Info: Command: quartus_sta DATA_PATH -c DATA_PATH
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DATA_PATH.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -11.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.225           -3818.754 CLK 
Info (332146): Worst-case hold slack is 0.392
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.392               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1581.553 CLK 
Info (332114): Report Metastability: Found 32 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -10.352
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.352           -3451.840 CLK 
Info (332146): Worst-case hold slack is 0.394
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.394               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1579.969 CLK 
Info (332114): Report Metastability: Found 32 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.983
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.983           -1398.212 CLK 
Info (332146): Worst-case hold slack is 0.170
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.170               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1268.418 CLK 
Info (332114): Report Metastability: Found 32 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4920 megabytes
    Info: Processing ended: Thu Nov 23 09:41:39 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


