// Seed: 3986635158
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output uwire id_2;
  output wire id_1;
  assign id_2 = 1 << 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  output wire id_19;
  inout wire id_18;
  output wire id_17;
  module_0 modCall_1 (
      id_20,
      id_10,
      id_20,
      id_1
  );
  input wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input logic [7:0] id_2;
  inout wire id_1;
  logic id_21;
  ;
  wire id_22;
  assign id_18 = id_2[1];
endmodule
