# Info: [9566]: Logging session transcript to file /nfs/home/s/sal_rahm/316/fpga_adv/lab5/precision.log
//  Precision RTL Synthesis  64-bit 2016.1.0.15 (Production Release) Wed Jun  8 09:35:56 PDT 2016
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2016, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Linux sal_rahm@flying-dragon.encs.concordia.ca #1 SMP Thu Nov 14 10:04:03 CST 2019 3.10.0-1062.4.3.el7.x86_64 x86_64
//  
//  Start time Sat Nov 30 22:12:57 2019
# -------------------------------------------------
# Info: [9566]: Logging session transcript to file /nfs/home/s/sal_rahm/316/fpga_adv/lab5/precision.log
# COMMAND: new_project -name lab5 -folder /nfs/home/s/sal_rahm/316/fpga_adv/lab5 -createimpl_name lab5_impl_1
# Info: [9574]: Input directory: /nfs/home/s/sal_rahm/316/fpga_adv/lab5
# Info: [9569]: Moving session transcript to file /nfs/home/s/sal_rahm/316/fpga_adv/lab5/precision.log
# Info: [9555]: Created project /nfs/home/s/sal_rahm/316/fpga_adv/lab5/lab5.psp in folder /nfs/home/s/sal_rahm/316/fpga_adv/lab5.
# Info: [9531]: Created directory: /nfs/home/s/sal_rahm/316/fpga_adv/lab5/lab5_impl_1.
# Info: [9554]: Created implementation lab5_impl_1 in project /nfs/home/s/sal_rahm/316/fpga_adv/lab5/lab5.psp.
# Info: [9575]: The Results Directory has been set to: /nfs/home/s/sal_rahm/316/fpga_adv/lab5/lab5_impl_1/
# Info: [9566]: Logging project transcript to file /nfs/home/s/sal_rahm/316/fpga_adv/lab5/lab5_impl_1/precision.log
# Info: [9566]: Logging suppressed messages transcript to file /nfs/home/s/sal_rahm/316/fpga_adv/lab5/lab5_impl_1/precision.log.suppressed
# Info: [9550]: Activated implementation lab5_impl_1 in project /nfs/home/s/sal_rahm/316/fpga_adv/lab5/lab5.psp.
new_project -name lab5 -folder /nfs/home/s/sal_rahm/316/fpga_adv/lab5 -createimpl_name lab5_impl_1
# COMMAND: add_input_file {../../32-bit-CPU/32-bit-register.vhd ../../32-bit-CPU/alu.vhd ../../32-bit-CPU/controller.vhdl ../../32-bit-CPU/cpu.vhdl ../../32-bit-CPU/d_cache.vhdl ../../32-bit-CPU/datapath.vhdl ../../32-bit-CPU/i_cache.vhdl ../../32-bit-CPU/mux.vhdl ../../32-bit-CPU/mux_5_bit.vhdl ../../32-bit-CPU/next_address.vhd ../../32-bit-CPU/pc_register.vhdl ../../32-bit-CPU/sign_extend.vhdl}
add_input_file {../../32-bit-CPU/32-bit-register.vhd ../../32-bit-CPU/alu.vhd ../../32-bit-CPU/controller.vhdl ../../32-bit-CPU/cpu.vhdl ../../32-bit-CPU/d_cache.vhdl ../../32-bit-CPU/datapath.vhdl ../../32-bit-CPU/i_cache.vhdl ../../32-bit-CPU/mux.vhdl ../../32-bit-CPU/mux_5_bit.vhdl ../../32-bit-CPU/next_address.vhd ../../32-bit-CPU/pc_register.vhdl ../../32-bit-CPU/sign_extend.vhdl}
# COMMAND: setup_design -manufacturer Xilinx -family "VIRTEX-II Pro" -part 2VP30ff896 -speed -7
# Info: [15298]: Setting up the design to use synthesis library "xcv2p.syn"
# Info: [575]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX-II Pro.
# Info: [15324]: Setting Part to: "2VP30ff896".
# Info: [15325]: Setting Process to: "7".
# Info: [7512]: The place and route tool for current technology is ISE.
setup_design -manufacturer Xilinx -family "VIRTEX-II Pro" -part 2VP30ff896 -speed -7
# COMMAND: setup_design -frequency 100 -max_fanout=10000
# Info: [575]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX-II Pro.
setup_design -frequency 100 -max_fanout=10000
# COMMAND: compile
# Info: [3022]: Reading file: /CMC/tools/mentor/precision/Mgc_home/pkgs/psr/techlibs/xcv2p.syn.
# Info: [634]: Loading library initialization file /CMC/tools/mentor/precision/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2016a.7
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2016a.7
# Info: [42502]: Analyzing input file "/nfs/home/s/sal_rahm/316/fpga_adv/lab5/../../32-bit-CPU/32-bit-register.vhd" ...
# Info: [42502]: Analyzing input file "/nfs/home/s/sal_rahm/316/fpga_adv/lab5/../../32-bit-CPU/alu.vhd" ...
# Info: [42502]: Analyzing input file "/nfs/home/s/sal_rahm/316/fpga_adv/lab5/../../32-bit-CPU/controller.vhdl" ...
# Info: [42502]: Analyzing input file "/nfs/home/s/sal_rahm/316/fpga_adv/lab5/../../32-bit-CPU/cpu.vhdl" ...
# Info: [42502]: Analyzing input file "/nfs/home/s/sal_rahm/316/fpga_adv/lab5/../../32-bit-CPU/d_cache.vhdl" ...
# Info: [42502]: Analyzing input file "/nfs/home/s/sal_rahm/316/fpga_adv/lab5/../../32-bit-CPU/datapath.vhdl" ...
# Info: [42502]: Analyzing input file "/nfs/home/s/sal_rahm/316/fpga_adv/lab5/../../32-bit-CPU/i_cache.vhdl" ...
# Info: [42502]: Analyzing input file "/nfs/home/s/sal_rahm/316/fpga_adv/lab5/../../32-bit-CPU/mux.vhdl" ...
# Info: [42502]: Analyzing input file "/nfs/home/s/sal_rahm/316/fpga_adv/lab5/../../32-bit-CPU/mux_5_bit.vhdl" ...
# Info: [42502]: Analyzing input file "/nfs/home/s/sal_rahm/316/fpga_adv/lab5/../../32-bit-CPU/next_address.vhd" ...
# Info: [42502]: Analyzing input file "/nfs/home/s/sal_rahm/316/fpga_adv/lab5/../../32-bit-CPU/pc_register.vhdl" ...
# Info: [42502]: Analyzing input file "/nfs/home/s/sal_rahm/316/fpga_adv/lab5/../../32-bit-CPU/sign_extend.vhdl" ...
# Info: [659]: Top module of the design is set to: cpu.
# Info: [657]: Current working directory: /nfs/home/s/sal_rahm/316/fpga_adv/lab5/lab5_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2016a.7
# Info: [40000]: Last compiled on Jun  2 2016 06:11:46
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2016a.7
# Info: [40000]: Last compiled on Jun  2 2016 06:47:43
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.cpu(cpu_arch): Pre-processing...
# Info: [44506]: Module work.controller(controller_arch): Pre-processing...
# Info: [44506]: Module work.datapath(datapath_arch): Pre-processing...
# Info: [44506]: Module work.pc_register(pc_register_arch): Pre-processing...
# Info: [44506]: Module work.i_cache(i_cache_arch): Pre-processing...
# Info: [44506]: Module work.next_address(next_address_arch): Pre-processing...
# Info: [44506]: Module work.two_input_mux_5_bit(two_input_5_bit_mux_arch): Pre-processing...
# Info: [44506]: Module work.regfile(register_file_arch): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': regfile.reg_arr depth = 32, width = 32'.
# Info: [44506]: Module work.sign_extend(sign_extend_arch): Pre-processing...
# Info: [44506]: Module work.two_input_mux(two_input_mux_arch): Pre-processing...
# Info: [44506]: Module work.alu(alu_architecture): Pre-processing...
# Info: [44506]: Module work.d_cache(d_cache_arch): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': d_cache.d_cache depth = 32, width = 32'.
# Warning: [45729]: "/nfs/home/s/sal_rahm/316/fpga_adv/lab5/../../32-bit-CPU/controller.vhdl", line 42: Input port instruction_in[25:6] has never been used.
# Warning: [45729]: "/nfs/home/s/sal_rahm/316/fpga_adv/lab5/../../32-bit-CPU/cpu.vhdl", line 76: signal pc_output[31:4] has never been used.
# Warning: [45729]: "/nfs/home/s/sal_rahm/316/fpga_adv/lab5/../../32-bit-CPU/cpu.vhdl", line 77: signal rs_output[31:4] has never been used.
# Warning: [45729]: "/nfs/home/s/sal_rahm/316/fpga_adv/lab5/../../32-bit-CPU/cpu.vhdl", line 78: signal rt_output[31:4] has never been used.
# Info: [44508]: Module work.controller(controller_arch): Compiling...
# Info: [44508]: Module work.pc_register(pc_register_arch): Compiling...
# Info: [44508]: Module work.i_cache(i_cache_arch): Compiling...
# Info: [44508]: Module work.next_address(next_address_arch): Compiling...
# Info: [44508]: Module work.two_input_mux_5_bit(two_input_5_bit_mux_arch): Compiling...
# Info: [44508]: Module work.regfile(register_file_arch): Compiling...
# Info: [44508]: Module work.sign_extend(sign_extend_arch): Compiling...
# Info: [44508]: Module work.two_input_mux(two_input_mux_arch): Compiling...
# Info: [44508]: Module work.alu(alu_architecture): Compiling...
# Info: [44508]: Module work.d_cache(d_cache_arch): Compiling...
# Info: [44508]: Module work.datapath(datapath_arch): Compiling...
# Info: [44523]: Root Module work.cpu(cpu_arch): Compiling...
# Info: [45205]: "/nfs/home/s/sal_rahm/316/fpga_adv/lab5/../../32-bit-CPU/controller.vhdl", line 58: Module work.controller(controller_arch), Net(s) pc_sel[1:0]: Latch inferred.
# Info: [45205]: "/nfs/home/s/sal_rahm/316/fpga_adv/lab5/../../32-bit-CPU/controller.vhdl", line 58: Module work.controller(controller_arch), Net(s) branch_type[1:0]: Latch inferred.
# Info: [45205]: "/nfs/home/s/sal_rahm/316/fpga_adv/lab5/../../32-bit-CPU/controller.vhdl", line 58: Module work.controller(controller_arch), Net(s) reg_dst: Latch inferred.
# Info: [45205]: "/nfs/home/s/sal_rahm/316/fpga_adv/lab5/../../32-bit-CPU/controller.vhdl", line 58: Module work.controller(controller_arch), Net(s) reg_write: Latch inferred.
# Info: [45205]: "/nfs/home/s/sal_rahm/316/fpga_adv/lab5/../../32-bit-CPU/controller.vhdl", line 58: Module work.controller(controller_arch), Net(s) alu_src: Latch inferred.
# Info: [45205]: "/nfs/home/s/sal_rahm/316/fpga_adv/lab5/../../32-bit-CPU/controller.vhdl", line 58: Module work.controller(controller_arch), Net(s) add_sub: Latch inferred.
# Info: [45205]: "/nfs/home/s/sal_rahm/316/fpga_adv/lab5/../../32-bit-CPU/controller.vhdl", line 58: Module work.controller(controller_arch), Net(s) logic_func[1:0]: Latch inferred.
# Info: [45205]: "/nfs/home/s/sal_rahm/316/fpga_adv/lab5/../../32-bit-CPU/controller.vhdl", line 58: Module work.controller(controller_arch), Net(s) func[1:0]: Latch inferred.
# Info: [45205]: "/nfs/home/s/sal_rahm/316/fpga_adv/lab5/../../32-bit-CPU/controller.vhdl", line 58: Module work.controller(controller_arch), Net(s) data_write: Latch inferred.
# Info: [45205]: "/nfs/home/s/sal_rahm/316/fpga_adv/lab5/../../32-bit-CPU/controller.vhdl", line 58: Module work.controller(controller_arch), Net(s) reg_in_src: Latch inferred.
# Info: [44846]: Rebalanced Expression Tree...
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 1, Inferred (Modgen/Selcounter/AddSub) : 0 (0 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 1 ===
# Info: [44856]: Total lines of RTL compiled: 1189.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [657]: Current working directory: /nfs/home/s/sal_rahm/316/fpga_adv/lab5/lab5_impl_1.
# Info: [15330]: Doing rtl optimizations.
# Info: [660]: Finished compiling design.
compile
