{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 26 21:57:01 2014 " "Info: Processing started: Sun Oct 26 21:57:01 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off maze -c maze " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off maze -c maze" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 7 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_dz " "Info: Detected ripple clock \"clk_dz\" as buffer" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 25 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_dz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_time " "Info: Detected ripple clock \"clk_time\" as buffer" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 24 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_time" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_key " "Info: Detected ripple clock \"clk_key\" as buffer" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 26 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_key" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register stepz\[2\] register stepg\[3\] 35.07 MHz 28.512 ns Internal " "Info: Clock \"clk\" has Internal fmax of 35.07 MHz between source register \"stepz\[2\]\" and destination register \"stepg\[3\]\" (period= 28.512 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "27.803 ns + Longest register register " "Info: + Longest register to register delay is 27.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns stepz\[2\] 1 REG LC_X11_Y7_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y7_N1; Fanout = 3; REG Node = 'stepz\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stepz[2] } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.324 ns) + CELL(0.978 ns) 2.302 ns Add12~7 2 COMB LC_X10_Y7_N3 2 " "Info: 2: + IC(1.324 ns) + CELL(0.978 ns) = 2.302 ns; Loc. = LC_X10_Y7_N3; Fanout = 2; COMB Node = 'Add12~7'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { stepz[2] Add12~7 } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 456 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 2.563 ns Add12~2 3 COMB LC_X10_Y7_N4 3 " "Info: 3: + IC(0.000 ns) + CELL(0.261 ns) = 2.563 ns; Loc. = LC_X10_Y7_N4; Fanout = 3; COMB Node = 'Add12~2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { Add12~7 Add12~2 } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 456 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 3.538 ns Add12~30 4 COMB LC_X10_Y7_N5 6 " "Info: 4: + IC(0.000 ns) + CELL(0.975 ns) = 3.538 ns; Loc. = LC_X10_Y7_N5; Fanout = 6; COMB Node = 'Add12~30'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { Add12~2 Add12~30 } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 456 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.958 ns) + CELL(0.747 ns) 6.243 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT 5 COMB LC_X9_Y8_N8 1 " "Info: 5: + IC(1.958 ns) + CELL(0.747 ns) = 6.243 ns; Loc. = LC_X9_Y8_N8; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.705 ns" { Add12~30 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 7.058 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~22 6 COMB LC_X9_Y8_N9 2 " "Info: 6: + IC(0.000 ns) + CELL(0.815 ns) = 7.058 ns; Loc. = LC_X9_Y8_N9; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~22'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.747 ns) 8.525 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~17 7 COMB LC_X9_Y8_N1 2 " "Info: 7: + IC(0.720 ns) + CELL(0.747 ns) = 8.525 ns; Loc. = LC_X9_Y8_N1; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~17'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 8.648 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~12 8 COMB LC_X9_Y8_N2 2 " "Info: 8: + IC(0.000 ns) + CELL(0.123 ns) = 8.648 ns; Loc. = LC_X9_Y8_N2; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~12'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 8.771 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~7 9 COMB LC_X9_Y8_N3 2 " "Info: 9: + IC(0.000 ns) + CELL(0.123 ns) = 8.771 ns; Loc. = LC_X9_Y8_N3; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~7'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 9.586 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~0 10 COMB LC_X9_Y8_N4 8 " "Info: 10: + IC(0.000 ns) + CELL(0.815 ns) = 9.586 ns; Loc. = LC_X9_Y8_N4; Fanout = 8; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.822 ns) + CELL(0.200 ns) 11.608 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|StageOut\[18\]~3 11 COMB LC_X10_Y8_N8 2 " "Info: 11: + IC(1.822 ns) + CELL(0.200 ns) = 11.608 ns; Loc. = LC_X10_Y8_N8; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|StageOut\[18\]~3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.022 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|StageOut[18]~3 } "NODE_NAME" } } { "db/alt_u_div_gie.tdf" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/db/alt_u_div_gie.tdf" 59 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.978 ns) 13.289 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~7 12 COMB LC_X10_Y8_N3 2 " "Info: 12: + IC(0.703 ns) + CELL(0.978 ns) = 13.289 ns; Loc. = LC_X10_Y8_N3; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~7'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.681 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|StageOut[18]~3 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 14.104 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~0 13 COMB LC_X10_Y8_N4 9 " "Info: 13: + IC(0.000 ns) + CELL(0.815 ns) = 14.104 ns; Loc. = LC_X10_Y8_N4; Fanout = 9; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(0.511 ns) 15.417 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|StageOut\[23\]~1 14 COMB LC_X10_Y8_N5 2 " "Info: 14: + IC(0.802 ns) + CELL(0.511 ns) = 15.417 ns; Loc. = LC_X10_Y8_N5; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|StageOut\[23\]~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|StageOut[23]~1 } "NODE_NAME" } } { "db/alt_u_div_gie.tdf" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/db/alt_u_div_gie.tdf" 59 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.978 ns) 17.505 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~7 15 COMB LC_X11_Y8_N8 2 " "Info: 15: + IC(1.110 ns) + CELL(0.978 ns) = 17.505 ns; Loc. = LC_X11_Y8_N8; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~7'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|StageOut[23]~1 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 18.320 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~0 16 COMB LC_X11_Y8_N9 11 " "Info: 16: + IC(0.000 ns) + CELL(0.815 ns) = 18.320 ns; Loc. = LC_X11_Y8_N9; Fanout = 11; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.562 ns) + CELL(0.200 ns) 21.082 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|StageOut\[26\]~16 17 COMB LC_X11_Y7_N9 2 " "Info: 17: + IC(2.562 ns) + CELL(0.200 ns) = 21.082 ns; Loc. = LC_X11_Y7_N9; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|StageOut\[26\]~16'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|StageOut[26]~16 } "NODE_NAME" } } { "db/alt_u_div_gie.tdf" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/db/alt_u_div_gie.tdf" 59 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.859 ns) + CELL(0.747 ns) 23.688 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~17 18 COMB LC_X12_Y7_N1 1 " "Info: 18: + IC(1.859 ns) + CELL(0.747 ns) = 23.688 ns; Loc. = LC_X12_Y7_N1; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~17'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.606 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|StageOut[26]~16 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 23.811 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~12 19 COMB LC_X12_Y7_N2 1 " "Info: 19: + IC(0.000 ns) + CELL(0.123 ns) = 23.811 ns; Loc. = LC_X12_Y7_N2; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~12'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~17 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 23.934 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~7 20 COMB LC_X12_Y7_N3 2 " "Info: 20: + IC(0.000 ns) + CELL(0.123 ns) = 23.934 ns; Loc. = LC_X12_Y7_N3; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~7'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~7 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 24.749 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~0 21 COMB LC_X12_Y7_N4 4 " "Info: 21: + IC(0.000 ns) + CELL(0.815 ns) = 24.749 ns; Loc. = LC_X12_Y7_N4; Fanout = 4; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_gie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~7 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.791 ns) + CELL(0.511 ns) 26.051 ns Add13~0 22 COMB LC_X12_Y7_N6 1 " "Info: 22: + IC(0.791 ns) + CELL(0.511 ns) = 26.051 ns; Loc. = LC_X12_Y7_N6; Fanout = 1; COMB Node = 'Add13~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~0 Add13~0 } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 458 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.591 ns) 27.803 ns stepg\[3\] 23 REG LC_X12_Y7_N9 4 " "Info: 23: + IC(1.161 ns) + CELL(0.591 ns) = 27.803 ns; Loc. = LC_X12_Y7_N9; Fanout = 4; REG Node = 'stepg\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { Add13~0 stepg[3] } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.991 ns ( 46.73 % ) " "Info: Total cell delay = 12.991 ns ( 46.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.812 ns ( 53.27 % ) " "Info: Total interconnect delay = 14.812 ns ( 53.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "27.803 ns" { stepz[2] Add12~7 Add12~2 Add12~30 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|StageOut[18]~3 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|StageOut[23]~1 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|StageOut[26]~16 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~17 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~7 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~0 Add13~0 stepg[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "27.803 ns" { stepz[2] {} Add12~7 {} Add12~2 {} Add12~30 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|StageOut[18]~3 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|StageOut[23]~1 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|StageOut[26]~16 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~17 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~12 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~7 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~0 {} Add13~0 {} stepg[3] {} } { 0.000ns 1.324ns 0.000ns 0.000ns 1.958ns 0.000ns 0.720ns 0.000ns 0.000ns 0.000ns 1.822ns 0.703ns 0.000ns 0.802ns 1.110ns 0.000ns 2.562ns 1.859ns 0.000ns 0.000ns 0.000ns 0.791ns 1.161ns } { 0.000ns 0.978ns 0.261ns 0.975ns 0.747ns 0.815ns 0.747ns 0.123ns 0.123ns 0.815ns 0.200ns 0.978ns 0.815ns 0.511ns 0.978ns 0.815ns 0.200ns 0.747ns 0.123ns 0.123ns 0.815ns 0.511ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.076 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 9.076 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 104 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 104; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clk_key 2 REG LC_X11_Y5_N6 23 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y5_N6; Fanout = 23; REG Node = 'clk_key'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk clk_key } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.963 ns) + CELL(0.918 ns) 9.076 ns stepg\[3\] 3 REG LC_X12_Y7_N9 4 " "Info: 3: + IC(3.963 ns) + CELL(0.918 ns) = 9.076 ns; Loc. = LC_X12_Y7_N9; Fanout = 4; REG Node = 'stepg\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.881 ns" { clk_key stepg[3] } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 37.19 % ) " "Info: Total cell delay = 3.375 ns ( 37.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.701 ns ( 62.81 % ) " "Info: Total interconnect delay = 5.701 ns ( 62.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.076 ns" { clk clk_key stepg[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.076 ns" { clk {} clk~combout {} clk_key {} stepg[3] {} } { 0.000ns 0.000ns 1.738ns 3.963ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.076 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 9.076 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 104 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 104; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clk_key 2 REG LC_X11_Y5_N6 23 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y5_N6; Fanout = 23; REG Node = 'clk_key'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk clk_key } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.963 ns) + CELL(0.918 ns) 9.076 ns stepz\[2\] 3 REG LC_X11_Y7_N1 3 " "Info: 3: + IC(3.963 ns) + CELL(0.918 ns) = 9.076 ns; Loc. = LC_X11_Y7_N1; Fanout = 3; REG Node = 'stepz\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.881 ns" { clk_key stepz[2] } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 37.19 % ) " "Info: Total cell delay = 3.375 ns ( 37.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.701 ns ( 62.81 % ) " "Info: Total interconnect delay = 5.701 ns ( 62.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.076 ns" { clk clk_key stepz[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.076 ns" { clk {} clk~combout {} clk_key {} stepz[2] {} } { 0.000ns 0.000ns 1.738ns 3.963ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.076 ns" { clk clk_key stepg[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.076 ns" { clk {} clk~combout {} clk_key {} stepg[3] {} } { 0.000ns 0.000ns 1.738ns 3.963ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.076 ns" { clk clk_key stepz[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.076 ns" { clk {} clk~combout {} clk_key {} stepz[2] {} } { 0.000ns 0.000ns 1.738ns 3.963ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 433 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 433 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "27.803 ns" { stepz[2] Add12~7 Add12~2 Add12~30 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|StageOut[18]~3 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|StageOut[23]~1 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|StageOut[26]~16 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~17 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~7 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~0 Add13~0 stepg[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "27.803 ns" { stepz[2] {} Add12~7 {} Add12~2 {} Add12~30 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|StageOut[18]~3 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|StageOut[23]~1 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|StageOut[26]~16 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~17 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~12 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~7 {} lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_gie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~0 {} Add13~0 {} stepg[3] {} } { 0.000ns 1.324ns 0.000ns 0.000ns 1.958ns 0.000ns 0.720ns 0.000ns 0.000ns 0.000ns 1.822ns 0.703ns 0.000ns 0.802ns 1.110ns 0.000ns 2.562ns 1.859ns 0.000ns 0.000ns 0.000ns 0.791ns 1.161ns } { 0.000ns 0.978ns 0.261ns 0.975ns 0.747ns 0.815ns 0.747ns 0.123ns 0.123ns 0.815ns 0.200ns 0.978ns 0.815ns 0.511ns 0.978ns 0.815ns 0.200ns 0.747ns 0.123ns 0.123ns 0.815ns 0.511ns 0.591ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.076 ns" { clk clk_key stepg[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.076 ns" { clk {} clk~combout {} clk_key {} stepg[3] {} } { 0.000ns 0.000ns 1.738ns 3.963ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.076 ns" { clk clk_key stepz[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.076 ns" { clk {} clk~combout {} clk_key {} stepz[2] {} } { 0.000ns 0.000ns 1.738ns 3.963ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 25 " "Warning: Circuit may not operate. Detected 25 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "worked aashan\[0\] clk 4.054 ns " "Info: Found hold time violation between source  pin or register \"worked\" and destination pin or register \"aashan\[0\]\" for clock \"clk\" (Hold time is 4.054 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.310 ns + Largest " "Info: + Largest clock skew is 6.310 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.129 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 104 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 104; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clk_dz 2 REG LC_X6_Y6_N4 6 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X6_Y6_N4; Fanout = 6; REG Node = 'clk_dz'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk clk_dz } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.016 ns) + CELL(0.918 ns) 10.129 ns aashan\[0\] 3 REG LC_X7_Y8_N0 14 " "Info: 3: + IC(5.016 ns) + CELL(0.918 ns) = 10.129 ns; Loc. = LC_X7_Y8_N0; Fanout = 14; REG Node = 'aashan\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.934 ns" { clk_dz aashan[0] } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 33.32 % ) " "Info: Total cell delay = 3.375 ns ( 33.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.754 ns ( 66.68 % ) " "Info: Total interconnect delay = 6.754 ns ( 66.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.129 ns" { clk clk_dz aashan[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.129 ns" { clk {} clk~combout {} clk_dz {} aashan[0] {} } { 0.000ns 0.000ns 1.738ns 5.016ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 104 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 104; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns worked 2 REG LC_X7_Y8_N4 35 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X7_Y8_N4; Fanout = 35; REG Node = 'worked'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk worked } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk worked } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} worked {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.129 ns" { clk clk_dz aashan[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.129 ns" { clk {} clk~combout {} clk_dz {} aashan[0] {} } { 0.000ns 0.000ns 1.738ns 5.016ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk worked } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} worked {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.101 ns - Shortest register register " "Info: - Shortest register to register delay is 2.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns worked 1 REG LC_X7_Y8_N4 35 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y8_N4; Fanout = 35; REG Node = 'worked'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { worked } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(1.183 ns) 2.101 ns aashan\[0\] 2 REG LC_X7_Y8_N0 14 " "Info: 2: + IC(0.918 ns) + CELL(1.183 ns) = 2.101 ns; Loc. = LC_X7_Y8_N0; Fanout = 14; REG Node = 'aashan\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.101 ns" { worked aashan[0] } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.183 ns ( 56.31 % ) " "Info: Total cell delay = 1.183 ns ( 56.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.918 ns ( 43.69 % ) " "Info: Total interconnect delay = 0.918 ns ( 43.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.101 ns" { worked aashan[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.101 ns" { worked {} aashan[0] {} } { 0.000ns 0.918ns } { 0.000ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 174 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.129 ns" { clk clk_dz aashan[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.129 ns" { clk {} clk~combout {} clk_dz {} aashan[0] {} } { 0.000ns 0.000ns 1.738ns 5.016ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk worked } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} worked {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.101 ns" { worked aashan[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.101 ns" { worked {} aashan[0] {} } { 0.000ns 0.918ns } { 0.000ns 1.183ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "steps\[2\] r clk 7.084 ns register " "Info: tsu for register \"steps\[2\]\" (data pin = \"r\", clock pin = \"clk\") is 7.084 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.827 ns + Longest pin register " "Info: + Longest pin to register delay is 15.827 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns r 1 PIN PIN_61 7 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 7; PIN Node = 'r'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { r } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.598 ns) + CELL(0.511 ns) 5.241 ns dery~1 2 COMB LC_X12_Y8_N2 3 " "Info: 2: + IC(3.598 ns) + CELL(0.511 ns) = 5.241 ns; Loc. = LC_X12_Y8_N2; Fanout = 3; COMB Node = 'dery~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.109 ns" { r dery~1 } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 421 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(0.740 ns) 7.149 ns Add11~0 3 COMB LC_X13_Y8_N7 5 " "Info: 3: + IC(1.168 ns) + CELL(0.740 ns) = 7.149 ns; Loc. = LC_X13_Y8_N7; Fanout = 5; COMB Node = 'Add11~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.908 ns" { dery~1 Add11~0 } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 448 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.200 ns) 8.598 ns lg~3 4 COMB LC_X14_Y8_N4 1 " "Info: 4: + IC(1.249 ns) + CELL(0.200 ns) = 8.598 ns; Loc. = LC_X14_Y8_N4; Fanout = 1; COMB Node = 'lg~3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.449 ns" { Add11~0 lg~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.511 ns) 9.888 ns lg~5 5 COMB LC_X14_Y8_N6 3 " "Info: 5: + IC(0.779 ns) + CELL(0.511 ns) = 9.888 ns; Loc. = LC_X14_Y8_N6; Fanout = 3; COMB Node = 'lg~5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { lg~3 lg~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.511 ns) 11.568 ns stepg\[3\]~6 6 COMB LC_X13_Y8_N3 14 " "Info: 6: + IC(1.169 ns) + CELL(0.511 ns) = 11.568 ns; Loc. = LC_X13_Y8_N3; Fanout = 14; COMB Node = 'stepg\[3\]~6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { lg~5 stepg[3]~6 } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.016 ns) + CELL(1.243 ns) 15.827 ns steps\[2\] 7 REG LC_X10_Y8_N4 6 " "Info: 7: + IC(3.016 ns) + CELL(1.243 ns) = 15.827 ns; Loc. = LC_X10_Y8_N4; Fanout = 6; REG Node = 'steps\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.259 ns" { stepg[3]~6 steps[2] } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.848 ns ( 30.63 % ) " "Info: Total cell delay = 4.848 ns ( 30.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.979 ns ( 69.37 % ) " "Info: Total interconnect delay = 10.979 ns ( 69.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.827 ns" { r dery~1 Add11~0 lg~3 lg~5 stepg[3]~6 steps[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.827 ns" { r {} r~combout {} dery~1 {} Add11~0 {} lg~3 {} lg~5 {} stepg[3]~6 {} steps[2] {} } { 0.000ns 0.000ns 3.598ns 1.168ns 1.249ns 0.779ns 1.169ns 3.016ns } { 0.000ns 1.132ns 0.511ns 0.740ns 0.200ns 0.511ns 0.511ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 433 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.076 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 9.076 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 104 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 104; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clk_key 2 REG LC_X11_Y5_N6 23 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y5_N6; Fanout = 23; REG Node = 'clk_key'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk clk_key } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.963 ns) + CELL(0.918 ns) 9.076 ns steps\[2\] 3 REG LC_X10_Y8_N4 6 " "Info: 3: + IC(3.963 ns) + CELL(0.918 ns) = 9.076 ns; Loc. = LC_X10_Y8_N4; Fanout = 6; REG Node = 'steps\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.881 ns" { clk_key steps[2] } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 37.19 % ) " "Info: Total cell delay = 3.375 ns ( 37.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.701 ns ( 62.81 % ) " "Info: Total interconnect delay = 5.701 ns ( 62.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.076 ns" { clk clk_key steps[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.076 ns" { clk {} clk~combout {} clk_key {} steps[2] {} } { 0.000ns 0.000ns 1.738ns 3.963ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.827 ns" { r dery~1 Add11~0 lg~3 lg~5 stepg[3]~6 steps[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.827 ns" { r {} r~combout {} dery~1 {} Add11~0 {} lg~3 {} lg~5 {} stepg[3]~6 {} steps[2] {} } { 0.000ns 0.000ns 3.598ns 1.168ns 1.249ns 0.779ns 1.169ns 3.016ns } { 0.000ns 1.132ns 0.511ns 0.740ns 0.200ns 0.511ns 0.511ns 1.243ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.076 ns" { clk clk_key steps[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.076 ns" { clk {} clk~combout {} clk_key {} steps[2] {} } { 0.000ns 0.000ns 1.738ns 3.963ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk smgstate\[5\] smgstate\[5\]~reg0 13.331 ns register " "Info: tco from clock \"clk\" to destination pin \"smgstate\[5\]\" through register \"smgstate\[5\]~reg0\" is 13.331 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.136 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 104 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 104; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clk_time 2 REG LC_X12_Y3_N9 43 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N9; Fanout = 43; REG Node = 'clk_time'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk clk_time } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(0.918 ns) 8.136 ns smgstate\[5\]~reg0 3 REG LC_X7_Y7_N9 1 " "Info: 3: + IC(3.023 ns) + CELL(0.918 ns) = 8.136 ns; Loc. = LC_X7_Y7_N9; Fanout = 1; REG Node = 'smgstate\[5\]~reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.941 ns" { clk_time smgstate[5]~reg0 } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.48 % ) " "Info: Total cell delay = 3.375 ns ( 41.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.761 ns ( 58.52 % ) " "Info: Total interconnect delay = 4.761 ns ( 58.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk clk_time smgstate[5]~reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk {} clk~combout {} clk_time {} smgstate[5]~reg0 {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.819 ns + Longest register pin " "Info: + Longest register to pin delay is 4.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns smgstate\[5\]~reg0 1 REG LC_X7_Y7_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y7_N9; Fanout = 1; REG Node = 'smgstate\[5\]~reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { smgstate[5]~reg0 } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.497 ns) + CELL(2.322 ns) 4.819 ns smgstate\[5\] 2 PIN PIN_13 0 " "Info: 2: + IC(2.497 ns) + CELL(2.322 ns) = 4.819 ns; Loc. = PIN_13; Fanout = 0; PIN Node = 'smgstate\[5\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.819 ns" { smgstate[5]~reg0 smgstate[5] } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 493 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 48.18 % ) " "Info: Total cell delay = 2.322 ns ( 48.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.497 ns ( 51.82 % ) " "Info: Total interconnect delay = 2.497 ns ( 51.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.819 ns" { smgstate[5]~reg0 smgstate[5] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.819 ns" { smgstate[5]~reg0 {} smgstate[5] {} } { 0.000ns 2.497ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.136 ns" { clk clk_time smgstate[5]~reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.136 ns" { clk {} clk~combout {} clk_time {} smgstate[5]~reg0 {} } { 0.000ns 0.000ns 1.738ns 3.023ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.819 ns" { smgstate[5]~reg0 smgstate[5] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.819 ns" { smgstate[5]~reg0 {} smgstate[5] {} } { 0.000ns 2.497ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "x\[0\] l clk 4.373 ns register " "Info: th for register \"x\[0\]\" (data pin = \"l\", clock pin = \"clk\") is 4.373 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.076 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.076 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 104 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 104; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clk_key 2 REG LC_X11_Y5_N6 23 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y5_N6; Fanout = 23; REG Node = 'clk_key'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk clk_key } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.963 ns) + CELL(0.918 ns) 9.076 ns x\[0\] 3 REG LC_X14_Y8_N1 12 " "Info: 3: + IC(3.963 ns) + CELL(0.918 ns) = 9.076 ns; Loc. = LC_X14_Y8_N1; Fanout = 12; REG Node = 'x\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.881 ns" { clk_key x[0] } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 37.19 % ) " "Info: Total cell delay = 3.375 ns ( 37.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.701 ns ( 62.81 % ) " "Info: Total interconnect delay = 5.701 ns ( 62.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.076 ns" { clk clk_key x[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.076 ns" { clk {} clk~combout {} clk_key {} x[0] {} } { 0.000ns 0.000ns 1.738ns 3.963ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 433 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.924 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.924 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns l 1 PIN PIN_91 9 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_91; Fanout = 9; PIN Node = 'l'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { l } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.578 ns) + CELL(1.183 ns) 4.924 ns x\[0\] 2 REG LC_X14_Y8_N1 12 " "Info: 2: + IC(2.578 ns) + CELL(1.183 ns) = 4.924 ns; Loc. = LC_X14_Y8_N1; Fanout = 12; REG Node = 'x\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { l x[0] } "NODE_NAME" } } { "maze.vhd" "" { Text "E:/大学课程/实验课/数字电路与逻辑分析实验（下）/shudian/maze/maze.vhd" 433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.346 ns ( 47.64 % ) " "Info: Total cell delay = 2.346 ns ( 47.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.578 ns ( 52.36 % ) " "Info: Total interconnect delay = 2.578 ns ( 52.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.924 ns" { l x[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.924 ns" { l {} l~combout {} x[0] {} } { 0.000ns 0.000ns 2.578ns } { 0.000ns 1.163ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.076 ns" { clk clk_key x[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.076 ns" { clk {} clk~combout {} clk_key {} x[0] {} } { 0.000ns 0.000ns 1.738ns 3.963ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.924 ns" { l x[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.924 ns" { l {} l~combout {} x[0] {} } { 0.000ns 0.000ns 2.578ns } { 0.000ns 1.163ns 1.183ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 26 21:57:03 2014 " "Info: Processing ended: Sun Oct 26 21:57:03 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
