#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Mar 29 12:33:52 2021
# Process ID: 15316
# Current directory: C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15180 C:\Users\franc\Documents\GitHub\ELEC-490\BPSK_Modulation\BPSK_Modulation.xpr
# Log file: C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/vivado.log
# Journal file: C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.xpr
WARNING: [Board 49-91] Board repository path 'C:/vivado-boards/new/board_files' does not exist, it will not be used to search board files.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/vivado-boards/new/board_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 1002.473 ; gain = 0.000
update_compile_order -fileset sources_1
file mkdir C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.srcs/sim_1/new/BPSK_test.v w ]
add_files -fileset sim_1 C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.srcs/sim_1/new/BPSK_test.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BPSK_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BPSK_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.gen/sources_1/ip/Clk_gen_pll/Clk_gen_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_gen_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.gen/sources_1/ip/Clk_gen_pll/Clk_gen_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_gen_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.srcs/sources_1/new/BPSK_LMS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BPSK_LMS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.srcs/sim_1/new/BPSK_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BPSK_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
"xelab -wto e08a17384bca4fc6a62a0f62ad2720bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BPSK_test_behav xil_defaultlib.BPSK_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e08a17384bca4fc6a62a0f62ad2720bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BPSK_test_behav xil_defaultlib.BPSK_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'bit_data' [C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.srcs/sim_1/new/BPSK_test.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=49.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.Clk_gen_pll_clk_wiz
Compiling module xil_defaultlib.Clk_gen_pll
Compiling module xil_defaultlib.BPSK_LMS
Compiling module xil_defaultlib.BPSK_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot BPSK_test_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim/xsim.dir/BPSK_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim/xsim.dir/BPSK_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Mar 29 13:51:57 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 29 13:51:57 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1002.473 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BPSK_test_behav -key {Behavioral:sim_1:Functional:BPSK_test} -tclbatch {BPSK_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source BPSK_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1002.473 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BPSK_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 1002.473 ; gain = 0.000
run all
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance BPSK_test.BPSK_LMS.Clk_gen_pll.inst.mmcm_adv_inst 
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1002.473 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1765.543 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BPSK_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BPSK_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.gen/sources_1/ip/Clk_gen_pll/Clk_gen_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_gen_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.gen/sources_1/ip/Clk_gen_pll/Clk_gen_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_gen_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.srcs/sources_1/new/BPSK_LMS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BPSK_LMS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.srcs/sim_1/new/BPSK_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BPSK_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
"xelab -wto e08a17384bca4fc6a62a0f62ad2720bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BPSK_test_behav xil_defaultlib.BPSK_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e08a17384bca4fc6a62a0f62ad2720bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BPSK_test_behav xil_defaultlib.BPSK_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=49.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.Clk_gen_pll_clk_wiz
Compiling module xil_defaultlib.Clk_gen_pll
Compiling module xil_defaultlib.BPSK_LMS
Compiling module xil_defaultlib.BPSK_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot BPSK_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BPSK_test_behav -key {Behavioral:sim_1:Functional:BPSK_test} -tclbatch {BPSK_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source BPSK_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BPSK_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1765.543 ; gain = 0.000
run all
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance BPSK_test.BPSK_LMS.Clk_gen_pll.inst.mmcm_adv_inst 
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1765.543 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BPSK_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BPSK_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.gen/sources_1/ip/Clk_gen_pll/Clk_gen_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_gen_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.gen/sources_1/ip/Clk_gen_pll/Clk_gen_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_gen_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.srcs/sources_1/new/BPSK_LMS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BPSK_LMS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.srcs/sim_1/new/BPSK_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BPSK_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
"xelab -wto e08a17384bca4fc6a62a0f62ad2720bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BPSK_test_behav xil_defaultlib.BPSK_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e08a17384bca4fc6a62a0f62ad2720bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BPSK_test_behav xil_defaultlib.BPSK_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=49.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.Clk_gen_pll_clk_wiz
Compiling module xil_defaultlib.Clk_gen_pll
Compiling module xil_defaultlib.BPSK_LMS
Compiling module xil_defaultlib.BPSK_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot BPSK_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BPSK_test_behav -key {Behavioral:sim_1:Functional:BPSK_test} -tclbatch {BPSK_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source BPSK_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BPSK_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1765.543 ; gain = 0.000
run all
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance BPSK_test.BPSK_LMS.Clk_gen_pll.inst.mmcm_adv_inst 
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1765.543 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.runs/synth_1

launch_runs synth_1 -jobs 2
[Mon Mar 29 13:59:18 2021] Launched synth_1...
Run output will be captured here: C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BPSK_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BPSK_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.gen/sources_1/ip/Clk_gen_pll/Clk_gen_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_gen_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.gen/sources_1/ip/Clk_gen_pll/Clk_gen_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_gen_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.srcs/sources_1/new/BPSK_LMS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BPSK_LMS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.srcs/sim_1/new/BPSK_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BPSK_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
"xelab -wto e08a17384bca4fc6a62a0f62ad2720bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BPSK_test_behav xil_defaultlib.BPSK_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e08a17384bca4fc6a62a0f62ad2720bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BPSK_test_behav xil_defaultlib.BPSK_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=49.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.Clk_gen_pll_clk_wiz
Compiling module xil_defaultlib.Clk_gen_pll
Compiling module xil_defaultlib.BPSK_LMS
Compiling module xil_defaultlib.BPSK_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot BPSK_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BPSK_test_behav -key {Behavioral:sim_1:Functional:BPSK_test} -tclbatch {BPSK_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source BPSK_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BPSK_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1879.191 ; gain = 0.000
run all
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance BPSK_test.BPSK_LMS.Clk_gen_pll.inst.mmcm_adv_inst 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BPSK_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BPSK_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.gen/sources_1/ip/Clk_gen_pll/Clk_gen_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_gen_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.gen/sources_1/ip/Clk_gen_pll/Clk_gen_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_gen_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.srcs/sources_1/new/BPSK_LMS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BPSK_LMS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.srcs/sim_1/new/BPSK_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BPSK_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
"xelab -wto e08a17384bca4fc6a62a0f62ad2720bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BPSK_test_behav xil_defaultlib.BPSK_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e08a17384bca4fc6a62a0f62ad2720bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BPSK_test_behav xil_defaultlib.BPSK_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=49.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.Clk_gen_pll_clk_wiz
Compiling module xil_defaultlib.Clk_gen_pll
Compiling module xil_defaultlib.BPSK_LMS
Compiling module xil_defaultlib.BPSK_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot BPSK_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BPSK_test_behav -key {Behavioral:sim_1:Functional:BPSK_test} -tclbatch {BPSK_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source BPSK_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BPSK_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1956.637 ; gain = 0.000
run all
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance BPSK_test.BPSK_LMS.Clk_gen_pll.inst.mmcm_adv_inst 
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1956.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BPSK_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BPSK_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.gen/sources_1/ip/Clk_gen_pll/Clk_gen_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_gen_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.gen/sources_1/ip/Clk_gen_pll/Clk_gen_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_gen_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.srcs/sources_1/new/BPSK_LMS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BPSK_LMS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.srcs/sim_1/new/BPSK_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BPSK_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
"xelab -wto e08a17384bca4fc6a62a0f62ad2720bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BPSK_test_behav xil_defaultlib.BPSK_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e08a17384bca4fc6a62a0f62ad2720bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BPSK_test_behav xil_defaultlib.BPSK_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=49.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.Clk_gen_pll_clk_wiz
Compiling module xil_defaultlib.Clk_gen_pll
Compiling module xil_defaultlib.BPSK_LMS
Compiling module xil_defaultlib.BPSK_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot BPSK_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BPSK_test_behav -key {Behavioral:sim_1:Functional:BPSK_test} -tclbatch {BPSK_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source BPSK_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BPSK_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1956.637 ; gain = 0.000
run all
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance BPSK_test.BPSK_LMS.Clk_gen_pll.inst.mmcm_adv_inst 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BPSK_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BPSK_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.gen/sources_1/ip/Clk_gen_pll/Clk_gen_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_gen_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.gen/sources_1/ip/Clk_gen_pll/Clk_gen_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_gen_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.srcs/sources_1/new/BPSK_LMS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BPSK_LMS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.srcs/sim_1/new/BPSK_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BPSK_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
"xelab -wto e08a17384bca4fc6a62a0f62ad2720bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BPSK_test_behav xil_defaultlib.BPSK_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e08a17384bca4fc6a62a0f62ad2720bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BPSK_test_behav xil_defaultlib.BPSK_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=49.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.Clk_gen_pll_clk_wiz
Compiling module xil_defaultlib.Clk_gen_pll
Compiling module xil_defaultlib.BPSK_LMS
Compiling module xil_defaultlib.BPSK_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot BPSK_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BPSK_test_behav -key {Behavioral:sim_1:Functional:BPSK_test} -tclbatch {BPSK_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source BPSK_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BPSK_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1956.637 ; gain = 0.000
run all
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance BPSK_test.BPSK_LMS.Clk_gen_pll.inst.mmcm_adv_inst 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BPSK_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BPSK_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.gen/sources_1/ip/Clk_gen_pll/Clk_gen_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_gen_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.gen/sources_1/ip/Clk_gen_pll/Clk_gen_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_gen_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.srcs/sources_1/new/BPSK_LMS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BPSK_LMS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.srcs/sim_1/new/BPSK_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BPSK_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
"xelab -wto e08a17384bca4fc6a62a0f62ad2720bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BPSK_test_behav xil_defaultlib.BPSK_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e08a17384bca4fc6a62a0f62ad2720bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BPSK_test_behav xil_defaultlib.BPSK_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=49.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.Clk_gen_pll_clk_wiz
Compiling module xil_defaultlib.Clk_gen_pll
Compiling module xil_defaultlib.BPSK_LMS
Compiling module xil_defaultlib.BPSK_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot BPSK_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BPSK_test_behav -key {Behavioral:sim_1:Functional:BPSK_test} -tclbatch {BPSK_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source BPSK_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BPSK_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1956.637 ; gain = 0.000
run all
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance BPSK_test.BPSK_LMS.Clk_gen_pll.inst.mmcm_adv_inst 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BPSK_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BPSK_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.gen/sources_1/ip/Clk_gen_pll/Clk_gen_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_gen_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.gen/sources_1/ip/Clk_gen_pll/Clk_gen_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_gen_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.srcs/sources_1/new/BPSK_LMS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BPSK_LMS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.srcs/sim_1/new/BPSK_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BPSK_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
"xelab -wto e08a17384bca4fc6a62a0f62ad2720bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BPSK_test_behav xil_defaultlib.BPSK_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e08a17384bca4fc6a62a0f62ad2720bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BPSK_test_behav xil_defaultlib.BPSK_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=49.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.Clk_gen_pll_clk_wiz
Compiling module xil_defaultlib.Clk_gen_pll
Compiling module xil_defaultlib.BPSK_LMS
Compiling module xil_defaultlib.BPSK_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot BPSK_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BPSK_test_behav -key {Behavioral:sim_1:Functional:BPSK_test} -tclbatch {BPSK_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source BPSK_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BPSK_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1956.637 ; gain = 0.000
run all
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance BPSK_test.BPSK_LMS.Clk_gen_pll.inst.mmcm_adv_inst 
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1956.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BPSK_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BPSK_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.gen/sources_1/ip/Clk_gen_pll/Clk_gen_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_gen_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.gen/sources_1/ip/Clk_gen_pll/Clk_gen_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_gen_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.srcs/sources_1/new/BPSK_LMS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BPSK_LMS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.srcs/sim_1/new/BPSK_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BPSK_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
"xelab -wto e08a17384bca4fc6a62a0f62ad2720bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BPSK_test_behav xil_defaultlib.BPSK_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e08a17384bca4fc6a62a0f62ad2720bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BPSK_test_behav xil_defaultlib.BPSK_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=49.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.Clk_gen_pll_clk_wiz
Compiling module xil_defaultlib.Clk_gen_pll
Compiling module xil_defaultlib.BPSK_LMS
Compiling module xil_defaultlib.BPSK_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot BPSK_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BPSK_test_behav -key {Behavioral:sim_1:Functional:BPSK_test} -tclbatch {BPSK_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source BPSK_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BPSK_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1956.637 ; gain = 0.000
run all
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance BPSK_test.BPSK_LMS.Clk_gen_pll.inst.mmcm_adv_inst 
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1956.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BPSK_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BPSK_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.gen/sources_1/ip/Clk_gen_pll/Clk_gen_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_gen_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.gen/sources_1/ip/Clk_gen_pll/Clk_gen_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_gen_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.srcs/sources_1/new/BPSK_LMS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BPSK_LMS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.srcs/sim_1/new/BPSK_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BPSK_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
"xelab -wto e08a17384bca4fc6a62a0f62ad2720bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BPSK_test_behav xil_defaultlib.BPSK_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e08a17384bca4fc6a62a0f62ad2720bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BPSK_test_behav xil_defaultlib.BPSK_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=49.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.Clk_gen_pll_clk_wiz
Compiling module xil_defaultlib.Clk_gen_pll
Compiling module xil_defaultlib.BPSK_LMS
Compiling module xil_defaultlib.BPSK_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot BPSK_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BPSK_test_behav -key {Behavioral:sim_1:Functional:BPSK_test} -tclbatch {BPSK_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source BPSK_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BPSK_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1999.941 ; gain = 0.000
run all
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance BPSK_test.BPSK_LMS.Clk_gen_pll.inst.mmcm_adv_inst 
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1999.941 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BPSK_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BPSK_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.gen/sources_1/ip/Clk_gen_pll/Clk_gen_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_gen_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.gen/sources_1/ip/Clk_gen_pll/Clk_gen_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_gen_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.srcs/sources_1/new/BPSK_LMS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BPSK_LMS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.srcs/sim_1/new/BPSK_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BPSK_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
"xelab -wto e08a17384bca4fc6a62a0f62ad2720bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BPSK_test_behav xil_defaultlib.BPSK_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e08a17384bca4fc6a62a0f62ad2720bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BPSK_test_behav xil_defaultlib.BPSK_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=49.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.Clk_gen_pll_clk_wiz
Compiling module xil_defaultlib.Clk_gen_pll
Compiling module xil_defaultlib.BPSK_LMS
Compiling module xil_defaultlib.BPSK_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot BPSK_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BPSK_test_behav -key {Behavioral:sim_1:Functional:BPSK_test} -tclbatch {BPSK_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source BPSK_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BPSK_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1999.941 ; gain = 0.000
run all
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance BPSK_test.BPSK_LMS.Clk_gen_pll.inst.mmcm_adv_inst 
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1999.941 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BPSK_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BPSK_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.gen/sources_1/ip/Clk_gen_pll/Clk_gen_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_gen_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.gen/sources_1/ip/Clk_gen_pll/Clk_gen_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_gen_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.srcs/sources_1/new/BPSK_LMS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BPSK_LMS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.srcs/sim_1/new/BPSK_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BPSK_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
"xelab -wto e08a17384bca4fc6a62a0f62ad2720bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BPSK_test_behav xil_defaultlib.BPSK_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e08a17384bca4fc6a62a0f62ad2720bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BPSK_test_behav xil_defaultlib.BPSK_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=49.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.Clk_gen_pll_clk_wiz
Compiling module xil_defaultlib.Clk_gen_pll
Compiling module xil_defaultlib.BPSK_LMS
Compiling module xil_defaultlib.BPSK_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot BPSK_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BPSK_test_behav -key {Behavioral:sim_1:Functional:BPSK_test} -tclbatch {BPSK_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source BPSK_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BPSK_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1999.941 ; gain = 0.000
run all
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance BPSK_test.BPSK_LMS.Clk_gen_pll.inst.mmcm_adv_inst 
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1999.941 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.runs/synth_1

launch_runs synth_1 -jobs 2
[Mon Mar 29 14:48:32 2021] Launched synth_1...
Run output will be captured here: C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Mon Mar 29 14:49:24 2021] Launched impl_1...
Run output will be captured here: C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Mar 29 14:50:36 2021] Launched impl_1...
Run output will be captured here: C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 2317.512 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AB5B4DA
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2852.453 ; gain = 534.941
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.runs/impl_1/BPSK_LMS.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319AB5B4DA
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Arty A7-35T-210319AB5B4DA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AB5B4DA
set_property PROGRAM.FILE {C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.runs/impl_1/BPSK_LMS.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.runs/impl_1/BPSK_LMS.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319AB5B4DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AB5B4DA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.runs/impl_1/BPSK_LMS.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319AB5B4DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AB5B4DA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319AB5B4DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AB5B4DA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.runs/impl_1/BPSK_LMS.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319AB5B4DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AB5B4DA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.runs/impl_1/BPSK_LMS.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319AB5B4DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AB5B4DA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.runs/impl_1/BPSK_LMS.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319AB5B4DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AB5B4DA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.runs/impl_1/BPSK_LMS.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319AB5B4DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AB5B4DA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319AB5B4DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AB5B4DA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.runs/impl_1/BPSK_LMS.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319AB5B4DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AB5B4DA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.runs/impl_1/BPSK_LMS.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319AB5B4DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AB5B4DA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.runs/impl_1/BPSK_LMS.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319AB5B4DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AB5B4DA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319AB5B4DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AB5B4DA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319AB5B4DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AB5B4DA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319AB5B4DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AB5B4DA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.runs/impl_1/BPSK_LMS.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319AB5B4DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AB5B4DA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319AB5B4DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AB5B4DA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.runs/impl_1/BPSK_LMS.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319AB5B4DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AB5B4DA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
create_hw_cfgmem -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [lindex [get_cfgmem_parts {mt25qu128-spi-x1_x2_x4}] 0]
get_cfgmem_parts: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2935.242 ; gain = 0.000
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319AB5B4DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AB5B4DA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.runs/impl_1/BPSK_LMS.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Mar 31 15:26:05 2021] Launched impl_1...
Run output will be captured here: C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.runs/impl_1/runme.log
set_property PROGRAM.FILES "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.runs/impl_1/BPSK_LMS.bin" [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.runs/impl_1/BPSK_LMS.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
Mfg ID : 1   Memory Type : 20   Memory Capacity : 18   Device ID 1 : 0   Device ID 2 : 0
Part identified : s25fl128sxxxxxx0 Part selected : mt25qu128
ERROR: [Labtools 27-3291] Flash Programming Unsuccessful. Part selected mt25qu128, but part s25fl128sxxxxxx0 detected.
ERROR: [Common 17-39] 'program_hw_cfgmem' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.runs/impl_1/BPSK_LMS.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property CFGMEM_PART {s25fl128sxxxxxx0-spi-x1_x2_x4} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.runs/impl_1/BPSK_LMS.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property CFGMEM_PART {s25fl128sxxxxxx0-spi-x1_x2_x4} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.runs/impl_1/BPSK_LMS.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
Mfg ID : 1   Memory Type : 20   Memory Capacity : 18   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:01 ; elapsed = 00:00:53 . Memory (MB): peak = 2939.371 ; gain = 0.000
endgroup
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319AB5B4DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AB5B4DA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.runs/impl_1/BPSK_LMS.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319AB5B4DA
undo
WARNING: [Common 17-378] Calling 'undo' without closing open command group.
INFO: [Common 17-17] undo 'set_property PROGRAM.FILE {C:/Users/franc/Documents/GitHub/ELEC-490/BPSK_Modulation/BPSK_Modulation.runs/impl_1/BPSK_LMS.bit} [get_hw_devices xc7a35t_0]'
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2939.371 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 31 15:49:41 2021...
