pin,slack
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_6[0]:A,15809
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_6[0]:B,13219
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_6[0]:C,13153
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_6[0]:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_6[0]:D,15613
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_6[0]:P,13153
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_6[0]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_6[0]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[19]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[19]:B,16928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[19]:C,-2354
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[19]:D,4707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[19]:Y,-2354
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[30]:A,17014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[30]:B,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[30]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[30]:D,15690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[30]:Y,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[1]:CLK,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[1]:D,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[1]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[1]:Q,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[21]:A,14000
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[21]:B,13963
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[21]:C,13037
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[21]:D,13344
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[21]:Y,13037
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[25]:A,9111
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[25]:B,7780
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[25]:C,13229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[25]:Y,7780
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_3_inst:CLK,-3191
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_3_inst:D,16317
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_3_inst:EN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_3_inst:Q,-3191
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_3_inst:SLn,16775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI4DUNK[1]:B,8366
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI4DUNK[1]:C,9124
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI4DUNK[1]:CC,8593
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI4DUNK[1]:D,9025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI4DUNK[1]:P,8366
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI4DUNK[1]:S,8593
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI4DUNK[1]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI4DUNK[1]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2123_2:A,6463
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2123_2:B,6584
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2123_2:C,6316
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2123_2:D,5528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2123_2:Y,5528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7_1[29]:A,9890
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7_1[29]:B,9853
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7_1[29]:C,9310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7_1[29]:D,9359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7_1[29]:Y,9310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/p_APB_0_Read.prdata18:A,12347
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/p_APB_0_Read.prdata18:B,15899
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/p_APB_0_Read.prdata18:Y,12347
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/fence_i_retr:A,11616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/fence_i_retr:B,11723
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/fence_i_retr:Y,11616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[15]:A,17053
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[15]:B,16633
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[15]:C,16555
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[15]:D,7677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[15]:Y,7677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_2:A,15316
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_2:B,15262
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_2:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_2:P,15262
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_2:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_2:Y3A,15323
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mimpid_sw_rd_sel:A,10120
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mimpid_sw_rd_sel:B,9955
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mimpid_sw_rd_sel:C,8332
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mimpid_sw_rd_sel:D,9120
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mimpid_sw_rd_sel:Y,8332
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[2]:A,-1826
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[2]:B,1760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[2]:C,-307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[2]:Y,-1826
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_15_RNO:A,-2296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_15_RNO:B,9809
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_15_RNO:C,-1608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_15_RNO:Y,-2296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_cnst_0_a4_RNO[3]:A,7470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_cnst_0_a4_RNO[3]:B,7450
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_cnst_0_a4_RNO[3]:Y,7450
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[58]:CLK,14645
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[58]:D,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[58]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[58]:Q,14645
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[1]:CLK,198
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[1]:D,-1270
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[1]:EN,-7060
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[1]:Q,198
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_o2_0[13]:A,10830
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_o2_0[13]:B,10721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_o2_0[13]:C,10840
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_o2_0[13]:Y,10721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[27]:A,10682
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[27]:B,7705
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[27]:C,7866
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[27]:Y,7705
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt[5]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt[5]:CLK,-1844
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt[5]:D,4091
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt[5]:EN,-300
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt[5]:Q,-1844
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[23]:A,8524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[23]:B,8205
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[23]:C,7117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[23]:Y,7117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[24]:A,15772
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[24]:B,15739
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[24]:C,9256
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[24]:D,8504
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[24]:Y,8504
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[3]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[3]:CLK,3758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[3]:D,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[3]:Q,3758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_2:A,-3742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_2:B,-3276
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_2:C,-2522
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_2:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_2:D,-2617
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_2:P,-3742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_2:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_2:Y3A,-3215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[27]:A,813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[27]:B,11017
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[27]:C,-2453
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[27]:D,-209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[27]:Y,-2453
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[47]:A,3690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[47]:B,1908
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[47]:C,17755
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[47]:Y,1908
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mstatus_sw_wr_sel:A,4480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mstatus_sw_wr_sel:B,13654
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mstatus_sw_wr_sel:Y,4480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[17]:CLK,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[17]:D,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[17]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[17]:Q,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[25]:A,-837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[25]:B,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[25]:C,14469
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[25]:Y,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[17]:A,5544
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[17]:B,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[17]:C,6196
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[17]:D,6358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[17]:Y,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/valid_out:A,9600
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/valid_out:B,9575
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/valid_out:C,9497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/valid_out:Y,9497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[14]:A,11807
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[14]:B,7819
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[14]:C,15202
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[14]:D,13202
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[14]:Y,7819
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_22:A,14371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_22:B,14322
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_22:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_22:P,14322
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_22:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_22:Y3A,14371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[40]:A,15421
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[40]:B,16344
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[40]:C,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[40]:D,15601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[40]:Y,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[22]:A,14109
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[22]:B,14072
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[22]:C,13164
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[22]:D,13471
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[22]:Y,13164
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_69:A,-2528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_69:B,-2935
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_69:C,-2983
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_69:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_69:D,-2699
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_69:P,-2983
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_69:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_69:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_30:A,-3346
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_30:B,-2880
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_30:C,-2116
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_30:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_30:D,-2221
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_30:P,-3346
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_30:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_30:Y3A,-2850
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[4]:A,10142
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[4]:B,10105
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[4]:C,15209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[4]:D,11726
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[4]:Y,10105
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIS320N2[7]:B,6550
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIS320N2[7]:C,11311
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIS320N2[7]:CC,6734
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIS320N2[7]:D,11217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIS320N2[7]:P,6550
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIS320N2[7]:S,6734
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIS320N2[7]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIS320N2[7]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[16]:A,9256
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[16]:B,13661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[16]:C,10138
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[16]:Y,9256
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[4]:CLK,-8805
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[4]:D,-5231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[4]:EN,-12735
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[4]:Q,-8805
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[4]:SLn,17661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_60_2[0]:A,7477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_60_2[0]:B,10030
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_60_2[0]:C,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_60_2[0]:D,6963
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_60_2[0]:Y,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_33:A,2877
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_33:B,2829
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_33:C,2785
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_33:D,2730
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_33:Y,2730
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_25:A,11139
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_25:B,12342
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_25:C,13106
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_25:CC,10998
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_25:D,13001
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_25:P,11139
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_25:S,10998
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_25:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_25:Y3A,12420
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[26]:A,12955
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[26]:B,12901
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[26]:C,9381
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[26]:D,9260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[26]:Y,9260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2122.rv32c_dec_mnemonic2122:A,5989
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2122.rv32c_dec_mnemonic2122:B,5902
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2122.rv32c_dec_mnemonic2122:C,5837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2122.rv32c_dec_mnemonic2122:D,5206
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2122.rv32c_dec_mnemonic2122:Y,5206
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.gen_per_trig_tdata1[0].machine_sw_wr_tdata1_mcontrol_execute_wr_en_1:A,14417
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.gen_per_trig_tdata1[0].machine_sw_wr_tdata1_mcontrol_execute_wr_en_1:B,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.gen_per_trig_tdata1[0].machine_sw_wr_tdata1_mcontrol_execute_wr_en_1:C,14401
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.gen_per_trig_tdata1[0].machine_sw_wr_tdata1_mcontrol_execute_wr_en_1:Y,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv[1]:A,10635
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv[1]:B,-4027
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv[1]:C,-5158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv[1]:D,-5231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv[1]:Y,-5231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st[1]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st[1]:CLK,17027
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st[1]:D,-8607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st[1]:Q,17027
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_sn_m4:A,5666
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_sn_m4:B,2784
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_sn_m4:C,8703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_sn_m4:D,7890
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_sn_m4:Y,2784
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[27]:A,7477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[27]:B,7357
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[27]:C,7022
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[27]:Y,7022
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[15]:A,17002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[15]:B,16971
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[15]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[15]:Y,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[26]:A,9479
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[26]:B,9418
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[26]:C,9191
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[26]:D,9090
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[26]:Y,9090
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[5]:A,15121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[5]:B,15048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[5]:C,-2287
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[5]:D,13034
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[5]:Y,-2287
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_sel_ex[2]:CLK,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_sel_ex[2]:D,-5165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_sel_ex[2]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_sel_ex[2]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[11]:A,17068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[11]:B,17037
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[11]:C,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[11]:D,16861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[11]:Y,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_dummy_target:A,-2025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_dummy_target:B,-2010
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_dummy_target:C,-4098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_dummy_target:D,-4431
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_dummy_target:Y,-4431
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][5]:CLK,2255
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][5]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][5]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][5]:Q,2255
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/fetch_ptr_sel_1[0]:A,16879
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/fetch_ptr_sel_1[0]:B,138
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/fetch_ptr_sel_1[0]:C,16997
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/fetch_ptr_sel_1[0]:Y,138
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_40:A,6556
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_40:B,5733
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_40:C,4703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_40:Y,4703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[8]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[8]:B,17821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[8]:Y,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[26]:A,17858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[26]:B,9546
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[26]:C,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[26]:Y,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[5]:CLK,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[5]:D,14700
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[5]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[5]:Q,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54[3]:A,7651
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54[3]:B,6981
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54[3]:C,6915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54[3]:Y,6915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[13]:A,-3174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[13]:B,-3211
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[13]:C,-3615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[13]:D,-3720
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[13]:Y,-3720
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_o2_0:A,2866
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_o2_0:B,2785
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_o2_0:C,1870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_o2_0:D,2527
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_o2_0:Y,1870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][1]:CLK,14626
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][1]:D,-151
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][1]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][1]:Q,14626
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[27]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[27]:CLK,16569
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[27]:D,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[27]:EN,-6339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[27]:Q,16569
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_17:A,-2272
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_17:B,10938
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_17:C,12217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_17:CC,-2385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_17:D,237
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_17:P,-2272
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_17:S,-2385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_17:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_17:Y3A,302
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNITIVIU[6]:A,1403
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNITIVIU[6]:B,553
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNITIVIU[6]:C,2170
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNITIVIU[6]:Y,553
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[14]:A,8436
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[14]:B,7817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[14]:C,7714
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[14]:Y,7714
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[31]:A,10595
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[31]:B,6365
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[31]:C,5445
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[31]:D,-4471
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[31]:Y,-4471
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4912_0:A,3399
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4912_0:B,3513
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4912_0:Y,3399
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[28]:A,15392
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[28]:B,1752
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[28]:C,762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[28]:D,-2504
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[28]:Y,-2504
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_43:B,14477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_43:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_43:P,14477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_43:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_43:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[1]:A,17503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[1]:B,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[1]:C,-6831
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[1]:Y,-6831
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/N_9_i:A,-10655
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/N_9_i:B,-10682
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/N_9_i:Y,-10682
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[20]:A,14554
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[20]:B,14534
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[20]:C,10920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[20]:D,10826
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[20]:Y,10826
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[21]:A,15102
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[21]:B,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[21]:C,16858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[21]:D,14819
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[21]:Y,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un6_Tc0_h_En_0_a3:A,15403
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un6_Tc0_h_En_0_a3:B,15360
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un6_Tc0_h_En_0_a3:C,13481
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un6_Tc0_h_En_0_a3:D,11920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un6_Tc0_h_En_0_a3:Y,11920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[37]:CLK,14588
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[37]:D,11778
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[37]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[37]:Q,14588
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[37]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[17]:CLK,1456
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[17]:D,10999
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[17]:EN,6487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[17]:Q,1456
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[17]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7_1[28]:A,9890
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7_1[28]:B,9853
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7_1[28]:C,9310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7_1[28]:D,9359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7_1[28]:Y,9310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[28]:A,7817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[28]:B,9680
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[28]:C,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[28]:Y,7817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[4]:A,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[4]:B,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[4]:C,10149
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[4]:D,9291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[4]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_15:A,15468
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_15:B,15414
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_15:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_15:P,15414
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_15:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_15:Y3A,15422
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic847_3:A,7429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic847_3:B,7350
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic847_3:Y,7350
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[15]:A,17858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[15]:B,9326
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[15]:C,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[15]:Y,9326
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[0]:A,7445
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[0]:B,6538
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[0]:C,5659
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[0]:Y,5659
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[18]:A,2870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[18]:B,1006
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[18]:C,3486
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[18]:Y,1006
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_28_2[31]:A,8116
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_28_2[31]:B,10901
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_28_2[31]:C,7576
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_28_2[31]:D,7656
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_28_2[31]:Y,7576
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_37:A,15548
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_37:B,15488
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_37:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_37:P,15488
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_37:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_37:Y3A,15560
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[1].buff_data[1][9]:CLK,-11766
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[1].buff_data[1][9]:D,11750
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[1].buff_data[1][9]:EN,-6943
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[1].buff_data[1][9]:Q,-11766
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[14]:A,15102
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[14]:B,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[14]:C,16858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[14]:D,14819
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[14]:Y,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[16]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[16]:B,16928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[16]:C,-2356
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[16]:D,4707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[16]:Y,-2356
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[5]:CLK,2042
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[5]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[5]:EN,12199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[5]:Q,2042
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_alu_op_sel_u_2[0]:A,4797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_alu_op_sel_u_2[0]:B,6261
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_alu_op_sel_u_2[0]:C,5471
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_alu_op_sel_u_2[0]:D,5577
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_alu_op_sel_u_2[0]:Y,4797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[15]:A,11202
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[15]:B,822
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[15]:C,-2305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[15]:Y,-2305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[17]:A,7564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[17]:B,6969
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[17]:C,6837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[17]:Y,6837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[6]:A,12385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[6]:B,11980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[6]:C,-11
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[6]:D,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[6]:Y,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[23]:A,17068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[23]:B,17043
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[23]:C,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[23]:D,16861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[23]:Y,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/buff_rd_ptr_0_0[0]:A,14417
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/buff_rd_ptr_0_0[0]:B,17747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/buff_rd_ptr_0_0[0]:Y,14417
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[21]:CLK,13832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[21]:D,12310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[21]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[21]:Q,13832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[21]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[27]:A,10979
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[27]:B,7744
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[27]:C,12399
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[27]:D,11538
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[27]:Y,7744
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[2]:A,14205
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[2]:B,9966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[2]:C,9212
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[2]:D,9532
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[2]:Y,9212
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[14]:A,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[14]:B,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[14]:Y,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_1_inst:CLK,-2600
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_1_inst:D,16310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_1_inst:EN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_1_inst:Q,-2600
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_1_inst:SLn,16763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_mux_sel_iv_RNO[1]:A,5596
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_mux_sel_iv_RNO[1]:B,-5899
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_mux_sel_iv_RNO[1]:C,7231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_mux_sel_iv_RNO[1]:D,6300
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_mux_sel_iv_RNO[1]:Y,-5899
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr[0]:CLK,-11258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr[0]:D,14217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr[0]:EN,-11601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr[0]:Q,-11258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr[0]:SLn,17661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_49:A,15652
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_49:B,15592
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_49:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_49:P,15592
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_49:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_49:Y3A,15664
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[24]:CLK,-2441
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[24]:D,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[24]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[24]:Q,-2441
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][27]:CLK,2989
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][27]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][27]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][27]:Q,2989
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[15]:A,-1371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[15]:B,-1529
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[15]:C,-784
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[15]:D,-875
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[15]:Y,-1529
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m31:A,6436
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m31:B,2212
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m31:C,8086
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m31:D,7085
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m31:Y,2212
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_7_0:A,809
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_7_0:B,1604
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_7_0:C,-147
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_7_0:CC,136
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_7_0:P,-147
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_7_0:S,136
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_7_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_7_0:Y3A,-94
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[16]:CLK,11333
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[16]:EN,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[16]:Q,11333
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[16]:SLn,4615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIMK6005[12]:B,6647
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIMK6005[12]:C,11409
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIMK6005[12]:CC,6627
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIMK6005[12]:D,11315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIMK6005[12]:P,6647
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIMK6005[12]:S,6627
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIMK6005[12]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIMK6005[12]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[19]:A,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[19]:B,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[19]:C,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[19]:D,9291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[19]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[31]:A,9229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[31]:B,12562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[31]:C,9711
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[31]:D,9053
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[31]:Y,9053
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[7]:A,16890
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[7]:B,14535
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[7]:C,-940
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[7]:D,-1722
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[7]:Y,-1722
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[18]:A,15251
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[18]:B,16146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[18]:C,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[18]:D,14087
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[18]:Y,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex:CLK,-6755
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex:D,-5268
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex:EN,-12935
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex:Q,-6755
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex:SLn,-12857
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_lsu_op_u[0]:A,5669
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_lsu_op_u[0]:B,6419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_lsu_op_u[0]:C,4802
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_lsu_op_u[0]:D,6433
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_lsu_op_u[0]:Y,4802
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[28]:A,17122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[28]:B,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[28]:C,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[28]:Y,12661
STATUS_LED_obuf/U_IOPAD:D,2042
STATUS_LED_obuf/U_IOPAD:E,
STATUS_LED_obuf/U_IOPAD:PAD,2042
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[0]:A,-3323
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[0]:B,-3348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[0]:C,-3759
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[0]:D,-3851
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[0]:Y,-3851
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[24]:A,14586
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[24]:B,10295
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[24]:C,10995
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[24]:D,9256
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[24]:Y,9256
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/CFG_9:B,7739
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/CFG_9:D,16313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/CFG_9:IPB,7739
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/CFG_9:IPC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/CFG_9:IPD,16313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/CFG_9:Y,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[11]:A,12385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[11]:B,11980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[11]:C,-11
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[11]:D,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[11]:Y,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[6]:A,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[6]:B,3758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[6]:Y,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[4]:A,-3211
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[4]:B,-3248
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[4]:C,-3646
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[4]:D,-3751
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[4]:Y,-3751
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[25]:A,14842
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[25]:B,13935
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[25]:C,13035
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[25]:Y,13035
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[5]:A,8501
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[5]:B,6870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[5]:C,13645
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[5]:D,11635
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[5]:Y,6870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_3_RNITJA462:A,-11254
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_3_RNITJA462:B,-12146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_3_RNITJA462:C,-12205
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_3_RNITJA462:D,-11432
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_3_RNITJA462:Y,-12205
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:CC[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:CC[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:CC[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:CC[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:CC[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:CC[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:CC[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:CC[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:CC[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:CC[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:CC[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:CC[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:CO,11967
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:P[0],11967
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:P[10],13144
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:P[11],13205
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:P[1],12996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:P[2],13076
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:P[3],13124
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:P[4],13073
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:P[5],13146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:P[6],13112
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:P[7],13080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:P[8],13153
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:P[9],13175
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:Y3A[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:Y3A[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:Y3A[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:Y3A[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:Y3A[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:Y3A[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:Y3A[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:Y3A[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:Y3A[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:Y3A[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:Y3A[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:Y3A[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:Y3[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:Y3[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:Y3[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0:Y3[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[6]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[6]:B,17821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[6]:Y,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_timer/interrupt_taken_0_N_4L6:A,-8952
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_timer/interrupt_taken_0_N_4L6:B,-10260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_timer/interrupt_taken_0_N_4L6:C,-11048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_timer/interrupt_taken_0_N_4L6:D,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_timer/interrupt_taken_0_N_4L6:Y,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[29]:CLK,413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[29]:D,16783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[29]:EN,12096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[29]:Q,413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_4_0:A,8499
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_4_0:B,17232
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_4_0:C,10250
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_4_0:CC,8672
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_4_0:D,16379
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_4_0:P,8499
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_4_0:S,8672
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_4_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_4_0:Y3A,10324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[11]:A,17858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[11]:B,10170
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[11]:C,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[11]:Y,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[25]:A,10876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[25]:B,9480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[25]:C,15257
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[25]:D,11776
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[25]:Y,9480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[4]:CLK,13782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[4]:D,12431
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[4]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[4]:Q,13782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[4]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[24]:CLK,771
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[24]:D,9363
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[24]:EN,5697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[24]:Q,771
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[24]:SLn,11215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_10_RNO:A,11094
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_10_RNO:Y,11094
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[2]:CLK,-12642
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[2]:D,13194
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[2]:EN,-6943
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[2]:Q,-12642
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_buff_fence_os_1[0]:A,673
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_buff_fence_os_1[0]:B,630
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_buff_fence_os_1[0]:Y,630
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_14:A,6372
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_14:B,7115
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_14:Y,6372
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[27]:CLK,1612
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[27]:D,10208
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[27]:EN,6487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[27]:Q,1612
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[27]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[50]:A,11753
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[50]:B,16541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[50]:C,16475
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[50]:Y,11753
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_operand1_mux_sel_0_a2_0_2[0]:A,7280
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_operand1_mux_sel_0_a2_0_2[0]:B,6490
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_operand1_mux_sel_0_a2_0_2[0]:C,6353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_operand1_mux_sel_0_a2_0_2[0]:D,6276
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_operand1_mux_sel_0_a2_0_2[0]:Y,6276
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_1_2:A,-8226
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_1_2:B,-8262
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_1_2:C,-9262
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_1_2:D,-8460
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_1_2:Y,-9262
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic851_2:A,3850
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic851_2:B,4846
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic851_2:Y,3850
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_12_RNO:A,-2370
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_12_RNO:B,9735
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_12_RNO:C,-1682
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_12_RNO:Y,-2370
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_7:A,10102
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_7:B,9708
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_7:C,9662
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_7:CC,9791
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_7:D,9906
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_7:P,9662
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_7:S,9791
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_7:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_7:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mtvec_sw_rd_sel_1:A,10096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mtvec_sw_rd_sel_1:B,9228
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mtvec_sw_rd_sel_1:C,10041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mtvec_sw_rd_sel_1:D,9994
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mtvec_sw_rd_sel_1:Y,9228
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[22]:A,17122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[22]:B,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[22]:C,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[22]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pstrb[1]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pstrb[1]:CLK,16861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pstrb[1]:D,-6942
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pstrb[1]:EN,-5267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pstrb[1]:Q,16861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0_a2_1[2]:A,16794
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0_a2_1[2]:B,16786
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0_a2_1[2]:C,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0_a2_1[2]:D,15763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0_a2_1[2]:Y,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4915_1_0:A,3927
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4915_1_0:B,3874
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4915_1_0:C,2168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4915_1_0:D,2792
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4915_1_0:Y,2168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_sel_ex[0]:CLK,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_sel_ex[0]:D,-5224
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_sel_ex[0]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_sel_ex[0]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[12]:A,8346
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[12]:B,8027
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[12]:C,6949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[12]:Y,6949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:CC[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:CC[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:CC[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:CC[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:CC[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:CC[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:CC[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:CC[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:CC[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:CC[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:CC[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:CC[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:CI,15182
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:CO,15182
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:P[0],15336
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:P[10],15434
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:P[11],15495
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:P[1],15286
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:P[2],15366
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:P[3],15414
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:P[4],15363
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:P[5],15436
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:P[6],15402
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:P[7],15370
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:P[8],15443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:P[9],15465
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:Y3A[0],15349
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:Y3A[10],15483
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:Y3A[11],15545
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:Y3A[1],15358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:Y3A[2],15427
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:Y3A[3],15422
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:Y3A[4],15429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:Y3A[5],15492
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:Y3A[6],15401
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:Y3A[7],15420
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:Y3A[8],15493
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:Y3A[9],15460
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:Y3[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:Y3[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:Y3[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1:Y3[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNO[15]:B,17728
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNO[15]:CC,16415
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNO[15]:P,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNO[15]:S,16415
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNO[15]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNO[15]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a3_3:A,-1577
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a3_3:B,-1647
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a3_3:C,-739
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a3_3:D,-957
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a3_3:Y,-1647
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54[5]:A,7013
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54[5]:B,7608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54[5]:C,6915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54[5]:Y,6915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[21]:A,3562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[21]:B,11507
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[21]:C,4327
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[21]:Y,3562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][5]:CLK,2920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][5]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][5]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][5]:Q,2920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_implicit_pseudo_instr_ex:CLK,-8448
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_implicit_pseudo_instr_ex:D,-2583
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_implicit_pseudo_instr_ex:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_implicit_pseudo_instr_ex:Q,-8448
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_23:A,15549
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_23:B,15495
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_23:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_23:P,15495
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_23:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_23:Y3A,15545
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[19]:CLK,13832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[19]:D,12307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[19]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[19]:Q,13832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[19]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[0]:A,15108
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[0]:B,10117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[0]:C,16870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[0]:D,14825
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[0]:Y,10117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs1_rd_sel_0_iv_2[1]:A,9246
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs1_rd_sel_0_iv_2[1]:B,7351
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs1_rd_sel_0_iv_2[1]:C,7099
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs1_rd_sel_0_iv_2[1]:D,5702
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs1_rd_sel_0_iv_2[1]:Y,5702
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_8_3:A,-8379
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_8_3:B,-9386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_8_3:C,-8501
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_8_3:D,-8558
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_8_3:Y,-9386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un17_lsu_resp_ready_2_0_0_o3:A,-11166
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un17_lsu_resp_ready_2_0_0_o3:B,-11199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un17_lsu_resp_ready_2_0_0_o3:Y,-11199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[31]:A,813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[31]:B,10946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[31]:C,-2524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[31]:D,-209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[31]:Y,-2524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_1_1:A,1749
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_1_1:B,1763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_1_1:Y,1749
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[8]:A,-1488
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[8]:B,-1646
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[8]:C,-901
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[8]:D,-992
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[8]:Y,-1646
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[14]:CLK,11294
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[14]:D,8632
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[14]:EN,4719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[14]:Q,11294
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[31]:A,-1054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[31]:B,14447
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[31]:C,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[31]:D,-6966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[31]:Y,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[20]:A,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[20]:B,3758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[20]:Y,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[2]:A,1785
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[2]:B,15355
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[2]:C,-2002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[2]:D,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[2]:Y,-2002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[50]:CLK,14577
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[50]:D,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[50]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[50]:Q,14577
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[28]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[28]:CLK,2793
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[28]:D,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[28]:Q,2793
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[3]:A,-1528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[3]:B,-1686
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[3]:C,-941
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[3]:D,-1032
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[3]:Y,-1686
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_27:A,11070
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_27:B,10676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_27:C,10630
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_27:CC,10316
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_27:D,10874
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_27:P,10630
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_27:S,10316
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_27:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_27:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_94[16]:A,8893
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_94[16]:B,9680
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_94[16]:C,8452
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_94[16]:Y,8452
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_15_RNO_0:A,8712
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_15_RNO_0:B,-2296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_15_RNO_0:C,9372
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_15_RNO_0:D,8524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_15_RNO_0:Y,-2296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[22]:A,8524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[22]:B,8205
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[22]:C,7122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[22]:Y,7122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/exception_taken_a0_0_RNIPDUAH:A,-10764
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/exception_taken_a0_0_RNIPDUAH:B,-11456
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/exception_taken_a0_0_RNIPDUAH:C,-9103
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/exception_taken_a0_0_RNIPDUAH:D,-11621
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/exception_taken_a0_0_RNIPDUAH:Y,-11621
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[17]:A,8795
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[17]:B,8734
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[17]:C,8507
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[17]:D,8399
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[17]:Y,8399
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[14]:A,10225
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[14]:B,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[14]:C,14487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[14]:D,10986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[14]:Y,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNII6U829[16]:B,17084
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNII6U829[16]:C,12211
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNII6U829[16]:CC,12333
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNII6U829[16]:D,16980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNII6U829[16]:P,12211
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNII6U829[16]:S,12333
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNII6U829[16]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNII6U829[16]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI2NCEC7[13]:B,17018
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI2NCEC7[13]:C,12143
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI2NCEC7[13]:CC,12360
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI2NCEC7[13]:D,16914
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI2NCEC7[13]:P,12143
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI2NCEC7[13]:S,12360
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI2NCEC7[13]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI2NCEC7[13]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_7_0:A,-12880
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_7_0:B,-12923
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_7_0:Y,-12923
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[31]:A,2940
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[31]:B,1076
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[31]:C,3566
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[31]:Y,1076
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_a6_0[0]:A,6480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_a6_0[0]:B,6473
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_a6_0[0]:C,6387
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_a6_0[0]:D,6259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_a6_0[0]:Y,6259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[30]:A,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[30]:B,12677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[30]:C,6941
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[30]:D,6429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[30]:Y,6429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv[2]:A,5531
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv[2]:B,-4314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv[2]:C,-4937
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv[2]:D,-5165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv[2]:Y,-5165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_17:A,14055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_17:B,14022
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_17:C,13956
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_17:D,13914
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_17:Y,13914
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[26]:A,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[26]:B,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[26]:Y,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div.un11_start_div:A,8886
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div.un11_start_div:B,8803
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div.un11_start_div:C,8426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div.un11_start_div:D,8654
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div.un11_start_div:Y,8426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/CFG_11:B,8496
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/CFG_11:C,8455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/CFG_11:D,16306
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/CFG_11:IPB,8496
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/CFG_11:IPC,8455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/CFG_11:IPD,16306
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/CFG_11:Y,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs2_rd_valid_u_1_0:A,5913
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs2_rd_valid_u_1_0:B,5941
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs2_rd_valid_u_1_0:C,5654
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs2_rd_valid_u_1_0:D,4880
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs2_rd_valid_u_1_0:Y,4880
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[5]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[5]:CLK,16382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[5]:D,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[5]:EN,-6339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[5]:Q,16382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_rd_data_sig[8]:A,11671
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_rd_data_sig[8]:B,13606
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_rd_data_sig[8]:Y,11671
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_4[1]:A,15699
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_4[1]:B,13103
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_4[1]:C,13037
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_4[1]:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_4[1]:D,15503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_4[1]:P,13037
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_4[1]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_4[1]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[9]:A,11258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[9]:B,14547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[9]:C,10944
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[9]:D,11027
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[9]:Y,10944
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[30]:A,7195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[30]:B,9714
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[30]:Y,7195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_26:A,-3350
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_26:B,-2884
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_26:C,-2131
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_26:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_26:D,-2225
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_26:P,-3350
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_26:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_26:Y3A,-2824
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[20]:A,16075
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[20]:B,16789
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[20]:C,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[20]:D,15947
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[20]:Y,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[33]:CLK,11968
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[33]:D,2262
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[33]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[33]:Q,11968
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[33]:SLn,-313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[17]:CLK,15488
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[17]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[17]:EN,13092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[17]:Q,15488
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[17]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[10]:A,1528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[10]:B,2361
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[10]:Y,1528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO[1]:A,6441
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO[1]:B,5644
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO[1]:C,-4937
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO[1]:Y,-4937
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[15]:A,17080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[15]:B,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[15]:C,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[15]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[15]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid_10_0:A,5083
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid_10_0:B,4121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid_10_0:C,5020
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid_10_0:D,4905
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid_10_0:Y,4121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_o6_1[1]:A,-2521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_o6_1[1]:B,-2542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_o6_1[1]:Y,-2542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[14]:A,12195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[14]:B,12141
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[14]:C,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[14]:Y,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[17]:A,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[17]:B,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[17]:C,15209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[17]:Y,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[23]:A,582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[23]:B,1322
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[23]:C,1622
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[23]:D,1578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[23]:Y,582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[56]:CLK,15809
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[56]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[56]:EN,12359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[56]:Q,15809
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[56]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_93:A,-2530
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_93:B,-2937
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_93:C,-2998
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_93:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_93:D,-2711
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_93:P,-2998
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_93:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_93:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[10]:CLK,8556
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[10]:D,-4300
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[10]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[10]:Q,8556
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[9]:A,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[9]:B,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[9]:Y,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNISMNO94[13]:B,8470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNISMNO94[13]:C,9234
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNISMNO94[13]:CC,8372
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNISMNO94[13]:D,9129
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNISMNO94[13]:P,8470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNISMNO94[13]:S,8372
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNISMNO94[13]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNISMNO94[13]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:CC[0],6684
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:CC[10],6510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:CC[11],6480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:CC[1],6638
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:CC[2],6604
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:CC[3],6657
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:CC[4],6606
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:CC[5],6577
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:CC[6],6655
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:CC[7],6542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:CC[8],6507
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:CC[9],6564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:CI,6429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:CO,6429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:P[0],6596
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:P[10],6691
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:P[11],6751
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:P[1],6533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:P[2],6633
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:P[3],6666
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:P[4],6606
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:P[5],6696
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:P[6],6654
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:P[7],6625
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:P[8],6691
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:P[9],6726
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:Y3A[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:Y3A[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:Y3A[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:Y3A[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:Y3A[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:Y3A[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:Y3A[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:Y3A[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:Y3A[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:Y3A[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:Y3A[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:Y3A[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:Y3[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:Y3[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:Y3[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_1:Y3[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIM07GQ6[12]:B,16935
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIM07GQ6[12]:C,12048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIM07GQ6[12]:CC,12394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIM07GQ6[12]:D,16833
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIM07GQ6[12]:P,12048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIM07GQ6[12]:S,12394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIM07GQ6[12]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIM07GQ6[12]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2112_RNIFPQ2J:A,3914
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2112_RNIFPQ2J:B,3939
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2112_RNIFPQ2J:C,2814
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2112_RNIFPQ2J:D,3741
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2112_RNIFPQ2J:Y,2814
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[5]:A,3562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[5]:B,11549
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[5]:C,4369
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[5]:Y,3562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][16]:CLK,2349
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][16]:D,-308
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][16]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][16]:Q,2349
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[1]:CLK,14509
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[1]:D,10926
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[1]:EN,6578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[1]:Q,14509
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[23]:CLK,15549
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[23]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[23]:EN,13092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[23]:Q,15549
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[23]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[25]:A,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[25]:B,3758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[25]:Y,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_a3_0:A,10891
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_a3_0:B,10856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_a3_0:Y,10856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_57:A,-2496
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_57:B,-2903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_57:C,-2951
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_57:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_57:D,-2667
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_57:P,-2951
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_57:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_57:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_error[0]:A,1244
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_error[0]:B,1127
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_error[0]:C,4113
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_error[0]:D,1959
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_error[0]:Y,1127
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[12]:A,10682
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[12]:B,6949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[12]:C,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[12]:Y,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[59]:A,11781
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[59]:B,16569
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[59]:C,16503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[59]:Y,11781
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[4]:A,11248
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[4]:B,822
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[4]:C,-2259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[4]:Y,-2259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[28]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[28]:B,16928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[28]:C,-2504
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[28]:D,4707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[28]:Y,-2504
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_inhibit_ex:A,-10360
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_inhibit_ex:B,-6925
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_inhibit_ex:Y,-10360
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[3]:CLK,11290
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[3]:D,8697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[3]:EN,4719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[3]:Q,11290
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[11]:A,8242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[11]:B,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[11]:C,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[11]:D,16946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[11]:Y,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic846_9:A,-1559
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic846_9:B,-1652
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic846_9:C,-1741
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic846_9:D,-1813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic846_9:Y,-1813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[9]:A,17054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[9]:B,16634
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[9]:C,16556
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[9]:D,7756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[9]:Y,7756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_3_inst:CLK,-3081
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_3_inst:D,16317
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_3_inst:EN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_3_inst:Q,-3081
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_3_inst:SLn,16775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_a2_5:A,-9227
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_a2_5:B,-9252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_a2_5:C,-9342
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_a2_5:D,-9404
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_a2_5:Y,-9404
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt[4]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt[4]:CLK,12810
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt[4]:D,4091
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt[4]:EN,-300
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt[4]:Q,12810
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[16]:A,3665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[16]:B,3460
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[16]:C,-991
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[16]:D,-922
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[16]:Y,-991
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[18]:A,7304
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[18]:B,6915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[18]:C,7201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[18]:Y,6915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0_RNILCMAF5:A,-7976
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0_RNILCMAF5:B,-8964
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0_RNILCMAF5:C,-9825
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0_RNILCMAF5:D,-12674
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0_RNILCMAF5:Y,-12674
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_7_inst:CLK,-2508
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_7_inst:D,16317
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_7_inst:Q,-2508
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_7_inst:SLn,16763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[25]:CLK,11454
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[25]:D,8475
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[25]:EN,4719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[25]:Q,11454
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[14]:CLK,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[14]:D,-2358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[14]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[14]:Q,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[14]:SLn,4675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[25]:A,-625
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[25]:B,-1625
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[25]:C,263
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[25]:Y,-1625
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[14]:A,10411
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[14]:B,10430
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[14]:C,9971
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[14]:D,3562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[14]:Y,3562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[30]:A,14077
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[30]:B,14978
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[30]:C,8967
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[30]:D,12918
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[30]:Y,8967
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_41:A,15696
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_41:B,15638
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_41:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_41:P,15638
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_41:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_41:Y3A,15694
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_6[5]:A,13082
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_6[5]:B,12968
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_6[5]:C,12317
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_6[5]:D,12125
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_6[5]:Y,12125
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_pipe_lsu_op_retr_1_cZ[2]:A,-12133
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_pipe_lsu_op_retr_1_cZ[2]:B,-12205
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_pipe_lsu_op_retr_1_cZ[2]:C,17743
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_pipe_lsu_op_retr_1_cZ[2]:Y,-12205
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_RNO:A,989
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_RNO:B,963
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_RNO:C,748
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_RNO:Y,748
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[3]:A,17002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[3]:B,16971
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[3]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[3]:Y,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_1_1_RNICQ38C3:A,-8022
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_1_1_RNICQ38C3:B,-6013
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_1_1_RNICQ38C3:C,-11609
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_1_1_RNICQ38C3:D,-7149
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_1_1_RNICQ38C3:Y,-11609
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_execute/gen_bit_reset.state_val_12_u[0]:A,9572
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_execute/gen_bit_reset.state_val_12_u[0]:B,11389
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_execute/gen_bit_reset.state_val_12_u[0]:Y,9572
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_6:A,-1710
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_6:B,-1813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_6:C,-1655
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_6:D,-2542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_6:Y,-2542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[20]:A,8458
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[20]:B,7797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[20]:C,7839
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[20]:Y,7797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[42]:A,11608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[42]:B,16389
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[42]:C,16323
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[42]:Y,11608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[21]:A,7195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[21]:B,9754
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[21]:Y,7195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[27]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[27]:B,17821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[27]:Y,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[14]:A,17080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[14]:B,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[14]:C,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[14]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[14]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[29]:A,9794
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[29]:B,8296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[29]:C,14161
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[29]:D,10687
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[29]:Y,8296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[24]:A,8242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[24]:B,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[24]:C,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[24]:D,16946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[24]:Y,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[16]:A,14057
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[16]:B,14020
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[16]:C,13112
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[16]:D,13419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[16]:Y,13112
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[11]:A,15771
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[11]:B,15738
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[11]:C,9958
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[11]:D,7817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[11]:Y,7817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/gnt_0_a3_0[1]:A,-8607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/gnt_0_a3_0[1]:B,14308
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/gnt_0_a3_0[1]:C,-2404
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/gnt_0_a3_0[1]:Y,-8607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIH6VA25[7]:A,-12862
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIH6VA25[7]:B,2584
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIH6VA25[7]:C,1911
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIH6VA25[7]:Y,-12862
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_m5_i_a4_0_3:A,-6899
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_m5_i_a4_0_3:B,-7779
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_m5_i_a4_0_3:C,-6944
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_m5_i_a4_0_3:D,-7049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_m5_i_a4_0_3:Y,-7779
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[8]:A,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[8]:B,-2309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[8]:C,16721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[8]:D,15729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[8]:Y,-2309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.un3_apb_int_sel_0_a2_3_4:A,11828
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.un3_apb_int_sel_0_a2_3_4:B,11787
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.un3_apb_int_sel_0_a2_3_4:C,11740
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.un3_apb_int_sel_0_a2_3_4:D,11635
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.un3_apb_int_sel_0_a2_3_4:Y,11635
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[25]:A,6397
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[25]:B,-2472
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[25]:C,16721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[25]:D,15729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[25]:Y,-2472
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[2]:CLK,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[2]:D,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[2]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[2]:Q,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[23]:A,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[23]:B,13325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[23]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[23]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[1]:A,-854
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[1]:B,-929
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[1]:C,-1093
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[1]:D,-1901
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[1]:Y,-1901
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic848_2:A,7403
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic848_2:B,7349
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic848_2:C,7381
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic848_2:Y,7349
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[23]:A,10223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[23]:B,14584
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[23]:C,11061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[23]:Y,10223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[22]:CLK,1136
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[22]:D,16783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[22]:EN,12162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[22]:Q,1136
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[5]:A,8098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[5]:B,7780
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[5]:C,8066
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[5]:Y,7780
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[14]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[14]:CLK,16503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[14]:D,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[14]:EN,-6339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[14]:Q,16503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_valid_u_1_0:A,-1808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_valid_u_1_0:B,-2720
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_valid_u_1_0:C,-2815
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_valid_u_1_0:D,-11061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_valid_u_1_0:Y,-11061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][10]:CLK,2261
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][10]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][10]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][10]:Q,2261
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0[27]:A,16186
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0[27]:B,16135
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0[27]:Y,16135
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr_2[0]:A,14217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr_2[0]:B,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr_2[0]:Y,14217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv[11]:A,7469
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv[11]:B,9817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv[11]:C,6389
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv[11]:D,6296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv[11]:Y,6296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[18]:A,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[18]:B,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[18]:C,12340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[18]:Y,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate[6]:A,6409
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate[6]:B,7326
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate[6]:C,5466
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate[6]:D,6251
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate[6]:Y,5466
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[5]:A,6384
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[5]:B,5994
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[5]:C,6281
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[5]:Y,5994
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[17]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[17]:B,16928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[17]:C,-2385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[17]:D,4707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[17]:Y,-2385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[14]:CLK,13769
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[14]:D,10252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[14]:EN,5048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[14]:Q,13769
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[14]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[20]:A,-2023
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[20]:B,-2060
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[20]:C,-2938
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[20]:Y,-2938
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[8]:A,17122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[8]:B,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[8]:C,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[8]:Y,12661
DISAGREE_LED_obuf/U_IOTRI:DOUT,
DISAGREE_LED_obuf/U_IOTRI:EOUT,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[0]:A,-3263
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[0]:B,-3311
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[0]:C,-4178
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[0]:Y,-4178
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[28]:A,10246
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[28]:B,11394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[28]:Y,10246
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_sel_reg[0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_sel_reg[0]:CLK,-7638
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_sel_reg[0]:D,18546
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_sel_reg[0]:Q,-7638
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_27_RNO:A,11281
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_27_RNO:Y,11281
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un7_cpu_d_resp_error_rd_3:A,-12729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un7_cpu_d_resp_error_rd_3:B,-13539
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un7_cpu_d_resp_error_rd_3:C,-12757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un7_cpu_d_resp_error_rd_3:D,-12801
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un7_cpu_d_resp_error_rd_3:Y,-13539
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[23]:A,5544
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[23]:B,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[23]:C,7195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[23]:D,6238
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[23]:Y,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_branch_cond_ex_1_RNO[1]:A,-5121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_branch_cond_ex_1_RNO[1]:B,7284
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_branch_cond_ex_1_RNO[1]:Y,-5121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[10]:CLK,-2676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[10]:D,18604
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[10]:EN,-11601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[10]:Q,-2676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[10]:SLn,17661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_o3[1]:A,7505
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_o3[1]:B,6692
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_o3[1]:C,6486
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_o3[1]:D,5707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_o3[1]:Y,5707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[7]:CLK,14203
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[7]:D,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[7]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[7]:Q,14203
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_17:A,10271
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_17:B,9877
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_17:C,9815
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_17:CC,10274
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_17:D,10075
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_17:P,9815
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_17:S,10274
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_17:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_17:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[10]:A,11192
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[10]:B,10883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[10]:C,10767
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[10]:D,10098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[10]:Y,10098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[13]:A,17503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[13]:B,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[13]:C,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[13]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[12]:CLK,14706
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[12]:D,16441
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[12]:Q,14706
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[12]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3_2[2]:A,12795
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3_2[2]:B,11199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3_2[2]:C,11763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3_2[2]:D,8512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3_2[2]:Y,8512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_N_8_mux_i_N_2L1:A,9301
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_N_8_mux_i_N_2L1:B,10133
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_N_8_mux_i_N_2L1:Y,9301
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[14]:CLK,-3092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[14]:D,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[14]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[14]:Q,-3092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[14]:SLn,-3470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_0_0_a2[1]:A,15934
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_0_0_a2[1]:B,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_0_0_a2[1]:C,15935
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_0_0_a2[1]:Y,15934
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[31]:CLK,1405
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[31]:D,16783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[31]:EN,12096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[31]:Q,1405
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[21]:A,14524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[21]:B,12061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[21]:C,804
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[21]:D,762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[21]:Y,762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_valid_6_i_0_o3:A,-2719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_valid_6_i_0_o3:B,-2756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_valid_6_i_0_o3:Y,-2756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[13]:A,10258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[13]:B,15574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[13]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[13]:Y,10258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[37]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[37]:B,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[37]:C,17760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[37]:Y,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[6]:A,16462
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[6]:B,14717
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[6]:C,9445
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[6]:D,8433
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[6]:Y,8433
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33[2]:A,10139
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33[2]:B,8160
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33[2]:C,10040
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33[2]:Y,8160
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_drop[0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_drop[0]:CLK,15908
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_drop[0]:D,8426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_drop[0]:EN,-6315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_drop[0]:Q,15908
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_24_RNO:A,11201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_24_RNO:Y,11201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[28]:A,8446
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[28]:B,8378
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[28]:C,12694
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[28]:D,9202
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[28]:Y,8378
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state[0]_3[1]:A,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state[0]_3[1]:B,13380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state[0]_3[1]:Y,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_rd_ptr_0_0[0]:A,17823
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_rd_ptr_0_0[0]:B,14174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_rd_ptr_0_0[0]:C,17743
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_rd_ptr_0_0[0]:D,17652
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_rd_ptr_0_0[0]:Y,14174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[15]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[15]:CLK,11699
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[15]:D,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[15]:EN,-5440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[15]:Q,11699
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[60]:A,15184
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[60]:B,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[60]:C,16296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[60]:D,15601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[60]:Y,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[27]:A,9538
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[27]:B,9477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[27]:C,9250
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[27]:D,9155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[27]:Y,9155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32m_dec_mnemonic:A,2403
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32m_dec_mnemonic:B,1670
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32m_dec_mnemonic:C,4140
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32m_dec_mnemonic:D,3399
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32m_dec_mnemonic:Y,1670
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[23]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[23]:B,16928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[23]:C,-2482
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[23]:D,4707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[23]:Y,-2482
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[6]:A,8059
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[6]:B,7670
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[6]:C,7956
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[6]:Y,7670
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_11:A,5913
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_11:B,6559
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_11:Y,5913
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_RNIHMEII:A,17736
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_RNIHMEII:B,7644
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_RNIHMEII:C,-11077
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_RNIHMEII:D,-10951
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_RNIHMEII:Y,-11077
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[11]:A,-1821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[11]:B,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[11]:C,15209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[11]:Y,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_1:CC[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_1:CC[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_1:CC[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_1:CC[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_1:CC[4],11860
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_1:CI,11860
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_1:P[0],13035
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_1:P[1],12985
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_1:P[2],13065
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_1:P[3],13235
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_1:P[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_1:Y3A[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_1:Y3A[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_1:Y3A[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_1:Y3A[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_1:Y3A[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_1:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_1:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_1:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_1:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_1:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[19]:CLK,1248
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[19]:D,16783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[19]:EN,12096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[19]:Q,1248
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un174_shifter_result_1_1.N_1590_i:A,7240
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un174_shifter_result_1_1.N_1590_i:B,7097
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un174_shifter_result_1_1.N_1590_i:C,6667
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un174_shifter_result_1_1.N_1590_i:Y,6667
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_25:A,-3616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_25:B,-3150
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_25:C,-2386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_25:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_25:D,-2491
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_25:P,-3616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_25:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_25:Y3A,-3078
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[10]:A,11202
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[10]:B,822
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[10]:C,-2305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[10]:Y,-2305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[8]:A,8206
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[8]:B,7817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[8]:C,8103
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[8]:Y,7817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2112.rv32c_dec_mnemonic2112:A,5894
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2112.rv32c_dec_mnemonic2112:B,5740
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2112.rv32c_dec_mnemonic2112:C,5859
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2112.rv32c_dec_mnemonic2112:Y,5740
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg_Z[3]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg_Z[3]:CLK,-7819
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg_Z[3]:D,18564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg_Z[3]:EN,14022
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg_Z[3]:Q,-7819
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/CFG_1:B,11685
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/CFG_1:IPB,11685
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/CFG_1:IPC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/CFG_1:IPD,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result194_0_a2_1:A,-6994
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result194_0_a2_1:B,-7029
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result194_0_a2_1:C,-7437
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result194_0_a2_1:Y,-7437
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un10_buff_resp_head_compressed:A,-2101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un10_buff_resp_head_compressed:B,-2134
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un10_buff_resp_head_compressed:Y,-2134
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.per_trigger_debug[0]:A,16891
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.per_trigger_debug[0]:B,16704
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.per_trigger_debug[0]:C,15919
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.per_trigger_debug[0]:Y,15919
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[30]:CLK,1023
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[30]:D,16783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[30]:EN,12096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[30]:Q,1023
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[6]:A,7391
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[6]:B,17821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[6]:C,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[6]:Y,7391
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[56]:CLK,14596
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[56]:D,11624
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[56]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[56]:Q,14596
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[56]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_2:CC[0],8555
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_2:CC[1],8509
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_2:CC[2],8475
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_2:CC[3],8528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_2:CC[4],8477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_2:CC[5],8448
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_2:CC[6],8505
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_2:CC[7],8455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_2:CC[8],8426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_2:CI,8426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_2:P[0],8605
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_2:P[1],8555
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_2:P[2],8636
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_2:P[3],8684
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_2:P[4],8633
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_2:P[5],8707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_2:P[6],8828
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_2:P[7],8880
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_2:P[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_2:Y3A[0],10387
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_2:Y3A[1],10396
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_2:Y3A[2],10465
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_2:Y3A[3],10462
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_2:Y3A[4],10468
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_2:Y3A[5],10531
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_2:Y3A[6],10624
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_2:Y3A[7],10697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_2:Y3A[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_2:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_2:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_2:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_2:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_2:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_2:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_2:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_2:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_2:Y3[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][21]:CLK,2979
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][21]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][21]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][21]:Q,2979
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_59:A,15861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_59:B,15801
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_59:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_59:P,15801
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_59:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_59:Y3A,15851
HEARTBEAT_LED_obuf/U_IOTRI:D,
HEARTBEAT_LED_obuf/U_IOTRI:DOUT,
HEARTBEAT_LED_obuf/U_IOTRI:EOUT,
FUNCTIONAL_OUTPUTS/led_pattern[1]:ALn,
FUNCTIONAL_OUTPUTS/led_pattern[1]:CLK,2042
FUNCTIONAL_OUTPUTS/led_pattern[1]:D,18610
FUNCTIONAL_OUTPUTS/led_pattern[1]:Q,2042
FUNCTIONAL_OUTPUTS/led_pattern[1]:SLn,18519
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[17]:A,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[17]:B,12721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[17]:C,6985
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[17]:D,6606
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[17]:Y,6606
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_2:A,-8379
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_2:B,-8404
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_2:C,-10307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_2:D,-9386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_2:Y,-10307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[17]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[17]:B,15808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[17]:C,14507
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[17]:Y,14507
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_wr_op_ex_RNIMV09D2[0]:A,-11369
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_wr_op_ex_RNIMV09D2[0]:B,13438
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_wr_op_ex_RNIMV09D2[0]:Y,-11369
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[31]:A,10826
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[31]:B,8828
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[31]:C,10723
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[31]:Y,8828
LED_PATTERN_obuf[7]/U_IOTRI:D,2048
LED_PATTERN_obuf[7]/U_IOTRI:DOUT,2048
LED_PATTERN_obuf[7]/U_IOTRI:EOUT,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/wfi:A,-4240
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/wfi:B,7095
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/wfi:Y,-4240
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46[6]:A,7614
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46[6]:B,6949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46[6]:C,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46[6]:Y,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/CFG_11:B,6870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/CFG_11:C,7817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/CFG_11:D,16306
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/CFG_11:IPB,6870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/CFG_11:IPC,7817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/CFG_11:IPD,16306
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/CFG_11:Y,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_iv_0_RNO:A,4961
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_iv_0_RNO:B,6383
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_iv_0_RNO:C,8142
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_iv_0_RNO:D,6561
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_iv_0_RNO:Y,4961
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[6]:CLK,-13492
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[6]:D,9934
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[6]:EN,-6943
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[6]:Q,-13492
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/buff_wr_strb[1]:A,-8386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/buff_wr_strb[1]:B,16180
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/buff_wr_strb[1]:Y,-8386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[8]:A,8218
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[8]:B,6688
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[8]:C,-67
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[8]:D,-2309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[8]:Y,-2309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_36:A,15598
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_36:B,15538
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_36:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_36:P,15538
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_36:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_36:Y3A,15551
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_or[0]:A,5048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_or[0]:B,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_or[0]:Y,5048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[3]:A,219
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[3]:B,12
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[3]:C,295
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[3]:D,257
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[3]:Y,12
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/CFG_1:B,8504
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/CFG_1:C,7747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/CFG_1:IPB,8504
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/CFG_1:IPC,7747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/CFG_1:IPD,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/is_locked_2:A,17811
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/is_locked_2:B,17817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/is_locked_2:C,-5988
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/is_locked_2:D,-6021
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/is_locked_2:Y,-6021
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/toggle_hart_soft_reset:CLK,17766
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/toggle_hart_soft_reset:D,17854
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/toggle_hart_soft_reset:Q,17766
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/toggle_hart_soft_reset:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][1]:CLK,15470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][1]:D,-151
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][1]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][1]:Q,15470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[12]:A,15121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[12]:B,15048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[12]:C,-2278
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[12]:D,12942
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[12]:Y,-2278
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[16]:A,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[16]:B,3758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[16]:Y,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[1]:CLK,1003
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[1]:D,8237
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[1]:EN,6487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[1]:Q,1003
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[1]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO_3[2]:A,7977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO_3[2]:B,6296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO_3[2]:C,7930
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO_3[2]:D,7808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO_3[2]:Y,6296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[18]:CLK,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[18]:D,-2329
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[18]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[18]:Q,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[18]:SLn,4675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[5]:A,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[5]:B,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[5]:C,16041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[5]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[31]:CLK,13351
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[31]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[31]:EN,6541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[31]:Q,13351
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI3PVIU[8]:A,2174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI3PVIU[8]:B,1324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI3PVIU[8]:C,2941
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI3PVIU[8]:Y,1324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[2]:CLK,-8072
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[2]:D,-5231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[2]:EN,-12735
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[2]:Q,-8072
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[2]:SLn,17661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[9]:A,17080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[9]:B,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[9]:C,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[9]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[9]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[25]:A,6397
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[25]:B,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[25]:C,16041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[25]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[26]:A,7396
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[26]:B,7342
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[26]:C,6941
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[26]:Y,6941
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_execute/gen_bit_reset.state_val_RNO[0]:A,5973
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_execute/gen_bit_reset.state_val_RNO[0]:B,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_execute/gen_bit_reset.state_val_RNO[0]:Y,5973
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_next_iab_rd_alignment_0_sqmuxa_RNO:A,14607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_next_iab_rd_alignment_0_sqmuxa_RNO:B,14564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_next_iab_rd_alignment_0_sqmuxa_RNO:C,11819
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_next_iab_rd_alignment_0_sqmuxa_RNO:D,11742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_next_iab_rd_alignment_0_sqmuxa_RNO:Y,11742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958:A,-784
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958:B,-870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958:C,-1761
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958:D,-1690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958:Y,-1761
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_1:CC[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_1:CC[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_1:CC[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_1:CC[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_1:CC[4],-3192
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_1:CI,-3144
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_1:P[0],-2983
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_1:P[1],-3047
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_1:P[2],-2962
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_1:P[3],-3192
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_1:P[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_1:Y3A[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_1:Y3A[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_1:Y3A[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_1:Y3A[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_1:Y3A[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_1:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_1:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_1:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_1:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_1:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[27]:A,17002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[27]:B,16965
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[27]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[27]:Y,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex:A,1460
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex:B,10775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex:C,-13009
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex:D,-4629
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex:Y,-13009
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[11]:CLK,13783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[11]:D,12440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[11]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[11]:Q,13783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[11]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/stall_retr:A,-1409
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/stall_retr:B,1303
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/stall_retr:C,337
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/stall_retr:Y,-1409
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[11]:A,3661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[11]:B,2907
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[11]:C,1020
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[11]:D,-1522
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[11]:Y,-1522
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[14]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[14]:CLK,3527
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[14]:D,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[14]:Q,3527
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[31]:A,11692
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[31]:B,9001
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[31]:C,7576
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[31]:Y,7576
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_14_RNO_0:A,8668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_14_RNO_0:B,-2340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_14_RNO_0:C,9328
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_14_RNO_0:D,8427
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_14_RNO_0:Y,-2340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[26]:A,5544
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[26]:B,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[26]:C,7195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[26]:D,6238
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[26]:Y,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[40]:CLK,12114
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[40]:D,2012
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[40]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[40]:Q,12114
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[40]:SLn,-313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_ready_reg_RNO:A,-8455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_ready_reg_RNO:B,-8498
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_ready_reg_RNO:Y,-8498
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_8:A,-1629
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_8:B,-1567
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_8:C,-1726
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_8:D,-1761
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_8:Y,-1761
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_data[1]:A,5353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_data[1]:B,15202
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_data[1]:Y,5353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[6]:A,9957
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[6]:B,6785
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[6]:C,15213
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[6]:D,13213
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[6]:Y,6785
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[39]:A,3690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[39]:B,1955
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[39]:C,17755
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[39]:Y,1955
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_wr_strb[0]:A,384
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_wr_strb[0]:B,16220
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_wr_strb[0]:C,16180
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_wr_strb[0]:Y,384
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[31]:A,14184
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[31]:B,14147
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[31]:C,13235
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[31]:D,13542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[31]:Y,13235
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2123_2:A,2319
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2123_2:B,2316
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2123_2:Y,2316
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[11]:CLK,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[11]:D,-2335
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[11]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[11]:Q,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[11]:SLn,4675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_1[1]:A,6540
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_1[1]:B,5653
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_1[1]:C,6480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_1[1]:D,7279
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_1[1]:Y,5653
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[11]:CLK,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[11]:D,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[11]:Q,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[11]:SLn,12296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_instr_decoded_iv_1:A,2957
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_instr_decoded_iv_1:B,2814
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_instr_decoded_iv_1:C,3709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_instr_decoded_iv_1:D,3824
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_instr_decoded_iv_1:Y,2814
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_2:CC[0],-2426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_2:CC[1],-2472
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_2:CC[2],-2506
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_2:CC[3],-2453
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_2:CC[4],-2504
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_2:CC[5],-2533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_2:CC[6],-2477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_2:CC[7],-2524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_2:CC[8],1749
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_2:CI,-2533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_2:P[0],-2269
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_2:P[1],-2331
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_2:P[2],-2237
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_2:P[3],-2189
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_2:P[4],-2239
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_2:P[5],-2168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_2:P[6],-2046
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_2:P[7],2955
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_2:P[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_2:Y3A[0],261
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_2:Y3A[1],270
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_2:Y3A[2],339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_2:Y3A[3],336
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_2:Y3A[4],342
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_2:Y3A[5],406
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_2:Y3A[6],500
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_2:Y3A[7],4844
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_2:Y3A[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_2:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_2:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_2:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_2:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_2:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_2:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_2:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_2:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_2:Y3[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[28]:CLK,12694
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[28]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[28]:EN,6541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[28]:Q,12694
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/R_DATA_3_inst:CLK,-2257
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/R_DATA_3_inst:D,16317
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/R_DATA_3_inst:EN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/R_DATA_3_inst:Q,-2257
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/R_DATA_3_inst:SLn,16763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_a4_0:A,-12501
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_a4_0:B,-13564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_a4_0:C,-6126
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_a4_0:D,-7196
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_a4_0:Y,-13564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[8]:A,231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[8]:B,24
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[8]:C,313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[8]:D,269
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[8]:Y,24
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[22]:A,13673
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[22]:B,13653
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[22]:C,10039
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[22]:D,9945
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[22]:Y,9945
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_41[8]:A,9189
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_41[8]:B,7201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_41[8]:C,9090
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_41[8]:Y,7201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp.ramout_3_1_0_wmux[0]:A,3888
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp.ramout_3_1_0_wmux[0]:B,3438
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp.ramout_3_1_0_wmux[0]:C,4243
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp.ramout_3_1_0_wmux[0]:D,4199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp.ramout_3_1_0_wmux[0]:Y,3438
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[12]:A,11072
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[12]:B,10221
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[12]:C,10769
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[12]:D,10100
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[12]:Y,10100
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/clr_wfi_waiting_0_RNIG2V2L2:A,11443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/clr_wfi_waiting_0_RNIG2V2L2:B,16917
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/clr_wfi_waiting_0_RNIG2V2L2:C,16617
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/clr_wfi_waiting_0_RNIG2V2L2:Y,11443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[20]:CLK,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[20]:D,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[20]:Q,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[20]:SLn,12296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[11]:A,8346
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[11]:B,8027
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[11]:C,6949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[11]:Y,6949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[22]:CLK,14584
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[22]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[22]:EN,6541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[22]:Q,14584
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[0]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[0]:B,16928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[0]:C,932
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[0]:D,4707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[0]:Y,932
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[16]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[16]:CLK,16408
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[16]:D,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[16]:EN,-6339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[16]:Q,16408
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[2]:A,1124
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[2]:B,1015
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[2]:C,160
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[2]:D,-1081
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[2]:Y,-1081
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2121.rv32c_dec_mnemonic2121_1_1:A,5301
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2121.rv32c_dec_mnemonic2121_1_1:B,5157
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2121.rv32c_dec_mnemonic2121_1_1:Y,5157
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[14]:A,10682
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[14]:B,7090
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[14]:C,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[14]:Y,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_flush:A,-1604
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_flush:B,-3586
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_flush:C,4608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_flush:D,4276
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_flush:Y,-3586
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[9]:A,-3097
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[9]:B,-3134
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[9]:C,-3538
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[9]:D,-3643
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[9]:Y,-3643
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[10]:CLK,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[10]:D,14552
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[10]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[10]:Q,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_a2_3_0_m1_e_1:A,-2442
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_a2_3_0_m1_e_1:B,-5274
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_a2_3_0_m1_e_1:C,-2156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_a2_3_0_m1_e_1:Y,-5274
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[28]:CLK,355
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[28]:D,16783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[28]:EN,12162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[28]:Q,355
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_bcu_op_sel_iv_1_o8:A,2815
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_bcu_op_sel_iv_1_o8:B,2895
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_bcu_op_sel_iv_1_o8:C,2806
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_bcu_op_sel_iv_1_o8:Y,2806
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31_1[15]:A,8743
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31_1[15]:B,8939
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31_1[15]:C,9265
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31_1[15]:D,8596
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31_1[15]:Y,8596
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_21_RNO_0:A,8767
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_21_RNO_0:B,-2241
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_21_RNO_0:C,9427
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_21_RNO_0:D,8530
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_21_RNO_0:Y,-2241
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIOB6T0E[30]:B,6840
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIOB6T0E[30]:C,11603
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIOB6T0E[30]:CC,6429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIOB6T0E[30]:D,11509
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIOB6T0E[30]:P,6840
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIOB6T0E[30]:S,6429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIOB6T0E[30]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIOB6T0E[30]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[17]:A,-3024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[17]:B,-3061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[17]:C,-3463
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[17]:D,-3568
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[17]:Y,-3568
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv[4]:A,10647
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv[4]:B,-4027
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv[4]:C,-5158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv[4]:D,-5231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv[4]:Y,-5231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[59]:CLK,14706
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[59]:D,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[59]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[59]:Q,14706
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[16]:A,9357
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[16]:B,11394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[16]:Y,9357
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[24]:A,7783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[24]:B,6977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[24]:C,11605
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[24]:Y,6977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3_RNIOPI3E[16]:A,12603
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3_RNIOPI3E[16]:B,8510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3_RNIOPI3E[16]:C,13291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3_RNIOPI3E[16]:Y,8510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.tdata1_sw_rd_sel:A,9391
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.tdata1_sw_rd_sel:B,8539
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.tdata1_sw_rd_sel:C,10179
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.tdata1_sw_rd_sel:D,9370
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.tdata1_sw_rd_sel:Y,8539
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/R_DATA_2_inst:CLK,-3026
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/R_DATA_2_inst:D,16322
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/R_DATA_2_inst:EN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/R_DATA_2_inst:Q,-3026
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/R_DATA_2_inst:SLn,16775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_implicit_pseudo_instr_ex_2:A,-3633
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_implicit_pseudo_instr_ex_2:B,6923
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_implicit_pseudo_instr_ex_2:Y,-3633
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[22]:A,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[22]:B,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[22]:Y,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIALONR3[6]:B,1776
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIALONR3[6]:C,2551
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIALONR3[6]:CC,2741
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIALONR3[6]:D,2860
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIALONR3[6]:P,1776
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIALONR3[6]:S,2741
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIALONR3[6]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIALONR3[6]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1[0]:A,15623
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1[0]:B,15586
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1[0]:C,15186
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1[0]:D,15259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1[0]:Y,15186
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[18]:A,15121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[18]:B,15048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[18]:C,-2329
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[18]:D,12889
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[18]:Y,-2329
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[31]:A,7576
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[31]:B,-2524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[31]:C,16721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[31]:D,15729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[31]:Y,-2524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[29]:A,17014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[29]:B,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[29]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[29]:D,15690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[29]:Y,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[21]:A,8524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[21]:B,8205
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[21]:C,6903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[21]:Y,6903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0[30]:A,16137
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0[30]:B,16098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0[30]:Y,16098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[13]:A,7986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[13]:B,8621
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[13]:C,7927
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[13]:Y,7927
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_29:A,-2168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_29:B,11042
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_29:C,12321
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_29:CC,-2533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_29:D,341
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_29:P,-2168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_29:S,-2533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_29:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_29:Y3A,406
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a2_0_2[1]:A,6456
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a2_0_2[1]:B,7301
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a2_0_2[1]:Y,6456
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4913_3:A,-917
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4913_3:B,-937
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4913_3:Y,-937
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI0S8GR[3]:B,16681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI0S8GR[3]:CC,16511
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI0S8GR[3]:P,16681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI0S8GR[3]:S,16511
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI0S8GR[3]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI0S8GR[3]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[0]:CLK,-571
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[0]:D,-4431
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[0]:EN,-7060
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[0]:Q,-571
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data[0][9]:CLK,-12544
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data[0][9]:D,11750
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data[0][9]:EN,-6943
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data[0][9]:Q,-12544
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[30]:A,6459
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[30]:B,4028
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[30]:C,3276
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[30]:D,-11450
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[30]:Y,-11450
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/R_DATA_4_inst:CLK,-2313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/R_DATA_4_inst:D,16319
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/R_DATA_4_inst:EN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/R_DATA_4_inst:Q,-2313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/R_DATA_4_inst:SLn,16763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.gen_per_trig_tdata1[0].machine_sw_wr_tdata2_match_data_wr_en_0:A,14244
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.gen_per_trig_tdata1[0].machine_sw_wr_tdata2_match_data_wr_en_0:B,14294
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.gen_per_trig_tdata1[0].machine_sw_wr_tdata2_match_data_wr_en_0:Y,14244
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data[16]:A,14564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data[16]:B,12559
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data[16]:C,10993
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data[16]:Y,10993
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI3D6BJ[24]:A,2414
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI3D6BJ[24]:B,2377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI3D6BJ[24]:C,1965
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI3D6BJ[24]:D,2038
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI3D6BJ[24]:Y,1965
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[41]:CLK,14543
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[41]:D,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[41]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[41]:Q,14543
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[25]:CLK,14487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[25]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[25]:EN,6541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[25]:Q,14487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[19]:A,9024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[19]:B,6809
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[19]:C,13413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[19]:D,13199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[19]:Y,6809
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0[12]:A,15963
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0[12]:B,16019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0[12]:Y,15963
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[24]:A,8711
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[24]:B,9289
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[24]:C,9633
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[24]:D,7812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[24]:Y,7812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[12]:CLK,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[12]:D,14608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[12]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[12]:Q,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[20]:A,10277
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[20]:B,10349
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[20]:C,3525
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[20]:D,9810
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[20]:Y,3525
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[18]:CLK,14487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[18]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[18]:EN,6541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[18]:Q,14487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[29]:CLK,12579
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[29]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[29]:EN,6541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[29]:Q,12579
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:CC[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:CC[10],11202
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:CC[11],11172
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:CC[1],11508
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:CC[2],11474
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:CC[3],11299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:CC[4],11248
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:CC[5],11220
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:CC[6],11279
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:CC[7],11233
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:CC[8],11198
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:CC[9],11255
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:CO,10937
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:P[0],10996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:P[10],11094
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:P[11],11155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:P[1],10937
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:P[2],11026
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:P[3],11070
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:P[4],11010
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:P[5],11094
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:P[6],11058
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:P[7],11029
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:P[8],11095
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:P[9],11125
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:Y3A[0],12212
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:Y3A[10],12346
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:Y3A[11],12408
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:Y3A[1],12219
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:Y3A[2],12290
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:Y3A[3],12285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:Y3A[4],12287
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:Y3A[5],12355
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:Y3A[6],12260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:Y3A[7],12283
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:Y3A[8],12354
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:Y3A[9],12323
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:Y3[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:Y3[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:Y3[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0:Y3[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_0_0[0]:A,5762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_0_0[0]:B,6521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_0_0[0]:Y,5762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[17]:A,8511
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[17]:B,7846
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[17]:C,7780
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[17]:Y,7780
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic851_1:A,2375
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic851_1:B,2346
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic851_1:C,2212
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic851_1:Y,2212
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[43]:A,15395
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[43]:B,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[43]:C,16296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[43]:D,15601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[43]:Y,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[2]:CLK,11190
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[2]:D,8751
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[2]:EN,4719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[2]:Q,11190
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[7]:CLK,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[7]:D,14685
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[7]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[7]:Q,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep1:A,-11020
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep1:B,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep1:C,-10329
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep1:Y,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[5]:A,1503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[5]:B,1455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[5]:C,237
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[5]:D,-787
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[5]:Y,-787
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[12]:CLK,13698
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[12]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[12]:EN,6541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[12]:Q,13698
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[29]:CLK,15592
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[29]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[29]:EN,13092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[29]:Q,15592
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[29]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[25]:CLK,11360
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[25]:EN,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[25]:Q,11360
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[25]:SLn,4615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid43:A,-306
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid43:B,-355
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid43:C,-391
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid43:D,-447
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid43:Y,-447
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[24]:A,14046
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[24]:B,14009
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[24]:C,13101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[24]:D,13408
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[24]:Y,13101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[7]:CLK,11311
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[7]:D,8633
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[7]:EN,4719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[7]:Q,11311
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/wr_en_data_or_0:A,9456
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/wr_en_data_or_0:B,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/wr_en_data_or_0:Y,9456
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[4]:A,1137
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[4]:B,1970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[4]:Y,1137
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[3]:A,2097
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[3]:B,2060
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[3]:C,1155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[3]:D,1469
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[3]:Y,1155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[2]:A,16021
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[2]:B,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[2]:C,16829
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[2]:D,15971
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[2]:Y,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv[6]:A,5466
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv[6]:B,8856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv[6]:C,5418
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv[6]:D,5565
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv[6]:Y,5418
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_6_N_3L3_1:A,-6195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_6_N_3L3_1:B,-7159
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_6_N_3L3_1:C,-7437
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_6_N_3L3_1:D,-7557
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_6_N_3L3_1:Y,-7557
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[13]:CLK,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[13]:D,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[13]:Q,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[13]:SLn,12296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_51:A,15780
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_51:B,15720
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_51:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_51:P,15720
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_51:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_51:Y3A,15728
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[17]:A,-837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[17]:B,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[17]:C,14469
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[17]:Y,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[30]:A,13949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[30]:B,8967
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[30]:C,15705
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[30]:D,13649
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[30]:Y,8967
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[4]:A,3377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[4]:B,2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[4]:C,729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[4]:D,-1813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[4]:Y,-1813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[46]:CLK,12151
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[46]:D,1959
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[46]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[46]:Q,12151
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[46]:SLn,-313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[16]:A,-2022
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[16]:B,-2059
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[16]:C,-2937
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[16]:Y,-2937
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[24]:CLK,12951
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[24]:D,9357
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[24]:EN,5048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[24]:Q,12951
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[24]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[17]:A,17080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[17]:B,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[17]:C,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[17]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[17]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_40_RNI81JAB:A,8015
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_40_RNI81JAB:B,6390
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_40_RNI81JAB:C,5334
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_40_RNI81JAB:Y,5334
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_15:A,-3405
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_15:B,-2939
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_15:C,-2175
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_15:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_15:D,-2280
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_15:P,-3405
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_15:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_15:Y3A,-2931
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[1]:A,5353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[1]:B,6498
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[1]:C,6082
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[1]:Y,5353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un2_cpu_i_req_ready:A,-2065
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un2_cpu_i_req_ready:B,14528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un2_cpu_i_req_ready:C,-8498
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un2_cpu_i_req_ready:D,-8268
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un2_cpu_i_req_ready:Y,-8498
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_0[2]:A,-4878
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_0[2]:B,-5165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_0[2]:C,9735
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_0[2]:D,2677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_0[2]:Y,-5165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[22]:A,15392
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[22]:B,1752
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[22]:C,762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[22]:D,-2452
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[22]:Y,-2452
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[1]:A,17080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[1]:B,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[1]:C,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[1]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[1]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a2_2_2[1]:A,-750
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a2_2_2[1]:B,-758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a2_2_2[1]:Y,-758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_31:A,14411
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_31:B,14362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_31:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_31:P,14362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_31:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_31:Y3A,14412
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[7]:CLK,15037
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[7]:D,16449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[7]:Q,15037
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[7]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul.un5_mul_mc_0_a2_RNI4EI7B:A,3688
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul.un5_mul_mc_0_a2_RNI4EI7B:B,2784
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul.un5_mul_mc_0_a2_RNI4EI7B:C,4773
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul.un5_mul_mc_0_a2_RNI4EI7B:Y,2784
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state[0][3]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state[0][3]:CLK,-11866
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state[0][3]:D,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state[0][3]:EN,-6315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state[0][3]:Q,-11866
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_46:B,14541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_46:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_46:P,14541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_46:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_46:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIVA8BJ[31]:A,2749
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIVA8BJ[31]:B,2712
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIVA8BJ[31]:C,2319
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIVA8BJ[31]:D,2392
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIVA8BJ[31]:Y,2319
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_28:A,15521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_28:B,15461
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_28:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_28:P,15461
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_28:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_28:Y3A,15527
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[13]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[13]:CLK,2917
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[13]:D,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[13]:Q,2917
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un9_cpu_d_resp_valid_sig_3:A,-12700
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un9_cpu_d_resp_valid_sig_3:B,-12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un9_cpu_d_resp_valid_sig_3:C,-12754
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un9_cpu_d_resp_valid_sig_3:D,-12826
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un9_cpu_d_resp_valid_sig_3:Y,-12826
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[1]:A,-8558
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[1]:B,6280
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[1]:C,4334
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[1]:Y,-8558
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[31]:A,16066
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[31]:B,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[31]:C,16744
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[31]:D,15981
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[31]:Y,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[13]:A,4303
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[13]:B,12301
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[13]:C,5113
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[13]:Y,4303
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep1_rep1:A,-11804
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep1_rep1:B,-12833
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep1_rep1:C,-11113
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep1_rep1:Y,-12833
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_3_RNO:A,11070
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_3_RNO:Y,11070
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[11]:A,-2077
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[11]:B,-2114
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[11]:C,-2992
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[11]:Y,-2992
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[18]:A,10876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[18]:B,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[18]:C,15259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[18]:D,11776
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[18]:Y,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[4]:CLK,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[4]:D,10494
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[4]:EN,-13015
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[4]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[4]:SLn,-12088
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[5]:A,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[5]:B,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[5]:C,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[5]:D,720
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[5]:Y,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[11]:A,8125
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[11]:B,7736
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[11]:C,8022
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[11]:Y,7736
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_13:A,14223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_13:B,14174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_13:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_13:P,14174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_13:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_13:Y3A,14246
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[5]:CLK,11263
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[5]:D,8713
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[5]:EN,4719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[5]:Q,11263
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[15]:CLK,13696
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[15]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[15]:EN,6541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[15]:Q,13696
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[17]:A,520
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[17]:B,1262
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[17]:C,1552
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[17]:D,1508
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[17]:Y,520
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[20]:CLK,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[20]:D,14473
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[20]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[20]:Q,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[15]:A,10682
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[15]:B,7024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[15]:C,6892
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[15]:Y,6892
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_8_0_RNO:A,1035
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_8_0_RNO:B,998
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_8_0_RNO:C,783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_8_0_RNO:Y,783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI4QRJM5[10]:B,17035
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI4QRJM5[10]:C,12163
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI4QRJM5[10]:CC,12383
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI4QRJM5[10]:D,16931
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI4QRJM5[10]:P,12163
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI4QRJM5[10]:S,12383
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI4QRJM5[10]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI4QRJM5[10]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_write:A,-1241
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_write:B,-1449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_write:C,3004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_write:D,-659
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_write:Y,-1449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[27]:A,11015
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[27]:B,13763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[27]:C,9479
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[27]:D,10320
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[27]:Y,9479
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[19]:CLK,14487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[19]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[19]:EN,6541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[19]:Q,14487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[2]:CLK,-2617
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[2]:D,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[2]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[2]:Q,-2617
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[28]:A,9258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[28]:B,7817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[28]:C,13371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[28]:Y,7817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[20]:A,8242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[20]:B,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[20]:C,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[20]:D,16946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[20]:Y,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[12]:CLK,1442
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[12]:D,10999
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[12]:EN,6487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[12]:Q,1442
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[12]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[2]:CLK,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[2]:D,11920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[2]:Q,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/buff_wr_ptr_0[0]:A,-6747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/buff_wr_ptr_0[0]:B,17817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/buff_wr_ptr_0[0]:Y,-6747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[0]:A,-1572
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[0]:B,-1620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[0]:C,-6495
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[0]:Y,-6495
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_complete_qual_0_1:A,15265
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_complete_qual_0_1:B,14917
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_complete_qual_0_1:C,11401
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_complete_qual_0_1:D,9032
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_complete_qual_0_1:Y,9032
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_9:A,-2689
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_9:B,-3096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_9:C,-3144
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_9:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_9:D,-2860
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_9:P,-3144
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_9:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_9:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_bcu_op_sel_iv_1_RNO:A,5869
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_bcu_op_sel_iv_1_RNO:B,6691
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_bcu_op_sel_iv_1_RNO:Y,5869
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[28]:A,-2997
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[28]:B,-3034
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[28]:C,-3438
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[28]:D,-3543
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[28]:Y,-3543
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[4]:A,15052
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[4]:B,10105
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[4]:C,16808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[4]:D,14769
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[4]:Y,10105
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[14]:A,1039
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[14]:B,1872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[14]:Y,1039
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[35]:A,3690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[35]:B,2005
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[35]:C,17755
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[35]:Y,2005
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[7]:A,1488
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[7]:B,2321
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[7]:Y,1488
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[47]:CLK,12202
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[47]:D,1908
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[47]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[47]:Q,12202
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[47]:SLn,-313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0[5]:A,-1054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0[5]:B,14766
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0[5]:C,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0[5]:D,-6966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0[5]:Y,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46[3]:A,7548
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46[3]:B,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46[3]:C,6817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46[3]:Y,6817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[13]:A,17002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[13]:B,16971
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[13]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[13]:Y,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gpr_wr_data_retr_3_2[4]:A,15770
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gpr_wr_data_retr_3_2[4]:B,15737
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gpr_wr_data_retr_3_2[4]:C,10151
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gpr_wr_data_retr_3_2[4]:D,6876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gpr_wr_data_retr_3_2[4]:Y,6876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_1_2_RNI0LJ4G:A,-6290
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_1_2_RNI0LJ4G:B,-7793
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_1_2_RNI0LJ4G:C,-12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_1_2_RNI0LJ4G:Y,-12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[30]:A,10180
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[30]:B,11394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[30]:Y,10180
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_cry[4]:B,16668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_cry[4]:CC,16492
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_cry[4]:P,16668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_cry[4]:S,16492
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_cry[4]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_cry[4]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[31]:A,8174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[31]:B,6485
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[31]:C,-111
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[31]:D,-2524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[31]:Y,-2524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_RNO[1]:A,17071
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_RNO[1]:B,-8607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_RNO[1]:C,16990
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_RNO[1]:D,17354
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_RNO[1]:Y,-8607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI9NG7T7[11]:B,1896
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI9NG7T7[11]:C,2671
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI9NG7T7[11]:CC,2928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI9NG7T7[11]:D,2980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI9NG7T7[11]:P,1896
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI9NG7T7[11]:S,2928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI9NG7T7[11]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI9NG7T7[11]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[16]:CLK,14584
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[16]:D,10104
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[16]:EN,6578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[16]:Q,14584
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[25]:CLK,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[25]:D,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[25]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[25]:Q,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2:A,-8567
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2:B,-10307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2:C,-7679
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2:D,-8589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2:Y,-10307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un17_trap_val:A,6220
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un17_trap_val:B,13323
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un17_trap_val:C,12387
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un17_trap_val:Y,6220
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[46]:CLK,15696
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[46]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[46]:EN,12359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[46]:Q,15696
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[46]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[18]:A,6896
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[18]:B,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[18]:C,16041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[18]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m26_1:A,4850
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m26_1:B,4814
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m26_1:Y,4814
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[18]:A,6896
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[18]:B,7742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[18]:C,7056
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[18]:Y,6896
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt_m5s4:A,15302
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt_m5s4:B,15392
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt_m5s4:C,12613
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt_m5s4:D,13650
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt_m5s4:Y,12613
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[5]:A,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[5]:B,6817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[5]:C,7437
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[5]:Y,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[52]:CLK,14574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[52]:D,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[52]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[52]:Q,14574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0[13]:A,16089
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0[13]:B,16123
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0[13]:Y,16089
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[22]:A,9217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[22]:B,13380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[22]:C,7834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[22]:D,8737
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[22]:Y,7834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[24]:A,-3020
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[24]:B,-3057
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[24]:C,-3461
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[24]:D,-3566
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[24]:Y,-3566
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mscratch_rd_data[6]:A,9480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mscratch_rd_data[6]:B,12931
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mscratch_rd_data[6]:Y,9480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIVJGDQ8[30]:B,9205
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIVJGDQ8[30]:C,9969
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIVJGDQ8[30]:CC,8646
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIVJGDQ8[30]:D,9864
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIVJGDQ8[30]:P,9947
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIVJGDQ8[30]:S,8646
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIVJGDQ8[30]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIVJGDQ8[30]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[16]:A,8242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[16]:B,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[16]:C,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[16]:D,16946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[16]:Y,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[29]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[29]:CLK,2814
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[29]:D,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[29]:Q,2814
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs2_rd_valid.m12_1:A,6855
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs2_rd_valid.m12_1:B,7561
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs2_rd_valid.m12_1:C,4961
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs2_rd_valid.m12_1:D,6709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs2_rd_valid.m12_1:Y,4961
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[15]:A,-3044
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[15]:B,-3081
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[15]:C,-3485
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[15]:D,-3590
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[15]:Y,-3590
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[22]:CLK,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[22]:D,14476
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[22]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[22]:Q,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI3B4BJ[15]:A,2259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI3B4BJ[15]:B,2226
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI3B4BJ[15]:C,1807
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI3B4BJ[15]:D,1880
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI3B4BJ[15]:Y,1807
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[57]:CLK,14676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[57]:D,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[57]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[57]:Q,14676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mimpid_sw_rd_sel_1_0:A,10120
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mimpid_sw_rd_sel_1_0:B,10110
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mimpid_sw_rd_sel_1_0:C,9997
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mimpid_sw_rd_sel_1_0:D,9955
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mimpid_sw_rd_sel_1_0:Y,9955
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7[1]:A,7767
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7[1]:B,8412
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7[1]:Y,7767
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[25]:A,10335
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[25]:B,13752
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[25]:C,9480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[25]:D,10261
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[25]:Y,9480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[13]:CLK,14223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[13]:D,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[13]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[13]:Q,14223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_a2_0:A,-9946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_a2_0:B,-9952
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_a2_0:C,-9147
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_a2_0:D,-10233
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_a2_0:Y,-10233
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_31:A,-3884
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_31:B,-2640
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_31:C,-1864
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_31:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_31:D,-1969
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_31:P,-3884
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_31:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_31:Y3A,-2592
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[9]:A,15096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[9]:B,10142
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[9]:C,16852
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[9]:D,14813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[9]:Y,10142
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_mnemonic4934.rv32i_dec_mnemonic4934_1:A,4781
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_mnemonic4934.rv32i_dec_mnemonic4934_1:B,4817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_mnemonic4934.rv32i_dec_mnemonic4934_1:Y,4781
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[4]:CLK,-2626
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[4]:D,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[4]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[4]:Q,-2626
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:CC[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:CC[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:CC[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:CC[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:CC[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:CC[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:CC[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:CC[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:CC[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:CC[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:CC[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:CC[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:CI,-3637
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:CO,-3637
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:P[0],-3483
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:P[10],-3385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:P[11],-3324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:P[1],-3533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:P[2],-3453
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:P[3],-3405
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:P[4],-3456
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:P[5],-3383
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:P[6],-3417
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:P[7],-3449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:P[8],-3376
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:P[9],-3354
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:Y3A[0],-3004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:Y3A[10],-2870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:Y3A[11],-2808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:Y3A[1],-2995
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:Y3A[2],-2926
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:Y3A[3],-2931
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:Y3A[4],-2924
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:Y3A[5],-2861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:Y3A[6],-2952
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:Y3A[7],-2933
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:Y3A[8],-2860
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:Y3A[9],-2893
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:Y3[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:Y3[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:Y3[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1:Y3[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_valid_reg:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_valid_reg:CLK,-8495
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_valid_reg:D,12617
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_valid_reg:Q,-8495
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[0]:CLK,-1787
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[0]:EN,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[0]:Q,-1787
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[0]:SLn,4615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO_0[2]:A,8893
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO_0[2]:B,9722
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO_0[2]:C,-5231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO_0[2]:D,6407
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO_0[2]:Y,-5231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[4]:A,8218
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[4]:B,6754
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[4]:C,-67
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[4]:D,-2259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[4]:Y,-2259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_21_RNO:A,-2241
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_21_RNO:B,9864
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_21_RNO:C,-1553
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_21_RNO:Y,-2241
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/update_result_reg_RNIIGG6J:A,8498
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/update_result_reg_RNIIGG6J:B,4832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/update_result_reg_RNIIGG6J:C,4641
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/update_result_reg_RNIIGG6J:D,-300
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/update_result_reg_RNIIGG6J:Y,-300
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/instr_is_lsu_ldstr_reg_ex:A,-9157
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/instr_is_lsu_ldstr_reg_ex:B,-9206
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/instr_is_lsu_ldstr_reg_ex:C,-9254
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/instr_is_lsu_ldstr_reg_ex:D,-9365
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/instr_is_lsu_ldstr_reg_ex:Y,-9365
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][30]:CLK,2613
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][30]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][30]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][30]:Q,2613
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIN4V8I4[14]:B,8564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIN4V8I4[14]:C,9328
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIN4V8I4[14]:CC,8427
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIN4V8I4[14]:D,9223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIN4V8I4[14]:P,8564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIN4V8I4[14]:S,8427
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIN4V8I4[14]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIN4V8I4[14]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[17]:CLK,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[17]:D,11467
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[17]:EN,-12966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[17]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[17]:SLn,-12088
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_o2_0:A,-9289
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_o2_0:B,-9326
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_o2_0:C,-9386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_o2_0:Y,-9386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[9]:A,-1371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[9]:B,-1529
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[9]:C,-784
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[9]:D,-875
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[9]:Y,-1529
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[54]:A,15235
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[54]:B,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[54]:C,16296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[54]:D,15601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[54]:Y,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[57]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[57]:B,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[57]:C,17760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[57]:Y,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948_4:A,-861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948_4:B,-932
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948_4:C,-1826
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948_4:D,-1911
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948_4:Y,-1911
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_interrupt/gen_bit_reset.state_val_12_0[0]:A,9904
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_interrupt/gen_bit_reset.state_val_12_0[0]:B,10143
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_interrupt/gen_bit_reset.state_val_12_0[0]:C,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_interrupt/gen_bit_reset.state_val_12_0[0]:Y,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[18]:A,11178
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[18]:B,822
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[18]:C,-2329
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[18]:Y,-2329
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr_0_a1_0_0:A,-10108
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr_0_a1_0_0:B,-10063
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr_0_a1_0_0:C,-11301
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr_0_a1_0_0:D,-10999
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr_0_a1_0_0:Y,-11301
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[5]:A,16494
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[5]:B,14749
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[5]:C,9477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[5]:D,8465
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[5]:Y,8465
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[8]:A,10014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[8]:B,14177
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[8]:C,8634
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[8]:D,9537
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[8]:Y,8634
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[5]:A,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[5]:B,-2287
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[5]:C,16721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[5]:D,15729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[5]:Y,-2287
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[1]:A,17122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[1]:B,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[1]:C,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[1]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un19_cpu_d_resp_rd_data_sig[3]:A,9497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un19_cpu_d_resp_rd_data_sig[3]:B,8060
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un19_cpu_d_resp_rd_data_sig[3]:C,7677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un19_cpu_d_resp_rd_data_sig[3]:D,7962
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un19_cpu_d_resp_rd_data_sig[3]:Y,7677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIEVQGL[3]:A,2393
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIEVQGL[3]:B,2356
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIEVQGL[3]:C,1444
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIEVQGL[3]:D,1751
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIEVQGL[3]:Y,1444
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[2]:CLK,-10973
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[2]:D,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[2]:EN,-11601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[2]:Q,-10973
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[2]:SLn,17661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[6]:A,11920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[6]:B,12585
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[6]:C,12607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[6]:Y,11920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_6:A,10134
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_6:B,9740
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_6:C,9694
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_6:CC,9800
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_6:D,9938
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_6:P,9694
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_6:S,9800
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_6:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_6:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a17:A,-834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a17:B,-1655
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a17:C,-26
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a17:D,-1647
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a17:Y,-1655
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[34]:A,3690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[34]:B,2056
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[34]:C,17755
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[34]:Y,2056
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[22]:CLK,1524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[22]:D,10104
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[22]:EN,6487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[22]:Q,1524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[22]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/req_masked[1]:A,-121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/req_masked[1]:B,-8055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/req_masked[1]:C,6731
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/req_masked[1]:D,6485
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/req_masked[1]:Y,-8055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[6]:CLK,13843
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[6]:D,9572
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[6]:EN,5048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[6]:Q,13843
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[6]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/lsu_req_valid_1:A,2116
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/lsu_req_valid_1:B,1423
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/lsu_req_valid_1:C,-411
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/lsu_req_valid_1:D,-1409
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/lsu_req_valid_1:Y,-1409
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_m_1[4]:A,-1608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_m_1[4]:B,-1555
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_m_1[4]:Y,-1608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[1]:CLK,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[1]:D,-4263
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[1]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[1]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[7]:A,7385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[7]:B,11394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[7]:Y,7385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[30]:A,11001
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[30]:B,10958
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[30]:C,8931
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[30]:Y,8931
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mepc_sw_wr_sel_1:A,15849
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mepc_sw_wr_sel_1:B,14994
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mepc_sw_wr_sel_1:C,14901
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mepc_sw_wr_sel_1:Y,14901
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[12]:A,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[12]:B,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[12]:C,16041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[12]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI48LM8R[47]:B,12713
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI48LM8R[47]:C,11683
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI48LM8R[47]:CC,11700
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI48LM8R[47]:D,17202
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI48LM8R[47]:P,11683
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI48LM8R[47]:S,11700
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI48LM8R[47]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI48LM8R[47]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/buff_wr_strb[0]:A,-8343
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/buff_wr_strb[0]:B,16225
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/buff_wr_strb[0]:Y,-8343
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul_ack_RNIURHIJ:A,4256
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul_ack_RNIURHIJ:B,4091
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul_ack_RNIURHIJ:C,16979
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul_ack_RNIURHIJ:D,16241
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul_ack_RNIURHIJ:Y,4091
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[12]:CLK,11315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[12]:EN,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[12]:Q,11315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[12]:SLn,4615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un1_req_count_2_1:A,-1582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un1_req_count_2_1:B,5136
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un1_req_count_2_1:Y,-1582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_0_1:A,11068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_0_1:B,5839
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_0_1:C,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_0_1:D,-6176
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_0_1:Y,-6176
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid_c:A,-11768
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid_c:B,-11787
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid_c:C,-11833
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid_c:D,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid_c:Y,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[21]:A,13801
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[21]:B,13769
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[21]:C,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[21]:D,10869
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[21]:Y,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate[31]:A,6406
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate[31]:B,6606
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate[31]:C,6365
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate[31]:Y,6365
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un3_buff_resp_head_uncompressed_full_0:A,880
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un3_buff_resp_head_uncompressed_full_0:B,837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un3_buff_resp_head_uncompressed_full_0:C,-1678
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un3_buff_resp_head_uncompressed_full_0:D,-1722
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un3_buff_resp_head_uncompressed_full_0:Y,-1722
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[3]:A,8218
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[3]:B,6929
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[3]:C,-67
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[3]:D,-2208
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[3]:Y,-2208
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a2_6[0]:A,6514
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a2_6[0]:B,5659
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a2_6[0]:C,6461
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a2_6[0]:Y,5659
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_10[31]:A,8997
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_10[31]:B,8608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_10[31]:C,8894
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_10[31]:Y,8608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m19:A,5734
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m19:B,2212
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m19:C,6427
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m19:D,6300
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m19:Y,2212
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/R_DATA_2_inst:CLK,-2316
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/R_DATA_2_inst:D,16322
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/R_DATA_2_inst:EN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/R_DATA_2_inst:Q,-2316
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/R_DATA_2_inst:SLn,16763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[13]:A,16089
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[13]:B,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[13]:C,16713
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[13]:D,15992
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[13]:Y,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[13]:A,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[13]:B,12721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[13]:C,6985
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[13]:D,6684
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[13]:Y,6684
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[31]:A,14524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[31]:B,11668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[31]:C,804
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[31]:D,762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[31]:Y,762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_wr_byte_en_2[3]:A,10987
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_wr_byte_en_2[3]:B,8503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_wr_byte_en_2[3]:C,7071
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_wr_byte_en_2[3]:D,6648
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_wr_byte_en_2[3]:Y,6648
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_RNO_0[3]:A,4658
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_RNO_0[3]:B,-5202
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_RNO_0[3]:C,5438
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_RNO_0[3]:D,5339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_RNO_0[3]:Y,-5202
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[11]:A,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[11]:B,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[11]:Y,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[30]:A,17056
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[30]:B,16636
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[30]:C,16558
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[30]:D,7747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[30]:Y,7747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_60[4]:A,7839
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_60[4]:B,8440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_60[4]:Y,7839
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[8]:CLK,-3120
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[8]:D,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[8]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[8]:Q,-3120
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[8]:SLn,-3470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNILRUM02[10]:B,17468
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNILRUM02[10]:CC,16423
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNILRUM02[10]:P,17468
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNILRUM02[10]:S,16423
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNILRUM02[10]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNILRUM02[10]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[17]:A,17122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[17]:B,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[17]:C,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[17]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/emi_resp_head_uncompressed_full_RNI29479:A,-179
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/emi_resp_head_uncompressed_full_RNI29479:B,-1032
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/emi_resp_head_uncompressed_full_RNI29479:C,2264
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/emi_resp_head_uncompressed_full_RNI29479:Y,-1032
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNILP17QE[19]:B,1970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNILP17QE[19]:C,2735
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNILP17QE[19]:CC,2466
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNILP17QE[19]:D,3042
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNILP17QE[19]:P,1970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNILP17QE[19]:S,2466
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNILP17QE[19]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNILP17QE[19]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[19]:A,9217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[19]:B,13380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[19]:C,7731
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[19]:D,8737
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[19]:Y,7731
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_63:A,-2531
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_63:B,-2938
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_63:C,-2986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_63:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_63:D,-2702
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_63:P,-2986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_63:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_63:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[18]:CLK,1071
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[18]:D,16783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[18]:EN,12162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[18]:Q,1071
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs1_rd_sel_0_iv_0[3]:A,5521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs1_rd_sel_0_iv_0[3]:B,9080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs1_rd_sel_0_iv_0[3]:Y,5521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex_621_N_6_i_RNO_0:A,14209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex_621_N_6_i_RNO_0:B,-1141
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex_621_N_6_i_RNO_0:C,-12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex_621_N_6_i_RNO_0:Y,-12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[14]:A,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[14]:B,6878
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[14]:C,7164
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[14]:Y,6878
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[24]:A,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[24]:B,13325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[24]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[24]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_rd_data_sig[23]:A,9996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_rd_data_sig[23]:B,11931
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_rd_data_sig[23]:Y,9996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[28]:A,14076
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[28]:B,14039
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[28]:C,13129
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[28]:D,13436
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[28]:Y,13129
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[13]:A,13413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[13]:B,8524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[13]:C,8835
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[13]:D,6817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[13]:Y,6817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_o6[1]:A,6480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_o6[1]:B,8202
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_o6[1]:Y,6480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_1[30]:A,9495
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_1[30]:B,10086
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_1[30]:C,9178
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_1[30]:D,8569
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_1[30]:Y,8569
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[34]:CLK,12047
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[34]:D,2056
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[34]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[34]:Q,12047
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[34]:SLn,-313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[16]:CLK,-3101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[16]:D,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[16]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[16]:Q,-3101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[16]:SLn,-3470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[3]:A,9941
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[3]:B,6782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[3]:C,15209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[3]:D,13199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[3]:Y,6782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[20]:A,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[20]:B,12677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[20]:C,6941
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[20]:D,6542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[20]:Y,6542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/de_ex_pipe_lsu_op_ex_1_cZ[1]:A,-12660
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/de_ex_pipe_lsu_op_ex_1_cZ[1]:B,-5061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/de_ex_pipe_lsu_op_ex_1_cZ[1]:C,-12690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/de_ex_pipe_lsu_op_ex_1_cZ[1]:Y,-12690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[4]:A,8809
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[4]:B,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[4]:C,9370
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[4]:Y,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[28]:CLK,14404
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[28]:D,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[28]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[28]:Q,14404
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNI0I8B6[1]:A,-12708
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNI0I8B6[1]:B,-12706
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNI0I8B6[1]:Y,-12708
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[22]:CLK,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[22]:D,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[22]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[22]:Q,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[11]:CLK,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[11]:D,10736
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[11]:EN,-13015
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[11]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[11]:SLn,-12088
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[14]:A,17014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[14]:B,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[14]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[14]:D,15690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[14]:Y,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_m_env_call_retr:CLK,-10120
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_m_env_call_retr:D,18604
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_m_env_call_retr:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_m_env_call_retr:Q,-10120
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[19]:A,903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[19]:B,822
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[19]:C,14421
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[19]:D,10984
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[19]:Y,822
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[27]:A,17503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[27]:B,16576
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[27]:C,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[27]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[4]:A,8201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[4]:B,7812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[4]:C,8098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[4]:Y,7812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][1]:CLK,14589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][1]:D,-151
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][1]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][1]:Q,14589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[22]:A,-837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[22]:B,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[22]:C,14469
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[22]:Y,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/CFG_7:B,7744
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/CFG_7:D,16315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/CFG_7:IPB,7744
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/CFG_7:IPC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/CFG_7:IPD,16315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[29]:A,10977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[29]:B,11127
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[29]:C,4303
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[29]:D,10604
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[29]:Y,4303
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[10]:A,13733
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[10]:B,13696
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[10]:C,10173
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[10]:D,10098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[10]:Y,10098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[25]:A,5769
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[25]:B,3365
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[25]:C,2595
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[25]:D,-12140
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[25]:Y,-12140
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_6:A,15352
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_6:B,15297
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_6:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_6:P,15298
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_6:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_6:Y3A,15297
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][13]:CLK,2989
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][13]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][13]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][13]:Q,2989
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[1]:A,-3290
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[1]:B,-3321
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[1]:C,-3732
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[1]:D,-3824
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[1]:Y,-3824
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO_2[2]:A,7961
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO_2[2]:B,7201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO_2[2]:C,8016
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO_2[2]:D,7863
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO_2[2]:Y,7201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[19]:CLK,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[19]:D,11423
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[19]:EN,-12966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[19]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[19]:SLn,-12088
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[1].buff_valid[1]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[1].buff_valid[1]:CLK,-12602
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[1].buff_valid[1]:D,-7604
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[1].buff_valid[1]:Q,-12602
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0[20]:A,16075
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0[20]:B,16145
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0[20]:Y,16075
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[4]:CLK,13756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[4]:D,10246
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[4]:EN,5048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[4]:Q,13756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[4]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_gpr_ded_reset_reg/wr_en_data_or:A,-683
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_gpr_ded_reset_reg/wr_en_data_or:B,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_gpr_ded_reset_reg/wr_en_data_or:Y,-683
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_8_RNO:A,11095
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_8_RNO:Y,11095
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[60]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[60]:B,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[60]:C,17760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[60]:Y,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[29]:A,15392
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[29]:B,1752
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[29]:C,762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[29]:D,-2533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[29]:Y,-2533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un8_gpr_rd_rs2_completing_ex_0_0_RNIL53VB1:A,-10403
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un8_gpr_rd_rs2_completing_ex_0_0_RNIL53VB1:B,-12757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un8_gpr_rd_rs2_completing_ex_0_0_RNIL53VB1:C,9880
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un8_gpr_rd_rs2_completing_ex_0_0_RNIL53VB1:D,-10563
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un8_gpr_rd_rs2_completing_ex_0_0_RNIL53VB1:Y,-12757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[30]:A,11692
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[30]:B,11491
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[30]:C,8031
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[30]:D,7714
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[30]:Y,7714
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[19]:A,-2036
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[19]:B,-2073
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[19]:C,-2951
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[19]:Y,-2951
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un18_lsu_op_str_ex_2:A,3264
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un18_lsu_op_str_ex_2:B,-403
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un18_lsu_op_str_ex_2:C,3173
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un18_lsu_op_str_ex_2:Y,-403
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_1_RNO_0:A,8475
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_1_RNO_0:B,-2533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_1_RNO_0:C,9135
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_1_RNO_0:D,8593
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_1_RNO_0:Y,-2533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[20]:A,2519
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[20]:B,3528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[20]:Y,2519
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[25]:A,16665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[25]:B,14920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[25]:C,9648
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[25]:D,8636
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[25]:Y,8636
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8[31]:A,11668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8[31]:B,12372
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8[31]:Y,11668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[21]:A,7783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[21]:B,6903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[21]:C,7056
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[21]:Y,6903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_retr:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_retr:CLK,-10108
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_retr:D,-11369
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_retr:Q,-10108
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_0_2_sx:A,-13538
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_0_2_sx:B,-12198
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_0_2_sx:C,-12111
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_0_2_sx:Y,-13538
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[23]:A,7783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[23]:B,7117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[23]:C,11605
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[23]:Y,7117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns_i_2[1]:A,17027
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns_i_2[1]:B,16990
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns_i_2[1]:Y,16990
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_4_2_RNIGS5I11:A,1721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_4_2_RNIGS5I11:B,10956
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_4_2_RNIGS5I11:C,-6072
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_4_2_RNIGS5I11:D,-4497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_4_2_RNIGS5I11:Y,-6072
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[10]:A,13479
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[10]:B,8549
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[10]:C,8901
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[10]:D,6949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[10]:Y,6949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_branch_cond_ex_1_RNO[0]:A,5444
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_branch_cond_ex_1_RNO[0]:B,-5055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_branch_cond_ex_1_RNO[0]:C,6305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_branch_cond_ex_1_RNO[0]:D,6255
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_branch_cond_ex_1_RNO[0]:Y,-5055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[8]:CLK,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[8]:D,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[8]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[8]:Q,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_1:A,-7572
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_1:B,-7505
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_1:C,-9394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_1:D,-9304
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_1:Y,-9394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[3]:CLK,-12628
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[3]:D,8970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[3]:EN,-6943
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[3]:Q,-12628
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[27]:A,9187
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[27]:B,8798
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[27]:C,9084
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[27]:Y,8798
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[13]:A,1908
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[13]:B,1065
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[13]:C,1811
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[13]:Y,1065
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m22_2_0:A,5494
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m22_2_0:B,5479
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m22_2_0:C,4579
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m22_2_0:D,5345
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m22_2_0:Y,4579
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNII3IK83[5]:B,16952
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNII3IK83[5]:C,12065
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNII3IK83[5]:CC,12490
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNII3IK83[5]:D,16850
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNII3IK83[5]:P,12065
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNII3IK83[5]:S,12490
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNII3IK83[5]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNII3IK83[5]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2112_2_5:A,5427
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2112_2_5:B,4775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2112_2_5:C,5438
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2112_2_5:Y,4775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[11]:CLK,2261
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[11]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[11]:EN,12096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[11]:Q,2261
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1[22]:A,11061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1[22]:B,9063
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1[22]:C,10958
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1[22]:Y,9063
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[18]:A,6896
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[18]:B,10641
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[18]:C,7731
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[18]:Y,6896
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[10]:CLK,14893
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[10]:D,16423
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[10]:Q,14893
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[10]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_2[0]:A,15798
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_2[0]:B,13208
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_2[0]:C,13142
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_2[0]:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_2[0]:D,15602
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_2[0]:P,13142
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_2[0]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_2[0]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_19:A,15424
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_19:B,15370
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_19:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_19:P,15370
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_19:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_19:Y3A,15420
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[58]:CLK,14597
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[58]:D,11540
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[58]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[58]:Q,14597
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[58]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[15]:A,10195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[15]:B,11394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[15]:Y,10195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[1]:A,15058
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[1]:B,10038
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[1]:C,16814
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[1]:D,14775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[1]:Y,10038
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_exu_res_accept_retr_3_0_RNISRDG8:A,3013
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_exu_res_accept_retr_3_0_RNISRDG8:B,30
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_exu_res_accept_retr_3_0_RNISRDG8:C,5688
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_exu_res_accept_retr_3_0_RNISRDG8:D,4653
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_exu_res_accept_retr_3_0_RNISRDG8:Y,30
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[17]:A,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[17]:B,13325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[17]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[17]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_branch_cond_ex_1_cZ[1]:A,8218
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_branch_cond_ex_1_cZ[1]:B,-4277
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_branch_cond_ex_1_cZ[1]:C,-5121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_branch_cond_ex_1_cZ[1]:D,-13512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_branch_cond_ex_1_cZ[1]:Y,-13512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[14]:CLK,11200
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[14]:EN,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[14]:Q,11200
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[14]:SLn,4615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[8]:A,11528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[8]:B,11651
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[8]:C,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[8]:D,8634
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[8]:Y,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3[5]:A,6870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3[5]:B,12939
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3[5]:C,10901
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3[5]:Y,6870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/iab_resp_complete_1_0:A,13500
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/iab_resp_complete_1_0:B,12588
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/iab_resp_complete_1_0:C,11466
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/iab_resp_complete_1_0:D,11401
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/iab_resp_complete_1_0:Y,11401
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[25]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[25]:CLK,3142
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[25]:D,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[25]:Q,3142
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[17]:A,3242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[17]:B,15960
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[17]:C,16015
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[17]:Y,3242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[3]:A,7571
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[3]:B,6992
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[3]:C,6817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[3]:D,7348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[3]:Y,6817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_8:A,-3480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_8:B,-3014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_8:C,-2257
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_8:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_8:D,-2355
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_8:P,-3480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_8:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_8:Y3A,-2964
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[9]:A,17858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[9]:B,10164
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[9]:C,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[9]:Y,9382
LED_PATTERN_obuf[2]/U_IOTRI:D,2048
LED_PATTERN_obuf[2]/U_IOTRI:DOUT,2048
LED_PATTERN_obuf[2]/U_IOTRI:EOUT,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[24]:A,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[24]:B,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[24]:C,9260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[24]:D,9291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[24]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[9]:CLK,-2786
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[9]:D,18604
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[9]:EN,-11601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[9]:Q,-2786
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[9]:SLn,17661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_wr_ptr[0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_wr_ptr[0]:CLK,16985
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_wr_ptr[0]:D,-6114
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_wr_ptr[0]:Q,16985
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1[28]:A,11704
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1[28]:B,9706
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1[28]:C,11601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1[28]:Y,9706
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[4]:A,13788
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[4]:B,13756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[4]:C,10142
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[4]:D,10856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[4]:Y,10142
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/CFG_7:B,7744
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/CFG_7:D,16315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/CFG_7:IPB,7744
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/CFG_7:IPC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/CFG_7:IPD,16315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_uncompressed_half_RNIOSTI2:A,-1541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_uncompressed_half_RNIOSTI2:B,-720
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_uncompressed_half_RNIOSTI2:Y,-1541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[42]:CLK,12125
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[42]:D,1929
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[42]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[42]:Q,12125
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[42]:SLn,-313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[24]:A,9246
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[24]:B,8581
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[24]:C,8515
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[24]:Y,8515
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[1]:CLK,-736
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[1]:D,17665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[1]:EN,12096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[1]:Q,-736
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4916_1_0:A,7116
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4916_1_0:B,6407
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4916_1_0:C,7178
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4916_1_0:D,7012
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4916_1_0:Y,6407
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_op_sel_0_.m9x:A,7427
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_op_sel_0_.m9x:B,7501
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_op_sel_0_.m9x:Y,7427
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[20]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[20]:B,15808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[20]:C,14473
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[20]:Y,14473
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[25]:A,9339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[25]:B,8674
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[25]:C,8608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[25]:Y,8608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[4]:A,8346
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[4]:B,8027
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[4]:C,6823
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[4]:Y,6823
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_0[0]:A,5771
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_0[0]:B,6531
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_0[0]:C,7249
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_0[0]:D,6393
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_0[0]:Y,5771
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[8]:A,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[8]:B,3758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[8]:Y,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[3]:A,9024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[3]:B,13479
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[3]:C,7587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[3]:D,6916
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[3]:Y,6916
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[20]:A,12905
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[20]:B,12857
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[20]:C,9331
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[20]:D,9210
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[20]:Y,9210
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_25_0:A,1431
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_25_0:B,2226
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_25_0:C,475
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_25_0:CC,1304
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_25_0:P,475
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_25_0:S,1304
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_25_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_25_0:Y3A,551
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[3]:A,1264
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[3]:B,1155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[3]:C,300
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[3]:D,-941
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[3]:Y,-941
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[14]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[14]:B,16928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[14]:C,-2358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[14]:D,4707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[14]:Y,-2358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[0]:A,15772
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[0]:B,15739
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[0]:C,10107
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[0]:D,8217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[0]:Y,8217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[13]:A,12195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[13]:B,12141
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[13]:C,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[13]:Y,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8[25]:A,12061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8[25]:B,12413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8[25]:Y,12061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[8]:A,10921
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[8]:B,8597
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[8]:C,12509
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[8]:D,10115
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[8]:Y,8597
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12:A,-7666
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12:B,-7654
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12:C,-7705
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12:Y,-7705
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[38]:CLK,12073
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[38]:D,1990
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[38]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[38]:Q,12073
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[38]:SLn,-313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[20]:A,327
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[20]:B,-673
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[20]:C,1215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[20]:Y,-673
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO[1]:A,6419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO[1]:B,-5158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO[1]:C,8974
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO[1]:Y,-5158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI32I3AO[30]:B,2194
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI32I3AO[30]:C,2969
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI32I3AO[30]:CC,1776
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI32I3AO[30]:D,3278
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI32I3AO[30]:P,2194
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI32I3AO[30]:S,1776
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI32I3AO[30]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI32I3AO[30]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[7]:A,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[7]:B,7503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[7]:C,6817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[7]:Y,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[26]:A,-2084
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[26]:B,-2121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[26]:C,-2999
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[26]:Y,-2999
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[19]:A,15251
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[19]:B,16146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[19]:C,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[19]:D,14087
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[19]:Y,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/wfi_waiting_reg6:A,16830
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/wfi_waiting_reg6:B,16549
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/wfi_waiting_reg6:C,14926
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/wfi_waiting_reg6:D,11166
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/wfi_waiting_reg6:Y,11166
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[24]:A,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[24]:B,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[24]:Y,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1:A,-2990
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1:B,-3033
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1:C,-2725
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1:D,-2797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1:P,-3033
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[58]:A,3690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[58]:B,1855
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[58]:C,17755
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[58]:Y,1855
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][31]:CLK,3337
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][31]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][31]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][31]:Q,3337
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[11]:CLK,11348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[11]:D,8659
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[11]:EN,4719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[11]:Q,11348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_40:B,14470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_40:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_40:P,14470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_40:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_40:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[17]:A,12195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[17]:B,12141
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[17]:C,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[17]:Y,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/is_locked:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/is_locked:CLK,6748
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/is_locked:D,-3491
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/is_locked:Q,6748
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/next_buff_valid[1]:A,13629
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/next_buff_valid[1]:B,-8386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/next_buff_valid[1]:C,16938
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/next_buff_valid[1]:D,16804
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/next_buff_valid[1]:Y,-8386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI1B6BJ[23]:A,2452
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI1B6BJ[23]:B,2419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI1B6BJ[23]:C,2000
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI1B6BJ[23]:D,2073
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI1B6BJ[23]:Y,2000
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[8]:A,8280
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[8]:B,7961
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[8]:C,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[8]:Y,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_wfi_ex:CLK,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_wfi_ex:D,-4240
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_wfi_ex:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_wfi_ex:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_38:B,14473
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_38:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_38:P,14473
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_38:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_38:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un7_trap_val:A,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un7_trap_val:B,13239
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un7_trap_val:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_fence_i_ex:CLK,3233
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_fence_i_ex:D,-4387
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_fence_i_ex:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_fence_i_ex:Q,3233
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_19:A,11133
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_19:B,12336
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_19:C,13100
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_19:CC,10984
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_19:D,12995
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_19:P,11133
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_19:S,10984
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_19:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_19:Y3A,12387
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[8]:A,7271
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[8]:B,6882
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[8]:C,7168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[8]:Y,6882
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_rd_byte_en_3[2]:A,9964
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_rd_byte_en_3[2]:B,5866
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_rd_byte_en_3[2]:C,5772
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_rd_byte_en_3[2]:Y,5772
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_rd_ptr[0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_rd_ptr[0]:CLK,1776
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_rd_ptr[0]:D,18581
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_rd_ptr[0]:EN,-7037
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_rd_ptr[0]:Q,1776
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[62]:A,15601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[62]:B,11145
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[62]:C,17069
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[62]:D,16333
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[62]:Y,11145
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[13]:A,-2108
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[13]:B,-2145
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[13]:C,-3023
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[13]:Y,-3023
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[20]:CLK,14380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[20]:D,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[20]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[20]:Q,14380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_1[19]:A,7733
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_1[19]:B,10947
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_1[19]:Y,7733
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_3:A,-3509
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_3:B,-3043
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_3:C,-2279
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_3:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_3:D,-2384
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_3:P,-3509
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_3:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_3:Y3A,-3035
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[21]:A,-2071
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[21]:B,-2108
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[21]:C,-2986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[21]:Y,-2986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mie_sw_wr_sel:A,6734
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mie_sw_wr_sel:B,17635
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mie_sw_wr_sel:C,15156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mie_sw_wr_sel:Y,6734
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[26]:A,17068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[26]:B,17043
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[26]:C,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[26]:D,16861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[26]:Y,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[31]:CLK,14524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[31]:D,-2524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[31]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[31]:Q,14524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[31]:SLn,4675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[3]:A,11299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[3]:B,822
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[3]:C,-2208
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[3]:Y,-2208
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIJ6E935[16]:B,8543
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIJ6E935[16]:C,9307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIJ6E935[16]:CC,8413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIJ6E935[16]:D,9202
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIJ6E935[16]:P,8543
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIJ6E935[16]:S,8413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIJ6E935[16]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIJ6E935[16]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_5:A,10168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_5:B,9774
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_5:C,9712
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_5:CC,10482
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_5:D,9972
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_5:P,9712
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_5:S,10482
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_5:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_5:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[24]:A,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[24]:B,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[24]:C,15209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[24]:Y,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[13]:CLK,-3174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[13]:D,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[13]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[13]:Q,-3174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[13]:SLn,-3470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_63:A,15996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_63:B,15938
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_63:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_63:P,15938
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_63:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_63:Y3A,15979
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[9]:A,2187
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[9]:B,3202
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[9]:Y,2187
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_17:A,11198
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_17:B,12403
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_17:C,13153
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_17:CC,11122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_17:D,13062
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_17:P,11198
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_17:S,11122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_17:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_17:Y3A,12459
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv[4]:A,-4277
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv[4]:B,-5121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv[4]:C,6271
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv[4]:D,5403
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv[4]:Y,-5121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_63[31]:A,9001
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_63[31]:B,13274
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_63[31]:C,9192
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_63[31]:Y,9001
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_wr_ptr_0[0]:A,1226
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_wr_ptr_0[0]:B,17811
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_wr_ptr_0[0]:Y,1226
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIV86BJ[22]:A,2402
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIV86BJ[22]:B,2365
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIV86BJ[22]:C,1966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIV86BJ[22]:D,2039
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIV86BJ[22]:Y,1966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_result212_3_i_a2_0_1:A,-6067
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_result212_3_i_a2_0_1:B,-6110
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_result212_3_i_a2_0_1:C,-6515
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_result212_3_i_a2_0_1:Y,-6515
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_resp_ready:A,-10466
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_resp_ready:B,-10503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_resp_ready:C,-11199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_resp_ready:D,-11353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_resp_ready:Y,-11353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_8[3]:A,9661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_8[3]:B,9390
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_8[3]:C,14457
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_8[3]:D,10865
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_8[3]:Y,9390
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[2]:CLK,-1834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[2]:D,18604
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[2]:EN,-11601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[2]:Q,-1834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[2]:SLn,17661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_6:A,15082
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_6:B,15049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_6:C,14983
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_6:D,14941
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_6:Y,14941
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_9_inst:CLK,-2414
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_9_inst:D,16309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_9_inst:Q,-2414
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_9_inst:SLn,16763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/sticky_reset_reg:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/sticky_reset_reg:CLK,3068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/sticky_reset_reg:EN,-6290
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/sticky_reset_reg:Q,3068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_fast_x:A,-13512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_fast_x:B,-11767
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_fast_x:Y,-13512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[63]:CLK,13291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[63]:D,11518
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[63]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[63]:Q,13291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[63]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[26]:A,-837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[26]:B,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[26]:C,14469
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[26]:Y,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[5]:A,8921
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[5]:B,13380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[5]:C,7797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[5]:D,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[5]:Y,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI479KP2[4]:B,16980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI479KP2[4]:C,12107
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI479KP2[4]:CC,12431
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI479KP2[4]:D,16876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI479KP2[4]:P,12107
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI479KP2[4]:S,12431
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI479KP2[4]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI479KP2[4]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[0]:A,17068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[0]:B,17043
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[0]:C,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[0]:D,16861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[0]:Y,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].un1_lsu_flush:A,17697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].un1_lsu_flush:B,7485
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].un1_lsu_flush:C,1757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].un1_lsu_flush:D,-6315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].un1_lsu_flush:Y,-6315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[10]:A,2361
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[10]:B,2324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[10]:C,1419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[10]:D,1727
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[10]:Y,1419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a17_2_1:A,-755
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a17_2_1:B,-803
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a17_2_1:C,-813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a17_2_1:D,-946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a17_2_1:Y,-946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[17]:A,15251
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[17]:B,16146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[17]:C,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[17]:D,14087
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[17]:Y,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_22:A,15488
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_22:B,15434
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_22:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_22:P,15434
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_22:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_22:Y3A,15483
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/next_buff_valid[1]:A,13432
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/next_buff_valid[1]:B,-8498
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/next_buff_valid[1]:C,16955
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/next_buff_valid[1]:D,16844
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/next_buff_valid[1]:Y,-8498
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[4]:A,12385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[4]:B,11980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[4]:C,-11
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[4]:D,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[4]:Y,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4959_5:A,125
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4959_5:B,85
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4959_5:C,-849
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4959_5:D,-56
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4959_5:Y,-849
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[27]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[27]:CLK,11701
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[27]:D,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[27]:EN,-5440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[27]:Q,11701
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[18]:A,16075
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[18]:B,16789
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[18]:C,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[18]:D,15971
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[18]:Y,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[6]:CLK,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[6]:D,14744
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[6]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[6]:Q,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[0]:A,3463
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[0]:B,2538
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[0]:C,1679
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[0]:Y,1679
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[30]:A,-2800
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[30]:B,-2837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[30]:C,-3241
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[30]:D,-3346
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[30]:Y,-3346
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt[0]:A,16220
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt[0]:B,15517
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt[0]:C,17034
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt[0]:D,16116
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt[0]:Y,15517
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_31_RNO:A,-3884
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_31_RNO:Y,-3884
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[45]:CLK,12072
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[45]:D,1906
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[45]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[45]:Q,12072
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[45]:SLn,-313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_10_inst:CLK,-3061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_10_inst:D,16306
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_10_inst:Q,-3061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_10_inst:SLn,16775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[48]:A,3690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[48]:B,1879
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[48]:C,17755
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[48]:Y,1879
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[13]:A,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[13]:B,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[13]:C,12340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[13]:Y,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][20]:CLK,2380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][20]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][20]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][20]:Q,2380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_1_i_m3[1]:A,788
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_1_i_m3[1]:B,924
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_1_i_m3[1]:C,870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_1_i_m3[1]:Y,788
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[10]:A,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[10]:B,3758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[10]:Y,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_3_0_RNO:A,1030
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_3_0_RNO:B,993
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_3_0_RNO:C,778
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_3_0_RNO:Y,778
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[29]:CLK,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[29]:D,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[29]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[29]:Q,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_expipe_resp_access_aborted_2_1_0_wmux_0[7]:A,7677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_expipe_resp_access_aborted_2_1_0_wmux_0[7]:B,11796
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_expipe_resp_access_aborted_2_1_0_wmux_0[7]:C,9996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_expipe_resp_access_aborted_2_1_0_wmux_0[7]:D,9934
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_expipe_resp_access_aborted_2_1_0_wmux_0[7]:Y,7677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_valid_6_i_0_a2_0_10:A,-1910
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_valid_6_i_0_a2_0_10:B,-2876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_valid_6_i_0_a2_0_10:C,-1834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_valid_6_i_0_a2_0_10:D,-1962
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_valid_6_i_0_a2_0_10:Y,-2876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_3_0:A,16512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_3_0:B,9743
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_3_0:C,7630
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_3_0:D,7588
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_3_0:Y,7588
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[28]:A,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[28]:B,-2504
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[28]:C,16721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[28]:D,15729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[28]:Y,-2504
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mie_sw_rd_sel_2_0:A,10110
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mie_sw_rd_sel_2_0:B,9300
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mie_sw_rd_sel_2_0:C,9228
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mie_sw_rd_sel_2_0:Y,9228
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[31]:A,17503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[31]:B,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[31]:C,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[31]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr_1[8]:A,-10180
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr_1[8]:B,4635
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr_1[8]:Y,-10180
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mtval_sw_rd_sel:A,9063
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mtval_sw_rd_sel:B,9086
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mtval_sw_rd_sel:Y,9063
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stoptime/gen_bit_reset.state_val_12_u[0]:A,9817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stoptime/gen_bit_reset.state_val_12_u[0]:B,10208
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stoptime/gen_bit_reset.state_val_12_u[0]:Y,9817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[7]:A,15197
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[7]:B,16090
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[7]:C,7244
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[7]:D,14031
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[7]:Y,7244
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_0_RNI182JF[20]:A,6238
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_0_RNI182JF[20]:B,9612
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_0_RNI182JF[20]:C,6372
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_0_RNI182JF[20]:D,7028
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_0_RNI182JF[20]:Y,6238
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4954_0_0:A,-1530
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4954_0_0:B,-1405
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4954_0_0:Y,-1530
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_45_FCINST1:CC,-3192
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_45_FCINST1:CO,-3192
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_45_FCINST1:P,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_45_FCINST1:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_45_FCINST1:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[30]:A,8031
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[30]:B,8951
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[30]:C,13214
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[30]:D,9711
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[30]:Y,8031
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_85_2[9]:A,10008
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_85_2[9]:B,10149
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_85_2[9]:C,6244
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_85_2[9]:D,6780
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_85_2[9]:Y,6244
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_wr_ptr4:A,-7037
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_wr_ptr4:B,7583
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_wr_ptr4:Y,-7037
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[15]:CLK,1508
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[15]:D,10999
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[15]:EN,6487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[15]:Q,1508
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[15]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI2FBB62[11]:B,17425
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI2FBB62[11]:CC,16492
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI2FBB62[11]:P,17425
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI2FBB62[11]:S,16492
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI2FBB62[11]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI2FBB62[11]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[2]:CLK,14853
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[2]:D,15821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[2]:Q,14853
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[14]:A,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[14]:B,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[14]:C,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[14]:D,9291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[14]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4915_1:A,5227
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4915_1:B,5256
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4915_1:C,2763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4915_1:D,2168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4915_1:Y,2168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_Tc0_l_En_0_a3:A,15246
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_Tc0_l_En_0_a3:B,15993
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_Tc0_l_En_0_a3:C,13328
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_Tc0_l_En_0_a3:D,14068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_Tc0_l_En_0_a3:Y,13328
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[3]:A,15192
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[3]:B,16085
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[3]:C,7349
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[3]:D,14026
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[3]:Y,7349
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[21]:A,10123
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[21]:B,8125
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[21]:C,10020
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[21]:Y,8125
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_11:A,15445
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_11:B,15391
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_11:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_11:P,15391
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_11:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_11:Y3A,15441
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[30]:A,5544
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[30]:B,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[30]:C,7195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[30]:D,6238
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[30]:Y,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_0_iv_RNO[4]:A,8266
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_0_iv_RNO[4]:B,5758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_0_iv_RNO[4]:C,8120
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_0_iv_RNO[4]:Y,5758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[28]:A,-1722
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[28]:B,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[28]:C,15209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[28]:Y,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[2]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[2]:B,16928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[2]:C,-2002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[2]:D,4707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[2]:Y,-2002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_10[30]:A,9166
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_10[30]:B,8777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_10[30]:C,9063
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_10[30]:Y,8777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[22]:A,15245
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[22]:B,16140
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[22]:C,9945
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[22]:D,14081
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[22]:Y,9945
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46[9]:A,7568
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46[9]:B,6903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46[9]:C,6837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46[9]:Y,6837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mpie/state_val_14[0]:A,17852
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mpie/state_val_14[0]:B,9444
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mpie/state_val_14[0]:C,8587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mpie/state_val_14[0]:D,7244
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mpie/state_val_14[0]:Y,7244
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[15]:A,8987
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[15]:B,7024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[15]:C,13380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[15]:D,13166
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[15]:Y,7024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[16]:A,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[16]:B,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[16]:C,12340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[16]:Y,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_valid_iv_1:A,-311
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_valid_iv_1:B,603
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_valid_iv_1:C,-12494
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_valid_iv_1:D,-12490
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_valid_iv_1:Y,-12494
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[11]:A,13863
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[11]:B,11041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[11]:C,10449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[11]:Y,10449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un9_req_wr_byte_en_mux[1]:A,8771
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un9_req_wr_byte_en_mux[1]:B,15356
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un9_req_wr_byte_en_mux[1]:C,-8503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un9_req_wr_byte_en_mux[1]:D,8046
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un9_req_wr_byte_en_mux[1]:Y,-8503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[24]:A,15121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[24]:B,15048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[24]:C,-2426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[24]:D,12844
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[24]:Y,-2426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places[2]:A,8337
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places[2]:B,8300
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places[2]:C,6440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places[2]:D,7123
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places[2]:Y,6440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[22]:A,-3024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[22]:B,-3061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[22]:C,-3465
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[22]:D,-3570
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[22]:Y,-3570
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0[2]:A,9487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0[2]:B,8670
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0[2]:C,9424
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0[2]:Y,8670
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0[0]:A,15517
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0[0]:B,9867
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0[0]:C,10117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0[0]:D,9291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0[0]:Y,9291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[9]:CLK,1607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[9]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[9]:EN,12162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[9]:Q,1607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[15]:A,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[15]:B,3758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[15]:Y,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[17]:CLK,11367
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[17]:D,8609
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[17]:EN,4719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[17]:Q,11367
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[3]:A,13036
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[3]:B,13004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[3]:C,9390
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[3]:D,10104
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[3]:Y,9390
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_valid:A,1919
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_valid:B,1887
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_valid:C,-720
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_valid:D,720
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_valid:Y,-720
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[11]:A,17503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[11]:B,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[11]:C,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[11]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI40S7U1[5]:B,8529
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI40S7U1[5]:C,9293
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI40S7U1[5]:CC,8462
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI40S7U1[5]:D,9188
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI40S7U1[5]:P,8529
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI40S7U1[5]:S,8462
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI40S7U1[5]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI40S7U1[5]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[18]:A,10258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[18]:B,15574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[18]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[18]:Y,10258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[8]:A,12195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[8]:B,12141
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[8]:C,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[8]:Y,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[27]:A,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[27]:B,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[27]:C,9480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[27]:D,9291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[27]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[2]:CLK,8350
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[2]:D,-4263
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[2]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[2]:Q,8350
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[14]:A,17002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[14]:B,16971
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[14]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[14]:Y,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_28_0_RNO:A,1762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_28_0_RNO:B,1725
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_28_0_RNO:C,1510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_28_0_RNO:Y,1510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[0]:A,17503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[0]:B,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[0]:C,-6831
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[0]:Y,-6831
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_wr_op[1]:A,5852
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_wr_op[1]:B,4952
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_wr_op[1]:C,3929
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_wr_op[1]:D,-7572
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_wr_op[1]:Y,-7572
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_lsu_op_cnst_0_a2_0_0[0]:A,5669
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_lsu_op_cnst_0_a2_0_0[0]:B,6450
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_lsu_op_cnst_0_a2_0_0[0]:Y,5669
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_valid_iv_RNO_1:A,-13482
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_valid_iv_RNO_1:B,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_valid_iv_RNO_1:C,-4584
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_valid_iv_RNO_1:D,-12850
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_valid_iv_RNO_1:Y,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[38]:CLK,14473
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[38]:D,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[38]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[38]:Q,14473
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_branch_cond_ex_1_cZ[0]:A,7193
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_branch_cond_ex_1_cZ[0]:B,-5055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_branch_cond_ex_1_cZ[0]:C,-5224
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_branch_cond_ex_1_cZ[0]:D,-13512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_branch_cond_ex_1_cZ[0]:Y,-13512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[2]:CLK,1047
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[2]:D,7496
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[2]:EN,6547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[2]:Q,1047
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[15]:A,1785
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[15]:B,15355
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[15]:C,-2305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[15]:D,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[15]:Y,-2305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[9]:CLK,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[9]:D,10777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[9]:EN,-13015
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[9]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[9]:SLn,-12088
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[20]:A,4907
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[20]:B,2588
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[20]:C,1738
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[20]:D,-13006
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[20]:Y,-13006
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_mul_cnt_0_sqmuxa_fast:A,4675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_mul_cnt_0_sqmuxa_fast:B,17586
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_mul_cnt_0_sqmuxa_fast:Y,4675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[2]:A,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[2]:B,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[2]:C,12340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[2]:Y,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_6:A,14235
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_6:B,14185
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_6:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_6:P,14186
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_6:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_6:Y3A,14185
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/wfi_waiting_reg:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/wfi_waiting_reg:CLK,1303
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/wfi_waiting_reg:D,11443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/wfi_waiting_reg:EN,11166
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/wfi_waiting_reg:Q,1303
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[4]:A,17002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[4]:B,16971
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[4]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[4]:Y,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949_27:A,-1486
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949_27:B,-817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949_27:C,-1629
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949_27:Y,-1629
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[31]:A,188
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[31]:B,-812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[31]:C,1076
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[31]:Y,-812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[25]:CLK,1603
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[25]:D,10324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[25]:EN,6487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[25]:Q,1603
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[25]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[24]:A,9111
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[24]:B,7812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[24]:C,13229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[24]:Y,7812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_1[15]:A,13548
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_1[15]:B,12638
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_1[15]:C,11695
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_1[15]:D,11651
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_1[15]:Y,11651
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep2_fast:A,-11020
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep2_fast:B,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep2_fast:C,-10329
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep2_fast:Y,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[12]:A,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[12]:B,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[12]:C,12340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[12]:Y,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[39]:CLK,12779
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[39]:D,11719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[39]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[39]:Q,12779
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[39]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[2]:CLK,1957
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[2]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[2]:EN,12096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[2]:Q,1957
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[23]:A,2199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[23]:B,335
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[23]:C,2812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[23]:Y,335
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[26]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[26]:CLK,11828
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[26]:D,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[26]:EN,-5440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[26]:Q,11828
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[15]:A,11192
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[15]:B,10883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[15]:C,10767
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[15]:D,10098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[15]:Y,10098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIKMKUF4[11]:B,6587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIKMKUF4[11]:C,11348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIKMKUF4[11]:CC,6657
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIKMKUF4[11]:D,11254
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIKMKUF4[11]:P,6587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIKMKUF4[11]:S,6657
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIKMKUF4[11]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIKMKUF4[11]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_24:A,-3381
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_24:B,-2915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_24:C,-2151
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_24:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_24:D,-2256
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_24:P,-3381
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_24:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_24:Y3A,-2902
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[6]:CLK,896
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[6]:D,7391
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[6]:EN,6547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[6]:Q,896
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[5]:CLK,15384
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[5]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[5]:EN,13092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[5]:Q,15384
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[5]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_operand1_mux_sel_1_0_iv[1]:A,7207
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_operand1_mux_sel_1_0_iv[1]:B,7925
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_operand1_mux_sel_1_0_iv[1]:C,-4343
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_operand1_mux_sel_1_0_iv[1]:D,7033
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_operand1_mux_sel_1_0_iv[1]:Y,-4343
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_o2[0]:A,6476
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_o2[0]:B,5659
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_o2[0]:C,7279
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_o2[0]:D,6411
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_o2[0]:Y,5659
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_2:A,-4623
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_2:B,-5870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_2:C,-5965
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_2:D,-10307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_2:Y,-10307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_13_RNO_0:A,8579
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_13_RNO_0:B,-2429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_13_RNO_0:C,9239
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_13_RNO_0:D,8372
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_13_RNO_0:Y,-2429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[22]:A,17080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[22]:B,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[22]:C,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[22]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[22]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4927:A,3934
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4927:B,2987
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4927:C,4603
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4927:D,4487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4927:Y,2987
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mscratch_rd_data[27]:A,9479
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mscratch_rd_data[27]:B,12930
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mscratch_rd_data[27]:Y,9479
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_29_7:A,-628
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_29_7:B,-631
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_29_7:Y,-631
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dpc_debugger_rd_sel:A,9228
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dpc_debugger_rd_sel:B,9218
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dpc_debugger_rd_sel:C,9093
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dpc_debugger_rd_sel:Y,9093
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_o3_0_0:A,-10344
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_o3_0_0:B,-10366
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_o3_0_0:Y,-10366
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/Tc0_l_En:A,16798
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/Tc0_l_En:B,13328
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/Tc0_l_En:C,13092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/Tc0_l_En:Y,13092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNICM46UU[53]:B,12771
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNICM46UU[53]:C,11741
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNICM46UU[53]:CC,11649
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNICM46UU[53]:D,17260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNICM46UU[53]:P,11741
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNICM46UU[53]:S,11649
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNICM46UU[53]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNICM46UU[53]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex9_0:A,11781
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex9_0:B,15322
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex9_0:Y,11781
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[22]:A,7122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[22]:B,10641
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[22]:C,7834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[22]:Y,7122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[29]:A,-2047
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[29]:B,-2084
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[29]:C,-2962
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[29]:Y,-2962
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNO[63]:B,13134
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNO[63]:C,12104
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNO[63]:CC,11518
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNO[63]:D,17558
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNO[63]:P,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNO[63]:S,11518
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNO[63]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNO[63]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mepc_sw_rd_sel:A,9841
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mepc_sw_rd_sel:B,10622
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mepc_sw_rd_sel:C,8850
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mepc_sw_rd_sel:D,9667
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mepc_sw_rd_sel:Y,8850
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[25]:A,8242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[25]:B,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[25]:C,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[25]:D,16946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[25]:Y,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/CFG_5:B,7819
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/CFG_5:C,8510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/CFG_5:D,16325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/CFG_5:IPB,7819
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/CFG_5:IPC,8510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/CFG_5:IPD,16325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[9]:A,13777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[9]:B,13740
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[9]:C,10217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[9]:D,10142
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[9]:Y,10142
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNISFHS08[27]:B,8884
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNISFHS08[27]:C,9648
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNISFHS08[27]:CC,8527
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNISFHS08[27]:D,9543
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNISFHS08[27]:P,8884
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNISFHS08[27]:S,8527
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNISFHS08[27]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNISFHS08[27]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[7]:A,61
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[7]:B,-147
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[7]:C,143
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[7]:D,99
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[7]:Y,-147
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_subsys_cfg_0_a2:A,3321
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_subsys_cfg_0_a2:B,3119
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_subsys_cfg_0_a2:C,2347
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_subsys_cfg_0_a2:D,390
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_subsys_cfg_0_a2:Y,390
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[20]:A,17014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[20]:B,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[20]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[20]:D,15690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[20]:Y,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_op_sel_1_0_.m5:A,6679
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_op_sel_1_0_.m5:B,5852
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_op_sel_1_0_.m5:C,6671
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_op_sel_1_0_.m5:D,6505
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_op_sel_1_0_.m5:Y,5852
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI4KQN73[9]:B,8559
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI4KQN73[9]:C,9323
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI4KQN73[9]:CC,8528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI4KQN73[9]:D,9218
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI4KQN73[9]:P,8559
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI4KQN73[9]:S,8528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI4KQN73[9]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI4KQN73[9]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[4]:CLK,1067
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[4]:D,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[4]:EN,6547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[4]:Q,1067
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[0]:A,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[0]:B,3758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[0]:Y,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_shifter_unit_op_sel_ex[1]:CLK,-1075
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_shifter_unit_op_sel_ex[1]:D,-12763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_shifter_unit_op_sel_ex[1]:EN,-11997
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_shifter_unit_op_sel_ex[1]:Q,-1075
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_0_0[4]:A,5522
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_0_0[4]:B,5715
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_0_0[4]:C,8817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_0_0[4]:D,6181
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_0_0[4]:Y,5522
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_a2_1_3[0]:A,2978
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_a2_1_3[0]:B,3105
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_a2_1_3[0]:Y,2978
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_16:A,14300
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_16:B,14251
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_16:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_16:P,14251
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_16:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_16:Y3A,14317
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count[1]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count[1]:CLK,880
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count[1]:D,-11299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count[1]:Q,880
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[7]:CLK,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[7]:D,10753
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[7]:EN,-13015
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[7]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[7]:SLn,-12088
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_completing_ex_0_RNI7Q2DF:A,9317
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_completing_ex_0_RNI7Q2DF:B,3985
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_completing_ex_0_RNI7Q2DF:C,-12205
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_completing_ex_0_RNI7Q2DF:Y,-12205
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_4:A,11010
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_4:B,12213
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_4:C,12977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_4:CC,11248
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_4:D,12872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_4:P,11010
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_4:S,11248
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_4:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_4:Y3A,12287
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[26]:A,9024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[26]:B,7742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[26]:C,13413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[26]:D,13199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[26]:Y,7742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][14]:CLK,2289
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][14]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][14]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][14]:Q,2289
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][19]:CLK,2411
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][19]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][19]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][19]:Q,2411
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0:A,-9449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0:B,-9825
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0:C,-6250
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0:D,-7188
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0:Y,-9825
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4912_0_0:A,8234
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4912_0_0:B,8269
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4912_0_0:C,8179
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4912_0_0:Y,8179
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_59:B,14706
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_59:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_59:P,14706
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_59:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_59:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_13:A,13588
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_13:B,13550
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_13:C,3562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_13:D,3562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_13:Y,3562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[21]:A,-837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[21]:B,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[21]:C,14469
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[21]:Y,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data[0][2]:CLK,5872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data[0][2]:D,13194
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data[0][2]:EN,-6943
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data[0][2]:Q,5872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[5]:A,8583
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[5]:B,7927
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[5]:Y,7927
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid36:A,8616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid36:B,8575
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid36:C,8518
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid36:D,8422
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid36:Y,8422
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[12]:CLK,11409
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[12]:D,8613
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[12]:EN,4719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[12]:Q,11409
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_valid_reg:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_valid_reg:CLK,-6944
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_valid_reg:D,14149
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_valid_reg:Q,-6944
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_ready_reg:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_ready_reg:CLK,7291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_ready_reg:D,341
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_ready_reg:Q,7291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_wr_op_ex[1]:A,5872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_wr_op_ex[1]:B,9503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_wr_op_ex[1]:Y,5872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_7:A,-2441
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_7:B,10773
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_7:C,12060
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_7:CC,-2274
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_7:D,66
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_7:P,-2441
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_7:S,-2274
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_7:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_7:Y3A,126
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[14]:A,8869
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[14]:B,8808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[14]:C,8581
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[14]:D,8465
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[14]:Y,8465
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[18]:A,14602
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[18]:B,14584
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[18]:C,10970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[18]:D,10876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[18]:Y,10876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[22]:A,7195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[22]:B,9766
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[22]:Y,7195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_a2_2_2[0]:A,-4553
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_a2_2_2[0]:B,-3195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_a2_2_2[0]:C,-5760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_a2_2_2[0]:D,-4746
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_a2_2_2[0]:Y,-5760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[3]:A,13624
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[3]:B,13581
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[3]:C,9934
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[3]:D,10193
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[3]:Y,9934
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[28]:A,12030
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[28]:B,12020
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[28]:C,8477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[28]:D,8446
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[28]:Y,8446
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[8]:A,8346
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[8]:B,8027
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[8]:C,6949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[8]:Y,6949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_exu_res_accept_retr_3_0:A,4997
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_exu_res_accept_retr_3_0:B,6480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_exu_res_accept_retr_3_0:C,2217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_exu_res_accept_retr_3_0:D,1982
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_exu_res_accept_retr_3_0:Y,1982
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_30:A,-3158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_30:B,-2692
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_30:C,-1928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_30:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_30:D,-2033
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_30:P,-3158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_30:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_30:Y3A,-2665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[12]:A,8663
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[12]:B,8602
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[12]:C,8375
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[12]:D,8267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[12]:Y,8267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_0[1]:A,-4878
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_0[1]:B,-5165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_0[1]:C,9033
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_0[1]:D,2168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_0[1]:Y,-5165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp.ramout_3_1_0_wmux_0[0]:A,3438
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp.ramout_3_1_0_wmux_0[0]:B,4180
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp.ramout_3_1_0_wmux_0[0]:C,4984
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp.ramout_3_1_0_wmux_0[0]:D,4946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp.ramout_3_1_0_wmux_0[0]:Y,3438
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][25]:CLK,2462
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][25]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][25]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][25]:Q,2462
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[5]:CLK,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[5]:D,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[5]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[5]:Q,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_RNO[3]:A,2406
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_RNO[3]:B,-5121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_RNO[3]:C,9014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_RNO[3]:Y,-5121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[2]:A,7496
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[2]:B,17821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[2]:C,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[2]:Y,7496
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[26]:A,17122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[26]:B,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[26]:C,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[26]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[51]:A,11693
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[51]:B,16481
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[51]:C,16415
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[51]:Y,11693
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/CFG_1:B,7818
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/CFG_1:C,8510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/CFG_1:IPB,7818
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/CFG_1:IPC,8510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/CFG_1:IPD,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIEB3SG[22]:A,1173
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIEB3SG[22]:B,1136
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIEB3SG[22]:C,225
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIEB3SG[22]:D,539
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIEB3SG[22]:Y,225
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic852_0_0:A,5029
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic852_0_0:B,4248
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic852_0_0:C,4975
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic852_0_0:Y,4248
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[27]:CLK,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[27]:D,11376
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[27]:EN,-12949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[27]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[27]:SLn,-12088
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958_22:A,-1467
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958_22:B,-1593
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958_22:C,-1422
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958_22:D,-1567
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958_22:Y,-1593
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].un1_lsu_flush:A,17683
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].un1_lsu_flush:B,7485
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].un1_lsu_flush:C,1757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].un1_lsu_flush:D,-6315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].un1_lsu_flush:Y,-6315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI0ED9B1[6]:B,16987
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI0ED9B1[6]:CC,15743
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI0ED9B1[6]:P,17354
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI0ED9B1[6]:S,15743
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI0ED9B1[6]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI0ED9B1[6]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[38]:CLK,15628
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[38]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[38]:EN,12359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[38]:Q,15628
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[38]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2119_1:A,3024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2119_1:B,2791
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2119_1:Y,2791
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[13]:A,15121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[13]:B,15048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[13]:C,-2324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[13]:D,12896
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[13]:Y,-2324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_37:B,14393
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_37:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_37:P,14393
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_37:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_37:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[21]:A,3025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[21]:B,3708
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[21]:C,-591
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[21]:D,-787
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[21]:Y,-787
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_debug_enter_req_ex:CLK,-8224
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_debug_enter_req_ex:D,17815
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_debug_enter_req_ex:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_debug_enter_req_ex:Q,-8224
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[26]:CLK,13665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[26]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[26]:EN,6541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[26]:Q,13665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[3]:CLK,15551
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[3]:D,7490
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[3]:EN,11117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[3]:Q,15551
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[3]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[3]:A,14696
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[3]:B,13789
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[3]:C,12889
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[3]:Y,12889
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[17]:A,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[17]:B,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[17]:C,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[17]:D,9291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[17]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[30]:A,3562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[30]:B,11508
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[30]:C,4328
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[30]:Y,3562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1[20]:A,11032
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1[20]:B,9034
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1[20]:C,10929
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1[20]:Y,9034
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[7]:A,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[7]:B,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[7]:C,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[7]:D,7244
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[7]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_7_0:A,8506
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_7_0:B,17239
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_7_0:C,10264
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_7_0:CC,8633
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_7_0:D,16386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_7_0:P,8506
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_7_0:S,8633
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_7_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_7_0:Y3A,10325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[5]:A,8346
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[5]:B,8027
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[5]:C,6823
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[5]:Y,6823
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[10]:A,6915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[10]:B,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[10]:C,7437
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[10]:Y,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_trap_ret_ex:CLK,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_trap_ret_ex:D,-4343
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_trap_ret_ex:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_trap_ret_ex:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[29]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[29]:B,17821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[29]:Y,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/CFG_7:B,6782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/CFG_7:C,7756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/CFG_7:D,16312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/CFG_7:IPB,6782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/CFG_7:IPC,7756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/CFG_7:IPD,16312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[5]:A,2042
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[5]:B,2005
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[5]:C,1100
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[5]:D,1414
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[5]:Y,1100
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[5]:A,14766
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[5]:B,13859
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[5]:C,12969
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[5]:Y,12969
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep2_rep2:A,-11026
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep2_rep2:B,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep2_rep2:C,-10335
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep2_rep2:Y,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[11]:A,9309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[11]:B,8625
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[11]:C,8334
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[11]:D,7665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[11]:Y,7665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[11]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[11]:B,16928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[11]:C,-2335
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[11]:D,4707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[11]:Y,-2335
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[27]:CLK,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[27]:D,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[27]:Q,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[27]:SLn,12296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_23:A,10590
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_23:B,10195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_23:C,10147
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_23:CC,9583
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_23:D,10393
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_23:P,10536
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_23:S,9583
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_23:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_23:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[8]:A,10251
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[8]:B,15574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[8]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[8]:Y,10251
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_valid_reg:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_valid_reg:CLK,-7486
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_valid_reg:D,8509
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_valid_reg:Q,-7486
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_wr_strb[1]:A,-8498
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_wr_strb[1]:B,16226
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_wr_strb[1]:Y,-8498
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shift_op_complete_ex_s_RNIMBGND:A,4881
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shift_op_complete_ex_s_RNIMBGND:B,4889
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shift_op_complete_ex_s_RNIMBGND:C,-6882
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shift_op_complete_ex_s_RNIMBGND:D,-840
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shift_op_complete_ex_s_RNIMBGND:Y,-6882
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_0[1]:A,6483
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_0[1]:B,5707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_0[1]:C,6480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_0[1]:Y,5707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_81:A,-2592
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_81:B,-2999
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_81:C,-3047
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_81:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_81:D,-2763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_81:P,-3047
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_81:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_81:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid_0_0:A,-10815
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid_0_0:B,-11702
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid_0_0:C,-10871
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid_0_0:D,-10915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid_0_0:Y,-11702
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_RNO_1[3]:A,6383
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_RNO_1[3]:B,5339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_RNO_1[3]:C,8082
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_RNO_1[3]:D,6091
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_RNO_1[3]:Y,5339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_20_RNO:A,11199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_20_RNO:Y,11199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_1[0]:A,7937
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_1[0]:B,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_1[0]:C,9339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_1[0]:D,8667
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_1[0]:Y,7937
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]_RNIVBEUI[4]:A,2245
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]_RNIVBEUI[4]:B,2208
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]_RNIVBEUI[4]:C,1803
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]_RNIVBEUI[4]:D,1876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]_RNIVBEUI[4]:Y,1803
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[19]:A,5544
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[19]:B,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[19]:C,6196
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[19]:D,6358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[19]:Y,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[22]:A,7783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[22]:B,7122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[22]:C,11605
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[22]:Y,7122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[16]:A,9363
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[16]:B,15574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[16]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[16]:Y,9363
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_36[9]:A,8465
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_36[9]:B,6486
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_36[9]:C,8366
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_36[9]:Y,6486
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[30]:A,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[30]:B,-1864
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[30]:C,-2742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[30]:Y,-2742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_30_0:A,8880
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_30_0:B,17613
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_30_0:C,10643
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_30_0:CC,8455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_30_0:D,16760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_30_0:P,8880
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_30_0:S,8455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_30_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_30_0:Y3A,10697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[16]:A,-1821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[16]:B,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[16]:C,15209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[16]:Y,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4928_2:A,2289
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4928_2:B,2168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4928_2:C,3003
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4928_2:D,2920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4928_2:Y,2168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[14]:A,17051
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[14]:B,16631
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[14]:C,16553
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[14]:D,7819
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[14]:Y,7819
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[60]:CLK,12803
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[60]:D,11550
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[60]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[60]:Q,12803
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[60]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4960_4:A,-665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4960_4:B,-668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4960_4:C,-1598
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4960_4:D,-861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4960_4:Y,-1598
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_24:A,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_24:B,14328
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_24:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_24:P,14328
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_24:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_24:Y3A,14341
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[30]:CLK,14443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[30]:D,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[30]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[30]:Q,14443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[29]:CLK,14475
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[29]:D,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[29]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[29]:Q,14475
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[23]:A,-2023
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[23]:B,-2060
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[23]:C,-2938
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[23]:Y,-2938
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[2]:A,-2181
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[2]:B,-2218
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[2]:C,-3096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[2]:Y,-3096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[11]:A,10042
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[11]:B,15574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[11]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[11]:Y,10042
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[24]:A,17068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[24]:B,17043
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[24]:C,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[24]:D,16861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[24]:Y,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[14]:A,1039
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[14]:B,915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[14]:C,65
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[14]:D,-1171
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[14]:Y,-1171
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI9J4NB[0]:B,16607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI9J4NB[0]:CC,15968
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI9J4NB[0]:P,16607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI9J4NB[0]:S,15968
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI9J4NB[0]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI9J4NB[0]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mimpid_sw_rd_sel_2_0:A,9202
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mimpid_sw_rd_sel_2_0:B,9976
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mimpid_sw_rd_sel_2_0:C,9120
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mimpid_sw_rd_sel_2_0:Y,9120
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/illegal_instr_retr:A,-10161
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/illegal_instr_retr:B,-10175
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/illegal_instr_retr:Y,-10175
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[19]:A,10876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[19]:B,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[19]:C,15259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[19]:D,11776
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[19]:Y,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[15]:A,8596
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[15]:B,9699
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[15]:C,9175
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[15]:Y,8596
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2[27]:A,15775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2[27]:B,15742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2[27]:C,9479
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2[27]:D,7744
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2[27]:Y,7744
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948_1:A,111
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948_1:B,-583
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948_1:C,-756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948_1:D,-933
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948_1:Y,-933
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_a1_0:A,7863
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_a1_0:B,7847
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_a1_0:Y,7847
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][20]:CLK,2347
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][20]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][20]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][20]:Q,2347
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[11]:A,11172
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[11]:B,822
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[11]:C,-2335
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[11]:Y,-2335
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[61]:CLK,14594
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[61]:D,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[61]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[61]:Q,14594
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[26]:A,9217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[26]:B,13380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[26]:C,7762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[26]:D,8737
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[26]:Y,7762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[26]:A,15121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[26]:B,15048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[26]:C,-2506
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[26]:D,12764
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[26]:Y,-2506
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[25]:A,2127
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[25]:B,3142
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[25]:Y,2127
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[39]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[39]:B,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[39]:C,17760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[39]:Y,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78_2[18]:A,10964
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78_2[18]:B,7864
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78_2[18]:C,7093
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78_2[18]:D,6896
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78_2[18]:Y,6896
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dcsr_debugger_rd_sel_7:A,9265
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dcsr_debugger_rd_sel_7:B,9228
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dcsr_debugger_rd_sel_7:Y,9228
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m17:A,5697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m17:B,7341
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m17:C,5515
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m17:D,4621
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m17:Y,4621
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[26]:A,17014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[26]:B,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[26]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[26]:D,15690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[26]:Y,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_25:A,14327
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_25:B,14278
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_25:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_25:P,14278
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_25:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_25:Y3A,14350
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[16]:CLK,13661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[16]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[16]:EN,6541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[16]:Q,13661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[21]:CLK,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[21]:D,11376
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[21]:EN,-12966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[21]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[21]:SLn,-12088
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[62]:CLK,13392
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[62]:D,11569
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[62]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[62]:Q,13392
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[62]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[3]:A,2743
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[3]:B,1900
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[3]:C,2646
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[3]:Y,1900
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_8:A,10175
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_8:B,9781
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_8:C,9726
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_8:CC,11098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_8:D,9979
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_8:P,9726
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_8:S,11098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_8:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_8:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result191_0_a2_0:A,-5193
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result191_0_a2_0:B,-5280
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result191_0_a2_0:C,-5636
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result191_0_a2_0:D,-5384
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result191_0_a2_0:Y,-5636
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[22]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[22]:CLK,16493
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[22]:D,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[22]:EN,-6339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[22]:Q,16493
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0_RNILEQ6KE:A,-11609
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0_RNILEQ6KE:B,-12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0_RNILEQ6KE:C,-12841
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0_RNILEQ6KE:D,-12674
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0_RNILEQ6KE:Y,-12841
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[20]:A,9217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[20]:B,13380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[20]:C,7797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[20]:D,8737
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[20]:Y,7797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[13]:A,-837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[13]:B,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[13]:C,14469
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[13]:Y,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_6[1]:A,15708
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_6[1]:B,13112
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_6[1]:C,13046
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_6[1]:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_6[1]:D,15512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_6[1]:P,13046
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_6[1]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_6[1]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[45]:CLK,14572
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[45]:D,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[45]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[45]:Q,14572
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[25]:A,15251
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[25]:B,16146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[25]:C,9480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[25]:D,14087
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[25]:Y,9480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[29]:CLK,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[29]:D,11376
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[29]:EN,-12949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[29]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[29]:SLn,-12088
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[26]:CLK,15524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[26]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[26]:EN,13092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[26]:Q,15524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[26]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[19]:A,10258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[19]:B,15574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[19]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[19]:Y,10258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_6_inst:CLK,-2476
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_6_inst:D,16312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_6_inst:Q,-2476
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_6_inst:SLn,16763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[17]:A,2557
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[17]:B,3566
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[17]:Y,2557
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_0_sx:A,-11563
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_0_sx:B,-11600
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_0_sx:C,-12862
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_0_sx:D,-12497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_0_sx:Y,-12862
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2115:A,3714
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2115:B,2717
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2115:C,3647
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2115:D,3532
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2115:Y,2717
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[4]:A,17503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[4]:B,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[4]:C,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[4]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr_4[0]:A,127
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr_4[0]:B,-1582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr_4[0]:C,16968
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr_4[0]:D,12317
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr_4[0]:Y,-1582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_mode_exit_i:A,11443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_mode_exit_i:B,9774
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_mode_exit_i:C,16880
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_mode_exit_i:Y,9774
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i[7]:A,8630
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i[7]:B,10038
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i[7]:C,10902
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i[7]:D,9899
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i[7]:Y,8630
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[8]:A,8662
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[8]:B,8601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[8]:C,8374
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[8]:D,8264
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[8]:Y,8264
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[7]:A,17122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[7]:B,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[7]:C,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[7]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[10]:CLK,503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[10]:D,10201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[10]:EN,5697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[10]:Q,503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[10]:SLn,11215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[21]:A,17002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[21]:B,16971
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[21]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[21]:Y,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data[0][0]:CLK,7597
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data[0][0]:D,-4431
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data[0][0]:EN,-7060
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data[0][0]:Q,7597
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_next_iab_rd_alignment_1_sqmuxa_tz:A,14313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_next_iab_rd_alignment_1_sqmuxa_tz:B,11731
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_next_iab_rd_alignment_1_sqmuxa_tz:C,11689
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_next_iab_rd_alignment_1_sqmuxa_tz:D,9901
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_next_iab_rd_alignment_1_sqmuxa_tz:Y,9901
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_8[7]:A,9329
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_8[7]:B,9051
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_8[7]:C,14359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_8[7]:D,10876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_8[7]:Y,9051
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31_2[16]:A,9045
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31_2[16]:B,13496
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31_2[16]:C,9236
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31_2[16]:Y,9045
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[19]:CLK,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[19]:D,14508
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[19]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[19]:Q,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[10]:A,10922
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[10]:B,8598
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[10]:C,12504
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[10]:D,10929
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[10]:Y,8598
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr_1[5]:A,-9241
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr_1[5]:B,5588
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr_1[5]:Y,-9241
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[11]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[11]:CLK,3916
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[11]:D,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[11]:Q,3916
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO[3]:A,6419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO[3]:B,-5158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO[3]:C,8834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO[3]:D,6295
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO[3]:Y,-5158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_22:A,10481
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_22:B,10087
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_22:C,10041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_22:CC,9576
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_22:D,10285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_22:P,10041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_22:S,9576
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_22:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_22:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[15]:A,3661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[15]:B,2900
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[15]:C,1013
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[15]:D,-1529
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[15]:Y,-1529
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2116_9:A,6699
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2116_9:B,5740
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2116_9:C,5689
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2116_9:D,4797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2116_9:Y,4797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[10]:A,15121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[10]:B,15048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[10]:C,-2305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[10]:D,12886
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[10]:Y,-2305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[13]:CLK,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[13]:D,10483
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[13]:EN,-12966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[13]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[13]:SLn,-12088
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[20]:A,10101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[20]:B,8103
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[20]:C,9998
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[20]:Y,8103
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_20_RNO_0:A,8737
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_20_RNO_0:B,-2271
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_20_RNO_0:C,9398
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_20_RNO_0:D,8443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_20_RNO_0:Y,-2271
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_completing_retr_3_0:A,3919
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_completing_retr_3_0:B,1098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_completing_retr_3_0:C,5184
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_completing_retr_3_0:Y,1098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[4]:A,12195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[4]:B,12141
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[4]:C,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[4]:Y,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[14]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[14]:B,15808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[14]:C,14528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[14]:Y,14528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0:A,-3624
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0:B,-2421
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0:C,-1668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0:D,-1762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0:P,10996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0:Y,-3624
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0:Y3A,12212
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_hit/gen_bit_reset.state_val_12_iv_i[0]:A,9357
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_hit/gen_bit_reset.state_val_12_iv_i[0]:B,16101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_hit/gen_bit_reset.state_val_12_iv_i[0]:C,11352
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_hit/gen_bit_reset.state_val_12_iv_i[0]:Y,9357
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/gnt_0[1]:A,-11449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/gnt_0[1]:B,9062
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/gnt_0[1]:C,-7513
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/gnt_0[1]:Y,-11449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[22]:CLK,-3024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[22]:D,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[22]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[22]:Q,-3024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[22]:SLn,-3470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/Tc0_h_En_RNI3T9K8:A,12359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/Tc0_h_En_RNI3T9K8:B,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/Tc0_h_En_RNI3T9K8:Y,12359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[6]:A,7376
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[6]:B,6987
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[6]:C,7273
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[6]:Y,6987
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[24]:A,9479
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[24]:B,9418
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[24]:C,9191
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[24]:D,9090
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[24]:Y,9090
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[27]:A,604
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[27]:B,1344
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[27]:C,1647
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[27]:D,1603
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[27]:Y,604
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[14]:A,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[14]:B,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[14]:C,16041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[14]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[24]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[24]:CLK,11787
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[24]:D,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[24]:EN,-5440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[24]:Q,11787
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[29]:A,9310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[29]:B,8717
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[29]:C,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[29]:D,9080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[29]:Y,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2132:A,3621
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2132:B,3477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2132:C,2667
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2132:D,2493
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2132:Y,2493
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[1]:CLK,-11040
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[1]:D,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[1]:EN,-11601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[1]:Q,-11040
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[1]:SLn,17661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[22]:A,9479
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[22]:B,9418
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[22]:C,9191
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[22]:D,9090
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[22]:Y,9090
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[27]:A,9577
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[27]:B,11394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[27]:Y,9577
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[6]:A,92
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[6]:B,-116
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[6]:C,174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[6]:D,130
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[6]:Y,-116
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_13_RNO:A,11041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_13_RNO:Y,11041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/irq_sw_enable:A,-10032
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/irq_sw_enable:B,-10200
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/irq_sw_enable:C,-9363
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/irq_sw_enable:D,-9405
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/irq_sw_enable:Y,-10200
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[11]:A,17049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[11]:B,16629
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[11]:C,16551
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[11]:D,7817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[11]:Y,7817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIK8G3OA[19]:B,17079
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIK8G3OA[19]:C,12207
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIK8G3OA[19]:CC,12307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIK8G3OA[19]:D,16975
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIK8G3OA[19]:P,12207
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIK8G3OA[19]:S,12307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIK8G3OA[19]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIK8G3OA[19]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[27]:CLK,1412
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[27]:D,16783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[27]:EN,12096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[27]:Q,1412
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/sticky_branch_reg_2:A,186
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/sticky_branch_reg_2:B,-6944
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/sticky_branch_reg_2:C,17749
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/sticky_branch_reg_2:D,7538
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/sticky_branch_reg_2:Y,-6944
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8[20]:A,12061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8[20]:B,12413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8[20]:Y,12061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[12]:A,10207
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[12]:B,15574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[12]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[12]:Y,10207
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[0]:A,17122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[0]:B,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[0]:C,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[0]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[31]:CLK,12587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[31]:D,12203
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[31]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[31]:Q,12587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[31]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[6]:A,-2048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[6]:B,-2085
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[6]:C,-2963
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[6]:Y,-2963
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[10]:A,8766
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[10]:B,8705
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[10]:C,8478
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[10]:D,8366
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[10]:Y,8366
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[1]:A,10634
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[1]:B,10757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[1]:C,5353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[1]:D,7767
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[1]:Y,5353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_2:A,3525
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_2:B,14255
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_2:C,4266
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_2:D,4266
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_2:Y,3525
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_40[8]:A,9156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_40[8]:B,7164
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_40[8]:C,9057
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_40[8]:Y,7164
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[30]:CLK,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[30]:D,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[30]:Q,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[30]:SLn,12296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[15]:A,9175
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[15]:B,13338
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[15]:Y,9175
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[28]:CLK,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[28]:D,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[28]:Q,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[28]:SLn,12296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[24]:A,6977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[24]:B,10641
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[24]:C,7834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[24]:Y,6977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[19]:A,8524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[19]:B,8205
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[19]:C,6809
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[19]:Y,6809
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_res_pos_neg_3:A,13872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_res_pos_neg_3:B,15719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_res_pos_neg_3:C,12100
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_res_pos_neg_3:D,12041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_res_pos_neg_3:Y,12041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[7]:CLK,99
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[7]:D,7391
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[7]:EN,5697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[7]:Q,99
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[7]:SLn,11215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[25]:A,17068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[25]:B,17043
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[25]:C,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[25]:D,16861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[25]:Y,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/next_buff_valid[0]:A,13473
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/next_buff_valid[0]:B,-8455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/next_buff_valid[0]:C,16998
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/next_buff_valid[0]:D,16931
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/next_buff_valid[0]:Y,-8455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[14]:A,1872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[14]:B,1835
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[14]:C,915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[14]:D,1222
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[14]:Y,915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_operand0_mux_sel_0_.m13_2_0:A,5005
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_operand0_mux_sel_0_.m13_2_0:B,3925
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_operand0_mux_sel_0_.m13_2_0:C,7399
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_operand0_mux_sel_0_.m13_2_0:D,5623
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_operand0_mux_sel_0_.m13_2_0:Y,3925
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[12]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[12]:B,15808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[12]:C,14608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[12]:Y,14608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_13:A,10121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_13:B,9727
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_13:C,9681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_13:CC,11186
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_13:D,9925
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_13:P,9681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_13:S,11186
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_13:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_13:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[5]:A,10867
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[5]:B,9471
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[5]:C,15246
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[5]:D,11767
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[5]:Y,9471
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/CFG_1:B,8217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/CFG_1:C,6785
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/CFG_1:IPB,8217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/CFG_1:IPC,6785
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/CFG_1:IPD,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[17]:A,-2083
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[17]:B,-2120
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[17]:C,-2998
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[17]:Y,-2998
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un11_csr_trigger_wr_hzd_de_6:A,8588
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un11_csr_trigger_wr_hzd_de_6:B,8545
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un11_csr_trigger_wr_hzd_de_6:C,8499
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un11_csr_trigger_wr_hzd_de_6:D,8392
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un11_csr_trigger_wr_hzd_de_6:Y,8392
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_23_RNO:A,-2211
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_23_RNO:B,9894
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_23_RNO:C,-1523
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_23_RNO:Y,-2211
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_state[1][0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_state[1][0]:CLK,-11724
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_state[1][0]:D,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_state[1][0]:EN,-6315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_state[1][0]:Q,-11724
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_op[2]:A,-5061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_op[2]:B,-4982
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_op[2]:C,7307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_op[2]:D,6503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_op[2]:Y,-5061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[10]:CLK,14578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[10]:D,10195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[10]:EN,5048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[10]:Q,14578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[10]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[21]:A,14600
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[21]:B,14584
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[21]:C,10970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[21]:D,10876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[21]:Y,10876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[22]:CLK,14371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[22]:D,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[22]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[22]:Q,14371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/un1_ex_retr_pipe_lsu_op_retr:A,-12133
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/un1_ex_retr_pipe_lsu_op_retr:B,12587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/un1_ex_retr_pipe_lsu_op_retr:Y,-12133
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_1[6]:A,7029
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_1[6]:B,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_1[6]:C,7554
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_1[6]:D,6882
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_1[6]:Y,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[2]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[2]:CLK,16399
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[2]:D,-6938
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[2]:EN,-6339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[2]:Q,16399
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pstrb[3]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pstrb[3]:CLK,16861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pstrb[3]:D,-6942
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pstrb[3]:EN,-5267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pstrb[3]:Q,16861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places[4]:A,7839
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places[4]:B,8737
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places[4]:C,8568
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places[4]:Y,7839
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_rd_ptr[0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_rd_ptr[0]:CLK,-13089
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_rd_ptr[0]:D,15084
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_rd_ptr[0]:Q,-13089
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIM7RGL[7]:A,1679
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIM7RGL[7]:B,1642
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIM7RGL[7]:C,729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIM7RGL[7]:D,1036
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIM7RGL[7]:Y,729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_27_0_RNO:A,1812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_27_0_RNO:B,1775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_27_0_RNO:C,1560
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_27_0_RNO:Y,1560
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_35:A,15653
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_35:B,15593
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_35:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_35:P,15593
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_35:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_35:Y3A,15643
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[11]:A,14832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[11]:B,13925
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[11]:C,13039
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[11]:Y,13039
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data[0]_RNI0SU9G[2]:A,5905
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data[0]_RNI0SU9G[2]:B,5872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data[0]_RNI0SU9G[2]:C,5777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data[0]_RNI0SU9G[2]:D,5735
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data[0]_RNI0SU9G[2]:Y,5735
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][2]:CLK,2850
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][2]:D,-151
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][2]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][2]:Q,2850
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[27]:CLK,14455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[27]:D,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[27]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[27]:Q,14455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_2[31]:A,10916
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_2[31]:B,14113
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_2[31]:C,9001
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_2[31]:D,10564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_2[31]:Y,9001
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[29]:A,8524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[29]:B,8205
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[29]:C,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[29]:Y,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_2_RNO:A,11026
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_2_RNO:Y,11026
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_fence:A,2677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_fence:B,2748
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_fence:Y,2677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[4]:A,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[4]:B,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[4]:C,16041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[4]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_iv_1_RNO_0:A,5002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_iv_1_RNO_0:B,5005
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_iv_1_RNO_0:C,4838
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_iv_1_RNO_0:D,4630
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_iv_1_RNO_0:Y,4630
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_emi_req_accepted:A,-3148
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_emi_req_accepted:B,15380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_emi_req_accepted:C,-8498
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_emi_req_accepted:D,-8434
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_emi_req_accepted:Y,-8498
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[0]:A,10265
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[0]:B,14549
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[0]:C,10107
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[0]:D,10982
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[0]:Y,10107
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_21:A,10420
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_21:B,10026
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_21:C,9967
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_21:CC,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_21:D,10224
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_21:P,9967
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_21:S,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_21:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_21:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_9[2]:A,9546
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_9[2]:B,9424
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_9[2]:C,14469
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_9[2]:D,10877
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_9[2]:Y,9424
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[5]:A,10139
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[5]:B,9471
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[5]:C,14478
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[5]:D,10977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[5]:Y,9471
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[13]:A,13968
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[13]:B,13931
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[13]:C,13005
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[13]:D,13312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[13]:Y,13005
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[27]:CLK,11398
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[27]:EN,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[27]:Q,11398
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[27]:SLn,4615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[9]:CLK,15415
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[9]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[9]:EN,13092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[9]:Q,15415
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[9]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[1]:A,8364
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[1]:B,7767
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[1]:Y,7767
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[28]:A,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[28]:B,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[28]:C,16041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[28]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[30]:A,17858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[30]:B,10143
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[30]:C,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[30]:Y,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[6]:A,15251
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[6]:B,16146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[6]:C,9480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[6]:D,14087
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[6]:Y,9480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[29]:CLK,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[29]:D,14391
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[29]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[29]:Q,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[2]:CLK,13059
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[2]:D,10268
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[2]:EN,6578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[2]:Q,13059
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_operand0_mux_sel_0_.m3:A,4826
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_operand0_mux_sel_0_.m3:B,4718
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_operand0_mux_sel_0_.m3:C,5517
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_operand0_mux_sel_0_.m3:Y,4718
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[4]:CLK,15313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[4]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[4]:EN,13092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[4]:Q,15313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[4]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[8]:A,14821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[8]:B,13914
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[8]:C,13032
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[8]:Y,13032
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un174_shifter_result_1_1.CO4:A,8124
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un174_shifter_result_1_1.CO4:B,8903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un174_shifter_result_1_1.CO4:C,8757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un174_shifter_result_1_1.CO4:D,7393
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un174_shifter_result_1_1.CO4:Y,7393
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_19:A,-3449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_19:B,-2983
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_19:C,-2219
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_19:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_19:D,-2324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_19:P,-3449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_19:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_19:Y3A,-2933
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_req_op_cZ[1]:A,-2359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_req_op_cZ[1]:B,1251
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_req_op_cZ[1]:Y,-2359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[1]:A,5582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[1]:B,9884
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[1]:C,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[1]:D,6181
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[1]:Y,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[6]:A,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[6]:B,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[6]:C,7437
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[6]:Y,6757
FAULT_LEDS_obuf[2]/U_IOPAD:D,
FAULT_LEDS_obuf[2]/U_IOPAD:E,
FAULT_LEDS_obuf[2]/U_IOPAD:PAD,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958_8:A,-787
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958_8:B,-1737
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958_8:C,-1761
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958_8:Y,-1761
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[28]:A,14920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[28]:B,14013
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[28]:C,13129
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[28]:Y,13129
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[3]:A,-837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[3]:B,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[3]:C,14469
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[3]:Y,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[0]:A,17014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[0]:B,16982
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[0]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[0]:D,15690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[0]:Y,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/R_DATA_5_inst:CLK,-2957
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/R_DATA_5_inst:D,16314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/R_DATA_5_inst:EN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/R_DATA_5_inst:Q,-2957
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/R_DATA_5_inst:SLn,16775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[5]:A,-837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[5]:B,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[5]:C,14469
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[5]:Y,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv_RNO[8]:A,6371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv_RNO[8]:B,8333
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv_RNO[8]:C,7102
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv_RNO[8]:Y,6371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_5:A,-8613
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_5:B,-8600
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_5:C,-8712
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_5:Y,-8712
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/valid_out:A,-11732
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/valid_out:B,-11833
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/valid_out:C,-11829
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/valid_out:Y,-11833
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[33]:A,11570
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[33]:B,16351
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[33]:C,16285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[33]:Y,11570
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_sel_reg_Z[3]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_sel_reg_Z[3]:CLK,-8371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_sel_reg_Z[3]:D,18564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_sel_reg_Z[3]:EN,12504
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_sel_reg_Z[3]:Q,-8371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[1]:CLK,11259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[1]:D,8990
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[1]:EN,4719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[1]:Q,11259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/un1_interrupt_taken_timer_2:A,9051
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/un1_interrupt_taken_timer_2:B,9033
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/un1_interrupt_taken_timer_2:Y,9033
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_wr_strb[0]:A,16992
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_wr_strb[0]:B,1125
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_wr_strb[0]:C,-6970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_wr_strb[0]:Y,-6970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un7_gpr_rd_rs1_completing_ex_0:A,6249
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un7_gpr_rd_rs1_completing_ex_0:B,10960
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un7_gpr_rd_rs1_completing_ex_0:C,-5331
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un7_gpr_rd_rs1_completing_ex_0:D,6039
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un7_gpr_rd_rs1_completing_ex_0:Y,-5331
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[15]:A,10098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[15]:B,14431
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[15]:C,10926
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[15]:Y,10098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[12]:A,11801
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[12]:B,7818
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[12]:C,15200
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[12]:D,13196
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[12]:Y,7818
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_1_2_RNITKDUQ3:A,-12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_1_2_RNITKDUQ3:B,-11597
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_1_2_RNITKDUQ3:C,-6104
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_1_2_RNITKDUQ3:D,-8246
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_1_2_RNITKDUQ3:Y,-12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_6:A,-7627
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_6:B,-7765
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_6:C,-7831
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_6:D,-8712
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_6:Y,-8712
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_30:A,11294
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_30:B,10899
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_30:C,10851
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_30:CC,10292
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_30:D,11097
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_30:P,11503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_30:S,10292
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_30:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_30:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[24]:A,14596
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[24]:B,14580
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[24]:C,10966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[24]:D,10872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[24]:Y,10872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_3[1]:A,6712
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_3[1]:B,6644
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_3[1]:C,5735
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_3[1]:D,5636
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_3[1]:Y,5636
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_10:A,14267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_10:B,14218
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_10:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_10:P,14218
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_10:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_10:Y3A,14267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[3]:CLK,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[3]:D,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[3]:Q,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[3]:SLn,12296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[30]:A,17503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[30]:B,16576
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[30]:C,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[30]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_bcu_op_sel_iv_1_2:A,4775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_bcu_op_sel_iv_1_2:B,4826
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_bcu_op_sel_iv_1_2:Y,4775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_22:A,14163
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_22:B,14130
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_22:C,14064
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_22:D,14022
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_22:Y,14022
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[8]:A,4200
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[8]:B,12198
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[8]:C,5010
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[8]:Y,4200
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[10]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[10]:CLK,16389
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[10]:D,-6938
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[10]:EN,-6339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[10]:Q,16389
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_12:A,10170
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_12:B,9776
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_12:C,9730
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_12:CC,11195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_12:D,9974
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_12:P,9730
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_12:S,11195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_12:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_12:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mimpid_sw_rd_sel_3:A,10084
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mimpid_sw_rd_sel_3:B,10062
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mimpid_sw_rd_sel_3:Y,10062
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIC19OO3[11]:B,8585
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIC19OO3[11]:C,9349
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIC19OO3[11]:CC,8475
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIC19OO3[11]:D,9244
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIC19OO3[11]:P,8585
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIC19OO3[11]:S,8475
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIC19OO3[11]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIC19OO3[11]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:CC[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:CC[10],-2305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:CC[11],-2335
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:CC[1],-1048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:CC[2],-2002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:CC[3],-2208
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:CC[4],-2259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:CC[5],-2287
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:CC[6],-2228
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:CC[7],-2274
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:CC[8],-2309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:CC[9],-2252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:CO,-2533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:P[0],-1523
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:P[10],-2376
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:P[11],-2315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:P[1],-2533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:P[2],-2444
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:P[3],-2400
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:P[4],-2460
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:P[5],-2376
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:P[6],-2412
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:P[7],-2441
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:P[8],-2375
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:P[9],-2345
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:Y3A[0],55
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:Y3A[10],189
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:Y3A[11],251
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:Y3A[1],64
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:Y3A[2],133
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:Y3A[3],128
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:Y3A[4],135
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:Y3A[5],198
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:Y3A[6],107
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:Y3A[7],126
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:Y3A[8],199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:Y3A[9],166
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:Y3[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:Y3[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:Y3[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0:Y3[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_4:A,2784
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_4:B,13514
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_4:C,3525
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_4:D,3525
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_4:Y,2784
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_39[30]:A,7861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_39[30]:B,8506
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_39[30]:Y,7861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[6]:CLK,1015
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[6]:D,10992
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[6]:EN,6487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[6]:Q,1015
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[6]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr_RNI53EDB[0]:A,10986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr_RNI53EDB[0]:B,16284
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr_RNI53EDB[0]:Y,10986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_0:A,3459
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_0:B,14189
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_0:C,4200
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_0:D,4200
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_0:Y,3459
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv_RNO[0]:A,5206
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv_RNO[0]:B,5638
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv_RNO[0]:C,-5121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv_RNO[0]:Y,-5121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948_15:A,-1644
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948_15:B,-1737
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948_15:C,-1686
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948_15:D,-1826
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948_15:Y,-1826
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[26]:A,7670
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[26]:B,-2506
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[26]:C,16721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[26]:D,15729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[26]:Y,-2506
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0:A,882
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0:B,748
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0:C,1366
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0:D,1433
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0:P,748
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0:Y,3118
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0:Y3A,784
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[17]:A,8242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[17]:B,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[17]:C,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[17]:D,16946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[17]:Y,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_access_mem_error_u_1_0:A,6537
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_access_mem_error_u_1_0:B,6312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_access_mem_error_u_1_0:C,1127
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_access_mem_error_u_1_0:D,1969
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_access_mem_error_u_1_0:Y,1127
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[26]:CLK,1512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[26]:D,16783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[26]:EN,12096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[26]:Q,1512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_a2_c_s_0_RNIC83HV:A,-7021
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_a2_c_s_0_RNIC83HV:B,-12111
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_a2_c_s_0_RNIC83HV:C,687
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_a2_c_s_0_RNIC83HV:D,-2470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_a2_c_s_0_RNIC83HV:Y,-12111
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.un83_rv32i_dec_gpr_wr_valid:A,4747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.un83_rv32i_dec_gpr_wr_valid:B,4692
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.un83_rv32i_dec_gpr_wr_valid:C,4593
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.un83_rv32i_dec_gpr_wr_valid:D,3824
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.un83_rv32i_dec_gpr_wr_valid:Y,3824
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[11]:A,16078
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[11]:B,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[11]:C,16713
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[11]:D,15981
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[11]:Y,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug.debug_mode6:A,8874
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug.debug_mode6:B,16549
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug.debug_mode6:Y,8874
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_wr_byte_en[2]:A,6917
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_wr_byte_en[2]:B,6858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_wr_byte_en[2]:C,6216
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_wr_byte_en[2]:D,6638
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_wr_byte_en[2]:Y,6216
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[5]:A,13922
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[5]:B,13885
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[5]:C,12969
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[5]:D,13276
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[5]:Y,12969
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[25]:A,6397
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[25]:B,10641
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[25]:C,7900
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[25]:Y,6397
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_4_RNO:A,-2460
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_4_RNO:B,9645
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_4_RNO:C,-1772
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_4_RNO:Y,-2460
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:CC[0],12336
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:CC[10],11972
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:CC[11],11939
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:CC[1],12290
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:CC[2],12256
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:CC[3],12309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:CC[4],12258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:CC[5],12229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:CC[6],12285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:CC[7],12236
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:CC[8],12203
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:CC[9],12260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:CI,11944
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:CO,11570
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:P[0],12215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:P[10],11570
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:P[11],11629
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:P[1],12152
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:P[2],12247
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:P[3],12285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:P[4],12225
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:P[5],12315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:P[6],12273
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:P[7],12244
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:P[8],12311
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:P[9],11605
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:Y3A[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:Y3A[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:Y3A[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:Y3A[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:Y3A[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:Y3A[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:Y3A[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:Y3A[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:Y3A[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:Y3A[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:Y3A[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:Y3A[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:Y3[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:Y3[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:Y3[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2:Y3[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1[25]:A,11001
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1[25]:B,9003
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1[25]:C,10898
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1[25]:Y,9003
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[3]:A,15121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[3]:B,15048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[3]:C,-2208
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[3]:D,13112
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[3]:Y,-2208
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[22]:A,7122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[22]:B,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[22]:C,16041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[22]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:CC[0],8477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:CC[10],8445
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:CC[11],8476
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:CC[1],8372
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:CC[2],8427
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:CC[3],8524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:CC[4],8413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:CC[5],8468
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:CC[6],8488
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:CC[7],8412
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:CC[8],8443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:CC[9],8530
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:CI,8366
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:CO,8366
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:P[0],8533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:P[10],8628
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:P[11],8689
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:P[1],8470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:P[2],8564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:P[3],8603
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:P[4],8543
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:P[5],8633
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:P[6],8591
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:P[7],8562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:P[8],8629
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:P[9],8663
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:Y3A[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:Y3A[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:Y3A[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:Y3A[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:Y3A[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:Y3A[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:Y3A[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:Y3A[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:Y3A[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:Y3A[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:Y3A[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:Y3A[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:Y3[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:Y3[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:Y3[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_1:Y3[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_0_0_a2[5]:A,15789
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_0_0_a2[5]:B,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_0_0_a2[5]:C,15935
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_0_0_a2[5]:Y,15789
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[34]:A,15465
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[34]:B,16344
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[34]:C,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[34]:D,15601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[34]:Y,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[17]:A,15121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[17]:B,15048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[17]:C,-2385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[17]:D,12841
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[17]:Y,-2385
LED_PATTERN_obuf[4]/U_IOTRI:D,2048
LED_PATTERN_obuf[4]/U_IOTRI:DOUT,2048
LED_PATTERN_obuf[4]/U_IOTRI:EOUT,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIUFVHBG[29]:B,17160
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIUFVHBG[29]:C,12273
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIUFVHBG[29]:CC,12285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIUFVHBG[29]:D,17052
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIUFVHBG[29]:P,12273
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIUFVHBG[29]:S,12285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIUFVHBG[29]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIUFVHBG[29]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_0[13]:A,7572
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_0[13]:B,6782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_0[13]:C,7632
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_0[13]:Y,6782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[17]:A,14846
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[17]:B,13939
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[17]:C,13046
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[17]:Y,13046
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][14]:CLK,2954
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][14]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][14]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][14]:Q,2954
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_0[0]:A,-5434
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_0[0]:B,-6471
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_0[0]:C,-12700
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_0[0]:D,-6712
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_0[0]:Y,-12700
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[26]:A,12151
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[26]:B,12097
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[26]:C,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[26]:Y,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][8]:CLK,2243
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][8]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][8]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][8]:Q,2243
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[3]:A,3504
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[3]:B,2743
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[3]:C,856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[3]:D,-1686
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[3]:Y,-1686
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pstrb[0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pstrb[0]:CLK,16861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pstrb[0]:D,-5988
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pstrb[0]:EN,-5267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pstrb[0]:Q,16861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp[6]:A,-1603
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp[6]:B,394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp[6]:Y,-1603
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count[0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count[0]:CLK,1119
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count[0]:D,-11009
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count[0]:Q,1119
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_2_iv[12]:A,5558
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_2_iv[12]:B,6468
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_2_iv[12]:C,8909
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_2_iv[12]:Y,5558
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[4]:A,15203
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[4]:B,16096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[4]:C,10105
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[4]:D,14037
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[4]:Y,10105
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_timer/interrupt_taken_0_N_3L4:A,-8204
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_timer/interrupt_taken_0_N_3L4:B,-9765
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_timer/interrupt_taken_0_N_3L4:C,-8174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_timer/interrupt_taken_0_N_3L4:Y,-9765
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/un4_bcu_op_completing_ex_0_RNIJRJ4D:A,852
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/un4_bcu_op_completing_ex_0_RNIJRJ4D:B,-6879
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/un4_bcu_op_completing_ex_0_RNIJRJ4D:C,6455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/un4_bcu_op_completing_ex_0_RNIJRJ4D:D,5481
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/un4_bcu_op_completing_ex_0_RNIJRJ4D:Y,-6879
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_10_0_RNO:A,1276
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_10_0_RNO:B,1239
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_10_0_RNO:C,1024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_10_0_RNO:Y,1024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[8]:A,24
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[8]:B,764
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[8]:C,1059
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[8]:D,1015
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[8]:Y,24
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic851_4:A,5110
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic851_4:B,4273
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic851_4:C,3399
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic851_4:Y,3399
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dpc_debugger_rd_sel_1:A,9218
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dpc_debugger_rd_sel_1:B,9232
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dpc_debugger_rd_sel_1:Y,9218
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNISUK9P[29]:A,315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNISUK9P[29]:B,-535
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNISUK9P[29]:C,1088
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNISUK9P[29]:Y,-535
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[26]:A,14840
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[26]:B,13933
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[26]:C,13051
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[26]:Y,13051
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_5:CC[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_5:CC[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_5:CC[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_5:CC[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_5:CC[4],15182
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_5:CI,15182
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_5:P[0],15738
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_5:P[1],15688
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_5:P[2],15768
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_5:P[3],15938
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_5:P[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_5:Y3A[0],15751
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_5:Y3A[1],15760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_5:Y3A[2],15829
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_5:Y3A[3],15979
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_5:Y3A[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_5:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_5:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_5:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_5:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_5:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[17]:A,17068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[17]:B,17037
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[17]:C,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[17]:D,16861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[17]:Y,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[31]:CLK,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[31]:D,11336
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[31]:EN,-12949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[31]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[31]:SLn,-12088
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a2_7:A,11699
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a2_7:B,11672
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a2_7:C,11591
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a2_7:D,11541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a2_7:Y,11541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[17]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[17]:CLK,16486
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[17]:D,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[17]:EN,-6339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[17]:Q,16486
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_28_RNO:A,-2239
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_28_RNO:B,9866
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_28_RNO:C,-1551
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_28_RNO:Y,-2239
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[15]:A,-2137
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[15]:B,-2174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[15]:C,-3052
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[15]:Y,-3052
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8[28]:A,12061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8[28]:B,12413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8[28]:Y,12061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[10]:A,8704
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[10]:B,8395
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[10]:C,9223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[10]:D,7670
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[10]:Y,7670
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[20]:A,9479
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[20]:B,9418
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[20]:C,9191
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[20]:D,9090
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[20]:Y,9090
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[5]:CLK,15631
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[5]:D,9577
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[5]:EN,11117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[5]:Q,15631
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[5]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[21]:A,5544
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[21]:B,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[21]:C,7195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[21]:D,6238
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[21]:Y,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[3]:A,1264
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[3]:B,2097
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[3]:Y,1264
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[4]:CLK,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[4]:D,-2259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[4]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[4]:Q,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[4]:SLn,4675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_wr_strb[0]:A,-8455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_wr_strb[0]:B,16271
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_wr_strb[0]:Y,-8455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_1_2_1:A,-8682
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_1_2_1:B,-8970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_1_2_1:C,-7935
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_1_2_1:D,-8077
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_1_2_1:Y,-8970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[1].buff_valid[1]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[1].buff_valid[1]:CLK,116
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[1].buff_valid[1]:D,-7716
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[1].buff_valid[1]:Q,116
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3_1[30]:A,11747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3_1[30]:B,11710
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3_1[30]:C,8569
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3_1[30]:D,9611
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3_1[30]:Y,8569
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[21]:A,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[21]:B,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[21]:Y,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un5_instr_inhibit_ex_0:A,-9108
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un5_instr_inhibit_ex_0:B,-8414
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un5_instr_inhibit_ex_0:C,-9365
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un5_instr_inhibit_ex_0:Y,-9365
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[29]:CLK,-2920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[29]:D,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[29]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[29]:Q,-2920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[29]:SLn,-3470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dpc_debugger_rd_sel_2_0:A,9314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dpc_debugger_rd_sel_2_0:B,9325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dpc_debugger_rd_sel_2_0:C,10037
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dpc_debugger_rd_sel_2_0:D,9228
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dpc_debugger_rd_sel_2_0:Y,9228
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[0]:CLK,16393
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[0]:D,-6831
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[0]:EN,-6339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[0]:Q,16393
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNICKJ908[18]:B,6696
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNICKJ908[18]:C,11457
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNICKJ908[18]:CC,6577
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNICKJ908[18]:D,11363
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNICKJ908[18]:P,6696
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNICKJ908[18]:S,6577
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNICKJ908[18]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNICKJ908[18]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un28_next_quotient_2:A,16033
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un28_next_quotient_2:B,15992
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un28_next_quotient_2:Y,15992
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[7]:A,8218
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[7]:B,6734
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[7]:C,-67
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[7]:D,-2274
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[7]:Y,-2274
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2115_RNISQ1Q8:A,6300
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2115_RNISQ1Q8:B,6488
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2115_RNISQ1Q8:Y,6300
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/last_iab_rd_alignment15:A,-11113
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/last_iab_rd_alignment15:B,-2431
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/last_iab_rd_alignment15:Y,-11113
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_read:A,11685
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_read:B,16138
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_read:Y,11685
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/wr_en_data_or:A,8587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/wr_en_data_or:B,5198
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/wr_en_data_or:C,14408
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/wr_en_data_or:D,9459
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/wr_en_data_or:Y,5198
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/stage_ready_ex_2_RNIDDF8Q:A,17749
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/stage_ready_ex_2_RNIDDF8Q:B,17581
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/stage_ready_ex_2_RNIDDF8Q:C,12475
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/stage_ready_ex_2_RNIDDF8Q:D,-11995
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/stage_ready_ex_2_RNIDDF8Q:Y,-11995
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[26]:A,17080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[26]:B,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[26]:C,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[26]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[26]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[7]:CLK,1090
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[7]:D,10986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[7]:EN,6487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[7]:Q,1090
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[7]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.un3_apb_int_sel_0_a2:A,11734
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.un3_apb_int_sel_0_a2:B,11701
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.un3_apb_int_sel_0_a2:C,11635
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.un3_apb_int_sel_0_a2:D,11593
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.un3_apb_int_sel_0_a2:Y,11593
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_alu_op_sel_ex7_RNINIAL2:A,-13476
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_alu_op_sel_ex7_RNINIAL2:B,-12757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_alu_op_sel_ex7_RNINIAL2:Y,-13476
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_27_0:A,1560
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_27_0:B,2355
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_27_0:C,604
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_27_0:CC,560
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_27_0:P,604
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_27_0:S,560
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_27_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_27_0:Y3A,617
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_11:A,10227
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_11:B,9833
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_11:C,9782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_11:CC,10434
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_11:D,10031
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_11:P,9782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_11:S,10434
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_11:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_11:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[3]:A,6916
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[3]:B,10641
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[3]:C,6817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[3]:Y,6817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_bcu_op_sel_iv_1_2_0:A,5747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_bcu_op_sel_iv_1_2_0:B,5894
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_bcu_op_sel_iv_1_2_0:C,7401
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_bcu_op_sel_iv_1_2_0:D,7277
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_bcu_op_sel_iv_1_2_0:Y,5747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[23]:A,2858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[23]:B,10803
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[23]:C,3623
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[23]:Y,2858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[39]:CLK,14521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[39]:D,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[39]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[39]:Q,14521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[29]:A,2921
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[29]:B,1057
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[29]:C,3547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[29]:Y,1057
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[12]:A,1887
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[12]:B,1044
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[12]:C,1790
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[12]:Y,1044
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[5]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[5]:B,16928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[5]:C,-2287
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[5]:D,4707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[5]:Y,-2287
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[59]:CLK,12312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[59]:D,1804
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[59]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[59]:Q,12312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[59]:SLn,-313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/gnt_0_a3[1]:A,-8371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/gnt_0_a3[1]:B,8228
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/gnt_0_a3[1]:Y,-8371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0:A,-11020
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0:B,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0:C,-10329
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0:Y,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_state_valid_fast[1]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_state_valid_fast[1]:CLK,-9742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_state_valid_fast[1]:D,-6970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_state_valid_fast[1]:Q,-9742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][23]:CLK,3084
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][23]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][23]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][23]:Q,3084
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[4]:A,1617
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[4]:B,1569
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[4]:C,351
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[4]:D,-673
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[4]:Y,-673
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_bit_reset.state_val[0]:CLK,-10014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_bit_reset.state_val[0]:D,9490
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_bit_reset.state_val[0]:EN,6697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_bit_reset.state_val[0]:Q,-10014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_bit_reset.state_val[0]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_29_0:A,5817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_29_0:B,5751
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_29_0:C,5686
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_29_0:Y,5686
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_15:A,-11416
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_15:B,-11453
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_15:C,-11519
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_15:D,-11563
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_15:Y,-11563
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv[0]:A,6300
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv[0]:B,4775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv[0]:C,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv[0]:D,-5231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv[0]:Y,-5231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_15:A,12847
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_15:B,12809
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_15:C,2821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_15:D,2821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_15:Y,2821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul_ack_RNI6I7RD:A,8429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul_ack_RNI6I7RD:B,17586
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul_ack_RNI6I7RD:C,-313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul_ack_RNI6I7RD:D,4479
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul_ack_RNI6I7RD:Y,-313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[31]:A,2803
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[31]:B,3818
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[31]:Y,2803
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_instr_inhibit_ex:A,-9365
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_instr_inhibit_ex:B,-10169
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_instr_inhibit_ex:C,-7661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_instr_inhibit_ex:D,-10360
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_instr_inhibit_ex:Y,-10360
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[31]:A,-3336
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[31]:B,-3373
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[31]:C,-3779
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[31]:D,-3884
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[31]:Y,-3884
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[30]:CLK,-2221
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[30]:D,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[30]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[30]:Q,-2221
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[31]:CLK,11805
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[31]:D,8426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[31]:EN,4719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[31]:Q,11805
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/un9_bcu_op_completing_ex_0:A,-628
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/un9_bcu_op_completing_ex_0:B,-5763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/un9_bcu_op_completing_ex_0:C,-4943
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/un9_bcu_op_completing_ex_0:Y,-5763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[17]:CLK,-1168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[17]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[17]:EN,12096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[17]:Q,-1168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[30]:A,8524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[30]:B,7927
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[30]:Y,7927
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div.div_finish:A,-10061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div.div_finish:B,-12494
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div.div_finish:C,-991
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div.div_finish:Y,-12494
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[4]:A,-2085
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[4]:B,-2122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[4]:C,-3000
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[4]:Y,-3000
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[31]:CLK,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[31]:D,14381
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[31]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[31]:Q,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[7]:A,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[7]:B,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[7]:Y,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[59]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[59]:B,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[59]:C,17760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[59]:Y,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[1]:A,3482
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[1]:B,2557
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[1]:C,1698
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[1]:Y,1698
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gpr_wr_data_retr_3_2[2]:A,15773
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gpr_wr_data_retr_3_2[2]:B,15740
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gpr_wr_data_retr_3_2[2]:C,9438
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gpr_wr_data_retr_3_2[2]:D,8512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gpr_wr_data_retr_3_2[2]:Y,8512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[26]:A,-632
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[26]:B,-1632
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[26]:C,256
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[26]:Y,-1632
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[20]:A,15392
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[20]:B,1752
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[20]:C,762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[20]:D,-2455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[20]:Y,-2455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4950_1:A,4854
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4950_1:B,4067
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4950_1:C,5462
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4950_1:D,5325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4950_1:Y,4067
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[17]:CLK,1526
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[17]:D,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[17]:EN,6547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[17]:Q,1526
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_1_0[9]:A,7722
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_1_0[9]:B,-6938
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_1_0[9]:C,16881
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_1_0[9]:D,17307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_1_0[9]:Y,-6938
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[1]:A,1785
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[1]:B,15355
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[1]:C,-1873
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[1]:D,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[1]:Y,-1873
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_0_i_m2_i_m2[9]:A,17014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_0_i_m2_i_m2[9]:B,16965
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_0_i_m2_i_m2[9]:C,16881
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_0_i_m2_i_m2[9]:Y,16881
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[11]:A,17122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[11]:B,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[11]:C,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[11]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8[22]:A,12061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8[22]:B,12413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8[22]:Y,12061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[8]:A,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[8]:B,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[8]:C,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[8]:D,720
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[8]:Y,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[14]:CLK,15420
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[14]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[14]:EN,13092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[14]:Q,15420
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[14]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[2]:A,8218
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[2]:B,6963
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[2]:C,-67
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[2]:D,-2002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[2]:Y,-2002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/dummy_target_i_resp_valid:A,196
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/dummy_target_i_resp_valid:B,-720
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/dummy_target_i_resp_valid:C,116
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/dummy_target_i_resp_valid:D,72
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/dummy_target_i_resp_valid:Y,-720
LED_PATTERN_obuf[1]/U_IOPAD:D,2042
LED_PATTERN_obuf[1]/U_IOPAD:E,
LED_PATTERN_obuf[1]/U_IOPAD:PAD,2042
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[6]:A,17056
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[6]:B,16636
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[6]:C,16558
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[6]:D,6785
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[6]:Y,6785
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[18]:A,15102
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[18]:B,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[18]:C,16858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[18]:D,14819
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[18]:Y,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[10]:CLK,-3128
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[10]:D,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[10]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[10]:Q,-3128
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[10]:SLn,-3470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_1[1]:A,5849
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_1[1]:B,5808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_1[1]:C,5734
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_1[1]:D,5636
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_1[1]:Y,5636
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3[4]:A,6876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3[4]:B,12944
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3[4]:C,10906
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3[4]:Y,6876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[19]:A,10982
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[19]:B,7747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[19]:C,12416
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[19]:D,11541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[19]:Y,7747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[3]:A,-1686
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[3]:B,1900
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[3]:C,-167
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[3]:Y,-1686
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[14]:A,16610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[14]:B,14865
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[14]:C,9593
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[14]:D,8581
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[14]:Y,8581
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[19]:A,7289
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[19]:B,12743
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[19]:C,7007
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[19]:D,6655
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[19]:Y,6655
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[0]:CLK,964
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[0]:D,10220
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[0]:EN,5697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[0]:Q,964
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[0]:SLn,11215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_mux_sel_iv[1]:A,-3990
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_mux_sel_iv[1]:B,5653
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_mux_sel_iv[1]:C,-5899
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_mux_sel_iv[1]:D,-4387
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_mux_sel_iv[1]:Y,-5899
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:CC[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:CC[10],6657
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:CC[11],6627
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:CC[1],6963
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:CC[2],6929
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:CC[3],6754
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:CC[4],6703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:CC[5],6675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:CC[6],6734
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:CC[7],6688
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:CC[8],6653
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:CC[9],6710
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:CO,6429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:P[0],6492
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:P[10],6587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:P[11],6647
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:P[1],6429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:P[2],6529
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:P[3],6562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:P[4],6502
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:P[5],6592
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:P[6],6550
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:P[7],6521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:P[8],6587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:P[9],6622
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:Y3A[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:Y3A[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:Y3A[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:Y3A[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:Y3A[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:Y3A[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:Y3A[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:Y3A[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:Y3A[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:Y3A[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:Y3A[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:Y3A[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:Y3[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:Y3[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:Y3[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_0:Y3[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[1]:A,17002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[1]:B,16971
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[1]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[1]:Y,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4919_1_0:A,3846
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4919_1_0:B,3805
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4919_1_0:C,3656
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4919_1_0:D,3661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4919_1_0:Y,3656
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_10:A,-2376
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_10:B,10838
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_10:C,12125
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_10:CC,-2305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_10:D,131
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_10:P,-2376
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_10:S,-2305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_10:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_10:Y3A,189
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[20]:CLK,12905
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[20]:D,9351
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[20]:EN,5048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[20]:Q,12905
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[20]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[1]:A,10038
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[1]:B,14399
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[1]:C,10876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[1]:Y,10038
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_6[0]:A,4802
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_6[0]:B,8390
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_6[0]:C,5485
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_6[0]:Y,4802
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[18]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[18]:B,15808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[18]:C,14555
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[18]:Y,14555
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_valid[0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_valid[0]:CLK,-13448
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_valid[0]:D,1123
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_valid[0]:Q,-13448
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_1_RNO[1]:A,6419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_1_RNO[1]:B,8216
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_1_RNO[1]:Y,6419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[27]:CLK,14486
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[27]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[27]:EN,6541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[27]:Q,14486
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand1_mux_sel_1_iv[1]:A,6609
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand1_mux_sel_1_iv[1]:B,7364
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand1_mux_sel_1_iv[1]:C,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand1_mux_sel_1_iv[1]:D,-4387
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand1_mux_sel_1_iv[1]:Y,-4387
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[21]:A,8997
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[21]:B,8608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[21]:C,8894
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[21]:Y,8608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_Tc0_l_En_0_a3_RNILCH8K:A,12476
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_Tc0_l_En_0_a3_RNILCH8K:B,13401
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_Tc0_l_En_0_a3_RNILCH8K:C,12296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_Tc0_l_En_0_a3_RNILCH8K:D,12347
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_Tc0_l_En_0_a3_RNILCH8K:Y,12296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_a2_2_1[0]:A,-5760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_a2_2_1[0]:B,-5446
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_a2_2_1[0]:Y,-5760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_RNO[0]:A,9271
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_RNO[0]:B,7324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_RNO[0]:C,6300
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_RNO[0]:Y,6300
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[4]:A,14824
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[4]:B,13917
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[4]:C,13033
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[4]:Y,13033
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[9]:A,-1529
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[9]:B,2057
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[9]:C,-14
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[9]:Y,-1529
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[18]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[18]:CLK,11734
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[18]:D,-6856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[18]:EN,-5440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[18]:Q,11734
FAULT_LEDS_obuf[2]/U_IOTRI:DOUT,
FAULT_LEDS_obuf[2]/U_IOTRI:EOUT,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[15]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[15]:B,15808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[15]:C,14581
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[15]:Y,14581
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[10]:A,8346
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[10]:B,8027
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[10]:C,6949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[10]:Y,6949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[17]:CLK,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[17]:D,14507
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[17]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[17]:Q,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2122_4:A,1216
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2122_4:B,1195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2122_4:Y,1195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data[24]:A,13682
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data[24]:B,11673
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data[24]:C,10115
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data[24]:Y,10115
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_emi_req_valid:A,-11741
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_emi_req_valid:B,-11658
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_emi_req_valid:C,6011
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_emi_req_valid:D,5002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_emi_req_valid:Y,-11741
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[14]:A,10131
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[14]:B,8127
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[14]:C,10028
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[14]:Y,8127
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[0]:CLK,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[0]:D,-4269
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[0]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[0]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[15]:A,10168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[15]:B,10125
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[15]:C,8098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[15]:Y,8098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[6]:A,15778
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[6]:B,15745
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[6]:C,9495
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[6]:D,6785
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[6]:Y,6785
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[1]:A,9944
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[1]:B,7489
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[1]:C,15210
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[1]:D,13202
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[1]:Y,7489
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][22]:CLK,2402
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][22]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][22]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][22]:Q,2402
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_4_1:A,9249
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_4_1:B,6450
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_4_1:C,10009
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_4_1:D,9131
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_4_1:Y,6450
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[1]:A,14529
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[1]:B,14509
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[1]:C,10955
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[1]:D,10922
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[1]:Y,10922
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[9]:A,8559
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[9]:B,8498
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[9]:C,8271
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[9]:D,8165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[9]:Y,8165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_16_RNO:A,11114
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_16_RNO:Y,11114
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[3]:A,9390
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[3]:B,13751
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[3]:C,10384
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[3]:Y,9390
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[6]:A,15102
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[6]:B,9480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[6]:C,16858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[6]:D,14819
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[6]:Y,9480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[14]:A,-1765
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[14]:B,-1911
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[14]:C,-1171
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[14]:D,-1257
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[14]:Y,-1911
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[17]:A,3496
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[17]:B,11441
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[17]:C,4261
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[17]:Y,3496
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_2_tz_0:A,-8322
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_2_tz_0:B,-8379
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_2_tz_0:C,-8524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_2_tz_0:D,-8444
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_2_tz_0:Y,-8524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[8]:A,15102
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[8]:B,10148
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[8]:C,16858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[8]:D,14819
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[8]:Y,10148
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_0_inst:CLK,-3311
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_0_inst:D,16331
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_0_inst:EN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_0_inst:Q,-3311
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_0_inst:SLn,16763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/wr_en_data:A,9184
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/wr_en_data:B,6547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/wr_en_data:C,17420
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/wr_en_data:D,14901
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/wr_en_data:Y,6547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[13]:A,-2521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[13]:B,1065
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[13]:C,-1002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[13]:Y,-2521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[7]:A,2321
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[7]:B,2284
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[7]:C,1374
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[7]:D,1681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[7]:Y,1374
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[30]:A,8242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[30]:B,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[30]:C,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[30]:D,16946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[30]:Y,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_sel_ex[1]:CLK,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_sel_ex[1]:D,-5165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_sel_ex[1]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_sel_ex[1]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[8]:A,17002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[8]:B,16971
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[8]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[8]:Y,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_req_ready_1_1:A,2244
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_req_ready_1_1:B,8205
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_req_ready_1_1:C,-11449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_req_ready_1_1:D,-8371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_req_ready_1_1:Y,-11449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a4_1_0_0[2]:A,6454
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a4_1_0_0[2]:B,8100
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a4_1_0_0[2]:Y,6454
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[18]:A,2784
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[18]:B,10729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[18]:C,3549
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[18]:Y,2784
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[20]:A,8524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[20]:B,8205
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[20]:C,6903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[20]:Y,6903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_4_0_RNO:A,979
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_4_0_RNO:B,942
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_4_0_RNO:C,727
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_4_0_RNO:Y,727
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[1]:A,-736
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[1]:B,-773
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[1]:C,-1678
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[1]:D,-1364
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[1]:Y,-1678
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[7]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[7]:B,16928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[7]:C,-2274
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[7]:D,4707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[7]:Y,-2274
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[3]:A,8509
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[3]:B,6782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[3]:C,13653
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[3]:D,11643
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[3]:Y,6782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[29]:A,3058
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[29]:B,3758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[29]:Y,3058
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[19]:A,17056
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[19]:B,16636
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[19]:C,16558
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[19]:D,7747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[19]:Y,7747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[23]:CLK,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[23]:D,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[23]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[23]:Q,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex:A,-11705
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex:B,-11028
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex:C,-11063
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex:D,-11995
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex:Y,-11995
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[23]:A,8174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[23]:B,6510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[23]:C,-111
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[23]:D,-2482
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[23]:Y,-2482
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[8]:CLK,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[8]:D,14656
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[8]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[8]:Q,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIM17NLE[26]:B,17172
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIM17NLE[26]:C,12285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIM17NLE[26]:CC,12309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIM17NLE[26]:D,17064
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIM17NLE[26]:P,12285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIM17NLE[26]:S,12309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIM17NLE[26]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIM17NLE[26]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[13]:A,15251
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[13]:B,16146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[13]:C,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[13]:D,14087
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[13]:Y,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_1_8:A,1790
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_1_8:B,1749
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_1_8:C,782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_1_8:D,1285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_1_8:Y,782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate[12]:A,-764
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate[12]:B,-719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate[12]:Y,-764
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[0]:A,6601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[0]:B,6564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[0]:C,5659
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[0]:D,5967
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[0]:Y,5659
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_emi_req_valid_1:A,5345
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_emi_req_valid_1:B,5070
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_emi_req_valid_1:C,4376
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_emi_req_valid_1:D,-11741
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_emi_req_valid_1:Y,-11741
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_3:A,10140
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_3:B,9752
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_3:C,9706
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_3:CC,9820
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_3:D,9944
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_3:P,9706
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_3:S,9820
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_3:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_3:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[5]:A,17503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[5]:B,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[5]:C,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[5]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[27]:A,-2132
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[27]:B,-2169
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[27]:C,-3047
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[27]:Y,-3047
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[23]:CLK,11452
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[23]:D,8555
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[23]:EN,4719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[23]:Q,11452
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[15]:CLK,14578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[15]:D,10195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[15]:EN,5048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[15]:Q,14578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[15]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_22:A,-12862
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_22:B,-12273
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_22:C,-12552
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_22:D,-12596
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_22:Y,-12862
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[32]:CLK,14446
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[32]:D,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[32]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[32]:Q,14446
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[9]:A,17014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[9]:B,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[9]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[9]:D,15690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[9]:Y,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_1_1:A,-6987
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_1_1:B,-7118
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_1_1:C,-7934
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_1_1:D,-8246
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_1_1:Y,-8246
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i_o3[7]:A,10284
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i_o3[7]:B,10282
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i_o3[7]:C,6782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i_o3[7]:D,7728
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i_o3[7]:Y,6782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_rd_ptr_0_fast[0]:A,17846
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_rd_ptr_0_fast[0]:B,17817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_rd_ptr_0_fast[0]:C,15167
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_rd_ptr_0_fast[0]:D,17652
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_rd_ptr_0_fast[0]:Y,15167
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[20]:A,7195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[20]:B,9748
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[20]:Y,7195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[6]:A,10876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[6]:B,9480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[6]:C,15259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[6]:D,11776
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[6]:Y,9480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[28]:A,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[28]:B,10641
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[28]:C,7905
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[28]:Y,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[17]:CLK,14478
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[17]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[17]:EN,6541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[17]:Q,14478
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[19]:A,-837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[19]:B,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[19]:C,14469
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[19]:Y,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[37]:CLK,14393
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[37]:D,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[37]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[37]:Q,14393
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2121:A,2076
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2121:B,2094
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2121:C,1842
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2121:Y,1842
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[1]:A,17053
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[1]:B,16633
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[1]:C,16555
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[1]:D,7489
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[1]:Y,7489
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_7[1]:A,15635
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_7[1]:B,13039
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_7[1]:C,12973
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_7[1]:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_7[1]:D,15439
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_7[1]:P,12973
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_7[1]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_7[1]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[9]:CLK,1570
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[9]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[9]:EN,12199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[9]:Q,1570
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_lm_0[0]:A,4091
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_lm_0[0]:B,17741
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_lm_0[0]:Y,4091
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_62_RNIBHIIF:A,4719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_62_RNIBHIIF:B,16824
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_62_RNIBHIIF:C,15754
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_62_RNIBHIIF:Y,4719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[16]:CLK,-1131
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[16]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[16]:EN,12096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[16]:Q,-1131
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[10]:A,3767
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[10]:B,-9271
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[10]:C,5504
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[10]:Y,-9271
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_9:A,14298
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_9:B,14244
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_9:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_9:P,14249
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_9:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_9:Y3A,14244
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_lm_0[5]:A,4091
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_lm_0[5]:B,16464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_lm_0[5]:Y,4091
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[11]:A,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[11]:B,13325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[11]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[11]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/un1_gen_apb_byte_shim.apb_st_0_a3:A,-6111
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/un1_gen_apb_byte_shim.apb_st_0_a3:B,16808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/un1_gen_apb_byte_shim.apb_st_0_a3:C,100
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/un1_gen_apb_byte_shim.apb_st_0_a3:Y,-6111
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_2[0]:A,8621
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_2[0]:B,7964
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_2[0]:Y,7964
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[10]:A,12195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[10]:B,12141
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[10]:C,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[10]:Y,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[15]:CLK,13733
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[15]:D,10942
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[15]:EN,6578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[15]:Q,13733
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[28]:A,13422
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[28]:B,14323
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[28]:C,8378
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[28]:D,12263
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[28]:Y,8378
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[16]:CLK,1482
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[16]:D,10999
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[16]:EN,6487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[16]:Q,1482
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[16]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_expipe_req_op_4:A,6950
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_expipe_req_op_4:B,6897
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_expipe_req_op_4:C,6849
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_expipe_req_op_4:D,6766
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_expipe_req_op_4:Y,6766
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[8]:A,-837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[8]:B,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[8]:C,14469
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[8]:Y,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_62:A,15828
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_62:B,15768
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_62:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_62:P,15768
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_62:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_62:Y3A,15829
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[24]:A,11528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[24]:B,11651
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[24]:C,6977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[24]:D,7812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[24]:Y,6977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[23]:A,813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[23]:B,10988
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[23]:C,-2482
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[23]:D,-209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[23]:Y,-2482
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0[0]:A,7347
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0[0]:B,6503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0[0]:C,5799
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0[0]:D,6373
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0[0]:Y,5799
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp[1]:A,1400
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp[1]:B,1356
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp[1]:C,138
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp[1]:D,-886
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp[1]:Y,-886
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs1_rd_sel_1[1]:A,4850
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs1_rd_sel_1[1]:B,7183
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs1_rd_sel_1[1]:Y,4850
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[23]:A,14902
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[23]:B,13995
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[23]:C,13098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[23]:Y,13098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[20]:A,7304
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[20]:B,6915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[20]:C,7201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[20]:Y,6915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_mux_0:A,-9373
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_mux_0:B,-8736
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_mux_0:C,-11040
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_mux_0:D,-9439
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_mux_0:Y,-11040
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[7]:A,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[7]:B,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[7]:C,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[7]:D,720
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[7]:Y,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[7]:CLK,12932
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[7]:D,12409
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[7]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[7]:Q,12932
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[7]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_2:A,11747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_2:B,12477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_2:Y,11747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_is_subsys_hart_soft_reg_0_a2_5_a2:A,13138
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_is_subsys_hart_soft_reg_0_a2_5_a2:B,13101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_is_subsys_hart_soft_reg_0_a2_5_a2:C,-683
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_is_subsys_hart_soft_reg_0_a2_5_a2:D,11090
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_is_subsys_hart_soft_reg_0_a2_5_a2:Y,-683
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[2]:A,16381
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[2]:B,11920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[2]:C,16278
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[2]:Y,11920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[22]:A,8645
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[22]:B,9289
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[22]:C,8608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[22]:Y,8608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIT66BJ[21]:A,2348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIT66BJ[21]:B,2311
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIT66BJ[21]:C,1899
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIT66BJ[21]:D,1972
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIT66BJ[21]:Y,1899
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_4_0:A,-39
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_4_0:B,1613
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_4_0:C,727
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_4_0:CC,1701
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_4_0:P,-39
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_4_0:S,1701
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_4_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_4_0:Y3A,795
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_1[0]:A,7638
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_1[0]:B,7597
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_1[0]:C,7529
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_1[0]:D,7431
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_1[0]:Y,7431
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[30]:A,10982
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[30]:B,7747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[30]:C,12415
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[30]:D,11541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[30]:Y,7747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv[1]:A,-3990
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv[1]:B,9656
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv[1]:C,-5231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv[1]:D,-5268
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv[1]:Y,-5268
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[29]:A,-1722
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[29]:B,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[29]:C,15209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[29]:Y,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_1_1:A,-9081
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_1_1:B,-9177
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_1_1:C,-9201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_1_1:D,-9262
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_1_1:Y,-9262
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIU918G7[17]:B,6606
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIU918G7[17]:C,11367
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIU918G7[17]:CC,6606
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIU918G7[17]:D,11273
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIU918G7[17]:P,6606
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIU918G7[17]:S,6606
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIU918G7[17]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIU918G7[17]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/sticky_branch_reg_RNIL5K7A:A,3068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/sticky_branch_reg_RNIL5K7A:B,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/sticky_branch_reg_RNIL5K7A:C,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/sticky_branch_reg_RNIL5K7A:Y,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[19]:CLK,11321
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[19]:EN,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[19]:Q,11321
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[19]:SLn,4615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[27]:CLK,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[27]:D,14483
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[27]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[27]:Q,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[23]:A,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[23]:B,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[23]:C,15209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[23]:Y,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[27]:CLK,1597
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[27]:D,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[27]:EN,6547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[27]:Q,1597
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_0[0]:A,15828
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_0[0]:B,13236
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_0[0]:C,13172
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_0[0]:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_0[0]:D,15632
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_0[0]:P,13172
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_0[0]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_0[0]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[8]:A,7812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[8]:B,8395
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[8]:Y,7812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[20]:A,17002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[20]:B,16971
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[20]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[20]:Y,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[10]:A,14050
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[10]:B,14013
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[10]:C,13099
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[10]:D,13406
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[10]:Y,13099
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][23]:CLK,2452
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][23]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][23]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][23]:Q,2452
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[55]:A,15291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[55]:B,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[55]:C,16296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[55]:D,15601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[55]:Y,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNICB5SG[30]:A,1023
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNICB5SG[30]:B,986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNICB5SG[30]:C,65
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNICB5SG[30]:D,372
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNICB5SG[30]:Y,65
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[22]:A,7304
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[22]:B,6915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[22]:C,7201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[22]:Y,6915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[8]:CLK,2137
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[8]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[8]:EN,12096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[8]:Q,2137
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_62:B,14674
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_62:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_62:P,14674
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_62:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_62:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv_1_RNO_0[7]:A,7404
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv_1_RNO_0[7]:B,7293
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv_1_RNO_0[7]:C,6262
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv_1_RNO_0[7]:Y,6262
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_19:A,-3634
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_19:B,-3168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_19:C,-2404
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_19:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_19:D,-2509
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_19:P,-3634
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_19:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_19:Y3A,-3118
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[5]:A,12385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[5]:B,11980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[5]:C,-11
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[5]:D,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[5]:Y,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[15]:A,15096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[15]:B,10098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[15]:C,16852
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[15]:D,14813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[15]:Y,10098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_5_inst:CLK,-2456
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_5_inst:D,16314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_5_inst:EN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_5_inst:Q,-2456
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_5_inst:SLn,16763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_3[5]:A,11044
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_3[5]:B,11012
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_3[5]:C,10020
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_3[5]:D,9046
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_3[5]:Y,9046
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIH6VIU[2]:A,2258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIH6VIU[2]:B,1403
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIH6VIU[2]:C,3025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIH6VIU[2]:Y,1403
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[18]:A,1785
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[18]:B,15355
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[18]:C,-2329
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[18]:D,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[18]:Y,-2329
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[9]:A,12385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[9]:B,11980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[9]:C,-11
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[9]:D,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[9]:Y,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[17]:A,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[17]:B,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[17]:Y,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_0_iv[4]:A,5758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_0_iv[4]:B,8128
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_0_iv[4]:C,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_0_iv[4]:D,-4387
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_0_iv[4]:Y,-4387
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:CC[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:CC[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:CC[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:CC[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:CC[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:CC[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:CC[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:CC[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:CC[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:CC[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:CC[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:CC[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:CI,14076
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:CO,14076
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:P[0],14328
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:P[10],14437
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:P[11],14498
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:P[1],14278
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:P[2],14358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:P[3],14406
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:P[4],14355
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:P[5],14428
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:P[6],14394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:P[7],14362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:P[8],14446
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:P[9],14468
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:Y3A[0],14341
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:Y3A[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:Y3A[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:Y3A[1],14350
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:Y3A[2],14419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:Y3A[3],14414
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:Y3A[4],14421
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:Y3A[5],14484
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:Y3A[6],14393
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:Y3A[7],14412
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:Y3A[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:Y3A[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:Y3[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:Y3[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:Y3[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2:Y3[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un2_cpu_d_resp_type[3]:A,-11469
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un2_cpu_d_resp_type[3]:B,-12214
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un2_cpu_d_resp_type[3]:C,-11497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un2_cpu_d_resp_type[3]:D,-11575
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un2_cpu_d_resp_type[3]:Y,-12214
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state_valid_fast[0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state_valid_fast[0]:CLK,-9709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state_valid_fast[0]:D,-6970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state_valid_fast[0]:Q,-9709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_1_1_0:A,12020
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_1_1_0:B,10673
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_1_1_0:C,10224
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_1_1_0:D,3728
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_1_1_0:Y,3728
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[10]:A,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[10]:B,-2305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[10]:C,16721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[10]:D,15729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[10]:Y,-2305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[8]:A,17858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[8]:B,10208
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[8]:C,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[8]:Y,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_5:A,14267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_5:B,14220
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_5:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_5:P,14220
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_5:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_5:Y3A,14276
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor39:A,13885
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor39:B,14703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor39:C,3058
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor39:D,5445
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor39:Y,3058
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[7]:A,10014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[7]:B,14177
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[7]:C,8634
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[7]:D,9537
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[7]:Y,8634
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.penable:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.penable:CLK,14348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.penable:D,17820
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.penable:EN,13236
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.penable:Q,14348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[26]:CLK,1553
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[26]:D,10993
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[26]:EN,6487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[26]:Q,1553
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[26]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[9]:A,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[9]:B,13325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[9]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[9]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[14]:CLK,14303
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[14]:D,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[14]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[14]:Q,14303
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2112_2_3:A,4802
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2112_2_3:B,4811
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2112_2_3:Y,4802
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[26]:A,10064
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[26]:B,8066
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[26]:C,9961
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[26]:Y,8066
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mscratch_rd_data[25]:A,9480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mscratch_rd_data[25]:B,12931
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mscratch_rd_data[25]:Y,9480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[21]:CLK,-2414
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[21]:D,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[21]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[21]:Q,-2414
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[12]:A,408
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[12]:B,1241
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[12]:Y,408
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIKA7OGC[27]:B,6731
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIKA7OGC[27]:C,11492
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIKA7OGC[27]:CC,6456
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIKA7OGC[27]:D,11398
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIKA7OGC[27]:P,6731
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIKA7OGC[27]:S,6456
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIKA7OGC[27]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIKA7OGC[27]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[15]:A,13936
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[15]:B,13899
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[15]:C,12973
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[15]:D,13280
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[15]:Y,12973
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_94_2[16]:A,13298
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_94_2[16]:B,13443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_94_2[16]:C,8893
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_94_2[16]:D,9078
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_94_2[16]:Y,8893
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[3]:CLK,13771
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[3]:D,12459
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[3]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[3]:Q,13771
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[3]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[8]:A,17503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[8]:B,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[8]:C,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[8]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[17]:CLK,-2443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[17]:D,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[17]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[17]:Q,-2443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[0]:CLK,13742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[0]:D,10961
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[0]:EN,6578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[0]:Q,13742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[46]:A,11733
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[46]:B,16503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[46]:C,16437
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[46]:Y,11733
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[5]:A,14588
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[5]:B,14572
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[5]:C,10961
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[5]:D,10867
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[5]:Y,10867
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/lsu_op_ex_pipe_reg[2]:CLK,-9206
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/lsu_op_ex_pipe_reg[2]:D,-4283
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/lsu_op_ex_pipe_reg[2]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/lsu_op_ex_pipe_reg[2]:Q,-9206
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un13_emi_resp_head_compressed:A,13537
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un13_emi_resp_head_compressed:B,13500
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un13_emi_resp_head_compressed:Y,13500
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[3]:A,10348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[3]:B,13771
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[3]:C,9661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[3]:D,10242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[3]:Y,9661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_8:A,-11040
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_8:B,-10360
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_8:C,-6851
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_8:D,-8712
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_8:Y,-11040
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:CC[0],11195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:CC[10],9576
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:CC[11],9583
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:CC[1],11186
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:CC[2],10411
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:CC[3],10501
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:CC[4],10266
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:CC[5],10274
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:CC[6],9618
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:CC[7],9608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:CC[8],10277
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:CC[9],10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:CI,9576
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:CO,10226
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:P[0],9730
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:P[10],10041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:P[11],10536
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:P[1],9681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:P[2],9749
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:P[3],9810
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:P[4],9759
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:P[5],9815
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:P[6],9781
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:P[7],9750
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:P[8],9813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:P[9],9967
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:Y3A[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:Y3A[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:Y3A[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:Y3A[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:Y3A[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:Y3A[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:Y3A[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:Y3A[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:Y3A[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:Y3A[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:Y3A[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:Y3A[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:Y3[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:Y3[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:Y3[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1:Y3[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[3]:A,14210
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[3]:B,9971
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[3]:C,9217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[3]:D,9537
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[3]:Y,9217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_ex:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_ex:CLK,-8580
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_ex:D,-11077
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_ex:Q,-8580
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[35]:CLK,15653
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[35]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[35]:EN,12359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[35]:Q,15653
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[35]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_24_RNO:A,-2269
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_24_RNO:B,9836
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_24_RNO:C,-1581
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_24_RNO:Y,-2269
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIC8IGC11[57]:B,12808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIC8IGC11[57]:C,11778
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIC8IGC11[57]:CC,11570
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIC8IGC11[57]:D,17293
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIC8IGC11[57]:P,11778
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIC8IGC11[57]:S,11570
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIC8IGC11[57]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIC8IGC11[57]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un8_gpr_rd_rs2_completing_ex_0:A,9213
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un8_gpr_rd_rs2_completing_ex_0:B,5746
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un8_gpr_rd_rs2_completing_ex_0:C,3683
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un8_gpr_rd_rs2_completing_ex_0:D,-7021
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un8_gpr_rd_rs2_completing_ex_0:Y,-7021
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2116_0_0_RNI2AUKN:A,7107
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2116_0_0_RNI2AUKN:B,7220
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2116_0_0_RNI2AUKN:C,4518
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2116_0_0_RNI2AUKN:D,6034
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2116_0_0_RNI2AUKN:Y,4518
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[0]:A,16967
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[0]:B,16959
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[0]:C,-6831
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[0]:D,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[0]:Y,-6831
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[10]:CLK,11383
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[10]:D,8598
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[10]:EN,4719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[10]:Q,11383
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[23]:CLK,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[23]:D,11376
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[23]:EN,-12966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[23]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[23]:SLn,-12088
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic848:A,7349
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic848:B,7982
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic848:C,6445
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic848:D,7016
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic848:Y,6445
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/case_dec_gpr_rs2_rd_sel_0_sqmuxa_RNI96MK21:A,6630
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/case_dec_gpr_rs2_rd_sel_0_sqmuxa_RNI96MK21:B,-5055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/case_dec_gpr_rs2_rd_sel_0_sqmuxa_RNI96MK21:C,8872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/case_dec_gpr_rs2_rd_sel_0_sqmuxa_RNI96MK21:D,8768
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/case_dec_gpr_rs2_rd_sel_0_sqmuxa_RNI96MK21:Y,-5055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[31]:A,-2849
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[31]:B,-2886
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[31]:C,-3776
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[31]:Y,-3776
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[12]:CLK,-2543
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[12]:D,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[12]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[12]:Q,-2543
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[19]:A,6940
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[19]:B,7154
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[19]:C,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[19]:D,6809
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[19]:Y,6809
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_2_0:A,-37
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_2_0:B,1615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_2_0:C,719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_2_0:CC,13004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_2_0:P,-37
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_2_0:S,12522
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_2_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_2_0:Y3A,799
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex[4]:CLK,-6111
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex[4]:D,-4387
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex[4]:EN,-13476
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex[4]:Q,-6111
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex[4]:SLn,-11886
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[24]:CLK,1288
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[24]:D,16783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[24]:EN,12096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[24]:Q,1288
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3_RNIRC5RI[16]:A,13382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3_RNIRC5RI[16]:B,8510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3_RNIRC5RI[16]:C,15213
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3_RNIRC5RI[16]:D,13213
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3_RNIRC5RI[16]:Y,8510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[25]:A,-2068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[25]:B,-2105
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[25]:C,-2983
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[25]:Y,-2983
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/bcu_op_completing_ex_3_0_0_1:A,-6879
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/bcu_op_completing_ex_3_0_0_1:B,-12123
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/bcu_op_completing_ex_3_0_0_1:C,10802
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/bcu_op_completing_ex_3_0_0_1:D,-6978
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/bcu_op_completing_ex_3_0_0_1:Y,-12123
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic853:A,4960
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic853:B,4869
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic853:C,4672
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic853:D,4024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic853:Y,4024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[22]:A,-737
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[22]:B,-1737
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[22]:C,151
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[22]:Y,-1737
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[28]:A,9024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[28]:B,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[28]:C,13413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[28]:D,13199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[28]:Y,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[25]:A,17858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[25]:B,9326
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[25]:C,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[25]:Y,9326
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_6:A,-2412
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_6:B,10802
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_6:C,12073
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_6:CC,-2228
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_6:D,95
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_6:P,-2412
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_6:S,-2228
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_6:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_6:Y3A,107
CFG0_GND_INST:Y,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[9]:A,13479
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[9]:B,8946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[9]:C,7138
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[9]:D,6949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[9]:Y,6949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[9]:A,14615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[9]:B,14567
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[9]:C,11041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[9]:D,10920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[9]:Y,10920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:CC[0],11858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:CC[10],11673
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:CC[11],11643
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:CC[1],11809
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:CC[2],11778
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:CC[3],11770
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:CC[4],11719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:CC[5],11691
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:CC[6],11750
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:CC[7],11704
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:CC[8],11669
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:CC[9],11726
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:CI,11570
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:CO,11516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:P[0],11579
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:P[10],11674
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:P[11],11733
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:P[1],11516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:P[2],11611
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:P[3],11649
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:P[4],11589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:P[5],11678
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:P[6],11637
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:P[7],11608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:P[8],11673
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:P[9],11709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:Y3A[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:Y3A[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:Y3A[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:Y3A[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:Y3A[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:Y3A[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:Y3A[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:Y3A[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:Y3A[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:Y3A[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:Y3A[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:Y3A[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:Y3[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:Y3[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:Y3[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3:Y3[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIE3VIU[1]:A,2254
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIE3VIU[1]:B,1400
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIE3VIU[1]:C,3021
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIE3VIU[1]:Y,1400
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[6]:A,-1761
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[6]:B,1825
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[6]:C,-242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[6]:Y,-1761
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_operand0_mux_sel_1_iv_RNO_0[0]:A,7464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_operand0_mux_sel_1_iv_RNO_0[0]:B,8091
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_operand0_mux_sel_1_iv_RNO_0[0]:C,-5158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_operand0_mux_sel_1_iv_RNO_0[0]:D,6468
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_operand0_mux_sel_1_iv_RNO_0[0]:Y,-5158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIPMT3V[2]:B,8460
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIPMT3V[2]:C,9224
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIPMT3V[2]:CC,8648
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIPMT3V[2]:D,9119
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIPMT3V[2]:P,8460
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIPMT3V[2]:S,8648
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIPMT3V[2]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIPMT3V[2]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[15]:A,8487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[15]:B,8168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[15]:C,7024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[15]:Y,7024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[18]:A,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[18]:B,8608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[18]:C,9633
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[18]:Y,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_40:A,15625
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_40:B,15565
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_40:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_40:P,15565
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_40:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_40:Y3A,15631
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIBL6BJ[28]:A,2445
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIBL6BJ[28]:B,2408
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIBL6BJ[28]:C,2005
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIBL6BJ[28]:D,2078
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIBL6BJ[28]:Y,2005
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un3_mtvec_warl_wr_en_0[0]:A,8378
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un3_mtvec_warl_wr_en_0[0]:B,13449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un3_mtvec_warl_wr_en_0[0]:Y,8378
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949_24:A,-648
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949_24:B,-679
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949_24:C,-727
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949_24:D,-844
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949_24:Y,-844
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_1[2]:A,9012
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_1[2]:B,5645
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_1[2]:C,4719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_1[2]:Y,4719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[10]:A,15245
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[10]:B,16140
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[10]:C,10098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[10]:D,14081
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[10]:Y,10098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[9]:A,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[9]:B,12721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[9]:C,6985
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[9]:D,6653
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[9]:Y,6653
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[53]:CLK,14647
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[53]:D,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[53]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[53]:Q,14647
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_cause/gen_bit_reset.state_val[2]:CLK,14553
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_cause/gen_bit_reset.state_val[2]:D,9817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_cause/gen_bit_reset.state_val[2]:EN,9650
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_cause/gen_bit_reset.state_val[2]:Q,14553
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_cause/gen_bit_reset.state_val[2]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[6]:A,2668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[6]:B,1825
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[6]:C,2571
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[6]:Y,1825
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[7]:A,17002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[7]:B,16971
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[7]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[7]:Y,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_8_inst:CLK,-3157
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_8_inst:D,16318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_8_inst:Q,-3157
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_8_inst:SLn,16775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI3BG814[12]:B,8533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI3BG814[12]:C,9297
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI3BG814[12]:CC,8477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI3BG814[12]:D,9192
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI3BG814[12]:P,8533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI3BG814[12]:S,8477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI3BG814[12]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI3BG814[12]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_2_inst:CLK,-3239
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_2_inst:D,16322
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_2_inst:EN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_2_inst:Q,-3239
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_2_inst:SLn,16775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_16:A,2821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_16:B,13551
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_16:C,3562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_16:D,3562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_16:Y,2821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[9]:CLK,-3097
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[9]:D,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[9]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[9]:Q,-3097
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[9]:SLn,-3470
LED_PATTERN_obuf[4]/U_IOPAD:D,2048
LED_PATTERN_obuf[4]/U_IOPAD:E,
LED_PATTERN_obuf[4]/U_IOPAD:PAD,2048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_20_RNO:A,-2271
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_20_RNO:B,9834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_20_RNO:C,-1582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_20_RNO:Y,-2271
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[14]:A,2518
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[14]:B,3527
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[14]:Y,2518
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[12]:A,13735
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[12]:B,13698
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[12]:C,10175
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[12]:D,10100
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[12]:Y,10100
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_gpr_ded_reset_reg/gen_bit_reset.state_val[0]:CLK,12102
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_gpr_ded_reset_reg/gen_bit_reset.state_val[0]:D,7651
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_gpr_ded_reset_reg/gen_bit_reset.state_val[0]:EN,-683
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_gpr_ded_reset_reg/gen_bit_reset.state_val[0]:Q,12102
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_gpr_ded_reset_reg/gen_bit_reset.state_val[0]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[8]:A,16557
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[8]:B,14812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[8]:C,9540
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[8]:D,8528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[8]:Y,8528
LED_PATTERN_obuf[0]/U_IOTRI:D,2048
LED_PATTERN_obuf[0]/U_IOTRI:DOUT,2048
LED_PATTERN_obuf[0]/U_IOTRI:EOUT,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_7:A,14203
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_7:B,14154
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_7:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_7:P,14154
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_7:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_7:Y3A,14204
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_60[2]:A,8565
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_60[2]:B,7856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_60[2]:C,7757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_60[2]:Y,7757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIS1E7JN[41]:B,12667
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIS1E7JN[41]:C,11637
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIS1E7JN[41]:CC,11750
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIS1E7JN[41]:D,17156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIS1E7JN[41]:P,11637
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIS1E7JN[41]:S,11750
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIS1E7JN[41]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIS1E7JN[41]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0[24]:A,16078
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0[24]:B,16124
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0[24]:Y,16078
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_19_0:A,1413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_19_0:B,2208
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_19_0:C,457
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_19_0:CC,732
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_19_0:P,457
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_19_0:S,732
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_19_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_19_0:Y3A,511
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_0[2]:A,-4878
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_0[2]:B,-5165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_0[2]:C,9045
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_0[2]:D,2168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_0[2]:Y,-5165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[25]:A,8524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[25]:B,8205
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[25]:C,6397
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[25]:Y,6397
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_8_3_1:A,-9139
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_8_3_1:B,-9225
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_8_3_1:C,-9282
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_8_3_1:D,-9386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_8_3_1:Y,-9386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_15:A,11174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_15:B,12377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_15:C,13138
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_15:CC,11202
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_15:D,13036
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_15:P,11174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_15:S,11202
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_15:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_15:Y3A,12389
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46[8]:A,7646
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46[8]:B,6981
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46[8]:C,6915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46[8]:Y,6915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_addr_0_a2[13]:A,13887
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_addr_0_a2[13]:B,16155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_addr_0_a2[13]:Y,13887
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[12]:CLK,13735
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[12]:D,10948
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[12]:EN,6578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[12]:Q,13735
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[17]:A,16598
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[17]:B,14853
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[17]:C,9581
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[17]:D,8569
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[17]:Y,8569
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[1]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[1]:CLK,1857
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[1]:D,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[1]:Q,1857
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_16:A,-12134
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_16:B,-12171
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_16:C,-12231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_16:D,-12336
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_16:Y,-12336
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_25:A,-3431
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_25:B,-2965
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_25:C,-2201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_25:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_25:D,-2306
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_25:P,-3431
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_25:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_25:Y3A,-2893
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[13]:A,17080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[13]:B,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[13]:C,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[13]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[13]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mscratch_sw_rd_sel:A,8495
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mscratch_sw_rd_sel:B,8477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mscratch_sw_rd_sel:Y,8477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[2]:A,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[2]:B,12721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[2]:C,6985
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[2]:D,6963
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[2]:Y,6963
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:CC[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:CC[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:CC[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:CC[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:CC[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:CC[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:CC[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:CC[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:CC[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:CC[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:CC[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:CC[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:CO,11860
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:P[0],11860
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:P[10],13037
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:P[11],13098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:P[1],12889
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:P[2],12969
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:P[3],13017
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:P[4],12966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:P[5],13039
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:P[6],13005
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:P[7],12973
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:P[8],13046
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:P[9],13068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:Y3A[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:Y3A[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:Y3A[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:Y3A[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:Y3A[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:Y3A[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:Y3A[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:Y3A[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:Y3A[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:Y3A[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:Y3A[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:Y3A[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:Y3[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:Y3[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:Y3[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0:Y3[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[8]:CLK,-2540
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[8]:D,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[8]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[8]:Q,-2540
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[20]:A,14892
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[20]:B,13985
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[20]:C,13103
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[20]:Y,13103
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[9]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[9]:CLK,11762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[9]:D,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[9]:EN,-5440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[9]:Q,11762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[22]:A,9576
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[22]:B,9645
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[22]:C,2821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[22]:D,9106
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[22]:Y,2821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[9]:A,306
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[9]:B,102
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[9]:C,388
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[9]:D,344
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[9]:Y,102
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_addr_align[0][0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_addr_align[0][0]:CLK,10406
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_addr_align[0][0]:D,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_addr_align[0][0]:EN,-6315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_addr_align[0][0]:Q,10406
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[17]:A,2816
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[17]:B,958
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[17]:C,3441
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[17]:Y,958
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1[24]:A,11001
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1[24]:B,9003
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1[24]:C,10898
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1[24]:Y,9003
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[21]:A,17858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[21]:B,10011
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[21]:C,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[21]:Y,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].un30_req_buff_load_os:A,1513
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].un30_req_buff_load_os:B,1470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].un30_req_buff_load_os:C,1422
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].un30_req_buff_load_os:D,1382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].un30_req_buff_load_os:Y,1382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_29_5:A,4963
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_29_5:B,5874
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_29_5:Y,4963
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic850_1:A,3847
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic850_1:B,3854
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic850_1:C,5370
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic850_1:D,4407
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic850_1:Y,3847
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[20]:A,9351
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[20]:B,11394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[20]:Y,9351
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[29]:A,10968
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[29]:B,7733
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[29]:C,12391
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[29]:D,11527
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[29]:Y,7733
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_12:A,5631
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_12:B,4799
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_12:C,5539
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_12:Y,4799
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/ifu_expipe_req_branch_excpt_req_valid_0_RNO_0:A,-114
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/ifu_expipe_req_branch_excpt_req_valid_0_RNO_0:B,-2903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/ifu_expipe_req_branch_excpt_req_valid_0_RNO_0:C,-9569
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/ifu_expipe_req_branch_excpt_req_valid_0_RNO_0:Y,-9569
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_26_0:A,1512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_26_0:B,2307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_26_0:C,556
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_26_0:CC,555
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_26_0:P,556
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_26_0:S,555
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_26_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_26_0:Y3A,620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[16]:CLK,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[16]:D,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[16]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[16]:Q,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_27:A,15572
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_27:B,15512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_27:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_27:P,15512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_27:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_27:Y3A,15520
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[19]:A,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[19]:B,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[19]:Y,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[1]:CLK,-12706
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[1]:D,12314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[1]:EN,-6943
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[1]:Q,-12706
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4957_1:A,-1416
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4957_1:B,-631
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4957_1:C,-1528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4957_1:D,-1567
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4957_1:Y,-1567
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_a2_0_0_m1_e_2:A,-6111
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_a2_0_0_m1_e_2:B,-6200
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_a2_0_0_m1_e_2:C,-6199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_a2_0_0_m1_e_2:D,-6343
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_a2_0_0_m1_e_2:Y,-6343
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_6_N_4L5:A,-5636
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_6_N_4L5:B,-5227
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_6_N_4L5:C,-12806
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_6_N_4L5:D,-7557
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_6_N_4L5:Y,-12806
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gpr_wr_data_retr_3_2[18]:A,15778
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gpr_wr_data_retr_3_2[18]:B,15745
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gpr_wr_data_retr_3_2[18]:C,10170
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gpr_wr_data_retr_3_2[18]:D,8510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gpr_wr_data_retr_3_2[18]:Y,8510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt[2]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt[2]:CLK,14323
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt[2]:D,4091
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt[2]:EN,-300
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt[2]:Q,14323
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[3]:A,8277
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[3]:B,7959
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[3]:C,10996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[3]:D,8985
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[3]:Y,7959
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[12]:A,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[12]:B,-2278
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[12]:C,16721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[12]:D,15729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[12]:Y,-2278
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_valid_de_2:A,3730
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_valid_de_2:B,3394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_valid_de_2:C,-5805
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_valid_de_2:D,-6968
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_valid_de_2:Y,-6968
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[47]:A,11683
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[47]:B,16471
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[47]:C,16405
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[47]:Y,11683
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/next_buff_valid[1]:A,17069
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/next_buff_valid[1]:B,17021
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/next_buff_valid[1]:C,341
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/next_buff_valid[1]:D,14296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/next_buff_valid[1]:Y,341
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[0]:CLK,14580
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[0]:D,10214
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[0]:EN,5048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[0]:Q,14580
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[0]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[54]:CLK,13673
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[54]:D,11600
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[54]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[54]:Q,13673
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[54]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_o3_0_1:A,1870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_o3_0_1:B,1951
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_o3_0_1:Y,1870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[15]:A,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[15]:B,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[15]:C,12340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[15]:Y,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[26]:A,15102
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[26]:B,9260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[26]:C,16858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[26]:D,14819
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[26]:Y,9260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[20]:A,15052
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[20]:B,9210
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[20]:C,16808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[20]:D,14769
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[20]:Y,9210
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[9]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[9]:CLK,16425
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[9]:D,-6938
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[9]:EN,-6339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[9]:Q,16425
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[25]:CLK,13806
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[25]:D,9577
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[25]:EN,5048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[25]:Q,13806
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[25]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[59]:A,3690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[59]:B,1804
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[59]:C,17755
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[59]:Y,1804
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/wr_data:A,1226
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/wr_data:B,17062
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/wr_data:Y,1226
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[23]:A,7117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[23]:B,-2482
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[23]:C,16721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[23]:D,15729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[23]:Y,-2482
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_valid_0:A,1069
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_valid_0:B,1049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_valid_0:C,-720
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_valid_0:D,49
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_valid_0:Y,-720
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[4]:A,5582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[4]:B,6265
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[4]:C,5522
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[4]:D,-4471
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[4]:Y,-4471
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_3_RNO_0:A,8608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_3_RNO_0:B,-2400
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_3_RNO_0:C,9268
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_3_RNO_0:D,8517
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_3_RNO_0:Y,-2400
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_0_2[0]:A,6742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_0_2[0]:B,6542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_0_2[0]:C,6457
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_0_2[0]:D,5624
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_0_2[0]:Y,5624
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[23]:CLK,1435
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[23]:D,16783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[23]:EN,12162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[23]:Q,1435
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_lsu_op_0_a2_1[2]:A,1746
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_lsu_op_0_a2_1[2]:B,1852
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_lsu_op_0_a2_1[2]:Y,1746
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[24]:A,2846
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[24]:B,3529
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[24]:C,-770
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[24]:D,-966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[24]:Y,-966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[58]:CLK,15800
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[58]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[58]:EN,12359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[58]:Q,15800
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[58]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[31]:CLK,15528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[31]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[31]:EN,13092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[31]:Q,15528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[31]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[18]:A,17068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[18]:B,17043
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[18]:C,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[18]:D,16861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[18]:Y,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:CC[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:CC[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:CC[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:CC[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:CC[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:CC[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:CC[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:CC[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:CC[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:CC[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:CC[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:CC[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:CO,15182
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:P[0],15232
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:P[10],15330
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:P[11],15391
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:P[1],15182
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:P[2],15262
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:P[3],15310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:P[4],15259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:P[5],15332
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:P[6],15298
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:P[7],15266
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:P[8],15339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:P[9],15361
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:Y3A[0],15245
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:Y3A[10],15379
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:Y3A[11],15441
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:Y3A[1],15254
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:Y3A[2],15323
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:Y3A[3],15318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:Y3A[4],15325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:Y3A[5],15388
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:Y3A[6],15297
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:Y3A[7],15316
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:Y3A[8],15389
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:Y3A[9],15356
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:Y3[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:Y3[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:Y3[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0:Y3[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un7_next_res_pos_neg_0:A,15734
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un7_next_res_pos_neg_0:B,14975
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un7_next_res_pos_neg_0:C,13914
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un7_next_res_pos_neg_0:D,13872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un7_next_res_pos_neg_0:Y,13872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[18]:A,9258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[18]:B,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[18]:C,13371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[18]:Y,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_s_31:B,11489
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_s_31:C,12149
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_s_31:CC,10946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_s_31:P,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_s_31:S,10946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_s_31:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_s_31:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[2]:CLK,13831
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[2]:D,9521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[2]:EN,5048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[2]:Q,13831
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[2]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/irq_taken:A,6172
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/irq_taken:B,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/irq_taken:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_1[16]:A,9045
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_1[16]:B,10661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_1[16]:C,8571
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_1[16]:D,8515
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_1[16]:Y,8515
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[31]:A,8946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[31]:B,8850
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[31]:C,14020
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[31]:D,10537
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[31]:Y,8850
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[12]:A,408
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[12]:B,294
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[12]:C,-556
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[12]:D,-1797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[12]:Y,-1797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[53]:A,11741
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[53]:B,16529
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[53]:C,16463
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[53]:Y,11741
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_8_RNIN8B1R:A,12296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_8_RNIN8B1R:B,14310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_8_RNIN8B1R:Y,12296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIJ3PDE41[62]:B,13006
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIJ3PDE41[62]:C,11976
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIJ3PDE41[62]:CC,11569
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIJ3PDE41[62]:D,17482
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIJ3PDE41[62]:P,11976
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIJ3PDE41[62]:S,11569
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIJ3PDE41[62]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIJ3PDE41[62]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_21:A,-11568
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_21:B,-11609
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_21:C,-12296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_21:D,-12497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_21:Y,-12497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[18]:A,5544
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[18]:B,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[18]:C,6196
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[18]:D,6358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[18]:Y,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[18]:A,8242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[18]:B,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[18]:C,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[18]:D,16946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[18]:Y,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_49[8]:A,9283
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_49[8]:B,7299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_49[8]:C,9184
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_49[8]:Y,7299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[17]:A,10258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[17]:B,15574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[17]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[17]:Y,10258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[11]:A,10036
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[11]:B,11394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[11]:Y,10036
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_cause/gen_bit_reset.state_val_RNO_0[2]:A,16590
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_cause/gen_bit_reset.state_val_RNO_0[2]:B,9650
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_cause/gen_bit_reset.state_val_RNO_0[2]:C,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_cause/gen_bit_reset.state_val_RNO_0[2]:Y,9650
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[27]:A,15102
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[27]:B,9480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[27]:C,16858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[27]:D,14819
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[27]:Y,9480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[7]:CLK,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[7]:D,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[7]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[7]:Q,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[14]:CLK,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[14]:D,10434
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[14]:EN,-12966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[14]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[14]:SLn,-12088
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un21_gpr_rd_rs2_completing_ex:A,9285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un21_gpr_rd_rs2_completing_ex:B,9213
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un21_gpr_rd_rs2_completing_ex:C,9342
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un21_gpr_rd_rs2_completing_ex:D,9298
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un21_gpr_rd_rs2_completing_ex:Y,9213
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m16_1_0:A,4894
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m16_1_0:B,3969
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m16_1_0:C,4842
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m16_1_0:D,4709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m16_1_0:Y,3969
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_19:A,14154
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_19:B,14121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_19:C,14055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_19:D,14013
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_19:Y,14013
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[1]:A,10179
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[1]:B,11394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[1]:Y,10179
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_15_0:A,8530
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_15_0:B,17263
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_15_0:C,10293
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_15_0:CC,8581
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_15_0:D,16410
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_15_0:P,8530
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_15_0:S,8581
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_15_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_15_0:Y3A,10365
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[29]:A,7861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[29]:B,9680
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[29]:C,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[29]:Y,7861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_ack:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_ack:CLK,13516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_ack:D,5767
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_ack:EN,-271
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_ack:Q,13516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_quotient_1:A,15996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_quotient_1:B,15971
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_quotient_1:Y,15971
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv_RNO[2]:A,6402
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv_RNO[2]:B,8025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv_RNO[2]:C,-5224
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv_RNO[2]:D,5428
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv_RNO[2]:Y,-5224
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_wr_op[0]:A,4902
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_wr_op[0]:B,-7505
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_wr_op[0]:C,5723
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_wr_op[0]:D,4799
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_wr_op[0]:Y,-7505
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[24]:A,9024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[24]:B,6977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[24]:C,13413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[24]:D,13199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[24]:Y,6977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[8]:A,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[8]:B,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[8]:C,12340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[8]:Y,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[17]:CLK,13760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[17]:D,10252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[17]:EN,5048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[17]:Q,13760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[17]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_9_inst:CLK,-3134
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_9_inst:D,16309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_9_inst:Q,-3134
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_9_inst:SLn,16775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_8:A,-3665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_8:B,-3199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_8:C,-2448
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_8:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_8:D,-2540
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_8:P,-3665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_8:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_8:Y3A,-3149
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1[26]:A,11779
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1[26]:B,9781
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1[26]:C,11676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1[26]:Y,9781
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[23]:A,15096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[23]:B,9945
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[23]:C,16852
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[23]:D,14813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[23]:Y,9945
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[0]:A,15849
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[0]:B,17797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[0]:Y,15849
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid41:A,15072
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid41:B,15029
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid41:C,14986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid41:D,14876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid41:Y,14876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/sticky_fence_reg_2:A,157
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/sticky_fence_reg_2:B,-6944
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/sticky_fence_reg_2:C,17760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/sticky_fence_reg_2:D,7491
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/sticky_fence_reg_2:Y,-6944
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]:A,15702
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]:B,13106
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]:C,11967
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]:D,15506
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]:P,11967
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[15]:A,-1529
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[15]:B,2057
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[15]:C,-11
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[15]:Y,-1529
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[4]:A,16526
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[4]:B,14783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[4]:C,9509
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[4]:D,8499
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[4]:Y,8499
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_66:A,6244
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_66:B,7338
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_66:Y,6244
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[23]:A,11528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[23]:B,11651
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[23]:C,7117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[23]:D,7959
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[23]:Y,7117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mie/gen_bit_reset.state_val_12_0[0]:A,17863
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mie/gen_bit_reset.state_val_12_0[0]:B,9444
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mie/gen_bit_reset.state_val_12_0[0]:C,8587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mie/gen_bit_reset.state_val_12_0[0]:D,7349
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mie/gen_bit_reset.state_val_12_0[0]:Y,7349
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/case_dec_gpr_rs2_rd_sel_3_sqmuxa:A,-4623
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/case_dec_gpr_rs2_rd_sel_3_sqmuxa:B,1670
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/case_dec_gpr_rs2_rd_sel_3_sqmuxa:Y,-4623
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_next_dividend_0_sqmuxa:A,8426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_next_dividend_0_sqmuxa:B,14609
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_next_dividend_0_sqmuxa:Y,8426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[21]:A,8592
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[21]:B,7927
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[21]:C,7861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[21]:Y,7861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_25_0:A,8636
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_25_0:B,17369
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_25_0:C,10390
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_25_0:CC,8475
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_25_0:D,16516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_25_0:P,8636
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_25_0:S,8475
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_25_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_25_0:Y3A,10465
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[49]:A,3690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[49]:B,1935
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[49]:C,17755
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[49]:Y,1935
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[28]:A,11528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[28]:B,11651
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[28]:C,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[28]:D,7817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[28]:Y,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[3]:CLK,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[3]:D,14778
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[3]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[3]:Q,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[1].buff_data[1][10]:CLK,-12487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[1].buff_data[1][10]:D,9934
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[1].buff_data[1][10]:EN,-6943
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[1].buff_data[1][10]:Q,-12487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_mux_sel_ex[0]:CLK,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_mux_sel_ex[0]:D,-4387
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_mux_sel_ex[0]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_mux_sel_ex[0]:Q,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[22]:A,2015
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[22]:B,3024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[22]:Y,2015
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid:A,13660
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid:B,13629
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid:C,15338
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid:D,14510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid:Y,13629
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[2]:A,13408
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[2]:B,8875
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[2]:C,7726
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[2]:D,6812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[2]:Y,6812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv[4]:A,9995
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv[4]:B,6327
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv[4]:C,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv[4]:D,-5165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv[4]:Y,-5165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[0]:A,11297
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[0]:B,14580
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[0]:C,10966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[0]:D,11040
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[0]:Y,10966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[17]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[17]:CLK,3566
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[17]:D,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[17]:Q,3566
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[30]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[30]:B,15808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[30]:C,14433
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[30]:Y,14433
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[7]:A,17068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[7]:B,17043
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[7]:C,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[7]:D,16861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[7]:Y,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid40:A,-10809
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid40:B,-10846
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid40:C,-10907
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid40:D,-10976
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid40:Y,-10976
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_21:A,-2241
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_21:B,10969
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_21:C,12243
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_21:CC,-2398
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_21:D,266
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_21:P,-2241
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_21:S,-2398
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_21:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_21:Y3A,270
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_3:A,11070
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_3:B,12273
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_3:C,13034
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_3:CC,11299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_3:D,12932
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_3:P,11070
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_3:S,11299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_3:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_3:Y3A,12285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_sel_ex[3]:CLK,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_sel_ex[3]:D,-5202
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_sel_ex[3]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_sel_ex[3]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a3_2:A,-714
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a3_2:B,-1599
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a3_2:C,-1725
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a3_2:D,-2542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a3_2:Y,-2542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_19_0:A,8610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_19_0:B,17343
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_19_0:C,10368
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_19_0:CC,8530
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_19_0:D,16490
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_19_0:P,8610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_19_0:S,8530
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_19_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_19_0:Y3A,10429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mie/gen_bit_reset.state_val[0]:CLK,-9363
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mie/gen_bit_reset.state_val[0]:D,7349
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mie/gen_bit_reset.state_val[0]:EN,4480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mie/gen_bit_reset.state_val[0]:Q,-9363
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mie/gen_bit_reset.state_val[0]:SLn,11386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_sn_m5_0_o3:A,6782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_sn_m5_0_o3:B,7701
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_sn_m5_0_o3:Y,6782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[15]:A,1421
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[15]:B,2254
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[15]:Y,1421
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[25]:A,2187
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[25]:B,2870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[25]:C,-1429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[25]:D,-1625
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[25]:Y,-1625
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[11]:A,13831
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[11]:B,13783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[11]:C,10257
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[11]:D,10136
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[11]:Y,10136
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[10]:A,17122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[10]:B,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[10]:C,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[10]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[32]:A,11605
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[32]:B,16393
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[32]:C,16327
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[32]:Y,11605
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[9]:CLK,1293
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[9]:D,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[9]:EN,6547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[9]:Q,1293
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[19]:A,2973
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[19]:B,3656
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[19]:C,-646
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[19]:D,-839
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[19]:Y,-839
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_49:B,14497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_49:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_49:P,14497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_49:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_49:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_3:A,-3694
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_3:B,-3228
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_3:C,-2464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_3:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_3:D,-2569
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_3:P,-3694
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_3:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_3:Y3A,-3220
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[5]:A,11920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[5]:B,12585
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[5]:C,12607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[5]:Y,11920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_2_0:A,1442
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_2_0:B,3884
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_2_0:C,1386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_2_0:Y,1386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_2[0]:A,182
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_2[0]:B,-11009
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_2[0]:C,17749
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_2[0]:Y,-11009
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_6_2[0]:A,5063
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_6_2[0]:B,4802
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_6_2[0]:C,4989
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_6_2[0]:D,5469
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_6_2[0]:Y,4802
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[1]:CLK,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[1]:D,15549
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[1]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[1]:Q,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[8]:CLK,-2939
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[8]:D,18604
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[8]:EN,-11601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[8]:Q,-2939
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[8]:SLn,17661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[8]:A,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[8]:B,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[8]:C,15209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[8]:Y,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_29_RNO:A,-2168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_29_RNO:B,9937
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_29_RNO:C,-1478
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_29_RNO:Y,-2168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[5]:A,10682
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[5]:B,6823
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[5]:C,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[5]:Y,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_51[8]:A,9326
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_51[8]:B,7342
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_51[8]:C,9233
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_51[8]:Y,7342
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr_RNO[30]:A,-1716
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr_RNO[30]:B,13552
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr_RNO[30]:C,12804
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr_RNO[30]:Y,-1716
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_a2_1[0]:A,6437
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_a2_1[0]:B,6455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_a2_1[0]:C,7226
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_a2_1[0]:D,7060
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_a2_1[0]:Y,6437
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_29_0:A,8828
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_29_0:B,17561
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_29_0:C,10591
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_29_0:CC,8505
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_29_0:D,16708
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_29_0:P,8828
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_29_0:S,8505
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_29_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_29_0:Y3A,10624
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[43]:CLK,13667
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[43]:D,11669
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[43]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[43]:Q,13667
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[43]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[21]:A,7292
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[21]:B,6903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[21]:C,7189
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[21]:Y,6903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_25_RNO_0:A,8677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_25_RNO_0:B,-2331
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_25_RNO_0:C,9337
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_25_RNO_0:D,8366
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_25_RNO_0:Y,-2331
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[10]:A,10201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[10]:B,15574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[10]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[10]:Y,10201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/T_l_En:A,15229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/T_l_En:B,11817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/T_l_En:C,11516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/T_l_En:Y,11516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[30]:A,15090
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[30]:B,14183
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[30]:C,13295
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[30]:Y,13295
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[10]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[10]:CLK,3195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[10]:D,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[10]:Q,3195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un20_emi_req_os_at_flush[1]:A,-7753
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un20_emi_req_os_at_flush[1]:B,-8464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un20_emi_req_os_at_flush[1]:C,17743
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un20_emi_req_os_at_flush[1]:Y,-8464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv[0]:A,-3990
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv[0]:B,9975
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv[0]:C,-5224
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv[0]:D,-5128
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv[0]:Y,-5224
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un21_next_quotient_1:A,16069
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un21_next_quotient_1:B,16129
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un21_next_quotient_1:Y,16069
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI33VP6O[42]:B,12638
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI33VP6O[42]:C,11608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI33VP6O[42]:CC,11704
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI33VP6O[42]:D,17123
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI33VP6O[42]:P,11608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI33VP6O[42]:S,11704
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI33VP6O[42]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI33VP6O[42]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[18]:A,489
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[18]:B,1229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[18]:C,1526
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[18]:D,1482
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[18]:Y,489
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_op_sel_0_.m8_e_1:A,6484
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_op_sel_0_.m8_e_1:B,6683
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_op_sel_0_.m8_e_1:Y,6484
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][24]:CLK,2377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][24]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][24]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][24]:Q,2377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m15:A,4176
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m15:B,2212
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m15:C,3228
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m15:Y,2212
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[12]:A,8272
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[12]:B,7883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[12]:C,8169
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[12]:Y,7883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_36[8]:A,9090
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_36[8]:B,7098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_36[8]:C,8991
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_36[8]:Y,7098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m15_1_0:A,4121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m15_1_0:B,4144
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m15_1_0:C,3228
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m15_1_0:D,3252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m15_1_0:Y,3228
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIS06BG8[19]:B,6654
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIS06BG8[19]:C,11415
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIS06BG8[19]:CC,6655
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIS06BG8[19]:D,11321
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIS06BG8[19]:P,6654
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIS06BG8[19]:S,6655
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIS06BG8[19]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIS06BG8[19]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_9[1]:A,15699
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_9[1]:B,13099
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_9[1]:C,13039
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_9[1]:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_9[1]:D,15505
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_9[1]:P,13039
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_9[1]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_9[1]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[28]:CLK,-2997
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[28]:D,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[28]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[28]:Q,-2997
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[28]:SLn,-3470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[43]:CLK,12174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[43]:D,1986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[43]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[43]:Q,12174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[43]:SLn,-313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[12]:CLK,1416
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[12]:D,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[12]:EN,6547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[12]:Q,1416
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNINL69SR[48]:B,12650
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNINL69SR[48]:C,11620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNINL69SR[48]:CC,11654
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNINL69SR[48]:D,17139
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNINL69SR[48]:P,11620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNINL69SR[48]:S,11654
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNINL69SR[48]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNINL69SR[48]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIK5RGL[6]:A,1495
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIK5RGL[6]:B,1458
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIK5RGL[6]:C,553
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIK5RGL[6]:D,864
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIK5RGL[6]:Y,553
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pstrb[2]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pstrb[2]:CLK,16861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pstrb[2]:D,-6865
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pstrb[2]:EN,-5267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pstrb[2]:Q,16861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[2]:A,13900
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[2]:B,13863
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[2]:C,12955
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[2]:D,13262
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[2]:Y,12955
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[12]:A,12195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[12]:B,12141
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[12]:C,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[12]:Y,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[24]:A,6977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[24]:B,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[24]:C,16041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[24]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_illegal_instr_retr:CLK,-10175
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_illegal_instr_retr:D,18604
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_illegal_instr_retr:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_illegal_instr_retr:Q,-10175
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/apb_d_req_valid_3_1_0:A,-12464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/apb_d_req_valid_3_1_0:B,-12534
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/apb_d_req_valid_3_1_0:C,-12544
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/apb_d_req_valid_3_1_0:Y,-12544
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_at_flush_Z[1]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_at_flush_Z[1]:CLK,6667
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_at_flush_Z[1]:D,-8464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_at_flush_Z[1]:Q,6667
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_fast_RNI27CJO:A,-12858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_fast_RNI27CJO:B,-13015
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_fast_RNI27CJO:Y,-13015
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[9]:A,17122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[9]:B,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[9]:C,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[9]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/addr_shift_bits_valid:A,-12490
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/addr_shift_bits_valid:B,-2586
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/addr_shift_bits_valid:Y,-12490
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[21]:A,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[21]:B,10386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[21]:C,3562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[21]:D,9847
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[21]:Y,3562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt[3]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt[3]:CLK,12772
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt[3]:D,4091
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt[3]:EN,-300
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt[3]:Q,12772
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[23]:A,13867
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[23]:B,13837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[23]:C,10223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[23]:D,10937
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[23]:Y,10223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_rd_valid:A,9289
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_rd_valid:B,9112
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_rd_valid:C,8296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_rd_valid:Y,8296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[55]:A,3690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[55]:B,1882
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[55]:C,17755
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[55]:Y,1882
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[24]:A,12151
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[24]:B,12097
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[24]:C,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[24]:Y,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mip_sw_rd_sel_3:A,8296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mip_sw_rd_sel_3:B,9935
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mip_sw_rd_sel_3:Y,8296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mcause_sw_wr_sel_3:A,4480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mcause_sw_wr_sel_3:B,15361
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mcause_sw_wr_sel_3:Y,4480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[15]:A,10201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[15]:B,15574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[15]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[15]:Y,10201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[18]:A,9100
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[18]:B,8997
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[18]:C,8645
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[18]:Y,8645
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un2_cpu_d_resp_valid_rd_1_0:A,-13290
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un2_cpu_d_resp_valid_rd_1_0:B,-13310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un2_cpu_d_resp_valid_rd_1_0:Y,-13310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_30:A,11424
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_30:B,12627
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_30:C,13391
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_30:CC,10993
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_30:D,13286
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_30:P,11424
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_30:S,10993
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_30:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_30:Y3A,12657
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_valid_6_i_0_a2_0_11:A,-2668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_valid_6_i_0_a2_0_11:B,-2713
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_valid_6_i_0_a2_0_11:C,-2756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_valid_6_i_0_a2_0_11:D,-2939
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_valid_6_i_0_a2_0_11:Y,-2939
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_11_0_RNO:A,1384
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_11_0_RNO:B,1347
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_11_0_RNO:C,1132
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_11_0_RNO:Y,1132
LED_PATTERN_obuf[7]/U_IOPAD:D,2048
LED_PATTERN_obuf[7]/U_IOPAD:E,
LED_PATTERN_obuf[7]/U_IOPAD:PAD,2048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[7]:CLK,15679
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[7]:D,7385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[7]:EN,11117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[7]:Q,15679
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[7]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_tz[1]:A,6507
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_tz[1]:B,6223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_tz[1]:C,6181
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_tz[1]:Y,6181
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic849_2:A,8128
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic849_2:B,8103
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic849_2:C,6441
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic849_2:D,7162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic849_2:Y,6441
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[19]:A,13801
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[19]:B,13769
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[19]:C,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[19]:D,10869
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[19]:Y,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_8_inst:CLK,-3053
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_8_inst:D,16318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_8_inst:Q,-3053
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_8_inst:SLn,16775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[21]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[21]:CLK,11930
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[21]:D,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[21]:EN,-5440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[21]:Q,11930
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_2_inst:CLK,-3129
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_2_inst:D,16322
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_2_inst:EN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_2_inst:Q,-3129
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_2_inst:SLn,16775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[21]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[21]:B,15808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[21]:C,14530
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[21]:Y,14530
RST_N_IN_ibuf/U_IOPAD:PAD,
RST_N_IN_ibuf/U_IOPAD:Y,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[18]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[18]:B,17821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[18]:Y,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[23]:A,15771
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[23]:B,15738
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[23]:C,9958
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[23]:D,8455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[23]:Y,8455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[22]:A,14953
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[22]:B,14046
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[22]:C,13164
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[22]:Y,13164
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.dpc_debugger_wr_sel_1:A,9373
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.dpc_debugger_wr_sel_1:B,10113
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.dpc_debugger_wr_sel_1:C,9222
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.dpc_debugger_wr_sel_1:D,9218
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.dpc_debugger_wr_sel_1:Y,9218
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/CFG_9:B,7739
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/CFG_9:D,16313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/CFG_9:IPB,7739
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/CFG_9:IPC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/CFG_9:IPD,16313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/CFG_9:Y,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[7]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[7]:B,15808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[7]:C,14685
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[7]:Y,14685
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[48]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[48]:B,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[48]:C,17760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[48]:Y,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[13]:A,17053
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[13]:B,16633
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[13]:C,16555
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[13]:D,7821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[13]:Y,7821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][21]:CLK,2348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][21]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][21]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][21]:Q,2348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[3]:CLK,2097
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[3]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[3]:EN,12096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[3]:Q,2097
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_50:A,15732
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_50:B,15672
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_50:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_50:P,15672
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_50:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_50:Y3A,15733
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[22]:A,7834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[22]:B,7861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[22]:C,8356
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[22]:Y,7834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/CFG_3:B,8507
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/CFG_3:C,7747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/CFG_3:D,16340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/CFG_3:IPB,8507
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/CFG_3:IPC,7747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/CFG_3:IPD,16340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[6]:A,-1603
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[6]:B,-1761
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[6]:C,-1016
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[6]:D,-1107
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[6]:Y,-1761
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_mnemonic4933.rv32i_dec_mnemonic4933:A,6494
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_mnemonic4933.rv32i_dec_mnemonic4933:B,6407
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_mnemonic4933.rv32i_dec_mnemonic4933:C,6331
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_mnemonic4933.rv32i_dec_mnemonic4933:Y,6331
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[6]:A,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[6]:B,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[6]:C,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[6]:D,720
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[6]:Y,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_30:A,-2046
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_30:B,11168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_30:C,12455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_30:CC,-2477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_30:D,461
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_30:P,-2046
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_30:S,-2477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_30:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_30:Y3A,500
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_33:B,14468
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_33:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_33:P,14468
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_33:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_33:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNINP18G3[10]:B,8524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNINP18G3[10]:C,9288
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNINP18G3[10]:CC,8444
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNINP18G3[10]:D,9183
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNINP18G3[10]:P,8524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNINP18G3[10]:S,8444
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNINP18G3[10]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNINP18G3[10]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr_1_2:A,-9419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr_1_2:B,-10154
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr_1_2:C,-10832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr_1_2:D,-11301
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr_1_2:Y,-11301
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_39:A,15676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_39:B,15616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_39:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_39:P,15616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_39:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_39:Y3A,15624
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIKF1SG[16]:A,-1131
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIKF1SG[16]:B,-1168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIKF1SG[16]:C,-2101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIKF1SG[16]:D,-1794
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIKF1SG[16]:Y,-2101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_5:A,-3487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_5:B,-3021
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_5:C,-2271
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_5:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_5:D,-2362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_5:P,-3487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_5:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_5:Y3A,-2965
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[23]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[23]:B,17821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[23]:Y,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[0]:A,10508
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[0]:B,10442
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[0]:C,10226
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[0]:D,10131
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[0]:Y,10131
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[27]:A,17122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[27]:B,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[27]:C,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[27]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[29]:A,8458
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[29]:B,8461
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[29]:Y,8458
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_s_32_RNO:A,8854
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_s_32_RNO:B,3531
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_s_32_RNO:C,14725
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_s_32_RNO:D,13912
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_s_32_RNO:Y,3531
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_rd_byte_en_iv_1[1]:A,9915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_rd_byte_en_iv_1[1]:B,7457
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_rd_byte_en_iv_1[1]:C,7391
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_rd_byte_en_iv_1[1]:D,5477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_rd_byte_en_iv_1[1]:Y,5477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[15]:CLK,-2465
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[15]:D,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[15]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[15]:Q,-2465
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[23]:A,7829
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[23]:B,8417
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[23]:Y,7829
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[1]:CLK,-2759
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[1]:D,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[1]:EN,-11601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[1]:Q,-2759
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[1]:SLn,17661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un2_cpu_d_resp_type_1[3]:A,-13311
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un2_cpu_d_resp_type_1[3]:B,-13353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un2_cpu_d_resp_type_1[3]:Y,-13353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_5:CC[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_5:CC[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_5:CC[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_5:CC[3],14076
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_5:CI,14076
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_5:P[0],14644
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_5:P[1],14594
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_5:P[2],14674
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_5:P[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_5:Y3A[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_5:Y3A[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_5:Y3A[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_5:Y3A[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_5:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_5:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_5:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_5:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[6]:A,8001
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[6]:B,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[6]:Y,8001
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_12_RNO_0:A,8638
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_12_RNO_0:B,-2370
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_12_RNO_0:C,9298
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_12_RNO_0:D,8477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_12_RNO_0:Y,-2370
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][15]:CLK,2891
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][15]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][15]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][15]:Q,2891
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78_12:A,10964
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78_12:B,7864
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78_12:C,6940
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78_12:Y,6940
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_shifter_unit_places_sel_ex[0]:CLK,-2594
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_shifter_unit_places_sel_ex[0]:D,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_shifter_unit_places_sel_ex[0]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_shifter_unit_places_sel_ex[0]:Q,-2594
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_shifter_unit_places_sel_ex[0]:SLn,-3470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[27]:A,10875
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[27]:B,9479
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[27]:C,15257
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[27]:D,11775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[27]:Y,9479
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][11]:CLK,2315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][11]:D,-308
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][11]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][11]:Q,2315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[15]:A,-837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[15]:B,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[15]:C,14469
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[15]:Y,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[10]:A,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[10]:B,13325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[10]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[10]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_26:A,12507
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_26:B,14422
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_26:C,12396
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_26:Y,12396
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[13]:CLK,15667
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[13]:D,10252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[13]:EN,11117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[13]:Q,15667
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[13]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_ebreakm/gen_bit_reset.state_val_12_u[0]:A,9817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_ebreakm/gen_bit_reset.state_val_12_u[0]:B,10164
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_ebreakm/gen_bit_reset.state_val_12_u[0]:Y,9817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_18:A,-2308
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_18:B,10906
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_18:C,12177
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_18:CC,-2329
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_18:D,199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_18:P,-2308
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_18:S,-2329
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_18:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_18:Y3A,211
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNISRARU6[23]:B,8689
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNISRARU6[23]:C,9453
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNISRARU6[23]:CC,8476
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNISRARU6[23]:D,9348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNISRARU6[23]:P,8689
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNISRARU6[23]:S,8476
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNISRARU6[23]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNISRARU6[23]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[28]:A,2795
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[28]:B,931
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[28]:C,3421
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[28]:Y,931
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mtvec_sw_rd_sel_1_0:A,10041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mtvec_sw_rd_sel_1_0:B,10055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mtvec_sw_rd_sel_1_0:Y,10041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_24_0:A,1481
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_24_0:B,2276
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_24_0:C,525
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_24_0:CC,678
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_24_0:P,525
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_24_0:S,678
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_24_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_24_0:Y3A,542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[0]:CLK,-9964
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[0]:D,-5231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[0]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[0]:Q,-9964
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI2UPV23[5]:B,1836
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI2UPV23[5]:C,2611
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI2UPV23[5]:CC,2786
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI2UPV23[5]:D,2920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI2UPV23[5]:P,1836
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI2UPV23[5]:S,2786
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI2UPV23[5]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI2UPV23[5]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[8]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[8]:B,15808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[8]:C,14656
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[8]:Y,14656
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[7]:A,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[7]:B,13325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[7]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[7]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[4]:CLK,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[4]:D,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[4]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[4]:Q,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[24]:A,8174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[24]:B,6480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[24]:C,-111
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[24]:D,-2426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[24]:Y,-2426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[54]:A,3690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[54]:B,1826
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[54]:C,17755
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[54]:Y,1826
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_39[8]:A,7614
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_39[8]:B,6949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_39[8]:C,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_39[8]:Y,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_11_sx:A,4223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_11_sx:B,1776
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_11_sx:C,1028
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_11_sx:D,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_11_sx:Y,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[4]:A,8986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[4]:B,9022
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[4]:C,6265
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[4]:D,7957
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[4]:Y,6265
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_10_inst:CLK,-2444
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_10_inst:D,16306
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_10_inst:Q,-2444
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_10_inst:SLn,16763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_11[0]:A,15780
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_11[0]:B,13190
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_11[0]:C,13124
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_11[0]:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_11[0]:D,15584
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_11[0]:P,13124
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_11[0]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_11[0]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/un1_gen_apb_byte_shim.apb_st_0_o4:A,17183
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/un1_gen_apb_byte_shim.apb_st_0_o4:B,17485
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/un1_gen_apb_byte_shim.apb_st_0_o4:C,-6305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/un1_gen_apb_byte_shim.apb_st_0_o4:D,-6339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/un1_gen_apb_byte_shim.apb_st_0_o4:Y,-6339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[19]:A,7304
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[19]:B,6915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[19]:C,7201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[19]:Y,6915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_rd_data_sig[18]:A,10865
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_rd_data_sig[18]:B,12800
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_rd_data_sig[18]:Y,10865
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_lsu_op_ex[1]:CLK,1251
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_lsu_op_ex[1]:D,-12690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_lsu_op_ex[1]:EN,-11988
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_lsu_op_ex[1]:Q,1251
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv[3]:A,-4277
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv[3]:B,-5055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv[3]:C,5521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv[3]:D,4850
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv[3]:Y,-5055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_sn_m3:A,12263
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_sn_m3:B,12344
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_sn_m3:Y,12263
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_6_0:A,840
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_6_0:B,1634
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_6_0:C,-116
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_6_0:CC,1032
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_6_0:P,-116
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_6_0:S,1032
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_6_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_6_0:Y3A,-113
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_operand0_mux_sel_0_.m13:A,5594
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_operand0_mux_sel_0_.m13:B,4765
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_operand0_mux_sel_0_.m13:C,3925
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_operand0_mux_sel_0_.m13:Y,3925
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_next_exu_result_reg_int48:A,8165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_next_exu_result_reg_int48:B,4374
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_next_exu_result_reg_int48:C,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_next_exu_result_reg_int48:Y,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/sel_reg[0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/sel_reg[0]:CLK,1887
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/sel_reg[0]:D,-5133
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/sel_reg[0]:EN,18435
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/sel_reg[0]:Q,1887
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_9_0:A,1059
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_9_0:B,1856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_9_0:C,102
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_9_0:CC,-147
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_9_0:P,102
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_9_0:S,-147
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_9_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_9_0:Y3A,131
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[45]:A,3690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[45]:B,1906
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[45]:C,17755
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[45]:Y,1906
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1[5]:A,5594
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1[5]:B,5453
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1[5]:C,6225
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1[5]:Y,5453
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[15]:CLK,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[15]:D,10577
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[15]:EN,-12966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[15]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[15]:SLn,-12088
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2116_5:A,4892
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2116_5:B,4797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2116_5:C,5664
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2116_5:Y,4797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[33]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[33]:B,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[33]:C,17760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[33]:Y,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_resp_ready_0:A,-10327
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_resp_ready_0:B,-10364
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_resp_ready_0:C,-10489
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_resp_ready_0:D,-10503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_resp_ready_0:Y,-10503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[1]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[1]:CLK,16351
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[1]:D,-6831
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[1]:EN,-6339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[1]:Q,16351
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr18_i_a2_i:A,-11508
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr18_i_a2_i:B,16793
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr18_i_a2_i:C,15021
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr18_i_a2_i:Y,-11508
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[30]:A,12598
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[30]:B,12570
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[30]:C,8967
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[30]:D,9682
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[30]:Y,8967
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2124_2:A,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2124_2:B,7410
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2124_2:C,8219
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2124_2:D,8207
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2124_2:Y,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/dbreakpoint_iv:A,7272
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/dbreakpoint_iv:B,6604
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/dbreakpoint_iv:C,-4343
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/dbreakpoint_iv:D,-4424
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/dbreakpoint_iv:Y,-4424
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_quotient_1:A,15972
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_quotient_1:B,15947
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_quotient_1:Y,15947
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[12]:CLK,669
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[12]:D,10207
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[12]:EN,5697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[12]:Q,669
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[12]:SLn,11215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[30]:A,7714
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[30]:B,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[30]:C,16041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[30]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_valid_RNO:A,-1951
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_valid_RNO:B,-10991
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_valid_RNO:C,-11189
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_valid_RNO:Y,-11189
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[19]:A,6809
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[19]:B,-2354
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[19]:C,16721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[19]:D,15729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[19]:Y,-2354
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un11_lsu_resp_ready_0:A,-10858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un11_lsu_resp_ready_0:B,-11353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un11_lsu_resp_ready_0:C,-10920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un11_lsu_resp_ready_0:Y,-11353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[57]:CLK,14599
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[57]:D,11570
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[57]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[57]:Q,14599
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[57]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.un1_instruction_13_3_RNIPS157:A,4676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.un1_instruction_13_3_RNIPS157:B,4644
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.un1_instruction_13_3_RNIPS157:C,2957
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.un1_instruction_13_3_RNIPS157:D,3593
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.un1_instruction_13_3_RNIPS157:Y,2957
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[5]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[5]:B,15808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[5]:C,14700
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[5]:Y,14700
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[8]:CLK,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[8]:D,10765
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[8]:EN,-13015
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[8]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[8]:SLn,-12088
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[1]:A,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[1]:B,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[1]:C,12340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[1]:Y,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.un1_ex_retr_pipe_curr_pc_retr:A,16891
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.un1_ex_retr_pipe_curr_pc_retr:B,16865
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.un1_ex_retr_pipe_curr_pc_retr:C,15890
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.un1_ex_retr_pipe_curr_pc_retr:D,15808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.un1_ex_retr_pipe_curr_pc_retr:Y,15808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep1_rep2_RNI4H77O:A,-12914
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep1_rep2_RNI4H77O:B,-12833
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep1_rep2_RNI4H77O:Y,-12914
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un22_next_quotient_2:A,16010
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un22_next_quotient_2:B,15981
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un22_next_quotient_2:Y,15981
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[26]:A,12275
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[26]:B,11870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[26]:C,-119
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[26]:D,-209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[26]:Y,-209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[9]:A,1785
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[9]:B,15355
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[9]:C,-2252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[9]:D,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[9]:Y,-2252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO_0[0]:A,8893
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO_0[0]:B,9704
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO_0[0]:C,-5231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO_0[0]:D,6407
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO_0[0]:Y,-5231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[8]:CLK,11188
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[8]:EN,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[8]:Q,11188
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[8]:SLn,4615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_44:A,15705
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_44:B,15645
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_44:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_44:P,15645
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_44:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_44:Y3A,15695
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un9_gpr_rd_rs2_completing_ex_1:A,9009
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un9_gpr_rd_rs2_completing_ex_1:B,3683
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un9_gpr_rd_rs2_completing_ex_1:C,8906
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un9_gpr_rd_rs2_completing_ex_1:Y,3683
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_a2_12:A,2813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_a2_12:B,2692
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_a2_12:C,1899
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_a2_12:D,2725
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_a2_12:Y,1899
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_s_31:A,9927
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_s_31:B,15621
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_s_31:C,10753
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_s_31:CC,8426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_s_31:D,16792
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_s_31:P,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_s_31:S,8426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_s_31:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_s_31:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[24]:A,813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[24]:B,11044
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[24]:C,-2426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[24]:D,-209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[24]:Y,-2426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[11]:A,3608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[11]:B,-9424
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[11]:C,5345
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[11]:Y,-9424
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[12]:A,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[12]:B,12721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[12]:C,6985
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[12]:D,6627
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[12]:Y,6627
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_op_sel_1_0_.m15_1:A,-644
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_op_sel_1_0_.m15_1:B,-687
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_op_sel_1_0_.m15_1:C,-700
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_op_sel_1_0_.m15_1:D,-817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_op_sel_1_0_.m15_1:Y,-817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[7]:A,8280
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[7]:B,7961
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[7]:C,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[7]:Y,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[44]:A,11709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[44]:B,16497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[44]:C,16431
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[44]:Y,11709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[6]:A,2022
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[6]:B,1985
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[6]:C,1080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[6]:D,1394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[6]:Y,1080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_5:CC[0],11596
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_5:CC[1],11550
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_5:CC[2],11516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_5:CC[3],11569
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_5:CC[4],11518
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_5:CI,11516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_5:P[0],11781
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_5:P[1],11719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_5:P[2],11811
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_5:P[3],11976
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_5:P[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_5:Y3A[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_5:Y3A[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_5:Y3A[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_5:Y3A[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_5:Y3A[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_5:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_5:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_5:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_5:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_5:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[14]:A,13413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[14]:B,7927
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[14]:C,8835
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[14]:D,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[14]:Y,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_m5_i_a4_0_6:A,-7769
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_m5_i_a4_0_6:B,-7029
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_m5_i_a4_0_6:C,-7779
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_m5_i_a4_0_6:D,-7976
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_m5_i_a4_0_6:Y,-7976
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_12_0:A,1379
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_12_0:B,2174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_12_0:C,423
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_12_0:CC,1465
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_12_0:P,423
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_12_0:S,1465
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_12_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_12_0:Y3A,440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_26:A,15524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_26:B,15464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_26:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_26:P,15464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_26:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_26:Y3A,15525
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs2_rd_valid.m11_3:A,-768
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs2_rd_valid.m11_3:B,-799
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs2_rd_valid.m11_3:Y,-799
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_valid_0:A,-1811
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_valid_0:B,-1721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_valid_0:C,-2858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_valid_0:D,-2041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_valid_0:Y,-2858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_8:A,15915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_8:B,15882
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_8:C,14941
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_8:D,14310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_8:Y,14310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_2_1_0[2]:A,-1681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_2_1_0[2]:B,-1690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_2_1_0[2]:Y,-1690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_stall_csr_1:A,-8693
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_stall_csr_1:B,-8736
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_stall_csr_1:C,-8422
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_stall_csr_1:D,-8562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_stall_csr_1:Y,-8736
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[5]:A,16261
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[5]:B,16230
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[5]:C,12607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[5]:Y,12607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[27]:CLK,13842
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[27]:D,9577
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[27]:EN,5048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[27]:Q,13842
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[27]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[14]:A,14597
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[14]:B,14581
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[14]:C,10970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[14]:D,10876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[14]:Y,10876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[22]:CLK,1622
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[22]:D,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[22]:EN,6547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[22]:Q,1622
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_sel_reg[2]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_sel_reg[2]:CLK,-7529
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_sel_reg[2]:D,18546
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_sel_reg[2]:Q,-7529
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][10]:CLK,2929
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][10]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][10]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][10]:Q,2929
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[24]:A,12951
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[24]:B,12897
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[24]:C,9377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[24]:D,9256
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[24]:Y,9256
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[7]:CLK,2321
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[7]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[7]:EN,12096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[7]:Q,2321
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_9_inst:CLK,-3030
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_9_inst:D,16309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_9_inst:Q,-3030
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_9_inst:SLn,16775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_21_0:A,1508
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_21_0:B,2298
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_21_0:C,551
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_21_0:CC,721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_21_0:P,552
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_21_0:S,721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_21_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_21_0:Y3A,551
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_13[0]:A,15652
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_13[0]:B,13062
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_13[0]:C,12996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_13[0]:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_13[0]:D,15456
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_13[0]:P,12996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_13[0]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_13[0]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.gen_per_trig_tdata1[0].machine_sw_wr_tdata1_mcontrol_execute_wr_en_0:A,10274
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.gen_per_trig_tdata1[0].machine_sw_wr_tdata1_mcontrol_execute_wr_en_0:B,10166
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.gen_per_trig_tdata1[0].machine_sw_wr_tdata1_mcontrol_execute_wr_en_0:Y,10166
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv[2]:A,10647
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv[2]:B,-4027
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv[2]:C,-5158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv[2]:D,-5231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv[2]:Y,-5231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[7]:A,12840
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[7]:B,12809
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[7]:C,9255
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[7]:D,9379
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[7]:Y,9255
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_alu_op_sel_cnst_i_a2_1[1]:A,4802
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_alu_op_sel_cnst_i_a2_1[1]:B,5444
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_alu_op_sel_cnst_i_a2_1[1]:Y,4802
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_20:A,14055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_20:B,14022
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_20:C,13956
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_20:D,13914
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_20:Y,13914
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[44]:A,3690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[44]:B,1940
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[44]:C,17755
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[44]:Y,1940
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[30]:A,3058
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[30]:B,3758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[30]:Y,3058
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][24]:CLK,3045
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][24]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][24]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][24]:Q,3045
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[30]:CLK,15560
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[30]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[30]:EN,13092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[30]:Q,15560
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[30]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[44]:A,15349
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[44]:B,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[44]:C,16296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[44]:D,15601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[44]:Y,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:BLK_EN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:BUSY_FB,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:ENSH,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[0],16310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[1],16313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[2],16315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[3],16329
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[4],16340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[0],16331
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[1],16310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[2],16322
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[3],16317
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[4],16319
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[5],16314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[6],16312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[7],16317
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[0],18485
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[1],18487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[2],18487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[3],18476
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[4],18458
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_CLK,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[0],8504
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[1],8507
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[2],7742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[3],7744
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[4],7739
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[5],7733
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[6],7747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[7],7747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_EN,7588
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[18]:CLK,13812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[18]:D,10999
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[18]:EN,6578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[18]:Q,13812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_26_4:A,11707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_26_4:B,11666
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_26_4:C,11621
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_26_4:D,11516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_26_4:Y,11516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/CFG_3:B,7821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/CFG_3:C,7747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/CFG_3:D,16333
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/CFG_3:IPB,7821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/CFG_3:IPC,7747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/CFG_3:IPD,16333
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_1_0:A,15135
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_1_0:B,15094
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_1_0:C,15046
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_1_0:D,14941
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_1_0:Y,14941
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[3]:A,8280
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[3]:B,7961
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[3]:C,6817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[3]:Y,6817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[33]:A,3690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[33]:B,2262
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[33]:C,17755
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[33]:Y,2262
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[12]:A,1785
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[12]:B,15355
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[12]:C,-2278
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[12]:D,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[12]:Y,-2278
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_implicit_pseudo_instr_de:A,3730
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_implicit_pseudo_instr_de:B,3986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_implicit_pseudo_instr_de:C,5572
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_implicit_pseudo_instr_de:Y,3730
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[1]:A,5353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[1]:B,5996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[1]:C,6546
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[1]:Y,5353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[9]:A,-1048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[9]:B,14665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[9]:C,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[9]:D,-6966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[9]:Y,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/dealloc_resp_buff_11_0:A,15997
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/dealloc_resp_buff_11_0:B,15128
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/dealloc_resp_buff_11_0:C,15952
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/dealloc_resp_buff_11_0:D,15908
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/dealloc_resp_buff_11_0:Y,15128
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gpr_wr_data_retr_3_2[3]:A,15775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gpr_wr_data_retr_3_2[3]:B,15732
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gpr_wr_data_retr_3_2[3]:C,7409
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gpr_wr_data_retr_3_2[3]:D,6782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gpr_wr_data_retr_3_2[3]:Y,6782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[6]:A,9024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[6]:B,13479
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[6]:C,7900
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[6]:D,6856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[6]:Y,6856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[3]:CLK,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[3]:D,-2208
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[3]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[3]:Q,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[3]:SLn,4675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/ifu_expipe_req_branch_excpt_req_valid_0_RNO:A,717
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/ifu_expipe_req_branch_excpt_req_valid_0_RNO:B,-2014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/ifu_expipe_req_branch_excpt_req_valid_0_RNO:C,1412
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/ifu_expipe_req_branch_excpt_req_valid_0_RNO:D,561
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/ifu_expipe_req_branch_excpt_req_valid_0_RNO:Y,-2014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[13]:A,429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[13]:B,320
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[13]:C,-535
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[13]:D,-1776
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[13]:Y,-1776
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_0_2_1:A,-11568
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_0_2_1:B,-10232
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_0_2_1:C,-10124
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_0_2_1:Y,-11568
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4959_9:A,-594
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4959_9:B,-1533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4959_9:C,-1593
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4959_9:D,-1813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4959_9:Y,-1813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[19]:A,9357
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[19]:B,17821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[19]:C,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[19]:Y,9357
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[31]:A,8946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[31]:B,13351
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[31]:C,9828
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[31]:Y,8946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[18]:CLK,-2477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[18]:D,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[18]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[18]:Q,-2477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un16_buff_resp_head_compressed:A,-2134
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un16_buff_resp_head_compressed:B,-2542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un16_buff_resp_head_compressed:C,-1436
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un16_buff_resp_head_compressed:D,-1534
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un16_buff_resp_head_compressed:Y,-2542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIMJ3SG[26]:A,1512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIMJ3SG[26]:B,1475
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIMJ3SG[26]:C,564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIMJ3SG[26]:D,877
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIMJ3SG[26]:Y,564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[14]:A,14828
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[14]:B,13921
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[14]:C,13039
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[14]:Y,13039
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[1]:A,12598
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[1]:B,8052
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[1]:C,6244
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[1]:D,5419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[1]:Y,5419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[4]:CLK,14196
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[4]:D,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[4]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[4]:Q,14196
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[30]:CLK,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[30]:D,14433
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[30]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[30]:Q,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI0A6JT[0]:B,16831
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI0A6JT[0]:C,11944
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI0A6JT[0]:CC,13983
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI0A6JT[0]:D,16729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI0A6JT[0]:P,11944
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI0A6JT[0]:S,12844
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI0A6JT[0]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI0A6JT[0]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[14]:A,10014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[14]:B,14177
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[14]:C,8536
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[14]:D,9537
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[14]:Y,8536
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[20]:A,8548
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[20]:B,7883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[20]:C,7817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[20]:Y,7817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_op_sel_1_0_.m19:A,5852
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_op_sel_1_0_.m19:B,5631
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_op_sel_1_0_.m19:C,8094
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_op_sel_1_0_.m19:D,7081
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_op_sel_1_0_.m19:Y,5631
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[28]:A,10826
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[28]:B,8828
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[28]:C,10723
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[28]:Y,8828
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_5[0]:A,-3757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_5[0]:B,-5030
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_5[0]:C,-5760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_5[0]:D,-12107
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_5[0]:Y,-12107
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_24_RNO_0:A,8739
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_24_RNO_0:B,-2269
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_24_RNO_0:C,9399
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_24_RNO_0:D,8474
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_24_RNO_0:Y,-2269
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/CFG_5:B,8512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/CFG_5:C,8597
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/CFG_5:D,16325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/CFG_5:IPB,8512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/CFG_5:IPC,8597
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/CFG_5:IPD,16325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_31:A,15528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_31:B,15468
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_31:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_31:P,15468
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_31:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_31:Y3A,15518
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/CFG_9:B,6876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/CFG_9:C,8598
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/CFG_9:D,16309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/CFG_9:IPB,6876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/CFG_9:IPC,8598
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/CFG_9:IPD,16309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/CFG_9:Y,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[28]:A,43
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[28]:B,-957
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[28]:C,931
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[28]:Y,-957
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[3]:A,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[3]:B,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[3]:C,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[3]:D,7349
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[3]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[8]:CLK,1134
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[8]:D,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[8]:EN,6547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[8]:Q,1134
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/gen_ahb_d_decode.un8_cpu_d_req_is_ahblto18_i_a2:A,535
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/gen_ahb_d_decode.un8_cpu_d_req_is_ahblto18_i_a2:B,463
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/gen_ahb_d_decode.un8_cpu_d_req_is_ahblto18_i_a2:C,457
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/gen_ahb_d_decode.un8_cpu_d_req_is_ahblto18_i_a2:Y,457
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_rd_byte_en_2[1]:A,10108
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_rd_byte_en_2[1]:B,9738
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_rd_byte_en_2[1]:C,5624
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_rd_byte_en_2[1]:D,5477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_rd_byte_en_2[1]:Y,5477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[1]:CLK,-773
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[1]:D,17665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[1]:EN,12162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[1]:Q,-773
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[22]:A,12275
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[22]:B,11870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[22]:C,-119
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[22]:D,-209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[22]:Y,-209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[29]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[29]:CLK,11853
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[29]:D,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[29]:EN,-5440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[29]:Q,11853
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_24:A,10989
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_24:B,10595
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_24:C,10549
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_24:CC,10981
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_24:D,10793
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_24:P,10549
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_24:S,10981
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_24:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_24:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[5]:CLK,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[5]:D,-2287
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[5]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[5]:Q,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[5]:SLn,4675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[23]:A,7363
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[23]:B,6974
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[23]:C,7260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[23]:Y,6974
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNII3RGL[5]:A,2445
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNII3RGL[5]:B,2408
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNII3RGL[5]:C,1503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNII3RGL[5]:D,1817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNII3RGL[5]:Y,1503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[19]:A,10252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[19]:B,11394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[19]:Y,10252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[19]:A,12217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[19]:B,12163
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[19]:C,7289
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[19]:Y,7289
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[40]:CLK,14457
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[40]:D,11691
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[40]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[40]:Q,14457
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[40]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[20]:CLK,1084
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[20]:D,16783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[20]:EN,12162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[20]:Q,1084
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[31]:A,15121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[31]:B,15048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[31]:C,-2524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[31]:D,12715
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[31]:Y,-2524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[48]:CLK,15702
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[48]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[48]:EN,12359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[48]:Q,15702
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[48]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54[6]:A,6941
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54[6]:B,7608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54[6]:C,6915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54[6]:Y,6915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_ld_op_os:A,2350
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_ld_op_os:B,2311
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_ld_op_os:C,1382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_ld_op_os:D,1340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_ld_op_os:Y,1340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m[13]:A,8975
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m[13]:B,9106
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m[13]:C,7263
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m[13]:D,7374
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m[13]:Y,7263
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2126:A,3409
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2126:B,2725
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2126:C,3404
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2126:D,3298
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2126:Y,2725
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[17]:A,6397
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[17]:B,-2385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[17]:C,16721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[17]:D,15729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[17]:Y,-2385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_12:A,-12259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_12:B,-12862
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_12:C,-12351
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_12:D,-12401
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_12:Y,-12862
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:CC[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:CC[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:CC[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:CC[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:CC[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:CC[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:CC[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:CC[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:CC[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:CC[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:CC[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:CC[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:CI,14076
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:CO,14076
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:P[0],14224
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:P[10],14322
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:P[11],14383
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:P[1],14174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:P[2],14254
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:P[3],14302
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:P[4],14251
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:P[5],14324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:P[6],14290
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:P[7],14258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:P[8],14331
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:P[9],14353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:Y3A[0],14237
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:Y3A[10],14371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:Y3A[11],14433
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:Y3A[1],14246
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:Y3A[2],14315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:Y3A[3],14310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:Y3A[4],14317
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:Y3A[5],14380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:Y3A[6],14289
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:Y3A[7],14308
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:Y3A[8],14381
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:Y3A[9],14348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:Y3[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:Y3[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:Y3[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1:Y3[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[20]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[20]:CLK,11887
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[20]:D,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[20]:EN,-5440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[20]:Q,11887
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[26]:A,2180
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[26]:B,2863
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[26]:C,-1436
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[26]:D,-1632
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[26]:Y,-1632
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/last_iab_rd_alignment_4_iv_i_1:A,-11860
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/last_iab_rd_alignment_4_iv_i_1:B,13357
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/last_iab_rd_alignment_4_iv_i_1:C,-11850
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/last_iab_rd_alignment_4_iv_i_1:Y,-11860
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[25]:A,7195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[25]:B,9731
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[25]:Y,7195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un174_shifter_result_1_1.CO2:A,6440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un174_shifter_result_1_1.CO2:B,6300
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un174_shifter_result_1_1.CO2:C,5867
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un174_shifter_result_1_1.CO2:Y,5867
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[1]:A,16118
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[1]:B,16886
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[1]:C,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[1]:D,15874
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[1]:Y,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_0_RNO[0]:A,-5229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_0_RNO[0]:B,-6471
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_0_RNO[0]:C,-816
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_0_RNO[0]:Y,-6471
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_lsu_op_retr[3]:CLK,-10569
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_lsu_op_retr[3]:D,-12205
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_lsu_op_retr[3]:EN,-11551
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_lsu_op_retr[3]:Q,-10569
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[10]:A,10427
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[10]:B,10393
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[10]:C,9934
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[10]:D,3525
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[10]:Y,3525
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_23_0_RNO:A,1790
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_23_0_RNO:B,1753
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_23_0_RNO:C,1538
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_23_0_RNO:Y,1538
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[1]:A,15775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[1]:B,15742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[1]:C,10084
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[1]:D,7489
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[1]:Y,7489
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_1[1]:A,8395
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_1[1]:B,6544
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_1[1]:C,6419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_1[1]:D,6442
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_1[1]:Y,6419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[24]:A,17503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[24]:B,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[24]:C,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[24]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[42]:CLK,14495
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[42]:D,11704
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[42]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[42]:Q,14495
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[42]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[21]:A,17068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[21]:B,17037
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[21]:C,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[21]:D,16861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[21]:Y,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_a6[1]:A,7458
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_a6[1]:B,6597
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_a6[1]:C,5624
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_a6[1]:Y,5624
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[3]:A,6817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[3]:B,-2208
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[3]:C,16721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[3]:D,15729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[3]:Y,-2208
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_en_ex:CLK,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_en_ex:D,-5312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_en_ex:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_en_ex:Q,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_completing_ex_0_1_0:A,-2846
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_completing_ex_0_1_0:B,2209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_completing_ex_0_1_0:C,-12205
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_completing_ex_0_1_0:D,-2124
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_completing_ex_0_1_0:Y,-12205
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[16]:A,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[16]:B,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[16]:C,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[16]:D,720
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[16]:Y,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[12]:A,8242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[12]:B,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[12]:C,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[12]:D,16946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[12]:Y,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_8_inst:CLK,-2448
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_8_inst:D,16318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_8_inst:Q,-2448
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_8_inst:SLn,16763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[12]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[12]:CLK,2896
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[12]:D,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[12]:Q,2896
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_RNO[3]:A,-7678
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_RNO[3]:B,-8443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_RNO[3]:C,-7786
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_RNO[3]:D,-7830
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_RNO[3]:Y,-8443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un11_T_l_En_1:A,11516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un11_T_l_En_1:B,14348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un11_T_l_En_1:C,14276
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un11_T_l_En_1:Y,11516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[10]:CLK,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[10]:D,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[10]:Q,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[10]:SLn,12296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_req_op_cZ[0]:A,-2163
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_req_op_cZ[0]:B,1447
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_req_op_cZ[0]:Y,-2163
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_operand0_mux_sel_0_.m7_2:A,-1573
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_operand0_mux_sel_0_.m7_2:B,-1577
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_operand0_mux_sel_0_.m7_2:Y,-1577
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[21]:CLK,11359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[21]:EN,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[21]:Q,11359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[21]:SLn,4615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIGFICU7[14]:B,17068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIGFICU7[14]:C,12181
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIGFICU7[14]:CC,12413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIGFICU7[14]:D,16966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIGFICU7[14]:P,12181
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIGFICU7[14]:S,12413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIGFICU7[14]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIGFICU7[14]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[5]:A,15764
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[5]:B,15731
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[5]:C,9471
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[5]:D,6870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[5]:Y,6870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[27]:CLK,850
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[27]:D,9583
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[27]:EN,5697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[27]:Q,850
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[27]:SLn,11215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_expipe_resp_access_aborted_2_1_0_wmux_0[2]:A,8512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_expipe_resp_access_aborted_2_1_0_wmux_0[2]:B,12655
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_expipe_resp_access_aborted_2_1_0_wmux_0[2]:C,10865
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_expipe_resp_access_aborted_2_1_0_wmux_0[2]:D,10815
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_expipe_resp_access_aborted_2_1_0_wmux_0[2]:Y,8512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[27]:A,9217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[27]:B,13380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[27]:C,7866
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[27]:D,8737
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[27]:Y,7866
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[0]:A,7777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[0]:B,932
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[0]:C,16721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[0]:D,15729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[0]:Y,932
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[24]:CLK,1963
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[24]:D,16783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[24]:EN,12199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[24]:Q,1963
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_0[1]:A,-4834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_0[1]:B,-5121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_0[1]:C,9779
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_0[1]:D,2719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_0[1]:Y,-5121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_branch_cond_ex[0]:CLK,2
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_branch_cond_ex[0]:D,-13512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_branch_cond_ex[0]:EN,-10986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_branch_cond_ex[0]:Q,2
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_valid:A,-10943
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_valid:B,-10049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_valid:C,-11934
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_valid:D,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_valid:Y,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_38_RNILULAE:A,8969
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_38_RNILULAE:B,6547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_38_RNILULAE:C,5455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_38_RNILULAE:D,6445
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_38_RNILULAE:Y,5455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_1:A,740
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_1:B,788
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_1:C,537
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_1:CC,2837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_1:D,483
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_1:P,483
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_1:S,2757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_1:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_1:Y3A,607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[32]:CLK,15601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[32]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[32]:EN,12359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[32]:Q,15601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[32]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_operand1_mux_sel_0_2[0]:A,5624
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_operand1_mux_sel_0_2[0]:B,6417
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_operand1_mux_sel_0_2[0]:C,7282
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_operand1_mux_sel_0_2[0]:D,6276
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_operand1_mux_sel_0_2[0]:Y,5624
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[1]:A,9788
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[1]:B,5419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[1]:C,5353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[1]:Y,5353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_39:A,-2568
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_39:B,-2975
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_39:C,-3023
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_39:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_39:D,-2739
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_39:P,-3023
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_39:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_39:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[26]:A,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[26]:B,12677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[26]:C,6941
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[26]:D,6490
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[26]:Y,6490
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_23_RNO:A,11259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_23_RNO:Y,11259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[30]:CLK,1813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[30]:D,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[30]:EN,6547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[30]:Q,1813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_9[3]:A,10043
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_9[3]:B,9934
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_9[3]:C,14310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_9[3]:D,10827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_9[3]:Y,9934
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[23]:CLK,15760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[23]:D,10042
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[23]:EN,11117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[23]:Q,15760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[23]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_op[0]:A,-5061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_op[0]:B,-4982
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_op[0]:C,4846
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_op[0]:D,5306
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_op[0]:Y,-5061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_retr_rep2:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_retr_rep2:CLK,-10725
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_retr_rep2:D,-11369
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_retr_rep2:Q,-10725
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[29]:A,14862
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[29]:B,13955
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[29]:C,13065
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[29]:Y,13065
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[10]:A,258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[10]:B,998
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[10]:C,1293
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[10]:D,1249
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[10]:Y,258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[28]:A,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[28]:B,13325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[28]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[28]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un29_csr_trigger_wr_hzd_de_3_0_0_a2_1:A,7820
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un29_csr_trigger_wr_hzd_de_3_0_0_a2_1:B,7800
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un29_csr_trigger_wr_hzd_de_3_0_0_a2_1:Y,7800
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_RNO_0[1]:A,-8465
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_RNO_0[1]:B,-8503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_RNO_0[1]:C,-6921
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_RNO_0[1]:D,-8607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_RNO_0[1]:Y,-8607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7[22]:A,9442
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7[22]:B,8777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7[22]:C,8645
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7[22]:Y,8645
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_2_1[2]:A,8062
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_2_1[2]:B,6389
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_2_1[2]:C,6296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_2_1[2]:Y,6296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[5]:CLK,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[5]:D,10522
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[5]:EN,-13015
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[5]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[5]:SLn,-12088
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[8]:A,2783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[8]:B,3798
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[8]:Y,2783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs1_rd_sel_0_iv_1[1]:A,7216
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs1_rd_sel_0_iv_1[1]:B,5702
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs1_rd_sel_0_iv_1[1]:C,6272
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs1_rd_sel_0_iv_1[1]:Y,5702
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_a2:A,-12109
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_a2:B,-11350
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_a2:C,11190
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_a2:D,4653
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_a2:Y,-12109
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_27:A,-2597
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_27:B,-3004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_27:C,-3052
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_27:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_27:D,-2768
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_27:P,-3052
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_27:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_27:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_1:A,-2533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_1:B,10681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_1:C,11968
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_1:CC,-1048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_1:D,-26
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_1:P,-2533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_1:S,-1873
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_1:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_1:Y3A,64
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI6UEJC1[1]:B,16914
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI6UEJC1[1]:C,12039
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI6UEJC1[1]:CC,12716
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI6UEJC1[1]:D,16810
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI6UEJC1[1]:P,12039
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI6UEJC1[1]:S,12716
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI6UEJC1[1]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI6UEJC1[1]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[13]:A,13801
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[13]:B,13769
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[13]:C,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[13]:D,10869
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[13]:Y,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs1_rd_hzd_3_0:A,-8389
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs1_rd_hzd_3_0:B,-8432
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs1_rd_hzd_3_0:C,-8498
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs1_rd_hzd_3_0:D,-8603
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs1_rd_hzd_3_0:Y,-8603
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[29]:A,17002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[29]:B,16965
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[29]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[29]:Y,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]_RNI7KEUI[8]:A,2276
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]_RNI7KEUI[8]:B,2243
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]_RNI7KEUI[8]:C,1824
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]_RNI7KEUI[8]:D,1897
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]_RNI7KEUI[8]:Y,1824
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4911_6_0:A,4465
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4911_6_0:B,2677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4911_6_0:C,4454
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4911_6_0:Y,2677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0[0]:A,6540
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0[0]:B,5672
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0[0]:C,5306
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0[0]:D,5370
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0[0]:Y,5306
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[1]:A,-1633
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[1]:B,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[1]:C,14130
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[1]:Y,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_30_RNO:A,11424
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_30_RNO:Y,11424
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/un4_bcu_op_completing_ex_0:A,4816
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/un4_bcu_op_completing_ex_0:B,-6978
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/un4_bcu_op_completing_ex_0:C,5554
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/un4_bcu_op_completing_ex_0:D,4675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/un4_bcu_op_completing_ex_0:Y,-6978
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/subsys_cfg_d_req_valid_0_a2:A,12047
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/subsys_cfg_d_req_valid_0_a2:B,9013
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/subsys_cfg_d_req_valid_0_a2:C,7482
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/subsys_cfg_d_req_valid_0_a2:D,-683
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/subsys_cfg_d_req_valid_0_a2:Y,-683
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[27]:A,12275
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[27]:B,11870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[27]:C,-119
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[27]:D,-209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[27]:Y,-209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[13]:A,5558
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[13]:B,7263
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[13]:C,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[13]:D,5455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[13]:Y,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[19]:A,11528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[19]:B,11651
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[19]:C,6809
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[19]:D,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[19]:Y,6809
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/buff_wr_ptr[0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/buff_wr_ptr[0]:CLK,16180
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/buff_wr_ptr[0]:D,-6747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/buff_wr_ptr[0]:Q,16180
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_rs2_rd_hzd_1:A,-7533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_rs2_rd_hzd_1:B,-7576
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_rs2_rd_hzd_1:C,-7666
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_rs2_rd_hzd_1:D,-7769
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_rs2_rd_hzd_1:Y,-7769
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_quotient_2:A,15911
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_quotient_2:B,15971
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_quotient_2:Y,15911
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][14]:CLK,2322
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][14]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][14]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][14]:Q,2322
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[12]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[12]:B,16928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[12]:C,-2278
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[12]:D,4707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[12]:Y,-2278
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[14]:CLK,13812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[14]:D,10999
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[14]:EN,6578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[14]:Q,13812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[20]:A,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[20]:B,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[20]:C,15209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[20]:Y,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[22]:A,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[22]:B,13325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[22]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[22]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIJIH9P[17]:A,-1266
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIJIH9P[17]:B,-2134
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIJIH9P[17]:C,-493
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIJIH9P[17]:Y,-2134
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUVDRO[2]:B,6429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUVDRO[2]:C,11190
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUVDRO[2]:CC,6963
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUVDRO[2]:D,11096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUVDRO[2]:P,6429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUVDRO[2]:S,6963
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUVDRO[2]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUVDRO[2]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_1:A,4687
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_1:B,3728
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_1:C,12681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_1:Y,3728
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[10]:A,8103
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[10]:B,7714
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[10]:C,8000
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[10]:Y,7714
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_1_RNO:A,986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_1_RNO:B,955
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_1_RNO:C,740
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_1_RNO:Y,740
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[26]:CLK,798
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[26]:D,9363
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[26]:EN,5697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[26]:Q,798
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[26]:SLn,11215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[14]:A,8511
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[14]:B,7846
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[14]:C,7817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[14]:Y,7817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[7]:A,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[7]:B,-2274
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[7]:C,16721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[7]:D,15729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[7]:Y,-2274
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[15]:A,8695
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[15]:B,8025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[15]:C,7959
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[15]:Y,7959
VOTER_TIME_COUNT/voted_output[25]:ALn,
VOTER_TIME_COUNT/voted_output[25]:CLK,18610
VOTER_TIME_COUNT/voted_output[25]:D,18587
VOTER_TIME_COUNT/voted_output[25]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utime_sw_rd_sel_3:A,10078
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utime_sw_rd_sel_3:B,9299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utime_sw_rd_sel_3:C,10007
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utime_sw_rd_sel_3:D,9896
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utime_sw_rd_sel_3:Y,9299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[1]:A,17014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[1]:B,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[1]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[1]:D,15690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[1]:Y,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[11]:A,366
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[11]:B,1106
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[11]:C,1402
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[11]:D,1358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[11]:Y,366
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid_10_0_1:A,4328
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid_10_0_1:B,4282
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid_10_0_1:C,4237
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid_10_0_1:D,4121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid_10_0_1:Y,4121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[20]:A,5544
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[20]:B,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[20]:C,7195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[20]:D,6238
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[20]:Y,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_4_1:A,-8498
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_4_1:B,-8524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_4_1:C,-8589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_4_1:Y,-8589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[19]:A,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[19]:B,3758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[19]:Y,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un9_req_wr_byte_en_mux[3]:A,8812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un9_req_wr_byte_en_mux[3]:B,15397
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un9_req_wr_byte_en_mux[3]:C,-8465
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un9_req_wr_byte_en_mux[3]:D,8138
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un9_req_wr_byte_en_mux[3]:Y,-8465
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[11]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[11]:B,17821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[11]:Y,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mie_sw_wr_sel_1:A,11150
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mie_sw_wr_sel_1:B,10234
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mie_sw_wr_sel_1:C,10856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mie_sw_wr_sel_1:Y,10234
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.penable_RNO:A,17387
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.penable_RNO:B,17685
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.penable_RNO:C,13236
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.penable_RNO:D,16776
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.penable_RNO:Y,13236
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNILFNFK4[7]:B,1866
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNILFNFK4[7]:C,2631
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNILFNFK4[7]:CC,2584
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNILFNFK4[7]:D,2938
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNILFNFK4[7]:P,1866
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNILFNFK4[7]:S,2584
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNILFNFK4[7]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNILFNFK4[7]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[3]:A,8379
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[3]:B,8060
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[3]:C,6916
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[3]:Y,6916
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[12]:A,15102
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[12]:B,10104
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[12]:C,16858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[12]:D,14819
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[12]:Y,10104
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][12]:CLK,2941
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][12]:D,-308
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][12]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][12]:Q,2941
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI06RVI2[7]:B,8458
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI06RVI2[7]:C,9222
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI06RVI2[7]:CC,8410
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI06RVI2[7]:D,9117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI06RVI2[7]:P,8458
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI06RVI2[7]:S,8410
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI06RVI2[7]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI06RVI2[7]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_13:A,-12737
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_13:B,-12815
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_13:C,-12863
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_13:D,-12922
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_13:Y,-12922
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_52:B,14574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_52:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_52:P,14574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_52:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_52:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[5]:A,16058
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[5]:B,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[5]:C,16841
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[5]:D,15922
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[5]:Y,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[41]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[41]:B,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[41]:C,17760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[41]:Y,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[2]:A,-9326
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[2]:B,5524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[2]:C,3566
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[2]:Y,-9326
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[29]:A,14122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[29]:B,15023
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[29]:C,8296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[29]:D,12963
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[29]:Y,8296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_14:A,10201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_14:B,9807
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_14:C,9749
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_14:CC,10411
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_14:D,10005
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_14:P,9749
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_14:S,10411
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_14:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_14:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.misa_sw_rd_sel:A,10831
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.misa_sw_rd_sel:B,11578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.misa_sw_rd_sel:C,9806
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.misa_sw_rd_sel:D,10600
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.misa_sw_rd_sel:Y,9806
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/machine_implicit_wr_mcause_excpt_code_wr_data_0[3]:A,11448
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/machine_implicit_wr_mcause_excpt_code_wr_data_0[3]:B,13494
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/machine_implicit_wr_mcause_excpt_code_wr_data_0[3]:C,16221
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/machine_implicit_wr_mcause_excpt_code_wr_data_0[3]:D,14663
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/machine_implicit_wr_mcause_excpt_code_wr_data_0[3]:Y,11448
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[19]:A,15392
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[19]:B,1752
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[19]:C,822
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[19]:D,-2354
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[19]:Y,-2354
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[20]:A,-837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[20]:B,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[20]:C,14469
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[20]:Y,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[24]:CLK,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[24]:D,11388
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[24]:EN,-12949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[24]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[24]:SLn,-12088
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_12_2:A,2837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_12_2:B,2811
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_12_2:Y,2811
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4959_3:A,-654
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4959_3:B,-720
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4959_3:C,-733
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4959_3:D,-807
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4959_3:Y,-807
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[30]:CLK,11603
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[30]:D,8455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[30]:EN,4719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[30]:Q,11603
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[2]:A,10217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[2]:B,9424
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[2]:C,15247
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[2]:D,11764
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[2]:Y,9424
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[1]:A,7459
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[1]:B,7136
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[1]:C,5419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[1]:Y,5419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_7:A,6251
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_7:B,-12251
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_7:C,-12296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_7:Y,-12296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIK2EFEN[29]:B,2161
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIK2EFEN[29]:C,2922
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIK2EFEN[29]:CC,3095
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIK2EFEN[29]:D,3229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIK2EFEN[29]:P,2161
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIK2EFEN[29]:S,3095
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIK2EFEN[29]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIK2EFEN[29]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[24]:A,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[24]:B,12677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[24]:C,6941
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[24]:D,6480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[24]:Y,6480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[0]:CLK,954
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[0]:D,10268
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[0]:EN,6487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[0]:Q,954
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[0]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[28]:A,13413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[28]:B,9174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[28]:C,7905
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[28]:D,8737
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[28]:Y,7905
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[16]:A,5650
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[16]:B,3331
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[16]:C,2560
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[16]:D,-12259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[16]:Y,-12259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/last_iab_rd_alignment:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/last_iab_rd_alignment:CLK,59
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/last_iab_rd_alignment:D,-11860
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/last_iab_rd_alignment:EN,-11047
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/last_iab_rd_alignment:Q,59
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr_0_a0_0:A,-9036
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr_0_a0_0:B,-9341
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr_0_a0_0:C,-9419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr_0_a0_0:Y,-9419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_54:A,15768
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_54:B,15707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_54:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_54:P,15708
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_54:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_54:Y3A,15707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[12]:A,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[12]:B,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[12]:C,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[12]:D,720
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[12]:Y,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[21]:CLK,1868
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[21]:D,16783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[21]:EN,12199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[21]:Q,1868
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[30]:A,10292
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[30]:B,10386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[30]:C,3562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[30]:D,9848
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[30]:Y,3562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_0_RNO[2]:A,6526
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_0_RNO[2]:B,6380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_0_RNO[2]:C,8039
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_0_RNO[2]:Y,6380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[10]:A,15779
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[10]:B,15746
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[10]:C,10116
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[10]:D,8598
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[10]:Y,8598
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[28]:A,9133
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[28]:B,11671
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[28]:C,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[28]:D,7705
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[28]:Y,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[1]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[1]:B,16928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[1]:C,-1873
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[1]:D,4707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[1]:Y,-1873
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[18]:A,8711
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[18]:B,9289
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[18]:C,8608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[18]:Y,8608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[11]:CLK,13734
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[11]:D,10783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[11]:EN,6578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[11]:Q,13734
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[15]:A,9217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[15]:B,13380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[15]:C,6892
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[15]:D,8737
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[15]:Y,6892
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[29]:CLK,866
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[29]:D,9467
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[29]:EN,5697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[29]:Q,866
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[29]:SLn,11215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[12]:A,17068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[12]:B,17037
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[12]:C,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[12]:D,16861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[12]:Y,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][31]:CLK,2712
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][31]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][31]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][31]:Q,2712
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].un1_buff_req_wr_ptr_1:A,16795
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].un1_buff_req_wr_ptr_1:B,16760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].un1_buff_req_wr_ptr_1:Y,16760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[53]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[53]:B,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[53]:C,17760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[53]:Y,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4959:A,-1324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4959:B,-1813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4959:C,-849
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4959:D,-1575
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4959:Y,-1813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_10:A,-7014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_10:B,-11040
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_10:C,-12406
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_10:D,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_10:Y,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[29]:A,9258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[29]:B,7861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[29]:C,13371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[29]:Y,7861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[0]:CLK,-1841
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[0]:D,9709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[0]:EN,4719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[0]:Q,-1841
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/req_masked_2[0]:A,6927
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/req_masked_2[0]:B,6894
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/req_masked_2[0]:C,-11741
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/req_masked_2[0]:D,-12119
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/req_masked_2[0]:Y,-12119
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un41_next_quotient_2:A,15936
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un41_next_quotient_2:B,15980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un41_next_quotient_2:Y,15936
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[7]:A,2858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[7]:B,10845
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[7]:C,3665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[7]:Y,2858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/subsys_cfg_d_req_valid_0_a2_3_0:A,12088
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/subsys_cfg_d_req_valid_0_a2_3_0:B,12047
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/subsys_cfg_d_req_valid_0_a2_3_0:Y,12047
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_8:A,14276
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_8:B,14227
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_8:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_8:P,14227
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_8:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_8:Y3A,14277
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_26:A,-2237
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_26:B,10974
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_26:C,12253
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_26:CC,-2506
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_26:D,270
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_26:P,-2237
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_26:S,-2506
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_26:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_26:Y3A,339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/hipri_req_ptr_RNO[0]:A,-2693
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/hipri_req_ptr_RNO[0]:B,17817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/hipri_req_ptr_RNO[0]:C,1260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/hipri_req_ptr_RNO[0]:Y,-2693
I_1/U0_RGB1:A,
I_1/U0_RGB1:Y,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m20:A,4760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m20:B,5589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m20:C,4756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m20:Y,4756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0:A,-147
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0:B,-1449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0:C,782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0:D,353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0:Y,-1449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid_10:A,4121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid_10:B,-459
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid_10:C,-553
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid_10:D,-8371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid_10:Y,-8371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[12]:A,1241
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[12]:B,1204
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[12]:C,294
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[12]:D,601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[12]:Y,294
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[16]:A,5455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[16]:B,7263
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[16]:C,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[16]:D,5455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[16]:Y,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[12]:A,15772
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[12]:B,15739
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[12]:C,10100
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[12]:D,7818
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[12]:Y,7818
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[14]:CLK,696
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[14]:D,10258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[14]:EN,5697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[14]:Q,696
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[14]:SLn,11215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_alu_op_sel_sn_m2:A,2657
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_alu_op_sel_sn_m2:B,2717
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_alu_op_sel_sn_m2:Y,2657
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_28:A,11231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_28:B,12434
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_28:C,13198
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_28:CC,10966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_28:D,13093
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_28:P,11231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_28:S,10966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_28:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_28:Y3A,12499
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_1[14]:A,6478
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_1[14]:B,5455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_1[14]:C,8733
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_1[14]:Y,5455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[20]:A,3079
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[20]:B,1215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[20]:C,3705
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[20]:Y,1215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[2]:A,2784
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[2]:B,10771
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[2]:C,3591
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[2]:Y,2784
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[45]:CLK,14599
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[45]:D,11673
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[45]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[45]:Q,14599
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[45]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[27]:A,15251
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[27]:B,16146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[27]:C,9480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[27]:D,14087
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[27]:Y,9480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[16]:A,17503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[16]:B,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[16]:C,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[16]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[2]:CLK,1920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[2]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[2]:EN,12162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[2]:Q,1920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[35]:A,15414
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[35]:B,16344
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[35]:C,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[35]:D,15601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[35]:Y,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_0_RNO_0[0]:A,-5969
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_0_RNO_0[0]:B,-6056
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_0_RNO_0[0]:C,-6070
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_0_RNO_0[0]:D,-6471
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_0_RNO_0[0]:Y,-6471
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_req_ready_1_0:A,-8334
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_req_ready_1_0:B,-8371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_req_ready_1_0:C,7251
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_req_ready_1_0:D,-1449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_req_ready_1_0:Y,-8371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][16]:CLK,2312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][16]:D,-308
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][16]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][16]:Q,2312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[7]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[7]:B,17821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[7]:Y,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un3_instr_inhibit_ex_4:A,-10213
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un3_instr_inhibit_ex_4:B,-10250
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un3_instr_inhibit_ex_4:C,-10316
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un3_instr_inhibit_ex_4:D,-10360
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un3_instr_inhibit_ex_4:Y,-10360
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[2]:A,9959
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[2]:B,9652
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[2]:C,9193
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[2]:D,2784
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[2]:Y,2784
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_2[3]:A,7469
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_2[3]:B,9183
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_2[3]:C,6467
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_2[3]:D,7330
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_2[3]:Y,6467
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[30]:A,9626
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[30]:B,9565
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[30]:C,9338
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[30]:D,9233
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[30]:Y,9233
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[19]:A,15121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[19]:B,15048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[19]:C,-2354
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[19]:D,12842
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[19]:Y,-2354
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_execute/gen_bit_reset.state_val[0]:CLK,12950
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_execute/gen_bit_reset.state_val[0]:D,9572
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_execute/gen_bit_reset.state_val[0]:EN,5973
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_execute/gen_bit_reset.state_val[0]:Q,12950
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_execute/gen_bit_reset.state_val[0]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un6_T_h_En_0_a3:A,14684
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un6_T_h_En_0_a3:B,12058
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un6_T_h_En_0_a3:C,12838
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un6_T_h_En_0_a3:Y,12058
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mtval_sw_rd_sel_1_0:A,9924
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mtval_sw_rd_sel_1_0:B,9891
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mtval_sw_rd_sel_1_0:C,9801
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mtval_sw_rd_sel_1_0:D,9759
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mtval_sw_rd_sel_1_0:Y,9759
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_bcu_operand1_mux_sel_ex[2]:CLK,-2041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_bcu_operand1_mux_sel_ex[2]:D,11395
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_bcu_operand1_mux_sel_ex[2]:EN,-12047
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_bcu_operand1_mux_sel_ex[2]:Q,-2041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[6]:A,6856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[6]:B,10641
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[6]:C,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[6]:Y,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[3]:A,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[3]:B,13325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[3]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[3]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[3]:A,-1054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[3]:B,14844
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[3]:C,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[3]:D,-6966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[3]:Y,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[27]:A,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[27]:B,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[27]:Y,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[29]:A,17042
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[29]:B,16622
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[29]:C,16544
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[29]:D,7733
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[29]:Y,7733
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[55]:CLK,15736
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[55]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[55]:EN,12359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[55]:Q,15736
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[55]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[19]:A,8242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[19]:B,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[19]:C,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[19]:D,16946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[19]:Y,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un7_gpr_rd_rs1_completing_ex_s_0:A,-1331
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un7_gpr_rd_rs1_completing_ex_s_0:B,1782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un7_gpr_rd_rs1_completing_ex_s_0:C,-11274
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un7_gpr_rd_rs1_completing_ex_s_0:D,-5331
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un7_gpr_rd_rs1_completing_ex_s_0:Y,-11274
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1[29]:A,11007
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1[29]:B,9009
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1[29]:C,10904
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1[29]:Y,9009
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[30]:A,17080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[30]:B,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[30]:C,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[30]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[30]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex_621_N_6_i_RNO_1:A,-11859
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex_621_N_6_i_RNO_1:B,-12757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex_621_N_6_i_RNO_1:C,-11985
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex_621_N_6_i_RNO_1:Y,-12757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_10:A,15384
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_10:B,15330
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_10:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_10:P,15330
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_10:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_10:Y3A,15379
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4960_3:A,-517
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4960_3:B,-581
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4960_3:C,-612
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4960_3:D,-713
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4960_3:Y,-713
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[2]:A,8275
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[2]:B,7956
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[2]:C,6812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[2]:Y,6812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[52]:A,11782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[52]:B,16552
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[52]:C,16486
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[52]:Y,11782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2117:A,2870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2117:B,2798
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2117:C,1898
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2117:D,2577
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2117:Y,1898
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[12]:CLK,14543
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[12]:D,10201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[12]:EN,5048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[12]:Q,14543
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[12]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[16]:A,14584
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[16]:B,10295
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[16]:C,10995
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[16]:D,9256
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[16]:Y,9256
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[6]:CLK,130
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[6]:D,9583
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[6]:EN,5697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[6]:Q,130
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[6]:SLn,11215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp[10]:A,-1264
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp[10]:B,733
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp[10]:Y,-1264
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[27]:A,8711
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[27]:B,9289
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[27]:C,9633
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[27]:D,7665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[27]:Y,7665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[23]:CLK,14432
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[23]:D,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[23]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[23]:Q,14432
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_2[5]:A,11799
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_2[5]:B,11802
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_2[5]:C,8299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_2[5]:D,8507
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_2[5]:Y,8299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_19:A,14307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_19:B,14258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_19:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_19:P,14258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_19:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_19:Y3A,14308
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[4]:A,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[4]:B,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[4]:Y,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_0_0_0[0]:A,8174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_0_0_0[0]:B,6503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_0_0_0[0]:C,8131
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_0_0_0[0]:D,8035
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_0_0_0[0]:Y,6503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[19]:A,9608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[19]:B,9645
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[19]:C,2821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[19]:D,9106
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[19]:Y,2821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_21:A,11229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_21:B,12427
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_21:C,13179
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_21:CC,11072
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_21:D,13091
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_21:P,11229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_21:S,11072
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_21:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_21:Y3A,12427
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid47:A,-1253
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid47:B,-1304
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid47:C,-1344
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid47:D,-1449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid47:Y,-1449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[31]:A,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[31]:B,12677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[31]:C,6941
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[31]:D,6485
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[31]:Y,6485
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[27]:A,3562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[27]:B,11512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[27]:C,4328
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[27]:Y,3562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[17]:A,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[17]:B,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[17]:C,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[17]:D,720
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[17]:Y,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[10]:A,17057
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[10]:B,16637
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[10]:C,16559
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[10]:D,8598
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[10]:Y,8598
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.tdata2_sw_rd_sel:A,9328
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.tdata2_sw_rd_sel:B,10062
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.tdata2_sw_rd_sel:C,8296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.tdata2_sw_rd_sel:D,9067
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.tdata2_sw_rd_sel:Y,8296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mtval_sw_rd_sel_1:A,9959
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mtval_sw_rd_sel_1:B,9086
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mtval_sw_rd_sel_1:C,9759
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mtval_sw_rd_sel_1:Y,9086
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_RNO[31]:B,7044
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_RNO[31]:C,11805
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_RNO[31]:CC,6485
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_RNO[31]:D,11711
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_RNO[31]:P,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_RNO[31]:S,6485
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_RNO[31]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_RNO[31]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/lsu_req_valid_4:A,3137
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/lsu_req_valid_4:B,3991
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/lsu_req_valid_4:C,-7114
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/lsu_req_valid_4:D,-2359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/lsu_req_valid_4:Y,-7114
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[30]:A,7714
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[30]:B,-2477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[30]:C,16721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[30]:D,15729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[30]:Y,-2477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_a12:A,-9242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_a12:B,-9304
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_a12:C,-8469
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_a12:D,-8574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_a12:Y,-9304
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[6]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[6]:CLK,16437
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[6]:D,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[6]:EN,-6339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[6]:Q,16437
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[10]:A,-1422
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[10]:B,2164
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[10]:C,94
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[10]:Y,-1422
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[28]:A,4266
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[28]:B,12220
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[28]:C,5032
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[28]:Y,4266
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_21_sx:A,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_21_sx:B,-13006
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_21_sx:C,-13072
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_21_sx:D,-13116
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_21_sx:Y,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIR24BJ[11]:A,2348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIR24BJ[11]:B,2315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIR24BJ[11]:C,1896
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIR24BJ[11]:D,1969
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIR24BJ[11]:Y,1896
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[0]:A,10214
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[0]:B,11394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[0]:Y,10214
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI49NJPF[28]:B,17188
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI49NJPF[28]:C,12315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI49NJPF[28]:CC,12229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI49NJPF[28]:D,17078
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI49NJPF[28]:P,12315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI49NJPF[28]:S,12229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI49NJPF[28]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI49NJPF[28]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[44]:CLK,12131
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[44]:D,1940
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[44]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[44]:Q,12131
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[44]:SLn,-313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex[0]:CLK,-5340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex[0]:D,-5268
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex[0]:EN,-13476
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex[0]:Q,-5340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex[0]:SLn,-11886
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[50]:CLK,12177
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[50]:D,1888
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[50]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[50]:Q,12177
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[50]:SLn,-313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0:A,-12854
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0:B,-595
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0:C,684
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0:D,-11249
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0:P,-1523
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0:Y,-12854
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0:Y3A,55
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[6]:A,16381
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[6]:B,11920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[6]:C,16278
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[6]:Y,11920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[6]:A,17014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[6]:B,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[6]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[6]:D,15690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[6]:Y,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[29]:CLK,11530
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[29]:D,8505
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[29]:EN,4719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[29]:Q,11530
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val[3]:CLK,13751
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val[3]:D,7349
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val[3]:EN,5198
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val[3]:Q,13751
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val[3]:SLn,11357
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux_0[2]:A,-37
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux_0[2]:B,703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux_0[2]:C,998
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux_0[2]:D,954
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux_0[2]:Y,-37
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_rs1_rd_hzd_2:A,-7529
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_rs1_rd_hzd_2:B,-7572
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_rs1_rd_hzd_2:C,-7660
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_rs1_rd_hzd_2:D,-7765
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_rs1_rd_hzd_2:Y,-7765
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_0[0]:A,2873
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_0[0]:B,8911
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_0[0]:C,-5231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_0[0]:D,-5025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_0[0]:Y,-5231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un4_exception_taken_1_RNINDL161:A,-11621
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un4_exception_taken_1_RNINDL161:B,-11579
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un4_exception_taken_1_RNINDL161:C,-13089
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un4_exception_taken_1_RNINDL161:D,-10976
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un4_exception_taken_1_RNINDL161:Y,-13089
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_0[2]:A,5762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_0[2]:B,8031
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_0[2]:C,6259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_0[2]:Y,5762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_m5_i_a4_0_2:A,-7734
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_m5_i_a4_0_2:B,-7777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_m5_i_a4_0_2:C,-7879
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_m5_i_a4_0_2:D,-7976
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_m5_i_a4_0_2:Y,-7976
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[21]:A,9217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[21]:B,13380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[21]:C,7797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[21]:D,8737
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[21]:Y,7797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[27]:CLK,12930
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[27]:D,10324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[27]:EN,6578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[27]:Q,12930
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt[1]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt[1]:CLK,14223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt[1]:D,4091
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt[1]:EN,-300
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt[1]:Q,14223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[6]:A,10014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[6]:B,14177
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[6]:C,8676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[6]:D,9537
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[6]:Y,8676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[15]:CLK,11394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[15]:D,8581
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[15]:EN,4719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[15]:Q,11394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[31]:CLK,11832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[31]:D,10921
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[31]:EN,6578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[31]:Q,11832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[3]:A,5648
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[3]:B,9820
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[3]:Y,5648
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[17]:A,7630
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[17]:B,6244
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[17]:C,6903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[17]:Y,6244
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_operand0_mux_sel_1_iv_RNO[0]:A,3925
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_operand0_mux_sel_1_iv_RNO[0]:B,-5018
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_operand0_mux_sel_1_iv_RNO[0]:C,6222
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_operand0_mux_sel_1_iv_RNO[0]:D,6292
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_operand0_mux_sel_1_iv_RNO[0]:Y,-5018
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_10_0:A,8558
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_10_0:B,17291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_10_0:C,10320
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_10_0:CC,8598
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_10_0:D,16438
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_10_0:P,8558
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_10_0:S,8598
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_10_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_10_0:Y3A,10377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949_16:A,-472
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949_16:B,-527
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949_16:Y,-527
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_rd_ptr_0_rep1[0]:A,10950
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_rd_ptr_0_rep1[0]:B,17811
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_rd_ptr_0_rep1[0]:Y,10950
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un10_next_buff_resp_wr_ptr:A,16759
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un10_next_buff_resp_wr_ptr:B,16708
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un10_next_buff_resp_wr_ptr:Y,16708
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[24]:A,16584
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[24]:B,14839
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[24]:C,9567
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[24]:D,8555
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[24]:Y,8555
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[2]:A,11474
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[2]:B,822
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[2]:C,-2002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[2]:Y,-2002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][4]:CLK,2208
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][4]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][4]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][4]:Q,2208
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_4_.m9_e:A,6708
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_4_.m9_e:B,5857
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_4_.m9_e:C,4962
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_4_.m9_e:Y,4962
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[28]:CLK,1067
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[28]:D,16783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[28]:EN,12199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[28]:Q,1067
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[6]:CLK,-1962
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[6]:D,18604
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[6]:EN,-11601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[6]:Q,-1962
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[6]:SLn,17661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m[15]:A,8975
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m[15]:B,8966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m[15]:C,7263
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m[15]:D,7374
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m[15]:Y,7263
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mcause_sw_rd_sel_1:A,9941
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mcause_sw_rd_sel_1:B,9093
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mcause_sw_rd_sel_1:C,9873
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mcause_sw_rd_sel_1:D,9828
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mcause_sw_rd_sel_1:Y,9093
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIU9ML45[9]:B,16987
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIU9ML45[9]:C,12102
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIU9ML45[9]:CC,12413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIU9ML45[9]:D,16883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIU9ML45[9]:P,12102
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIU9ML45[9]:S,12413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIU9ML45[9]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIU9ML45[9]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[31]:CLK,1368
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[31]:D,16783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[31]:EN,12162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[31]:Q,1368
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2130:A,2939
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2130:B,2928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2130:C,2000
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2130:D,2651
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2130:Y,2000
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic1881:A,4880
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic1881:B,4983
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic1881:Y,4880
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[30]:CLK,12570
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[30]:D,10180
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[30]:EN,5048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[30]:Q,12570
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[30]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_5[1]:A,15730
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_5[1]:B,13134
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_5[1]:C,13068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_5[1]:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_5[1]:D,15534
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_5[1]:P,13068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_5[1]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_5[1]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_36:B,14443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_36:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_36:P,14443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_36:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_36:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[8]:A,11098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[8]:B,11068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[8]:C,10609
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[8]:D,4200
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[8]:Y,4200
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[10]:A,2180
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[10]:B,3195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[10]:Y,2180
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un3_instr_inhibit_ex_8:A,-10192
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un3_instr_inhibit_ex_8:B,-10175
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un3_instr_inhibit_ex_8:C,-10272
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un3_instr_inhibit_ex_8:D,-10360
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un3_instr_inhibit_ex_8:Y,-10360
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_13:A,-3533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_13:B,-3067
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_13:C,-2303
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_13:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_13:D,-2408
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_13:P,-3533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_13:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_13:Y3A,-2995
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_9_0:A,8497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_9_0:B,17230
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_9_0:C,10260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_9_0:CC,8628
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_9_0:D,16377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_9_0:P,8497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_9_0:S,8628
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_9_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_9_0:Y3A,10315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[18]:A,2930
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[18]:B,3613
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[18]:C,-687
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[18]:D,-882
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[18]:Y,-882
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[14]:A,3262
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[14]:B,2518
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[14]:C,631
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[14]:D,-1911
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[14]:Y,-1911
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[19]:A,17068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[19]:B,17037
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[19]:C,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[19]:D,16861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[19]:Y,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un29_csr_trigger_wr_hzd_de:A,7865
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un29_csr_trigger_wr_hzd_de:B,7787
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un29_csr_trigger_wr_hzd_de:C,8442
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un29_csr_trigger_wr_hzd_de:D,8404
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un29_csr_trigger_wr_hzd_de:Y,7787
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic1881_RNIAP736:A,4976
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic1881_RNIAP736:B,5484
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic1881_RNIAP736:Y,4976
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_20_0:A,8632
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_20_0:B,17360
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_20_0:C,10395
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_20_0:CC,8587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_20_0:D,16512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_20_0:P,8632
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_20_0:S,8587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_20_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_20_0:Y3A,10396
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux_0[4]:A,-39
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux_0[4]:B,701
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux_0[4]:C,996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux_0[4]:D,952
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux_0[4]:Y,-39
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.un3_branch_cond_ex_RNIVUIOE[1]:A,-94
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.un3_branch_cond_ex_RNIVUIOE[1]:B,-114
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.un3_branch_cond_ex_RNIVUIOE[1]:Y,-114
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[3]:CLK,13641
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[3]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[3]:EN,6541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[3]:Q,13641
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_valid_iv_RNO:A,-3
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_valid_iv_RNO:B,866
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_valid_iv_RNO:C,-8373
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_valid_iv_RNO:D,-6619
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_valid_iv_RNO:Y,-8373
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt_m2[3]:A,11316
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt_m2[3]:B,15397
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt_m2[3]:C,13530
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt_m2[3]:Y,11316
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un8_req_addr_mux[0]:A,15990
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un8_req_addr_mux[0]:B,-6865
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un8_req_addr_mux[0]:C,16880
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un8_req_addr_mux[0]:Y,-6865
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[22]:A,2015
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[22]:B,151
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[22]:C,2640
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[22]:Y,151
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[31]:A,17002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[31]:B,16965
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[31]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[31]:Y,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_a12_7_1_0:A,6498
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_a12_7_1_0:B,6455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_a12_7_1_0:C,4515
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_a12_7_1_0:D,-8524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_a12_7_1_0:Y,-8524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[13]:CLK,11263
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[13]:EN,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[13]:Q,11263
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[13]:SLn,4615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_23:A,-2211
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_23:B,10999
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_23:C,12278
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_23:CC,-2482
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_23:D,296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_23:P,-2211
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_23:S,-2482
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_23:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_23:Y3A,355
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result196_0_a2:A,7749
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result196_0_a2:B,720
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result196_0_a2:C,8851
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result196_0_a2:D,8753
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result196_0_a2:Y,720
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[19]:A,15778
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[19]:B,15745
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[19]:C,10172
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[19]:D,7747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[19]:Y,7747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[3]:CLK,13678
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[3]:D,8237
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[3]:EN,6578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[3]:Q,13678
LED_PATTERN_obuf[2]/U_IOPAD:D,2048
LED_PATTERN_obuf[2]/U_IOPAD:E,
LED_PATTERN_obuf[2]/U_IOPAD:PAD,2048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_4:A,14196
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_4:B,14147
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_4:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_4:P,14147
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_4:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_4:Y3A,14213
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[17]:A,17042
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[17]:B,16622
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[17]:C,16544
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[17]:D,8496
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[17]:Y,8496
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[12]:A,17014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[12]:B,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[12]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[12]:D,15690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[12]:Y,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[25]:CLK,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[25]:D,11353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[25]:EN,-12949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[25]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[25]:SLn,-12088
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[17]:A,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[17]:B,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[17]:C,12340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[17]:Y,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[9]:A,6414
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[9]:B,10598
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[9]:C,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[9]:D,4856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[9]:Y,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4956:A,-24
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4956:B,-1470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4956:C,-1726
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4956:D,-1611
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4956:Y,-1726
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[9]:CLK,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[9]:D,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[9]:Q,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[9]:SLn,12296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[7]:A,-1042
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[7]:B,14751
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[7]:C,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[7]:D,-6966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[7]:Y,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_de:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_de:CLK,11068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_de:D,-12701
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_de:EN,-11995
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_de:Q,11068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata1_mcontrol_execute/gen_bit_reset.state_val[0]:CLK,15477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata1_mcontrol_execute/gen_bit_reset.state_val[0]:D,9572
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata1_mcontrol_execute/gen_bit_reset.state_val[0]:EN,11117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata1_mcontrol_execute/gen_bit_reset.state_val[0]:Q,15477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata1_mcontrol_execute/gen_bit_reset.state_val[0]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[29]:A,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[29]:B,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[29]:Y,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[8]:CLK,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[8]:D,-2309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[8]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[8]:Q,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[8]:SLn,4675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[0]:A,15257
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[0]:B,16158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[0]:C,10117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[0]:D,14093
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[0]:Y,10117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[12]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[12]:CLK,16497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[12]:D,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[12]:EN,-6339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[12]:Q,16497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_req_flush:A,-11047
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_req_flush:B,4
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_req_flush:Y,-11047
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[15]:A,3643
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[15]:B,11587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[15]:C,4407
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[15]:Y,3643
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_ready_0:A,-10376
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_ready_0:B,-10466
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_ready_0:C,-11362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_ready_0:Y,-11362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[51]:CLK,15780
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[51]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[51]:EN,12359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[51]:Q,15780
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[51]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_wr_ptr[1]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_wr_ptr[1]:CLK,16760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_wr_ptr[1]:D,18581
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_wr_ptr[1]:EN,-7037
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_wr_ptr[1]:Q,16760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[15]:A,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[15]:B,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[15]:C,15209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[15]:Y,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_0_0:A,-12078
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_0_0:B,-12862
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_0_0:C,3315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_0_0:D,2564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_0_0:Y,-12862
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[25]:A,16089
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[25]:B,16789
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[25]:C,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[25]:D,15971
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[25]:Y,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/fetch_valid_de:A,1127
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/fetch_valid_de:B,-10307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/fetch_valid_de:C,4524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/fetch_valid_de:Y,-10307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_26_RNO:A,11233
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_26_RNO:Y,11233
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[15]:A,8214
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[15]:B,7825
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[15]:C,8111
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[15]:Y,7825
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[6]:A,1785
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[6]:B,15355
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[6]:C,-2228
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[6]:D,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[6]:Y,-2228
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[1]:CLK,-2699
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[1]:D,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[1]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[1]:Q,-2699
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_hit/wr_en_data_or_1:A,10566
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_hit/wr_en_data_or_1:B,5973
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_hit/wr_en_data_or_1:C,16846
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_hit/wr_en_data_or_1:D,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_hit/wr_en_data_or_1:Y,5973
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[19]:A,17122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[19]:B,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[19]:C,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[19]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.tdata1_sw_rd_sel_2_0:A,9966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.tdata1_sw_rd_sel_2_0:B,9161
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.tdata1_sw_rd_sel_2_0:C,9067
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.tdata1_sw_rd_sel_2_0:Y,9067
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI99I2R1[9]:B,17420
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI99I2R1[9]:CC,16452
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI99I2R1[9]:P,17420
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI99I2R1[9]:S,16452
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI99I2R1[9]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI99I2R1[9]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[17]:A,13792
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[17]:B,13760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[17]:C,10146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[17]:D,10860
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[17]:Y,10146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_40_RNIUEM36:A,5418
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_40_RNIUEM36:B,7961
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_40_RNIUEM36:Y,5418
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][26]:CLK,2419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][26]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][26]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][26]:Q,2419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_29:A,-3279
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_29:B,-2813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_29:C,-2063
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_29:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_29:D,-2154
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_29:P,-3279
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_29:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_29:Y3A,-2758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_rd_byte_en_3[1]:A,9884
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_rd_byte_en_3[1]:B,5774
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_rd_byte_en_3[1]:C,5680
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_rd_byte_en_3[1]:Y,5680
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0[3]:A,11448
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0[3]:B,9863
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0[3]:C,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0[3]:D,7349
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0[3]:Y,7349
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_next_iab_rd_alignment_1_sqmuxa:A,-11850
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_next_iab_rd_alignment_1_sqmuxa:B,9901
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_next_iab_rd_alignment_1_sqmuxa:Y,-11850
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[18]:A,17002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[18]:B,16971
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[18]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[18]:Y,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un6_alu_op_complete_ex_RNICBHDH:A,4576
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un6_alu_op_complete_ex_RNICBHDH:B,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un6_alu_op_complete_ex_RNICBHDH:C,10005
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un6_alu_op_complete_ex_RNICBHDH:D,6421
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un6_alu_op_complete_ex_RNICBHDH:Y,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIG2NQHD[24]:B,17039
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIG2NQHD[24]:C,12152
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIG2NQHD[24]:CC,12290
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIG2NQHD[24]:D,16931
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIG2NQHD[24]:P,12152
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIG2NQHD[24]:S,12290
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIG2NQHD[24]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIG2NQHD[24]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_0:A,14334
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_0:B,13140
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_0:C,13970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_0:D,7813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_0:Y,7813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_4:A,-2460
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_4:B,10754
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_4:C,12041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_4:CC,-2259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_4:D,47
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_4:P,-2460
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_4:S,-2259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_4:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_4:Y3A,135
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[8]:A,10269
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[8]:B,14553
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[8]:C,11161
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[8]:Y,10269
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[56]:CLK,12229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[56]:D,1836
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[56]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[56]:Q,12229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[56]:SLn,-313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8[21]:A,12061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8[21]:B,12413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8[21]:Y,12061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_18_0:A,1445
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_18_0:B,2239
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_18_0:C,489
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_18_0:CC,626
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_18_0:P,489
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_18_0:S,626
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_18_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_18_0:Y3A,492
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_sel_reg[3]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_sel_reg[3]:CLK,-7539
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_sel_reg[3]:D,18546
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_sel_reg[3]:Q,-7539
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[15]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[15]:B,17821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[15]:Y,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[48]:CLK,12145
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[48]:D,1879
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[48]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[48]:Q,12145
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[48]:SLn,-313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_0_2:A,1755
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_0_2:B,4016
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_0_2:C,1544
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_0_2:D,1701
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_0_2:Y,1544
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[23]:A,12151
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[23]:B,12097
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[23]:C,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[23]:Y,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[45]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[45]:B,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[45]:C,17760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[45]:Y,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[18]:A,10252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[18]:B,11394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[18]:Y,10252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[25]:A,5544
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[25]:B,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[25]:C,7195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[25]:D,6238
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[25]:Y,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data[7]:A,11232
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data[7]:B,9223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data[7]:C,7677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data[7]:Y,7677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[26]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[26]:B,17821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[26]:Y,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[23]:A,13673
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[23]:B,13653
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[23]:C,10039
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[23]:D,9945
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[23]:Y,9945
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[12]:A,17002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[12]:B,16971
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[12]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[12]:Y,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[11]:A,10449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[11]:B,10136
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[11]:C,14506
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[11]:D,11142
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[11]:Y,10136
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[15]:A,14780
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[15]:B,13873
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[15]:C,12973
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[15]:Y,12973
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[9]:A,13929
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[9]:B,13892
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[9]:C,12966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[9]:D,13273
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[9]:Y,12966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_a2_1_RNO:A,-4927
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_a2_1_RNO:B,-10269
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_a2_1_RNO:C,-11804
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_a2_1_RNO:Y,-11804
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4960:A,-1710
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4960:B,-1598
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4960:C,-1361
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4960:Y,-1710
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_result212_3_i_a2:A,-12605
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_result212_3_i_a2:B,-13482
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_result212_3_i_a2:C,-5323
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_result212_3_i_a2:D,-6515
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_result212_3_i_a2:Y,-13482
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNISSMDC[0]:A,-1787
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNISSMDC[0]:B,-1841
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNISSMDC[0]:C,-6712
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNISSMDC[0]:Y,-6712
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy:B,10212
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy:C,9243
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy:P,9243
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[15]:A,14621
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[15]:B,14573
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[15]:C,11192
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[15]:D,11678
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[15]:Y,11192
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[27]:A,12151
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[27]:B,12097
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[27]:C,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[27]:Y,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mie_sw_rd_sel_5:A,9146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mie_sw_rd_sel_5:B,9120
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mie_sw_rd_sel_5:Y,9120
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI2MPHG1[7]:B,17408
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI2MPHG1[7]:CC,16449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI2MPHG1[7]:P,17408
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI2MPHG1[7]:S,16449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI2MPHG1[7]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI2MPHG1[7]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i[0]:A,10995
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i[0]:B,9901
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i[0]:C,9046
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i[0]:D,8217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i[0]:Y,8217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_5_RNO:A,-2376
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_5_RNO:B,9729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_5_RNO:C,-1686
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_5_RNO:Y,-2376
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[15]:A,2254
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[15]:B,2217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[15]:C,1312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[15]:D,1622
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[15]:Y,1312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_5_inst:CLK,-3165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_5_inst:D,16314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_5_inst:EN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_5_inst:Q,-3165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_5_inst:SLn,16775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[14]:CLK,1835
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[14]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[14]:EN,12162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[14]:Q,1835
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[3]:A,-9386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[3]:B,5452
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[3]:C,3506
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[3]:Y,-9386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[17]:A,7226
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[17]:B,6837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[17]:C,7123
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[17]:Y,6837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[41]:CLK,12139
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[41]:D,1959
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[41]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[41]:Q,12139
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[41]:SLn,-313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[18]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[18]:CLK,3521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[18]:D,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[18]:Q,3521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[21]:A,213
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[21]:B,-787
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[21]:C,1101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[21]:Y,-787
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_i_access_misalign_error_retr:CLK,-10745
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_i_access_misalign_error_retr:D,18604
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_i_access_misalign_error_retr:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_i_access_misalign_error_retr:Q,-10745
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[26]:A,8645
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[26]:B,9302
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[26]:C,8608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[26]:Y,8608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIG1RGL[4]:A,2559
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIG1RGL[4]:B,2522
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIG1RGL[4]:C,1617
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIG1RGL[4]:D,1931
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIG1RGL[4]:Y,1617
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[57]:CLK,12170
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[57]:D,1802
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[57]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[57]:Q,12170
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[57]:SLn,-313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_fence_ex:CLK,3991
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_fence_ex:D,-2384
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_fence_ex:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_fence_ex:Q,3991
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[2]:CLK,13783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[2]:D,12510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[2]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[2]:Q,13783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[2]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_2_RNI6ND303:A,-12690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_2_RNI6ND303:B,-11688
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_2_RNI6ND303:C,16806
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_2_RNI6ND303:D,-8582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_2_RNI6ND303:Y,-12690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[28]:A,554
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[28]:B,1294
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[28]:C,1597
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[28]:D,1553
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[28]:Y,554
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[2]:CLK,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[2]:D,10566
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[2]:EN,-13015
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[2]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[2]:SLn,-12088
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_type_1s2:A,-622
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_type_1s2:B,-1449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_type_1s2:C,3783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_type_1s2:Y,-1449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIH6BE3T[50]:B,12783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIH6BE3T[50]:C,11753
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIH6BE3T[50]:CC,11673
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIH6BE3T[50]:D,17272
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIH6BE3T[50]:P,11753
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIH6BE3T[50]:S,11673
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIH6BE3T[50]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIH6BE3T[50]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_iab_rd_alignment_2:A,-2542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_iab_rd_alignment_2:B,59
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_iab_rd_alignment_2:Y,-2542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[7]:A,6414
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[7]:B,10598
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[7]:C,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[7]:D,5418
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[7]:Y,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_6[19]:A,11951
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_6[19]:B,12278
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_6[19]:Y,11951
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[2]:A,-1668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[2]:B,-1826
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[2]:C,-1081
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[2]:D,-1172
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[2]:Y,-1826
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIADCFK9[13]:B,1922
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIADCFK9[13]:C,2682
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIADCFK9[13]:CC,2750
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIADCFK9[13]:D,2989
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIADCFK9[13]:P,1922
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIADCFK9[13]:S,2750
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIADCFK9[13]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIADCFK9[13]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_a2_1:A,-10328
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_a2_1:B,9914
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_a2_1:C,-12671
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_a2_1:D,-10548
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_a2_1:Y,-12671
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8[27]:A,12061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8[27]:B,12413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8[27]:Y,12061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_2:CC[0],6536
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_2:CC[1],6490
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_2:CC[2],6456
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_2:CC[3],6509
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_2:CC[4],6458
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_2:CC[5],6429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_2:CC[6],6485
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_2:CI,6429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_2:P[0],6693
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_2:P[1],6631
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_2:P[2],6731
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_2:P[3],6821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_2:P[4],6769
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_2:P[5],6840
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_2:P[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_2:Y3A[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_2:Y3A[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_2:Y3A[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_2:Y3A[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_2:Y3A[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_2:Y3A[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_2:Y3A[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_2:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_2:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_2:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_2:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_2:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_2:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]_CC_2:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[11]:A,16532
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[11]:B,14787
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[11]:C,9515
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[11]:D,8503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[11]:Y,8503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[16]:A,11526
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[16]:B,11651
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[16]:C,8515
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[16]:D,8452
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[16]:Y,8452
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[7]:A,12195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[7]:B,12141
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[7]:C,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[7]:Y,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[15]:A,12195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[15]:B,12141
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[15]:C,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[15]:Y,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[6]:A,9583
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[6]:B,15574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[6]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[6]:Y,9583
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0[2]:A,7290
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0[2]:B,7176
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0[2]:C,6454
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0[2]:D,6390
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0[2]:Y,6390
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[24]:A,17014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[24]:B,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[24]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[24]:D,15690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[24]:Y,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[28]:A,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[28]:B,3758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[28]:Y,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[36]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[36]:B,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[36]:C,17760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[36]:Y,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[18]:CLK,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[18]:D,11423
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[18]:EN,-12966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[18]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[18]:SLn,-12088
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_lm_0[1]:A,4091
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_lm_0[1]:B,16764
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_lm_0[1]:Y,4091
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_5:A,15954
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_5:B,15143
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_5:C,14310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_5:D,15775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_5:Y,14310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic848_3:A,7277
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic848_3:B,8110
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic848_3:C,6445
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic848_3:D,7037
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic848_3:Y,6445
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIIBH9E[14]:A,2371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIIBH9E[14]:B,2334
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIIBH9E[14]:C,1429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIIBH9E[14]:D,1743
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIIBH9E[14]:Y,1429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[25]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[25]:CLK,16559
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[25]:D,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[25]:EN,-6339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[25]:Q,16559
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_0[4]:A,2472
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_0[4]:B,9180
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_0[4]:C,-5121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_0[4]:D,-4915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_0[4]:Y,-5121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[10]:CLK,13733
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[10]:D,10942
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[10]:EN,6578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[10]:Q,13733
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[29]:A,14018
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[29]:B,13981
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[29]:C,13065
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[29]:D,13372
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[29]:Y,13065
LED_PATTERN_obuf[0]/U_IOPAD:D,2048
LED_PATTERN_obuf[0]/U_IOPAD:E,
LED_PATTERN_obuf[0]/U_IOPAD:PAD,2048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[22]:CLK,13837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[22]:D,10042
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[22]:EN,5048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[22]:Q,13837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[22]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_11[1]:A,15679
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_11[1]:B,13083
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_11[1]:C,13017
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_11[1]:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_11[1]:D,15477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_11[1]:P,13017
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_11[1]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_11[1]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[25]:A,8174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[25]:B,6536
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[25]:C,-111
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[25]:D,-2472
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[25]:Y,-2472
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[28]:CLK,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[28]:D,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[28]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[28]:Q,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3[3]:A,11012
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3[3]:B,12947
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3[3]:C,6782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3[3]:D,9383
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3[3]:Y,6782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_21:A,14402
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_21:B,14348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_21:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_21:P,14353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_21:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_21:Y3A,14348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33[3]:A,8477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33[3]:B,6498
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33[3]:C,8378
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33[3]:Y,6498
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_5:A,-2376
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_5:B,10834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_5:C,12113
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_5:CC,-2287
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_5:D,133
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_5:P,-2376
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_5:S,-2287
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_5:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_5:Y3A,198
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv[17]:A,6470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv[17]:B,5445
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv[17]:C,8725
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv[17]:D,7074
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv[17]:Y,5445
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[19]:A,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[19]:B,13325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[19]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[19]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIKH3SG[25]:A,1405
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIKH3SG[25]:B,1368
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIKH3SG[25]:C,457
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIKH3SG[25]:D,769
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIKH3SG[25]:Y,457
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a2_2_1[1]:A,-725
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a2_2_1[1]:B,-728
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a2_2_1[1]:Y,-728
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIED5SG[31]:A,1405
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIED5SG[31]:B,1368
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIED5SG[31]:C,457
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIED5SG[31]:D,771
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIED5SG[31]:Y,457
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_valid_6_i_0_a2_0_6:A,-2786
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_valid_6_i_0_a2_0_6:B,-2816
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_valid_6_i_0_a2_0_6:C,-2919
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_valid_6_i_0_a2_0_6:D,-2939
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_valid_6_i_0_a2_0_6:Y,-2939
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/un12_q1:A,-7986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/un12_q1:B,-8805
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/un12_q1:C,-8072
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/un12_q1:D,-8170
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/un12_q1:Y,-8805
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[6]:CLK,15352
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[6]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[6]:EN,13092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[6]:Q,15352
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[6]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2[26]:A,15773
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2[26]:B,15740
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2[26]:C,9262
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2[26]:D,7742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2[26]:Y,7742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[0]:A,7937
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[0]:B,9172
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[0]:C,8754
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[0]:Y,7937
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[13]:A,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[13]:B,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[13]:Y,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_27:A,-2189
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_27:B,11025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_27:C,12312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_27:CC,-2453
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_27:D,318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_27:P,-2189
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_27:S,-2453
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_27:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_27:Y3A,336
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[6]:A,16261
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[6]:B,16230
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[6]:C,12607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[6]:Y,12607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.un1_instruction_13:A,4492
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.un1_instruction_13:B,3710
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.un1_instruction_13:C,4429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.un1_instruction_13:D,4307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.un1_instruction_13:Y,3710
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[9]:CLK,14615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[9]:D,10239
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[9]:EN,5048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[9]:Q,14615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[9]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958_9:A,-757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958_9:B,-860
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958_9:C,28
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958_9:D,-870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958_9:Y,-870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_ext_sys_irq[1].gen_ext_sys_irq_bit.u_csr_gpr_state_reg_ie_mextsysie/gen_bit_no_reset.state_val[0]:CLK,-435
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_ext_sys_irq[1].gen_ext_sys_irq_bit.u_csr_gpr_state_reg_ie_mextsysie/gen_bit_no_reset.state_val[0]:D,10789
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_ext_sys_irq[1].gen_ext_sys_irq_bit.u_csr_gpr_state_reg_ie_mextsysie/gen_bit_no_reset.state_val[0]:EN,6734
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_ext_sys_irq[1].gen_ext_sys_irq_bit.u_csr_gpr_state_reg_ie_mextsysie/gen_bit_no_reset.state_val[0]:Q,-435
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4914_2:A,2946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4914_2:B,2916
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4914_2:Y,2916
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[2]:A,11523
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[2]:B,11646
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[2]:C,6812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[2]:D,9212
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[2]:Y,6812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_31_RNO:A,9832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_31_RNO:B,10515
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_31_RNO:C,-1242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_31_RNO:D,8809
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_31_RNO:Y,-1242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[24]:A,9357
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[24]:B,11394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[24]:Y,9357
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_13_0:A,8533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_13_0:B,17266
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_13_0:C,10288
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_13_0:CC,8579
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_13_0:D,16413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_13_0:P,8533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_13_0:S,8579
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_13_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_13_0:Y3A,10363
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places58:A,-2582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places58:B,-2815
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places58:C,-2686
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places58:Y,-2815
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mcause_sw_rd_sel:A,9059
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mcause_sw_rd_sel:B,9093
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mcause_sw_rd_sel:Y,9059
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[3]:CLK,-2569
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[3]:D,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[3]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[3]:Q,-2569
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[25]:A,813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[25]:B,10998
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[25]:C,-2472
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[25]:D,-209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[25]:Y,-2472
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2135:A,5441
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2135:B,4714
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2135:C,5512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2135:D,5343
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2135:Y,4714
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[9]:A,6915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[9]:B,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[9]:C,7437
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[9]:Y,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[19]:A,17080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[19]:B,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[19]:C,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[19]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[19]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[10]:CLK,1563
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[10]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[10]:EN,12199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[10]:Q,1563
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_access_mem_error:A,-10584
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_access_mem_error:B,-10839
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_access_mem_error:C,-13089
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_access_mem_error:Y,-13089
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIKQ2TV3[10]:B,6622
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIKQ2TV3[10]:C,11383
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIKQ2TV3[10]:CC,6710
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIKQ2TV3[10]:D,11289
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIKQ2TV3[10]:P,6622
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIKQ2TV3[10]:S,6710
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIKQ2TV3[10]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIKQ2TV3[10]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[18]:CLK,1783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[18]:D,16783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[18]:EN,12199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[18]:Q,1783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_17:A,12884
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_17:B,12846
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_17:C,2858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_17:D,2858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_17:Y,2858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35_1[1]:A,8516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35_1[1]:B,8483
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35_1[1]:C,5353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35_1[1]:D,6384
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35_1[1]:Y,5353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_17:A,-3383
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_17:B,-2917
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_17:C,-2167
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_17:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_17:D,-2258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_17:P,-3383
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_17:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_17:Y3A,-2861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[13]:A,8280
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[13]:B,7961
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[13]:C,6817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[13]:Y,6817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex_621_N_6_i_RNO:A,5974
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex_621_N_6_i_RNO:B,15913
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex_621_N_6_i_RNO:C,-12682
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex_621_N_6_i_RNO:D,-12757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex_621_N_6_i_RNO:Y,-12757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[12]:A,-837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[12]:B,-1821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[12]:C,14469
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[12]:Y,-1821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30_2[31]:A,8377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30_2[31]:B,8445
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30_2[31]:C,7759
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30_2[31]:D,7576
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30_2[31]:Y,7576
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78_2[21]:A,8289
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78_2[21]:B,10898
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78_2[21]:C,6903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78_2[21]:D,6927
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78_2[21]:Y,6903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[10]:A,3525
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[10]:B,11517
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[10]:C,4335
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[10]:Y,3525
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_o6_0[0]:A,7343
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_o6_0[0]:B,8188
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_o6_0[0]:Y,7343
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI0MVIU[7]:A,1587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI0MVIU[7]:B,729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI0MVIU[7]:C,2354
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI0MVIU[7]:Y,729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[33]:CLK,14468
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[33]:D,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[33]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[33]:Q,14468
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_23_0:A,8605
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_23_0:B,17338
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_23_0:C,10368
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_23_0:CC,8555
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_23_0:D,16485
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_23_0:P,8605
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_23_0:S,8555
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_23_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_23_0:Y3A,10387
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_alu_op_sel_ex7:A,-13476
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_alu_op_sel_ex7:B,-10130
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_alu_op_sel_ex7:C,-11812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_alu_op_sel_ex7:Y,-13476
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[1]:CLK,13652
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[1]:D,10179
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[1]:EN,5048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[1]:Q,13652
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[1]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI194BJ[14]:A,2322
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI194BJ[14]:B,2289
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI194BJ[14]:C,1870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI194BJ[14]:D,1943
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI194BJ[14]:Y,1870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[4]:A,16094
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[4]:B,16886
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[4]:C,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[4]:D,15874
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[4]:Y,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/iab_ready_RNIH5MTD1:A,10025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/iab_ready_RNIH5MTD1:B,9301
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/iab_ready_RNIH5MTD1:C,6542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/iab_ready_RNIH5MTD1:D,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/iab_ready_RNIH5MTD1:Y,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[7]:A,17858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[7]:B,10214
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[7]:C,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[7]:Y,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs2_rd_hzd_3_1:A,-8531
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs2_rd_hzd_3_1:B,-8574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs2_rd_hzd_3_1:C,-8649
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs2_rd_hzd_3_1:D,-8745
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs2_rd_hzd_3_1:Y,-8745
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[14]:A,1429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[14]:B,1381
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[14]:C,163
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[14]:D,-861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[14]:Y,-861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[5]:A,9583
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[5]:B,15574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[5]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[5]:Y,9583
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][6]:CLK,2195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][6]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][6]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][6]:Q,2195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[27]:A,16662
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[27]:B,14917
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[27]:C,9645
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[27]:D,8633
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[27]:Y,8633
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[31]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[31]:CLK,11784
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[31]:D,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[31]:EN,-5440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[31]:Q,11784
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid_c_RNIDFIUS:A,-11702
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid_c_RNIDFIUS:B,-10943
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid_c_RNIDFIUS:C,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid_c_RNIDFIUS:D,-12826
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid_c_RNIDFIUS:Y,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_2:A,4230
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_2:B,-11943
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_2:C,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_2:D,-13538
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_2:Y,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[18]:A,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[18]:B,12721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[18]:C,6985
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[18]:D,6577
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[18]:Y,6577
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[4]:A,8242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[4]:B,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[4]:C,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[4]:D,16946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[4]:Y,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][25]:CLK,3093
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][25]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][25]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][25]:Q,3093
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_6_0:A,8433
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_6_0:B,17166
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_6_0:C,10196
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_6_0:CC,8663
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_6_0:D,16313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_6_0:P,8433
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_6_0:S,8663
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_6_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_6_0:Y3A,10252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_valid_3_0_1_0:A,6406
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_valid_3_0_1_0:B,6667
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_valid_3_0_1_0:C,-10274
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_valid_3_0_1_0:D,1130
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_valid_3_0_1_0:Y,-10274
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[16]:CLK,1552
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[16]:D,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[16]:EN,6547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[16]:Q,1552
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_req_accepted_3:A,5535
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_req_accepted_3:B,6216
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_req_accepted_3:C,12917
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_req_accepted_3:D,6688
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_req_accepted_3:Y,5535
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_14:A,15420
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_14:B,15366
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_14:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_14:P,15366
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_14:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_14:Y3A,15427
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_3:A,-2400
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_3:B,10814
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_3:C,12098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_3:CC,-2208
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_3:D,107
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_3:P,-2400
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_3:S,-2208
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_3:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_3:Y3A,128
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_resp_state[0]:A,-11724
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_resp_state[0]:B,-11760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_resp_state[0]:C,-11832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_resp_state[0]:Y,-11832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[1]:A,-1633
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[1]:B,13456
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[1]:C,-940
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[1]:Y,-1633
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI212G0A[22]:B,6726
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI212G0A[22]:C,11487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI212G0A[22]:CC,6564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI212G0A[22]:D,11393
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI212G0A[22]:P,6726
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI212G0A[22]:S,6564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI212G0A[22]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI212G0A[22]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[12]:A,16482
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[12]:B,14737
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[12]:C,9465
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[12]:D,8453
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[12]:Y,8453
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_a2_9:A,2630
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_a2_9:B,2493
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_a2_9:C,2488
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_a2_9:D,2556
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_a2_9:Y,2488
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[30]:CLK,12468
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[30]:D,10927
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[30]:EN,6578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[30]:Q,12468
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[12]:A,423
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[12]:B,1163
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[12]:C,1466
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[12]:D,1422
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[12]:Y,423
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_23:A,11259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_23:B,12462
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_23:C,13214
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_23:CC,10988
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_23:D,13121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_23:P,11259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_23:S,10988
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_23:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_23:Y3A,12512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_emi_req_valid40:A,1329
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_emi_req_valid40:B,1274
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_emi_req_valid40:C,1224
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_emi_req_valid40:D,1133
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_emi_req_valid40:Y,1133
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[22]:CLK,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[22]:D,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[22]:Q,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[22]:SLn,12296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_taken_a1_1:A,-9940
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_taken_a1_1:B,-9871
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_taken_a1_1:C,-10728
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_taken_a1_1:D,-13665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_taken_a1_1:Y,-13665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[9]:A,15776
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[9]:B,15743
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[9]:C,10161
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[9]:D,7756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[9]:Y,7756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_18:A,-3602
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_18:B,-3137
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_18:C,-2372
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_18:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_18:D,-2477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_18:P,-3602
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_18:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_18:Y3A,-3137
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[26]:A,8711
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[26]:B,9289
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[26]:C,9633
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[26]:D,7670
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[26]:Y,7670
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val[0]:CLK,13705
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val[0]:D,9291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val[0]:EN,5198
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val[0]:Q,13705
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val[0]:SLn,11357
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[10]:A,17080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[10]:B,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[10]:C,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[10]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[10]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[2]:A,-892
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[2]:B,15068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[2]:C,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[2]:D,-6966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[2]:Y,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_30:A,14443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_30:B,14393
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_30:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_30:P,14394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_30:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_30:Y3A,14393
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[5]:CLK,14949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[5]:D,15789
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[5]:Q,14949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_23_RNO_0:A,8797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_23_RNO_0:B,-2211
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_23_RNO_0:C,9457
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_23_RNO_0:D,8476
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_23_RNO_0:Y,-2211
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI85MHGA[23]:B,6691
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI85MHGA[23]:C,11452
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI85MHGA[23]:CC,6510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI85MHGA[23]:D,11358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI85MHGA[23]:P,6691
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI85MHGA[23]:S,6510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI85MHGA[23]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI85MHGA[23]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[9]:A,11192
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[9]:B,11105
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[9]:C,10646
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[9]:D,4237
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[9]:Y,4237
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utimeh_sw_rd_sel:A,10768
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utimeh_sw_rd_sel:B,10117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utimeh_sw_rd_sel:C,10801
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utimeh_sw_rd_sel:D,9051
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utimeh_sw_rd_sel:Y,9051
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[45]:CLK,15727
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[45]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[45]:EN,12359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[45]:Q,15727
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[45]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_25_0_RNO:A,1683
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_25_0_RNO:B,1646
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_25_0_RNO:C,1431
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_25_0_RNO:Y,1431
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[9]:CLK,13740
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[9]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[9]:EN,6541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[9]:Q,13740
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[2]:A,16506
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[2]:B,14761
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[2]:C,9489
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[2]:D,8477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[2]:Y,8477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_state_valid_9_fast[1]:A,17813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_state_valid_9_fast[1]:B,17826
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_state_valid_9_fast[1]:C,-6970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_state_valid_9_fast[1]:D,10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_state_valid_9_fast[1]:Y,-6970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_a3_0_RNIJ719M:A,10856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_a3_0_RNIJ719M:B,-1574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_a3_0_RNIJ719M:C,-5438
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_a3_0_RNIJ719M:D,-11478
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_a3_0_RNIJ719M:Y,-11478
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_9:A,10197
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_9:B,9803
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_9:C,9757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_9:CC,11192
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_9:D,10001
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_9:P,9757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_9:S,11192
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_9:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_9:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[1]:A,10405
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[1]:B,10344
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[1]:C,10123
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[1]:D,10028
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[1]:Y,10028
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_2_RNO[1]:A,16917
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_2_RNO[1]:B,11539
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_2_RNO[1]:C,9032
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_2_RNO[1]:D,-11299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_2_RNO[1]:Y,-11299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[6]:A,-837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[6]:B,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[6]:C,14469
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[6]:Y,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[10]:CLK,11289
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[10]:EN,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[10]:Q,11289
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[10]:SLn,4615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/bcu_op_completing_ex_3_0_1_0:A,10980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/bcu_op_completing_ex_3_0_1_0:B,11724
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/bcu_op_completing_ex_3_0_1_0:C,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/bcu_op_completing_ex_3_0_1_0:D,-12123
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/bcu_op_completing_ex_3_0_1_0:Y,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI5LGVG[1]:B,16675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI5LGVG[1]:CC,15934
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI5LGVG[1]:P,16675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI5LGVG[1]:S,15934
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI5LGVG[1]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI5LGVG[1]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIF9GH4[2]:A,858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIF9GH4[2]:B,821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIF9GH4[2]:C,720
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIF9GH4[2]:Y,720
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[1]:CLK,-61
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[1]:D,17665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[1]:EN,12199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[1]:Q,-61
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_quotient_2:A,15911
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_quotient_2:B,15874
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_quotient_2:Y,15874
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:CC[0],8659
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:CC[10],8532
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:CC[11],8503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:CC[1],8613
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:CC[2],8579
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:CC[3],8632
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:CC[4],8581
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:CC[5],8552
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:CC[6],8609
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:CC[7],8559
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:CC[8],8530
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:CC[9],8587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:CI,8426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:CO,8426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:P[0],8503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:P[10],8601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:P[11],8662
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:P[1],8453
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:P[2],8533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:P[3],8581
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:P[4],8530
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:P[5],8603
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:P[6],8569
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:P[7],8537
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:P[8],8610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:P[9],8632
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:Y3A[0],10285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:Y3A[10],10419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:Y3A[11],10481
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:Y3A[1],10294
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:Y3A[2],10363
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:Y3A[3],10358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:Y3A[4],10365
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:Y3A[5],10428
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:Y3A[6],10337
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:Y3A[7],10356
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:Y3A[8],10429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:Y3A[9],10396
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:Y3[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:Y3[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:Y3[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1:Y3[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[54]:CLK,14613
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[54]:D,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[54]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[54]:Q,14613
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un3_bcu_op_sel_ex:A,8640
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un3_bcu_op_sel_ex:B,8734
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un3_bcu_op_sel_ex:Y,8640
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[28]:CLK,15521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[28]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[28]:EN,13092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[28]:Q,15521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[28]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_wr_ptr_0[0]:A,-6903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_wr_ptr_0[0]:B,17817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_wr_ptr_0[0]:Y,-6903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_6_N_3L3:A,-6343
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_6_N_3L3:B,-7557
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_6_N_3L3:C,-3824
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_6_N_3L3:D,-5923
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_6_N_3L3:Y,-7557
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[5]:CLK,14478
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[5]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[5]:EN,6541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[5]:Q,14478
VOTER_TIME_COUNT/voted_output[27]:ALn,
VOTER_TIME_COUNT/voted_output[27]:CLK,18610
VOTER_TIME_COUNT/voted_output[27]:D,18587
VOTER_TIME_COUNT/voted_output[27]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[28]:A,-1048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[28]:B,14486
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[28]:C,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[28]:D,-6966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[28]:Y,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIDDCRIM[28]:B,2005
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIDDCRIM[28]:C,2769
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIDDCRIM[28]:CC,3000
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIDDCRIM[28]:D,3076
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIDDCRIM[28]:P,2005
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIDDCRIM[28]:S,3000
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIDDCRIM[28]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIDDCRIM[28]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_11:A,-3613
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_11:B,-3147
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_11:C,-2388
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_11:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_11:D,-2488
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_11:P,-3613
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_11:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_11:Y3A,-3097
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[16]:CLK,14300
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[16]:D,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[16]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[16]:Q,14300
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[37]:CLK,15548
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[37]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[37]:EN,12359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[37]:Q,15548
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[37]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[6]:CLK,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[6]:D,-2228
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[6]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[6]:Q,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[6]:SLn,4675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[11]:A,1428
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[11]:B,1314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[11]:C,464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[11]:D,-777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[11]:Y,-777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/un1_irq_ext_enable:A,-10014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/un1_irq_ext_enable:B,-10032
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/un1_irq_ext_enable:Y,-10032
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[48]:CLK,14547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[48]:D,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[48]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[48]:Q,14547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO_0[4]:A,8893
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO_0[4]:B,9722
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO_0[4]:C,-5231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO_0[4]:D,6407
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO_0[4]:Y,-5231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[7]:A,6856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[7]:B,10641
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[7]:C,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[7]:Y,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un2_cpu_d_resp_type[10]:A,9291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un2_cpu_d_resp_type[10]:B,9193
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un2_cpu_d_resp_type[10]:Y,9193
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_2:A,-758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_2:B,-946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_2:C,-2542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_2:D,-1809
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_2:Y,-2542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[21]:A,17122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[21]:B,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[21]:C,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[21]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_57[6]:A,10862
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_57[6]:B,9036
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_57[6]:C,7856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_57[6]:Y,7856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv[2]:A,6300
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv[2]:B,4775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv[2]:C,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv[2]:D,-5165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv[2]:Y,-5165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_7:A,11029
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_7:B,12232
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_7:C,12996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_7:CC,11233
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_7:D,12891
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_7:P,11029
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_7:S,11233
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_7:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_7:Y3A,12283
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[1]:A,-1901
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[1]:B,1698
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[1]:C,-316
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[1]:Y,-1901
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIV64BJ[13]:A,2358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIV64BJ[13]:B,2321
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIV64BJ[13]:C,1922
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIV64BJ[13]:D,1995
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIV64BJ[13]:Y,1922
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_s_32:B,3531
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_s_32:C,16896
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_s_32:CC,1749
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_s_32:D,4897
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_s_32:P,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_s_32:S,1749
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_s_32:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_s_32:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIMH1SG[17]:A,-1168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIMH1SG[17]:B,-1205
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIMH1SG[17]:C,-2134
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIMH1SG[17]:D,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIMH1SG[17]:Y,-2134
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[3]:CLK,11196
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[3]:EN,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[3]:Q,11196
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[3]:SLn,4615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[0]:A,17056
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[0]:B,16630
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[0]:C,16552
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[0]:D,8217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[0]:Y,8217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[21]:A,8242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[21]:B,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[21]:C,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[21]:D,16946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[21]:Y,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[2]:A,17014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[2]:B,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[2]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[2]:D,15690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[2]:Y,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]_RNI3GEUI[6]:A,2228
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]_RNI3GEUI[6]:B,2195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]_RNI3GEUI[6]:C,1776
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]_RNI3GEUI[6]:D,1849
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]_RNI3GEUI[6]:Y,1776
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[5]:A,10482
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[5]:B,10430
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[5]:C,9971
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[5]:D,3562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[5]:Y,3562
LED_PATTERN_obuf[3]/U_IOPAD:D,2048
LED_PATTERN_obuf[3]/U_IOPAD:E,
LED_PATTERN_obuf[3]/U_IOPAD:PAD,2048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][20]:CLK,3012
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][20]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][20]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][20]:Q,3012
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[13]:A,5075
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[13]:B,2750
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[13]:C,1995
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[13]:D,-12838
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[13]:Y,-12838
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[1]:CLK,14399
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[1]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[1]:EN,6541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[1]:Q,14399
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[50]:CLK,15732
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[50]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[50]:EN,12359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[50]:Q,15732
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[50]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2114_1_RNIOSLVE:A,4781
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2114_1_RNIOSLVE:B,5705
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2114_1_RNIOSLVE:C,5474
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2114_1_RNIOSLVE:Y,4781
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand1_mux_sel_1_iv_RNO[1]:A,8158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand1_mux_sel_1_iv_RNO[1]:B,7364
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand1_mux_sel_1_iv_RNO[1]:C,9040
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand1_mux_sel_1_iv_RNO[1]:D,8726
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand1_mux_sel_1_iv_RNO[1]:Y,7364
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2[28]:A,15770
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2[28]:B,15737
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2[28]:C,10151
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2[28]:D,7739
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2[28]:Y,7739
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_5_inst:CLK,-3061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_5_inst:D,16314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_5_inst:EN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_5_inst:Q,-3061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_5_inst:SLn,16775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[7]:A,8242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[7]:B,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[7]:C,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[7]:D,16946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[7]:Y,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_o2[1]:A,1964
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_o2[1]:B,1966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_o2[1]:Y,1964
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[52]:CLK,12218
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[52]:D,1910
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[52]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[52]:Q,12218
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[52]:SLn,-313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[11]:A,-1366
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[11]:B,-1522
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[11]:C,-777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[11]:D,-868
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[11]:Y,-1522
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_29:A,11091
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_29:B,10697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_29:C,10635
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_29:CC,10977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_29:D,10895
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_29:P,10635
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_29:S,10977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_29:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_29:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[12]:A,6915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[12]:B,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[12]:C,7437
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[12]:Y,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_20:A,10262
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_20:B,9868
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_20:C,9813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_20:CC,10277
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_20:D,10066
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_20:P,9813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_20:S,10277
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_20:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_20:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[27]:A,13948
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[27]:B,13911
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[27]:C,12985
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[27]:D,13292
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[27]:Y,12985
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i_0[0]:A,10138
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i_0[0]:B,11671
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i_0[0]:C,8217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i_0[0]:D,9027
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i_0[0]:Y,8217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[8]:CLK,13795
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[8]:D,12466
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[8]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[8]:Q,13795
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[8]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_3:A,-8450
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_3:B,-8580
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_3:C,-8495
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_3:D,-8600
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_3:Y,-8600
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_completing_ex_0_1_tz_RNIVRNO8:A,9701
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_completing_ex_0_1_tz_RNIVRNO8:B,13530
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_completing_ex_0_1_tz_RNIVRNO8:C,-12690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_completing_ex_0_1_tz_RNIVRNO8:D,-1930
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_completing_ex_0_1_tz_RNIVRNO8:Y,-12690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[19]:A,7866
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[19]:B,8417
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[19]:C,7731
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[19]:Y,7731
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[5]:CLK,277
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[5]:D,9583
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[5]:EN,5697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[5]:Q,277
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[5]:SLn,11215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[3]:A,17080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[3]:B,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[3]:C,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[3]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[3]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_12[1]:A,15631
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_12[1]:B,13033
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_12[1]:C,12969
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_12[1]:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_12[1]:D,15435
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_12[1]:P,12969
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_12[1]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_12[1]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIO9RGL[8]:A,2266
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIO9RGL[8]:B,2229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIO9RGL[8]:C,1324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIO9RGL[8]:D,1638
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIO9RGL[8]:Y,1324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv_RNO[9]:A,7241
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv_RNO[9]:B,6371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv_RNO[9]:C,8229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv_RNO[9]:Y,6371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/lsu_req_ready_RNIHU36J1:A,907
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/lsu_req_ready_RNIHU36J1:B,-3035
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/lsu_req_ready_RNIHU36J1:C,-6882
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/lsu_req_ready_RNIHU36J1:D,-12198
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/lsu_req_ready_RNIHU36J1:Y,-12198
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[13]:A,6915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[13]:B,6817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[13]:C,7437
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[13]:Y,6817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[23]:A,9264
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[23]:B,8603
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[23]:C,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[23]:Y,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[4]:A,13980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[4]:B,13943
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[4]:C,13033
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[4]:D,13340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[4]:Y,13033
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr[1]:A,15470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr[1]:B,15076
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr[1]:C,14194
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr[1]:Y,14194
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_7[2]:A,9424
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_7[2]:B,13740
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_7[2]:C,10093
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_7[2]:Y,9424
STATUS_LED_obuf/U_IOTRI:D,2042
STATUS_LED_obuf/U_IOTRI:DOUT,2042
STATUS_LED_obuf/U_IOTRI:EOUT,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2114_1_RNIBNNSA:A,4518
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2114_1_RNIBNNSA:B,5449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2114_1_RNIBNNSA:Y,4518
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_mux:A,16821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_mux:B,12504
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_mux:C,14058
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_mux:Y,12504
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[8]:CLK,14276
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[8]:D,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[8]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[8]:Q,14276
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[11]:A,8663
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[11]:B,8602
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[11]:C,8375
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[11]:D,8267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[11]:Y,8267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug.implicit_wr_dpc_pc_en:A,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug.implicit_wr_dpc_pc_en:B,14888
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug.implicit_wr_dpc_pc_en:Y,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_2_iv[14]:A,5558
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_2_iv[14]:B,6468
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_2_iv[14]:C,8849
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_2_iv[14]:Y,5558
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_RNO[2]:A,9295
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_RNO[2]:B,7324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_RNO[2]:C,6300
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_RNO[2]:Y,6300
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_29:A,-3464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_29:B,-2998
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_29:C,-2248
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_29:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_29:D,-2339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_29:P,-3464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_29:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_29:Y3A,-2943
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/mnemonic538:A,1031
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/mnemonic538:B,-63
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/mnemonic538:C,-10307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/mnemonic538:Y,-10307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_Tc0_l_En_0_a2:A,13673
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_Tc0_l_En_0_a2:B,11817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_Tc0_l_En_0_a2:C,13582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_Tc0_l_En_0_a2:Y,11817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[11]:A,5475
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[11]:B,3227
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[11]:C,2349
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[11]:D,-12438
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[11]:Y,-12438
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_rd_ptr_4[0]:A,17840
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_rd_ptr_4[0]:B,17364
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_rd_ptr_4[0]:C,16904
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_rd_ptr_4[0]:D,-67
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_rd_ptr_4[0]:Y,-67
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[22]:A,16069
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[22]:B,16789
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[22]:C,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[22]:D,15981
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[22]:Y,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_37[9]:A,8438
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_37[9]:B,8399
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_37[9]:C,6385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_37[9]:Y,6385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[20]:A,-3016
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[20]:B,-3053
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[20]:C,-3456
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[20]:D,-3561
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[20]:Y,-3561
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_2_RNO_0:A,5558
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_2_RNO_0:B,15316
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_2_RNO_0:C,-5965
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_2_RNO_0:D,2942
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_2_RNO_0:Y,-5965
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[18]:A,17014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[18]:B,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[18]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[18]:D,15690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[18]:Y,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[16]:A,-837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[16]:B,-1821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[16]:C,14469
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[16]:Y,-1821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[31]:A,17056
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[31]:B,16636
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[31]:C,16558
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[31]:D,7747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[31]:Y,7747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[22]:A,17503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[22]:B,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[22]:C,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[22]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][21]:CLK,2311
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][21]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][21]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][21]:Q,2311
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[6]:A,11016
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[6]:B,13764
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[6]:C,9480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[6]:D,10321
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[6]:Y,9480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[26]:CLK,1647
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[26]:D,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[26]:EN,6547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[26]:Q,1647
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_62_FCINST1:CC,14076
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_62_FCINST1:CO,14076
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_62_FCINST1:P,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_62_FCINST1:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_62_FCINST1:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[24]:CLK,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[24]:D,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[24]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[24]:Q,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout[1]:A,-828
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout[1]:B,-1678
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout[1]:C,-61
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout[1]:Y,-1678
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[17]:A,10867
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[17]:B,10146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[17]:C,15246
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[17]:D,11767
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[17]:Y,10146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_33:A,-2526
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_33:B,-2933
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_33:C,-2992
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_33:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_33:D,-2705
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_33:P,-2992
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_33:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_33:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_rd_ptr5:A,-7037
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_rd_ptr5:B,-48
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_rd_ptr5:Y,-7037
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_N_8_mux_i_N_3L3:A,-7347
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_N_8_mux_i_N_3L3:B,9151
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_N_8_mux_i_N_3L3:Y,-7347
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO[0]_FCINST1:CC,11967
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO[0]_FCINST1:CO,11967
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO[0]_FCINST1:P,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO[0]_FCINST1:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO[0]_FCINST1:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[19]:A,2821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[19]:B,10766
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[19]:C,3586
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[19]:Y,2821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_8_RNO:A,-2375
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_8_RNO:B,9730
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_8_RNO:C,-1686
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_8_RNO:Y,-2375
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_bcu_op_sel_ex:CLK,-1721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_bcu_op_sel_ex:D,-5121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_bcu_op_sel_ex:EN,-10986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_bcu_op_sel_ex:Q,-1721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_bcu_op_sel_ex:SLn,-12634
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[29]:CLK,14524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[29]:D,-2533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[29]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[29]:Q,14524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[29]:SLn,4675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_22_0_RNO:A,1729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_22_0_RNO:B,1692
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_22_0_RNO:C,1477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_22_0_RNO:Y,1477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[1]:CLK,14119
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[1]:D,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[1]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[1]:Q,14119
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[12]:A,17050
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[12]:B,16630
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[12]:C,16552
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[12]:D,7818
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[12]:Y,7818
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[17]:CLK,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[17]:D,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[17]:Q,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[17]:SLn,12296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[41]:CLK,15696
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[41]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[41]:EN,12359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[41]:Q,15696
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[41]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4959_6:A,-807
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4959_6:B,-1575
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4959_6:C,-11
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4959_6:D,-150
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4959_6:Y,-1575
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4952_5:A,4690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4952_5:B,4875
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4952_5:Y,4690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m4_i_m3_1_0_wmux_0[31]:A,781
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m4_i_m3_1_0_wmux_0[31]:B,1523
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m4_i_m3_1_0_wmux_0[31]:C,1813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m4_i_m3_1_0_wmux_0[31]:D,1769
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m4_i_m3_1_0_wmux_0[31]:Y,781
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_0_iv[0]:A,9888
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_0_iv[0]:B,7396
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_0_iv[0]:C,6451
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_0_iv[0]:D,6296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_0_iv[0]:Y,6296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[20]:A,8174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[20]:B,6542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[20]:C,-111
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[20]:D,-2455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[20]:Y,-2455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_taken_a1_1_RNO:A,-8897
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_taken_a1_1_RNO:B,-9032
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_taken_a1_1_RNO:C,-9357
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_taken_a1_1_RNO:D,-9940
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_taken_a1_1_RNO:Y,-9940
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_0_0[0]:A,7683
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_0_0[0]:B,7673
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_0_0[0]:Y,7673
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[12]:A,-1048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[12]:B,14674
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[12]:C,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[12]:D,-6966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[12]:Y,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[22]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[22]:CLK,11635
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[22]:D,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[22]:EN,-5440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[22]:Q,11635
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIKBO7E[1]:A,-11592
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIKBO7E[1]:B,-11625
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIKBO7E[1]:C,-11768
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIKBO7E[1]:Y,-11768
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m[9]:A,4856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m[9]:B,7973
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m[9]:Y,4856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[27]:A,9111
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[27]:B,7665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[27]:C,13229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[27]:Y,7665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_o12_4:A,-7507
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_o12_4:B,-7561
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_o12_4:C,-7627
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_o12_4:D,-7705
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_o12_4:Y,-7705
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_6:A,12512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_6:B,14425
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_6:C,12399
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_6:Y,12399
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[5]:A,1209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[5]:B,1100
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[5]:C,245
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[5]:D,-996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[5]:Y,-996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[19]:A,13832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[19]:B,13812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[19]:C,10258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[19]:D,10225
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[19]:Y,10225
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[15]:A,2900
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[15]:B,3915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[15]:Y,2900
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3_0_1[13]:A,7756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3_0_1[13]:B,9504
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3_0_1[13]:Y,7756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[22]:A,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[22]:B,3758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[22]:Y,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIPOUTO01[56]:B,12843
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIPOUTO01[56]:C,11813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIPOUTO01[56]:CC,11624
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIPOUTO01[56]:D,17332
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIPOUTO01[56]:P,11813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIPOUTO01[56]:S,11624
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIPOUTO01[56]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIPOUTO01[56]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[20]:A,530
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[20]:B,1270
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[20]:C,1566
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[20]:D,1522
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[20]:Y,530
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[30]:A,17002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[30]:B,16965
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[30]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[30]:Y,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shifter_operand_sel_1_iv[1]:A,8194
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shifter_operand_sel_1_iv[1]:B,8173
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shifter_operand_sel_1_iv[1]:C,-4343
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shifter_operand_sel_1_iv[1]:D,-4424
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shifter_operand_sel_1_iv[1]:Y,-4424
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_s_31:B,10653
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_s_31:CC,11023
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_s_31:P,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_s_31:S,10653
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_s_31:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_s_31:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_wr_ptr[0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_wr_ptr[0]:CLK,16795
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_wr_ptr[0]:D,17799
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_wr_ptr[0]:EN,-7037
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_wr_ptr[0]:Q,16795
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[56]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[56]:B,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[56]:C,17760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[56]:Y,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[21]:A,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[21]:B,12677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[21]:C,6941
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[21]:D,6507
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[21]:Y,6507
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[23]:A,9583
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[23]:B,9682
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[23]:C,2858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[23]:D,9143
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[23]:Y,2858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/de_ex_pipe_lsu_op_ex_1_cZ[2]:A,-12660
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/de_ex_pipe_lsu_op_ex_1_cZ[2]:B,-5061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/de_ex_pipe_lsu_op_ex_1_cZ[2]:C,-12690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/de_ex_pipe_lsu_op_ex_1_cZ[2]:Y,-12690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[31]:A,10180
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[31]:B,15574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[31]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[31]:Y,10180
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[16]:A,15251
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[16]:B,16146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[16]:C,9260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[16]:D,14087
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[16]:Y,9260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_str_amo_addr_misalign_0:A,-9844
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_str_amo_addr_misalign_0:B,-10713
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_str_amo_addr_misalign_0:C,-9900
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_str_amo_addr_misalign_0:D,-9944
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_str_amo_addr_misalign_0:Y,-10713
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[31]:A,7872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[31]:B,9009
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[31]:C,8591
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[31]:Y,7872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/subsys_cfg_d_req_valid_0_a2_1:A,13681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/subsys_cfg_d_req_valid_0_a2_1:B,12047
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/subsys_cfg_d_req_valid_0_a2_1:C,12682
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/subsys_cfg_d_req_valid_0_a2_1:D,13538
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/subsys_cfg_d_req_valid_0_a2_1:Y,12047
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand0_mux_sel_1_iv[0]:A,8121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand0_mux_sel_1_iv[0]:B,6466
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand0_mux_sel_1_iv[0]:C,-4343
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand0_mux_sel_1_iv[0]:D,-5268
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand0_mux_sel_1_iv[0]:Y,-5268
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[55]:CLK,12278
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[55]:D,1882
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[55]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[55]:Q,12278
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[55]:SLn,-313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand1_mux_sel_1_iv[0]:A,5580
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand1_mux_sel_1_iv[0]:B,7176
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand1_mux_sel_1_iv[0]:C,-5268
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand1_mux_sel_1_iv[0]:D,-4387
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand1_mux_sel_1_iv[0]:Y,-5268
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[12]:CLK,-3122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[12]:D,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[12]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[12]:Q,-3122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[12]:SLn,-3470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m1:A,4621
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m1:B,4663
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m1:Y,4621
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_completing_retr_3:A,-10403
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_completing_retr_3:B,-10475
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_completing_retr_3:C,-10559
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_completing_retr_3:D,-11456
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_completing_retr_3:Y,-11456
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[14]:A,8169
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[14]:B,7780
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[14]:C,8066
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[14]:Y,7780
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI1QSFOL[38]:B,12679
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI1QSFOL[38]:C,11649
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI1QSFOL[38]:CC,11770
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI1QSFOL[38]:D,17168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI1QSFOL[38]:P,11649
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI1QSFOL[38]:S,11770
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI1QSFOL[38]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI1QSFOL[38]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/lsu_op_ex_pipe_reg[0]:CLK,-9157
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/lsu_op_ex_pipe_reg[0]:D,-4283
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/lsu_op_ex_pipe_reg[0]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/lsu_op_ex_pipe_reg[0]:Q,-9157
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[21]:A,759
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[21]:B,551
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[21]:C,841
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[21]:D,797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[21]:Y,551
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[30]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[30]:CLK,11894
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[30]:D,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[30]:EN,-5440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[30]:Q,11894
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_28:A,14404
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_28:B,14355
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_28:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_28:P,14355
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_28:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_28:Y3A,14421
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un6_lsu_op_complete_ex_RNIVQA47:A,139
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un6_lsu_op_complete_ex_RNIVQA47:B,5802
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un6_lsu_op_complete_ex_RNIVQA47:C,4820
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un6_lsu_op_complete_ex_RNIVQA47:Y,139
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[6]:A,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[6]:B,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[6]:C,16041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[6]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[4]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[4]:B,16928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[4]:C,-2259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[4]:D,4707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[4]:Y,-2259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[20]:A,813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[20]:B,11015
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[20]:C,-2455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[20]:D,-209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[20]:Y,-2455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[16]:A,7304
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[16]:B,6915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[16]:C,7201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[16]:Y,6915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[52]:CLK,15729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[52]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[52]:EN,12359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[52]:Q,15729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[52]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[27]:A,15392
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[27]:B,1752
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[27]:C,762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[27]:D,-2453
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[27]:Y,-2453
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_bcu_operand1_mux_sel_ex[1]:CLK,-2726
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_bcu_operand1_mux_sel_ex[1]:D,-4343
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_bcu_operand1_mux_sel_ex[1]:EN,-12047
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_bcu_operand1_mux_sel_ex[1]:Q,-2726
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_cnst_i_RNO[4]:A,8953
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_cnst_i_RNO[4]:B,8907
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_cnst_i_RNO[4]:C,8832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_cnst_i_RNO[4]:D,8737
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_cnst_i_RNO[4]:Y,8737
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949_10:A,-1629
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949_10:B,-1529
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949_10:Y,-1629
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/CFG_5:B,7742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/CFG_5:D,16329
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/CFG_5:IPB,7742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/CFG_5:IPC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/CFG_5:IPD,16329
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_3_1:A,-8347
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_3_1:B,-8372
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_3_1:C,-9436
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_3_1:D,-8537
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_3_1:Y,-9436
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[4]:A,8987
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[4]:B,13446
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[4]:C,7644
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[4]:D,6823
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[4]:Y,6823
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[0]:A,15121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[0]:B,932
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[0]:C,14268
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[0]:D,14905
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[0]:Y,932
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex_RNO:A,13344
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex_RNO:B,-6966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex_RNO:C,-9311
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex_RNO:D,-12857
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex_RNO:Y,-12857
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[40]:CLK,14470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[40]:D,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[40]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[40]:Q,14470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_14:A,-2340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_14:B,10872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_14:C,12151
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_14:CC,-2358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_14:D,167
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_14:P,-2340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_14:S,-2358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_14:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_14:Y3A,237
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_RNI6REFS:A,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_RNI6REFS:B,15716
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_RNI6REFS:C,14706
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_RNI6REFS:Y,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[18]:A,9024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[18]:B,6896
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[18]:C,13413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[18]:D,13199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[18]:Y,6896
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[21]:A,551
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[21]:B,1291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[21]:C,1592
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[21]:D,1548
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[21]:Y,551
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i_a2_1[7]:A,12607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i_a2_1[7]:B,12592
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i_a2_1[7]:C,9894
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i_a2_1[7]:D,10721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i_a2_1[7]:Y,9894
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[20]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[20]:B,17821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[20]:Y,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[28]:A,17080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[28]:B,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[28]:C,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[28]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[28]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_19:A,10190
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_19:B,9796
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_19:C,9750
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_19:CC,9608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_19:D,9994
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_19:P,9750
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_19:S,9608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_19:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_19:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_10:A,10166
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_10:B,9772
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_10:C,9726
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_10:CC,10427
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_10:D,9970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_10:P,9726
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_10:S,10427
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_10:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_10:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_0_a2_3_a2[1]:A,14022
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_0_a2_3_a2[1]:B,14277
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_0_a2_3_a2[1]:C,260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_0_a2_3_a2[1]:D,11196
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_0_a2_3_a2[1]:Y,260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[9]:A,10682
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[9]:B,6949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[9]:C,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[9]:Y,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[14]:A,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[14]:B,-2358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[14]:C,16721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[14]:D,15729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[14]:Y,-2358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7_2[29]:A,8717
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7_2[29]:B,9308
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7_2[29]:Y,8717
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[5]:CLK,927
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[5]:D,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[5]:EN,6547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[5]:Q,927
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_a2_0_1_0:A,-11607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_a2_0_1_0:B,-10545
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_a2_0_1_0:Y,-11607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[63]:CLK,15996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[63]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[63]:EN,12359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[63]:Q,15996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[63]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4915_1_8:A,4465
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4915_1_8:B,4520
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4915_1_8:C,2168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4915_1_8:D,4306
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4915_1_8:Y,2168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:CC[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:CC[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:CC[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:CC[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:CC[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:CC[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:CC[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:CC[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:CC[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:CC[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:CC[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:CC[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:CI,14076
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:CO,14076
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:P[0],14443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:P[10],14541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:P[11],14602
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:P[1],14393
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:P[2],14473
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:P[3],14521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:P[4],14470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:P[5],14543
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:P[6],14509
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:P[7],14477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:P[8],14550
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:P[9],14572
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:Y3A[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:Y3A[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:Y3A[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:Y3A[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:Y3A[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:Y3A[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:Y3A[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:Y3A[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:Y3A[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:Y3A[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:Y3A[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:Y3A[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:Y3[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:Y3[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:Y3[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3:Y3[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv[0]:A,-5121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv[0]:B,-5165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv[0]:C,6530
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv[0]:D,-4137
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv[0]:Y,-5165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[12]:A,-1821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[12]:B,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[12]:C,15209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[12]:Y,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[2]:CLK,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[2]:D,15002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[2]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[2]:Q,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_25:A,15444
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_25:B,15384
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_25:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_25:P,15384
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_25:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_25:Y3A,15456
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/m_env_call:A,-4240
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/m_env_call:B,7146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/m_env_call:Y,-4240
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[31]:A,14019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[31]:B,14907
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[31]:C,8850
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[31]:D,12848
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[31]:Y,8850
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[16]:A,450
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[16]:B,1190
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[16]:C,1493
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[16]:D,1449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[16]:Y,450
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_19:A,-11999
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_19:B,-12042
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_19:C,-13034
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_19:D,-12923
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_19:Y,-13034
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[2]:CLK,1957
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[2]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[2]:EN,12199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[2]:Q,1957
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[21]:A,15392
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[21]:B,1752
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[21]:C,762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[21]:D,-2398
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[21]:Y,-2398
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/R_DATA_4_inst:CLK,-3034
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/R_DATA_4_inst:D,16319
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/R_DATA_4_inst:EN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/R_DATA_4_inst:Q,-3034
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/R_DATA_4_inst:SLn,16775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[28]:A,762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[28]:B,554
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[28]:C,844
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[28]:D,800
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[28]:Y,554
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr[1]:CLK,-10545
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr[1]:D,-11369
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr[1]:EN,-11508
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr[1]:Q,-10545
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[23]:CLK,13723
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[23]:D,12336
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[23]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[23]:Q,13723
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[23]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[22]:A,11528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[22]:B,11651
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[22]:C,7122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[22]:D,8001
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[22]:Y,7122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[4]:A,11528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[4]:B,11651
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[4]:C,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[4]:D,9217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[4]:Y,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_12:A,-2370
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_12:B,10844
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_12:C,12131
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_12:CC,-2278
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_12:D,137
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_12:P,-2370
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_12:S,-2278
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_12:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_12:Y3A,159
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_12:A,3496
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_12:B,14226
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_12:C,4237
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_12:D,4237
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_12:Y,3496
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[59]:CLK,14599
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[59]:D,11596
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[59]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[59]:Q,14599
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[59]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/wr_en_data_or:A,11134
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/wr_en_data_or:B,5697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/wr_en_data_or:C,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/wr_en_data_or:D,15161
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/wr_en_data_or:Y,5697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI1FHJAU[52]:B,12813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI1FHJAU[52]:C,11782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI1FHJAU[52]:CC,11593
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI1FHJAU[52]:D,17286
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI1FHJAU[52]:P,11782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI1FHJAU[52]:S,11593
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI1FHJAU[52]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI1FHJAU[52]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[30]:A,16830
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[30]:B,16098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[30]:C,15963
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[30]:D,3058
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[30]:Y,3058
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[25]:A,11528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[25]:B,11651
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[25]:C,6397
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[25]:D,7780
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[25]:Y,6397
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[24]:A,7834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[24]:B,8417
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[24]:Y,7834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[13]:CLK,13812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[13]:D,10999
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[13]:EN,6578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[13]:Q,13812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_operand0_mux_sel_ex[0]:CLK,-4552
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_operand0_mux_sel_ex[0]:D,-5268
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_operand0_mux_sel_ex[0]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_operand0_mux_sel_ex[0]:Q,-4552
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[8]:CLK,2100
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[8]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[8]:EN,12162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[8]:Q,2100
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_1:A,14119
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_1:B,14076
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_1:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_1:P,14076
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_1:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_1:Y3A,14148
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0_RNO_2:A,-7772
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0_RNO_2:B,-7809
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0_RNO_2:C,-7893
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0_RNO_2:D,-7960
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0_RNO_2:Y,-7960
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[8]:A,-2108
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[8]:B,-2145
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[8]:C,-3023
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[8]:Y,-3023
VOTER_TIME_COUNT/voted_output[31]:ALn,
VOTER_TIME_COUNT/voted_output[31]:CLK,18610
VOTER_TIME_COUNT/voted_output[31]:D,18587
VOTER_TIME_COUNT/voted_output[31]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state_valid_3[0]:A,17811
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state_valid_3[0]:B,17803
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state_valid_3[0]:C,-6970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state_valid_3[0]:D,10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state_valid_3[0]:Y,-6970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[16]:A,8218
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[16]:B,6657
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[16]:C,-67
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[16]:D,-2356
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[16]:Y,-2356
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_4_.m13:A,7345
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_4_.m13:B,5758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_4_.m13:C,8131
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_4_.m13:D,7291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_4_.m13:Y,5758
FAULT_LEDS_obuf[1]/U_IOPAD:D,
FAULT_LEDS_obuf[1]/U_IOPAD:E,
FAULT_LEDS_obuf[1]/U_IOPAD:PAD,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[30]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[30]:B,17821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[30]:Y,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[21]:A,9401
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[21]:B,9340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[21]:C,9113
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[21]:D,9018
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[21]:Y,9018
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[31]:CLK,1023
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[31]:D,10180
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[31]:EN,5697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[31]:Q,1023
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[31]:SLn,11215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[16]:A,8931
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[16]:B,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[16]:C,8828
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[16]:Y,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_lsu_op_ex[0]:CLK,1447
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_lsu_op_ex[0]:D,-12690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_lsu_op_ex[0]:EN,-11988
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_lsu_op_ex[0]:Q,1447
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[19]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[19]:CLK,3655
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[19]:D,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[19]:Q,3655
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[9]:A,665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[9]:B,617
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[9]:C,-601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[9]:D,-1625
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[9]:Y,-1625
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[7]:A,12385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[7]:B,11980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[7]:C,-11
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[7]:D,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[7]:Y,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_2[15]:A,11835
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_2[15]:B,11025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_2[15]:C,10840
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_2[15]:D,7677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_2[15]:Y,7677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_26_RNO:A,-2237
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_26_RNO:B,9868
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_26_RNO:C,-1549
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_26_RNO:Y,-2237
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/read_subsys_hart_soft_reg:A,10330
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/read_subsys_hart_soft_reg:B,8898
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/read_subsys_hart_soft_reg:C,8512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/read_subsys_hart_soft_reg:D,8795
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/read_subsys_hart_soft_reg:Y,8512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_buff_fence_os[0]:A,1522
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_buff_fence_os[0]:B,1489
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_buff_fence_os[0]:C,630
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_buff_fence_os[0]:D,1363
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_buff_fence_os[0]:Y,630
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNI46K9P[21]:A,1095
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNI46K9P[21]:B,245
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNI46K9P[21]:C,1868
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNI46K9P[21]:Y,245
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_21:A,14097
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_21:B,14064
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_21:C,13998
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_21:D,13956
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_21:Y,13956
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_18:A,-3417
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_18:B,-2952
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_18:C,-2187
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_18:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_18:D,-2292
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_18:P,-3417
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_18:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_18:Y3A,-2952
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_1[5]:A,9104
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_1[5]:B,6870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_1[5]:C,14417
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_1[5]:D,12413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_1[5]:Y,6870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7_2[28]:A,8717
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7_2[28]:B,9308
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7_2[28]:Y,8717
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[3]:A,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[3]:B,12721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[3]:C,6985
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[3]:D,6929
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[3]:Y,6929
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_1[1]:A,15647
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_1[1]:B,13051
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_1[1]:C,12985
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_1[1]:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_1[1]:D,15451
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_1[1]:P,12985
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_1[1]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_1[1]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_state[1][3]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_state[1][3]:CLK,-11833
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_state[1][3]:D,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_state[1][3]:EN,-6315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_state[1][3]:Q,-11833
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_44[8]:A,9189
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_44[8]:B,7201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_44[8]:C,9090
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_44[8]:Y,7201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[21]:A,6903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[21]:B,-2398
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[21]:C,16721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[21]:D,15729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[21]:Y,-2398
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mepc_sw_rd_sel_3:A,8539
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mepc_sw_rd_sel_3:B,10178
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mepc_sw_rd_sel_3:Y,8539
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[18]:CLK,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[18]:D,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[18]:Q,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[18]:SLn,12296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][22]:CLK,3033
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][22]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][22]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][22]:Q,3033
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_20:A,2821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_20:B,3562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_20:C,3496
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_20:D,15020
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_20:Y,2821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[10]:CLK,-2549
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[10]:D,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[10]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[10]:Q,-2549
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[1]:A,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[1]:B,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[1]:Y,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[19]:A,16058
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[19]:B,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[19]:C,16744
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[19]:D,15981
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[19]:Y,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[23]:A,15245
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[23]:B,16140
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[23]:C,9945
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[23]:D,14081
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[23]:Y,9945
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_18_0_RNO:A,1697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_18_0_RNO:B,1660
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_18_0_RNO:C,1445
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_18_0_RNO:Y,1445
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[17]:A,6397
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[17]:B,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[17]:C,16041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[17]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_i_access_mem_error_retr:CLK,-10777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_i_access_mem_error_retr:D,18604
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_i_access_mem_error_retr:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_i_access_mem_error_retr:Q,-10777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_bit_reset.state_val_12_u[0]:A,9817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_bit_reset.state_val_12_u[0]:B,9490
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_bit_reset.state_val_12_u[0]:Y,9490
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[9]:CLK,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[9]:D,-2252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[9]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[9]:Q,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[9]:SLn,4675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_5:A,-3672
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_5:B,-3206
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_5:C,-2456
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_5:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_5:D,-2547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_5:P,-3672
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_5:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_5:Y3A,-3150
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_interrupt/gen_bit_reset.state_val[0]:CLK,12470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_interrupt/gen_bit_reset.state_val[0]:D,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_interrupt/gen_bit_reset.state_val[0]:EN,5198
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_interrupt/gen_bit_reset.state_val[0]:Q,12470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_interrupt/gen_bit_reset.state_val[0]:SLn,11357
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready:A,-5763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready:B,-13538
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready:C,-6176
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready:D,-5169
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready:Y,-13538
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:CC[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:CC[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:CC[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:CC[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:CC[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:CC[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:CC[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:CC[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:CC[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:CC[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:CC[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:CC[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:CO,14076
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:P[0],14120
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:P[10],14218
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:P[11],14279
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:P[1],14076
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:P[2],14150
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:P[3],14198
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:P[4],14147
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:P[5],14220
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:P[6],14186
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:P[7],14154
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:P[8],14227
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:P[9],14249
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:Y3A[0],14133
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:Y3A[10],14267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:Y3A[11],14329
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:Y3A[1],14148
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:Y3A[2],14211
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:Y3A[3],14206
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:Y3A[4],14213
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:Y3A[5],14276
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:Y3A[6],14185
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:Y3A[7],14204
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:Y3A[8],14277
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:Y3A[9],14244
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:Y3[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:Y3[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:Y3[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0:Y3[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[31]:A,17846
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[31]:B,15808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[31]:C,14381
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[31]:Y,14381
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[11]:A,-837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[11]:B,-1821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[11]:C,14469
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[11]:Y,-1821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][19]:CLK,3042
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][19]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][19]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][19]:Q,3042
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_2:A,10092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_2:B,9704
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_2:C,9646
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_2:CC,9959
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_2:D,9896
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_2:P,9646
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_2:S,9959
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_2:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_2:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_13_sx:A,5176
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_13_sx:B,2928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_13_sx:C,2050
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_13_sx:D,-12737
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_13_sx:Y,-12737
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int48:A,14913
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int48:B,15729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int48:C,3842
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int48:D,6403
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int48:Y,3842
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[10]:A,1785
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[10]:B,15355
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[10]:C,-2305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[10]:D,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[10]:Y,-2305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_17_RNO:A,-2272
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_17_RNO:B,9833
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_17_RNO:C,-1582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_17_RNO:Y,-2272
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_empty:A,2307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_empty:B,2264
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_empty:Y,2264
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_debug_exit:A,7156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_debug_exit:B,8170
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_debug_exit:Y,7156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[7]:A,17056
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[7]:B,16636
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[7]:C,16558
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[7]:D,7317
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[7]:Y,7317
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]2:A,17528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]2:B,7405
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]2:C,-258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]2:D,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]2:Y,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[30]:A,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[30]:B,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[30]:Y,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[20]:CLK,1796
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[20]:D,16783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[20]:EN,12199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[20]:Q,1796
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[2]:A,7817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[2]:B,8127
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[2]:Y,7817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_RNO_0:A,-5703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_RNO_0:B,-8261
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_RNO_0:C,-12854
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_RNO_0:Y,-12854
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/iab_resp_alloc:A,14727
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/iab_resp_alloc:B,14690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/iab_resp_alloc:C,13851
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/iab_resp_alloc:D,10949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/iab_resp_alloc:Y,10949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_11_inst:CLK,-2388
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_11_inst:D,16315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_11_inst:Q,-2388
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_11_inst:SLn,16763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[8]:A,10682
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[8]:B,6949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[8]:C,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[8]:Y,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[16]:A,-35
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[16]:B,-991
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[16]:C,853
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[16]:Y,-991
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_operand1_mux_sel_1_0_iv[0]:A,7962
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_operand1_mux_sel_1_0_iv[0]:B,7029
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_operand1_mux_sel_1_0_iv[0]:C,-4343
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_operand1_mux_sel_1_0_iv[0]:Y,-4343
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[24]:A,10872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[24]:B,9256
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[24]:C,15254
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[24]:D,11772
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[24]:Y,9256
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[3]:A,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[3]:B,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[3]:C,15209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[3]:Y,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[4]:CLK,8392
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[4]:D,-4263
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[4]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[4]:Q,8392
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_11_inst:CLK,-3104
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_11_inst:D,16315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_11_inst:Q,-3104
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_11_inst:SLn,16775
VOTER_TIME_COUNT/voted_output[28]:ALn,
VOTER_TIME_COUNT/voted_output[28]:CLK,18610
VOTER_TIME_COUNT/voted_output[28]:D,18587
VOTER_TIME_COUNT/voted_output[28]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/debug_csr_req_wr_en_dbgpipe_0_a2_0_a2:A,13882
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/debug_csr_req_wr_en_dbgpipe_0_a2_0_a2:B,13855
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/debug_csr_req_wr_en_dbgpipe_0_a2_0_a2:Y,13855
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI2F43DH[22]:B,1966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI2F43DH[22]:C,2726
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI2F43DH[22]:CC,2649
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI2F43DH[22]:D,3033
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI2F43DH[22]:P,1966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI2F43DH[22]:S,2649
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI2F43DH[22]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI2F43DH[22]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[1]:A,13329
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[1]:B,9084
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[1]:C,7767
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[1]:D,8643
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[1]:Y,7767
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0[17]:A,16032
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0[17]:B,16102
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0[17]:C,15960
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0[17]:Y,15960
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[28]:A,8579
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[28]:B,9236
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[28]:C,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[28]:Y,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex_621_N_6_i:A,13301
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex_621_N_6_i:B,16741
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex_621_N_6_i:C,-12757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex_621_N_6_i:D,-12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex_621_N_6_i:Y,-12757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i_a2_0[7]:A,8299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i_a2_0[7]:B,10023
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i_a2_0[7]:Y,8299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIGD3SG[23]:A,1472
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIGD3SG[23]:B,1435
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIGD3SG[23]:C,524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIGD3SG[23]:D,831
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIGD3SG[23]:Y,524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate[3]:A,4703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate[3]:B,5492
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate[3]:C,7146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate[3]:D,6272
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate[3]:Y,4703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_operand0_mux_sel_0_.m4:A,5005
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_operand0_mux_sel_0_.m4:B,6662
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_operand0_mux_sel_0_.m4:Y,5005
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[13]:CLK,15340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[13]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[13]:EN,13092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[13]:Q,15340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[13]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a17_1:A,-980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a17_1:B,-4
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a17_1:C,-937
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a17_1:D,-968
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a17_1:Y,-980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[0]:CLK,14549
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[0]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[0]:EN,6541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[0]:Q,14549
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[22]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[22]:B,17821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[22]:Y,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/apb_d_req_valid_3:A,-11715
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/apb_d_req_valid_3:B,-12544
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/apb_d_req_valid_3:C,-11766
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/apb_d_req_valid_3:D,-11870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/apb_d_req_valid_3:Y,-12544
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIT44BJ[12]:A,2310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIT44BJ[12]:B,2273
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIT44BJ[12]:C,1861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIT44BJ[12]:D,1934
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIT44BJ[12]:Y,1861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIFN6B4J[24]:B,1965
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIFN6B4J[24]:C,2738
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIFN6B4J[24]:CC,2514
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIFN6B4J[24]:D,3045
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIFN6B4J[24]:P,1965
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIFN6B4J[24]:S,2514
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIFN6B4J[24]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIFN6B4J[24]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp[13]:A,-2363
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp[13]:B,-366
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp[13]:Y,-2363
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[28]:CLK,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[28]:D,11353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[28]:EN,-12949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[28]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[28]:SLn,-12088
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[14]:A,8987
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[14]:B,7090
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[14]:C,13380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[14]:D,13166
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[14]:Y,7090
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_4_.m8_e_2:A,6875
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_4_.m8_e_2:B,6855
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_4_.m8_e_2:Y,6855
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4915_3_0:A,3824
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4915_3_0:B,2932
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4915_3_0:C,4484
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4915_3_0:D,4368
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4915_3_0:Y,2932
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[26]:A,8243
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[26]:B,8487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[26]:C,7742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[26]:Y,7742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shifter_unit_places_0[2]:A,7137
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shifter_unit_places_0[2]:B,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shifter_unit_places_0[2]:C,7181
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shifter_unit_places_0[2]:Y,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIKDH9E[15]:A,2420
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIKDH9E[15]:B,2383
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIKDH9E[15]:C,1478
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIKDH9E[15]:D,1792
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIKDH9E[15]:Y,1478
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2123_1:A,2108
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2123_1:B,2094
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2123_1:Y,2094
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[4]:A,17080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[4]:B,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[4]:C,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[4]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[4]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_ebreakm/wr_en_data_or:A,9664
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_ebreakm/wr_en_data_or:B,6697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_ebreakm/wr_en_data_or:C,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_ebreakm/wr_en_data_or:D,14291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_ebreakm/wr_en_data_or:Y,6697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_valid_Z:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_valid_Z:CLK,-10403
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_valid_Z:D,1732
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_valid_Z:EN,617
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_valid_Z:Q,-10403
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m25:A,2212
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m25:B,7278
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m25:C,4756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m25:Y,2212
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.debug_reset_pending:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.debug_reset_pending:CLK,8292
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.debug_reset_pending:Q,8292
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_1[2]:A,8407
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_1[2]:B,6544
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_1[2]:C,6419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_1[2]:D,6442
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_1[2]:Y,6419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[13]:A,6817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[13]:B,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[13]:C,16041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[13]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNI13K9P[20]:A,1023
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNI13K9P[20]:B,173
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNI13K9P[20]:C,1796
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNI13K9P[20]:Y,173
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[5]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[5]:CLK,11611
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[5]:D,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[5]:EN,-5440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[5]:Q,11611
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[45]:A,15315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[45]:B,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[45]:C,16296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[45]:D,15601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[45]:Y,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[16]:A,16630
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[16]:B,14887
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[16]:C,9613
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[16]:D,8603
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[16]:Y,8603
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[2]:CLK,13022
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[2]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[2]:EN,6541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[2]:Q,13022
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un41_trap_val:A,14445
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un41_trap_val:B,12575
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un41_trap_val:C,10222
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un41_trap_val:D,6395
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un41_trap_val:Y,6395
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_11_RNO:A,11155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_11_RNO:Y,11155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[20]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[20]:B,16928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[20]:C,-2455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[20]:D,4707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[20]:Y,-2455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_valid_3:A,-1151
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_valid_3:B,-1164
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_valid_3:C,-10283
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_valid_3:D,-11162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_valid_3:Y,-11162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[19]:CLK,-3088
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[19]:D,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[19]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[19]:Q,-3088
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[19]:SLn,-3470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][3]:CLK,2155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][3]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][3]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][3]:Q,2155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[12]:A,8218
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[12]:B,6627
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[12]:C,-67
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[12]:D,-2278
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[12]:Y,-2278
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[4]:CLK,883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[4]:D,10324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[4]:EN,6487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[4]:Q,883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[4]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_39_1[2]:A,8160
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_39_1[2]:B,8123
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_39_1[2]:C,7566
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_39_1[2]:D,7617
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_39_1[2]:Y,7566
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[26]:CLK,14587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[26]:D,10104
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[26]:EN,6578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[26]:Q,14587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[10]:CLK,2275
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[10]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[10]:EN,12096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[10]:Q,2275
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[1]:A,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[1]:B,13325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[1]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[1]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[2]:CLK,208
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[2]:D,9527
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[2]:EN,5697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[2]:Q,208
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[2]:SLn,11215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[12]:A,13413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[12]:B,7971
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[12]:C,8835
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[12]:D,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[12]:Y,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[32]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[32]:B,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[32]:C,17760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[32]:Y,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[3]:A,7490
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[3]:B,11394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[3]:Y,7490
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_24_0_RNO:A,1733
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_24_0_RNO:B,1696
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_24_0_RNO:C,1481
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_24_0_RNO:Y,1481
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_fence_1_i[0]:A,-438
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_fence_1_i[0]:B,-485
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_fence_1_i[0]:C,-539
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_fence_1_i[0]:D,-622
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_fence_1_i[0]:Y,-622
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[13]:A,-2363
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[13]:B,-2521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[13]:C,-1776
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[13]:D,-1867
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[13]:Y,-2521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_42:B,14509
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_42:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_42:P,14509
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_42:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_42:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[31]:A,7872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[31]:B,8652
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[31]:C,9206
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[31]:Y,7872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]:A,15601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]:B,12999
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]:C,11860
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]:D,15405
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]:P,11860
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[1]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/CFG_1:B,8217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/CFG_1:C,6785
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/CFG_1:IPB,8217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/CFG_1:IPC,6785
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/CFG_1:IPD,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[7]:A,15046
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[7]:B,7244
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[7]:C,16802
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[7]:D,14763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[7]:Y,7244
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[19]:CLK,-2509
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[19]:D,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[19]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[19]:Q,-2509
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_e2:A,6606
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_e2:B,3728
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_e2:C,8923
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_e2:Y,3728
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[25]:A,17002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[25]:B,16965
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[25]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[25]:Y,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_16_RNO_0:A,8652
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_16_RNO_0:B,-2356
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_16_RNO_0:C,9312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_16_RNO_0:D,8413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_16_RNO_0:Y,-2356
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[30]:CLK,13283
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[30]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[30]:EN,6541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[30]:Q,13283
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[25]:CLK,1405
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[25]:D,16783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[25]:EN,12096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[25]:Q,1405
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[13]:CLK,1262
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[13]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[13]:EN,12199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[13]:Q,1262
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr10_i_a2_i:A,-11497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr10_i_a2_i:B,16804
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr10_i_a2_i:C,11484
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr10_i_a2_i:Y,-11497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_2:CC[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_2:CC[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_2:CC[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_2:CC[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_2:CC[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_2:CC[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_2:CC[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_2:CC[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_2:CC[8],-3824
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_2:CI,-3824
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_2:P[0],-3566
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_2:P[1],-3616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_2:P[2],-3535
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_2:P[3],-3487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_2:P[4],-3543
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_2:P[5],-3464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_2:P[6],-3346
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_2:P[7],-3332
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_2:P[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_2:Y3A[0],-3087
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_2:Y3A[1],-3078
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_2:Y3A[2],-3009
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_2:Y3A[3],-3012
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_2:Y3A[4],-3006
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_2:Y3A[5],-2943
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_2:Y3A[6],-2850
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_2:Y3A[7],-2777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_2:Y3A[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_2:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_2:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_2:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_2:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_2:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_2:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_2:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_2:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_2:Y3[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/bcu_op_completing_ex_3_0:A,11804
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/bcu_op_completing_ex_3_0:B,-12810
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/bcu_op_completing_ex_3_0:C,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/bcu_op_completing_ex_3_0:Y,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un21_next_quotient_2:A,15922
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un21_next_quotient_2:B,15980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un21_next_quotient_2:Y,15922
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_N_8_mux_i_N_4L5:A,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_N_8_mux_i_N_4L5:B,-12983
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_N_8_mux_i_N_4L5:C,-7347
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_N_8_mux_i_N_4L5:D,-12862
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_N_8_mux_i_N_4L5:Y,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[8]:CLK,14750
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[8]:D,16507
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[8]:Q,14750
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[8]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[26]:A,8242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[26]:B,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[26]:C,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[26]:D,16946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[26]:Y,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[2]:A,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[2]:B,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[2]:Y,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[19]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[19]:B,15808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[19]:C,14508
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[19]:Y,14508
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[10]:CLK,15505
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[10]:D,10195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[10]:EN,11117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[10]:Q,15505
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[10]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic847:A,7433
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic847:B,8210
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic847:C,7350
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic847:D,7898
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic847:Y,7350
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.tdata1_sw_rd_sel_2:A,9338
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.tdata1_sw_rd_sel_2:B,9328
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.tdata1_sw_rd_sel_2:Y,9328
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[7]:A,16021
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[7]:B,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[7]:C,16841
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[7]:D,15981
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[7]:Y,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[5]:A,35
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[5]:B,775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[5]:C,1067
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[5]:D,1023
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[5]:Y,35
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep2_0:A,-11026
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep2_0:B,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep2_0:C,-10335
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep2_0:Y,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_ahb:A,-419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_ahb:B,3142
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_ahb:C,2281
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_ahb:Y,-419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[28]:A,8174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[28]:B,6509
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[28]:C,-111
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[28]:D,-2504
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[28]:Y,-2504
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[10]:A,10098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[10]:B,14431
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[10]:C,10926
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[10]:Y,10098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_quotient_0_sqmuxa:A,3758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_quotient_0_sqmuxa:B,15863
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_quotient_0_sqmuxa:Y,3758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIPN7CO7[26]:B,8726
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIPN7CO7[26]:C,9490
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIPN7CO7[26]:CC,8426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIPN7CO7[26]:D,9385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIPN7CO7[26]:P,8726
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIPN7CO7[26]:S,8426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIPN7CO7[26]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIPN7CO7[26]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3_RNI1I4RI[16]:A,13360
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3_RNI1I4RI[16]:B,8496
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3_RNI1I4RI[16]:C,15199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3_RNI1I4RI[16]:D,13191
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3_RNI1I4RI[16]:Y,8496
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_rd_ptr[0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_rd_ptr[0]:CLK,-2235
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_rd_ptr[0]:D,-67
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_rd_ptr[0]:EN,-10343
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_rd_ptr[0]:Q,-2235
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mcause_sw_rd_sel_1_0:A,9886
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mcause_sw_rd_sel_1_0:B,9873
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mcause_sw_rd_sel_1_0:Y,9873
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_1:A,10006
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_1:B,9624
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_1:C,9576
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_1:CC,10706
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_1:D,9816
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_1:P,9576
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_1:S,10706
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_1:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_1:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[40]:CLK,15625
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[40]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[40]:EN,12359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[40]:Q,15625
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[40]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_cnst_0_a4[3]:A,7450
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_cnst_0_a4[3]:B,8201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_cnst_0_a4[3]:C,8125
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_cnst_0_a4[3]:D,7856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_cnst_0_a4[3]:Y,7450
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[0]:A,17085
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[0]:B,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[0]:C,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[0]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[0]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_0_i_m2_i_m2[10]:A,17014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_0_i_m2_i_m2[10]:B,16965
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_0_i_m2_i_m2[10]:C,16881
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_0_i_m2_i_m2[10]:Y,16881
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_27:A,14455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_27:B,14406
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_27:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_27:P,14406
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_27:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_27:Y3A,14414
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/CFG_9:B,215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/CFG_9:IPB,215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/CFG_9:IPC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/CFG_9:IPD,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/CFG_9:Y,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[29]:CLK,1088
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[29]:D,16783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[29]:EN,12199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[29]:Q,1088
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNICTQGL[2]:A,2350
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNICTQGL[2]:B,2313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNICTQGL[2]:C,1403
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNICTQGL[2]:D,1710
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNICTQGL[2]:Y,1403
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[13]:A,13832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[13]:B,13812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[13]:C,10258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[13]:D,10225
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[13]:Y,10225
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_3_inst:CLK,-2464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_3_inst:D,16317
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_3_inst:EN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_3_inst:Q,-2464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_3_inst:SLn,16763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:BLK_EN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:BUSY_FB,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:ENSH,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[0],16306
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[1],16309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[2],16312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[3],16325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[4],16333
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[0],16331
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[10],16306
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[11],16315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[1],16310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[2],16322
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[3],16317
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[4],16319
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[5],16314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[6],16312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[7],16317
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[8],16318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[9],16309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[0],18485
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[1],18487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[2],18487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[3],18476
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[4],18458
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_CLK,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[0],7818
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[10],7748
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[11],8455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[1],7821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[2],7819
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[3],7677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[4],8502
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[5],8496
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[6],8510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[7],7747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[8],8510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[9],8508
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_EN,7588
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_2[1]:A,17852
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_2[1]:B,139
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_2[1]:C,-11071
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_2[1]:D,-11299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_2[1]:Y,-11299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/fence_0_2:A,7392
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/fence_0_2:B,4670
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/fence_0_2:C,8953
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/fence_0_2:D,6903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/fence_0_2:Y,4670
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][2]:CLK,2185
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][2]:D,-151
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][2]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][2]:Q,2185
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[20]:A,15203
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[20]:B,16096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[20]:C,9210
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[20]:D,14037
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[20]:Y,9210
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[7]:A,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[7]:B,3758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[7]:Y,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_3_RNO:A,-2400
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_3_RNO:B,9705
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_3_RNO:C,-1712
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_3_RNO:Y,-2400
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count_RNO_0[1]:A,16911
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count_RNO_0[1]:B,9089
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count_RNO_0[1]:C,-7941
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count_RNO_0[1]:D,-11299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count_RNO_0[1]:Y,-11299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2[25]:A,15775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2[25]:B,15742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2[25]:C,9482
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2[25]:D,8507
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2[25]:Y,8507
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state[0]_3[0]:A,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state[0]_3[0]:B,13380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state[0]_3[0]:Y,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[6]:A,12195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[6]:B,12141
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[6]:C,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[6]:Y,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[2]:A,170
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[2]:B,-37
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[2]:C,246
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[2]:D,208
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[2]:Y,-37
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_1_4:A,1486
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_1_4:B,1507
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_1_4:C,1465
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_1_4:D,1285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_1_4:Y,1285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_bcu_op_sel_ex7_0_RNO_0:A,4267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_bcu_op_sel_ex7_0_RNO_0:B,-1887
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_bcu_op_sel_ex7_0_RNO_0:C,13372
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_bcu_op_sel_ex7_0_RNO_0:Y,-1887
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[6]:A,8218
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[6]:B,6675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[6]:C,-67
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[6]:D,-2228
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[6]:Y,-2228
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIROSFH1[3]:B,1703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIROSFH1[3]:C,2478
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIROSFH1[3]:CC,3044
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIROSFH1[3]:D,2787
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIROSFH1[3]:P,1703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIROSFH1[3]:S,3044
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIROSFH1[3]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIROSFH1[3]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[6]:CLK,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[6]:D,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[6]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[6]:Q,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[45]:A,11674
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[45]:B,16455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[45]:C,16389
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[45]:Y,11674
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[8]:A,1304
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[8]:B,2137
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[8]:Y,1304
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[60]:CLK,12262
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[60]:D,1775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[60]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[60]:Q,12262
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[60]:SLn,-313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[7]:A,8054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[7]:B,7665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[7]:C,7951
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[7]:Y,7665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIEKNJR1[2]:B,16964
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIEKNJR1[2]:C,12077
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIEKNJR1[2]:CC,12510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIEKNJR1[2]:D,16862
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIEKNJR1[2]:P,12077
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIEKNJR1[2]:S,12510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIEKNJR1[2]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIEKNJR1[2]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_addr_align[0]_3[0]:A,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_addr_align[0]_3[0]:B,15950
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_addr_align[0]_3[0]:Y,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_34[8]:A,9158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_34[8]:B,7168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_34[8]:C,9059
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_34[8]:Y,7168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[7]:A,15121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[7]:B,15048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[7]:C,-2274
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[7]:D,13020
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[7]:Y,-2274
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[15]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[15]:CLK,3915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[15]:D,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[15]:Q,3915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux[13]:A,-1054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux[13]:B,13887
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux[13]:C,-6922
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux[13]:D,-6975
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux[13]:Y,-6975
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[3]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[3]:CLK,11541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[3]:D,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[3]:EN,-5440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[3]:Q,11541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[17]:A,8218
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[17]:B,6606
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[17]:C,-67
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[17]:D,-2385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[17]:Y,-2385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[31]:CLK,-3336
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[31]:D,-4471
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[31]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[31]:Q,-3336
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[31]:SLn,-3470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[20]:A,17122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[20]:B,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[20]:C,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[20]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI21VO3E[25]:B,17122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI21VO3E[25]:C,12247
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI21VO3E[25]:CC,12256
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI21VO3E[25]:D,17012
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI21VO3E[25]:P,12247
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI21VO3E[25]:S,12256
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI21VO3E[25]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI21VO3E[25]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[26]:CLK,11298
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[26]:EN,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[26]:Q,11298
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[26]:SLn,4615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[28]:A,813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[28]:B,10966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[28]:C,-2504
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[28]:D,-209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[28]:Y,-2504
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_fence_i_retr:CLK,11723
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_fence_i_retr:D,17719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_fence_i_retr:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_fence_i_retr:Q,11723
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[26]:A,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[26]:B,13325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[26]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[26]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[20]:A,9034
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[20]:B,8931
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[20]:C,8579
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[20]:Y,8579
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_1_2:A,835
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_1_2:B,782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_1_2:Y,782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIACK9P[23]:A,1374
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIACK9P[23]:B,524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIACK9P[23]:C,2147
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIACK9P[23]:Y,524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIC93SG[21]:A,1193
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIC93SG[21]:B,1156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIC93SG[21]:C,245
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIC93SG[21]:D,559
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIC93SG[21]:Y,245
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[24]:A,16078
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[24]:B,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[24]:C,16744
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[24]:D,15947
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[24]:Y,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[31]:A,12501
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[31]:B,12470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[31]:C,8850
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[31]:D,9059
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[31]:Y,8850
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[19]:A,665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[19]:B,457
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[19]:C,747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[19]:D,703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[19]:Y,457
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_1_inst:CLK,-2490
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_1_inst:D,16310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_1_inst:EN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_1_inst:Q,-2490
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_1_inst:SLn,16763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[51]:CLK,14602
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[51]:D,11622
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[51]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[51]:Q,14602
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[51]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[13]:CLK,-2595
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[13]:D,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[13]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[13]:Q,-2595
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_soft_reset_reg/gen_bit_reset.state_val[0]:CLK,13680
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_soft_reset_reg/gen_bit_reset.state_val[0]:D,-590
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_soft_reset_reg/gen_bit_reset.state_val[0]:Q,13680
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_soft_reset_reg/gen_bit_reset.state_val[0]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[17]:A,4797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[17]:B,2502
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[17]:C,1662
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[17]:D,-13116
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[17]:Y,-13116
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4951_3:A,-1598
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4951_3:B,-1613
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4951_3:Y,-1613
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[20]:CLK,12857
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[20]:D,12364
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[20]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[20]:Q,12857
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[20]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[3]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[3]:B,16928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[3]:C,-2208
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[3]:D,4707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[3]:Y,-2208
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[23]:CLK,2147
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[23]:D,16783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[23]:EN,12199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[23]:Q,2147
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[49]:CLK,14497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[49]:D,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[49]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[49]:Q,14497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][26]:CLK,2386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][26]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][26]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][26]:Q,2386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[25]:A,7783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[25]:B,6397
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[25]:C,11605
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[25]:Y,6397
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_alu_op_sel_cnst_i_a2[0]:A,4991
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_alu_op_sel_cnst_i_a2[0]:B,4797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_alu_op_sel_cnst_i_a2[0]:C,4884
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_alu_op_sel_cnst_i_a2[0]:Y,4797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_4_inst:CLK,-2521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_4_inst:D,16319
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_4_inst:EN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_4_inst:Q,-2521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_4_inst:SLn,16763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_rd_ptr_fast[0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_rd_ptr_fast[0]:CLK,-11934
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_rd_ptr_fast[0]:D,10950
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_rd_ptr_fast[0]:Q,-11934
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv_RNO_0[1]:A,5528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv_RNO_0[1]:B,5497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv_RNO_0[1]:C,-5268
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv_RNO_0[1]:Y,-5268
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[4]:A,17122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[4]:B,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[4]:C,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[4]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_shifter_unit_op_sel_ex7:A,-10968
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_shifter_unit_op_sel_ex7:B,-11997
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_shifter_unit_op_sel_ex7:C,-8552
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_shifter_unit_op_sel_ex7:D,-10321
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_shifter_unit_op_sel_ex7:Y,-11997
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/case_dec_gpr_rs2_rd_sel_1_sqmuxa:A,-5025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/case_dec_gpr_rs2_rd_sel_1_sqmuxa:B,3779
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/case_dec_gpr_rs2_rd_sel_1_sqmuxa:Y,-5025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[29]:A,8174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[29]:B,6458
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[29]:C,-111
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[29]:D,-2533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[29]:Y,-2533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_access_mem_error_1_N_4L5:A,-12910
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_access_mem_error_1_N_4L5:B,-12945
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_access_mem_error_1_N_4L5:C,-12443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_access_mem_error_1_N_4L5:D,-13089
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_access_mem_error_1_N_4L5:Y,-13089
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[26]:A,9111
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[26]:B,7670
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[26]:C,13229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[26]:Y,7670
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mscratch_rd_data[31]:A,9338
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mscratch_rd_data[31]:B,11832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mscratch_rd_data[31]:C,9229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mscratch_rd_data[31]:Y,9229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_lsu_op_ex[3]:CLK,1392
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_lsu_op_ex[3]:D,-12690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_lsu_op_ex[3]:EN,-11988
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_lsu_op_ex[3]:Q,1392
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_sel_reg[1]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_sel_reg[1]:CLK,-7572
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_sel_reg[1]:D,18546
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_sel_reg[1]:Q,-7572
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram0_[0]:CLK,4243
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram0_[0]:D,17685
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram0_[0]:EN,12096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram0_[0]:Q,4243
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_fast_0:A,-11020
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_fast_0:B,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_fast_0:C,-10329
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_fast_0:Y,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv[5]:A,6507
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv[5]:B,8900
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv[5]:C,5607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv[5]:D,5296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv[5]:Y,5296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[31]:CLK,11711
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[31]:EN,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[31]:Q,11711
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[31]:SLn,4615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[26]:CLK,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[26]:D,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[26]:Q,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[26]:SLn,12296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948:A,-933
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948:B,-872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948:C,-1516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948:D,-1911
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948:Y,-1911
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_20_0:A,1486
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_20_0:B,2281
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_20_0:C,530
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_20_0:CC,707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_20_0:P,530
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_20_0:S,707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_20_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_20_0:Y3A,584
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs2_rd_valid.m12:A,4961
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs2_rd_valid.m12:B,7456
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs2_rd_valid.m12:C,6504
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs2_rd_valid.m12:D,6480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs2_rd_valid.m12:Y,4961
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_valid_iv_RNO_0:A,-9297
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_valid_iv_RNO_0:B,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_valid_iv_RNO_0:C,-235
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_valid_iv_RNO_0:D,-10176
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_valid_iv_RNO_0:Y,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[22]:CLK,13723
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[22]:D,12280
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[22]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[22]:Q,13723
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[22]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[17]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[17]:B,17821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[17]:Y,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[21]:A,10876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[21]:B,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[21]:C,15258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[21]:D,11776
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[21]:Y,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[17]:A,17503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[17]:B,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[17]:C,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[17]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic846:A,7102
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic846:B,5608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic846:C,7767
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic846:D,7048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic846:Y,5608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data[1]:A,12958
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data[1]:B,12921
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data[1]:C,9410
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data[1]:D,10839
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data[1]:Y,9410
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[11]:A,2907
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[11]:B,2064
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[11]:C,2810
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[11]:Y,2064
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m23_2_0:A,9001
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m23_2_0:B,9003
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m23_2_0:C,6369
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m23_2_0:D,6439
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m23_2_0:Y,6369
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[17]:CLK,15708
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[17]:D,10252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[17]:EN,11117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[17]:Q,15708
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[17]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[22]:A,14578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[22]:B,11246
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[22]:C,10116
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[22]:D,9945
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[22]:Y,9945
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[46]:CLK,14597
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[46]:D,11643
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[46]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[46]:Q,14597
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[46]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[3]:A,17068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[3]:B,17043
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[3]:C,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[3]:D,16861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[3]:Y,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[1]:A,16464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[1]:B,14713
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[1]:C,9441
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[1]:D,8429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[1]:Y,8429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[8]:CLK,14518
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[8]:D,10245
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[8]:EN,5048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[8]:Q,14518
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[8]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[31]:A,10982
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[31]:B,7747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[31]:C,11746
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[31]:D,11541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[31]:Y,7747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[47]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[47]:B,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[47]:C,17760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[47]:Y,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[23]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[23]:CLK,16547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[23]:D,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[23]:EN,-6339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[23]:Q,16547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_2[26]:A,9368
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_2[26]:B,8711
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_2[26]:Y,8711
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2[31]:A,15778
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2[31]:B,15745
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2[31]:C,10106
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2[31]:D,7747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2[31]:Y,7747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][30]:CLK,3278
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][30]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][30]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][30]:Q,3278
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[11]:CLK,2224
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[11]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[11]:EN,12162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[11]:Q,2224
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_12:A,-3483
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_12:B,-3017
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_12:C,-2253
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_12:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_12:D,-2358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_12:P,-3483
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_12:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_12:Y3A,-3004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_hit/gen_bit_reset.state_val[0]:CLK,13725
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_hit/gen_bit_reset.state_val[0]:D,9357
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_hit/gen_bit_reset.state_val[0]:EN,5973
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_hit/gen_bit_reset.state_val[0]:Q,13725
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_hit/gen_bit_reset.state_val[0]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_0_2:A,-6072
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_0_2:B,-13538
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_0_2:C,-11478
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_0_2:D,-13009
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_0_2:Y,-13538
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[25]:A,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[25]:B,12677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[25]:C,6941
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[25]:D,6536
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[25]:Y,6536
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un9_req_wr_byte_en_mux[0]:A,17811
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un9_req_wr_byte_en_mux[0]:B,17803
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un9_req_wr_byte_en_mux[0]:C,-5988
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un9_req_wr_byte_en_mux[0]:D,10144
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un9_req_wr_byte_en_mux[0]:Y,-5988
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_0:A,-11912
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_0:B,-11203
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_0:C,-5265
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_0:D,-10510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_0:Y,-11912
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[29]:A,813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[29]:B,10937
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[29]:C,-2533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[29]:D,-209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[29]:Y,-2533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic852:A,4248
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic852:B,5665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic852:C,4120
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic852:D,4714
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic852:Y,4120
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:CC[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:CC[10],12413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:CC[11],12383
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:CC[1],13983
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:CC[2],12716
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:CC[3],12510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:CC[4],12459
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:CC[5],12431
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:CC[6],12490
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:CC[7],12444
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:CC[8],12409
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:CC[9],12466
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:CO,11944
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:P[0],13271
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:P[10],12102
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:P[11],12163
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:P[1],11944
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:P[2],12039
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:P[3],12077
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:P[4],12017
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:P[5],12107
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:P[6],12065
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:P[7],12036
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:P[8],12103
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:P[9],12137
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:Y3A[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:Y3A[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:Y3A[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:Y3A[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:Y3A[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:Y3A[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:Y3A[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:Y3A[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:Y3A[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:Y3A[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:Y3A[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:Y3A[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:Y3[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:Y3[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:Y3[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0:Y3[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[0]:CLK,13791
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[0]:D,12844
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[0]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[0]:Q,13791
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[0]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_2:CC[0],8474
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_2:CC[1],8366
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_2:CC[2],8426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_2:CC[3],8527
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_2:CC[4],8426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_2:CC[5],8468
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_2:CC[6],8646
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_2:CC[7],9469
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_2:CI,8366
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_2:P[0],8691
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_2:P[1],8627
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_2:P[2],8726
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_2:P[3],8884
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_2:P[4],8930
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_2:P[5],9003
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_2:P[6],9947
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_2:P[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_2:Y3A[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_2:Y3A[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_2:Y3A[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_2:Y3A[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_2:Y3A[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_2:Y3A[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_2:Y3A[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_2:Y3A[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_2:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_2:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_2:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_2:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_2:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_2:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_2:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_2:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[19]:A,15102
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[19]:B,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[19]:C,16858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[19]:D,14819
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[19]:Y,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_soft_irq_reg/gen_bit_reset.state_val[0]:CLK,12958
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_soft_irq_reg/gen_bit_reset.state_val[0]:D,7083
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_soft_irq_reg/gen_bit_reset.state_val[0]:EN,-683
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_soft_irq_reg/gen_bit_reset.state_val[0]:Q,12958
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_soft_irq_reg/gen_bit_reset.state_val[0]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_0_a2_3_a2_1[1]:A,13483
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_0_a2_3_a2_1[1]:B,13114
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_0_a2_3_a2_1[1]:C,12522
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_0_a2_3_a2_1[1]:D,-683
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_0_a2_3_a2_1[1]:Y,-683
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[13]:CLK,13832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[13]:D,12360
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[13]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[13]:Q,13832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[13]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_ebreakm/gen_bit_reset.state_val[0]:CLK,14621
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_ebreakm/gen_bit_reset.state_val[0]:D,9817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_ebreakm/gen_bit_reset.state_val[0]:EN,6697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_ebreakm/gen_bit_reset.state_val[0]:Q,14621
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_ebreakm/gen_bit_reset.state_val[0]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[16]:A,12385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[16]:B,11980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[16]:C,-11
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[16]:D,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[16]:Y,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[26]:A,7937
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[26]:B,7742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[26]:C,11605
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[26]:D,8452
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[26]:Y,7742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[36]:A,11516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[36]:B,16304
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[36]:C,16238
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[36]:Y,11516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[12]:A,-2542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[12]:B,1044
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[12]:C,-1032
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[12]:Y,-2542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[9]:CLK,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[9]:D,14599
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[9]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[9]:Q,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[50]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[50]:B,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[50]:C,17760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[50]:Y,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gpr_wr_data_retr_3[4]:A,17048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gpr_wr_data_retr_3[4]:B,16628
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gpr_wr_data_retr_3[4]:C,16550
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gpr_wr_data_retr_3[4]:D,6876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gpr_wr_data_retr_3[4]:Y,6876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[42]:CLK,15664
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[42]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[42]:EN,12359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[42]:Q,15664
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[42]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_0_0[17]:A,5729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_0_0[17]:B,6398
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_0_0[17]:Y,5729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[16]:A,10057
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[16]:B,8059
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[16]:C,9954
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[16]:Y,8059
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m19:A,6479
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m19:B,6396
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m19:C,8117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m19:D,7132
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m19:Y,6396
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_39_2[2]:A,6987
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_39_2[2]:B,7578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_39_2[2]:Y,6987
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_retr_fast:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_retr_fast:CLK,-11521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_retr_fast:D,-11369
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_retr_fast:Q,-11521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/subsys_cfg_d_resp_ready:A,7677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/subsys_cfg_d_resp_ready:B,8590
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/subsys_cfg_d_resp_ready:Y,7677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[26]:A,5017
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[26]:B,2645
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[26]:C,1805
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[26]:D,-12896
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[26]:Y,-12896
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex_RNO:A,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex_RNO:B,16804
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex_RNO:Y,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[14]:A,15773
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[14]:B,15740
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[14]:C,10157
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[14]:D,7819
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[14]:Y,7819
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[20]:A,12151
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[20]:B,12097
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[20]:C,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[20]:Y,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:CC[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:CC[10],10427
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:CC[11],10434
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:CC[1],10706
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:CC[2],9959
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:CC[3],9820
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:CC[4],10473
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:CC[5],10482
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:CC[6],9800
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:CC[7],9791
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:CC[8],11098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:CC[9],11192
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:CO,9576
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:P[0],9628
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:P[10],9726
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:P[11],9782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:P[1],9576
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:P[2],9646
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:P[3],9706
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:P[4],9655
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:P[5],9712
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:P[6],9694
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:P[7],9662
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:P[8],9726
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:P[9],9757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:Y3A[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:Y3A[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:Y3A[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:Y3A[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:Y3A[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:Y3A[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:Y3A[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:Y3A[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:Y3A[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:Y3A[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:Y3A[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:Y3A[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:Y3[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:Y3[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:Y3[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0:Y3[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a2_1:A,11807
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a2_1:B,11764
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a2_1:C,11716
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a2_1:D,11611
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a2_1:Y,11611
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i:A,-9394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i:B,-10307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i:C,-8673
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i:D,-9436
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i:Y,-10307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[1]:A,15847
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[1]:B,17797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[1]:C,15549
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[1]:Y,15549
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_17_0_RNO:A,1729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_17_0_RNO:B,1692
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_17_0_RNO:C,1477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_17_0_RNO:Y,1477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][4]:CLK,2876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][4]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][4]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][4]:Q,2876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[25]:A,15121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[25]:B,15048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[25]:C,-2472
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[25]:D,12786
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[25]:Y,-2472
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[7]:CLK,11217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[7]:EN,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[7]:Q,11217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[7]:SLn,4615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_6_RNO:A,-2412
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_6_RNO:B,9693
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_6_RNO:C,-1724
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_6_RNO:Y,-2412
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[3]:A,17122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[3]:B,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[3]:C,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[3]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[15]:A,501
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[15]:B,1241
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[15]:C,1544
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[15]:D,1500
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[15]:Y,501
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un4_gpr_wr_valid_int_2:A,16802
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un4_gpr_wr_valid_int_2:B,16761
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un4_gpr_wr_valid_int_2:C,16716
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un4_gpr_wr_valid_int_2:Y,16716
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_91:A,6927
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_91:B,7040
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_91:Y,6927
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[4]:A,1970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[4]:B,1933
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[4]:C,1028
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[4]:D,1342
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[4]:Y,1028
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[4]:A,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[4]:B,13325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[4]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[4]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[3]:CLK,2060
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[3]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[3]:EN,12162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[3]:Q,2060
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[27]:A,11528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[27]:B,11651
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[27]:C,7705
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[27]:D,7665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[27]:Y,7665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[26]:A,11016
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[26]:B,13764
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[26]:C,10299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[26]:Y,10299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un18_lsu_op_str_ex:A,4157
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un18_lsu_op_str_ex:B,4122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un18_lsu_op_str_ex:C,421
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un18_lsu_op_str_ex:D,-403
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un18_lsu_op_str_ex:Y,-403
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[19]:A,6358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[19]:B,9757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[19]:Y,6358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[11]:A,6296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[11]:B,5803
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[11]:C,5497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[11]:D,-4471
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[11]:Y,-4471
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_resp_addr_align[1]:A,7860
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_resp_addr_align[1]:B,7827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_resp_addr_align[1]:C,7701
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_resp_addr_align[1]:Y,7701
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_22_0_a2:A,11930
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_22_0_a2:B,11887
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_22_0_a2:C,11839
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_22_0_a2:D,11734
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_22_0_a2:Y,11734
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_operand0_mux_sel_1_iv[0]:A,-5018
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_operand0_mux_sel_1_iv[0]:B,-5158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_operand0_mux_sel_1_iv[0]:C,7848
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_operand0_mux_sel_1_iv[0]:D,7066
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_operand0_mux_sel_1_iv[0]:Y,-5158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg_Z[4]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg_Z[4]:CLK,-7734
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg_Z[4]:D,18564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg_Z[4]:EN,14022
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg_Z[4]:Q,-7734
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[18]:A,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[18]:B,3758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[18]:Y,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[15]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[15]:B,16928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[15]:C,-2305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[15]:D,4707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[15]:Y,-2305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0_int_sn_m7_0:A,-3776
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0_int_sn_m7_0:B,-8261
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0_int_sn_m7_0:C,-3159
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0_int_sn_m7_0:Y,-8261
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_4:A,11047
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_4:B,-4233
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_4:C,-5979
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_4:Y,-5979
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.un3_apb_int_sel_0_a2_3_5:A,11894
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.un3_apb_int_sel_0_a2_3_5:B,11853
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.un3_apb_int_sel_0_a2_3_5:C,11806
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.un3_apb_int_sel_0_a2_3_5:D,11701
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.un3_apb_int_sel_0_a2_3_5:Y,11701
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_resp_state[2]:A,-11664
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_resp_state[2]:B,-11701
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_resp_state[2]:C,-11767
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_resp_state[2]:Y,-11767
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_wr_strb[1]:A,16985
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_wr_strb[1]:B,1125
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_wr_strb[1]:C,-6970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_wr_strb[1]:Y,-6970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[31]:A,5780
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[31]:B,3309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[31]:C,2533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[31]:D,-12119
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[31]:Y,-12119
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[22]:CLK,1848
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[22]:D,16783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[22]:EN,12199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[22]:Q,1848
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[25]:CLK,15444
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[25]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[25]:EN,13092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[25]:Q,15444
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[25]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/fence_i_iv:A,7177
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/fence_i_iv:B,7293
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/fence_i_iv:C,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/fence_i_iv:D,-4387
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/fence_i_iv:Y,-4387
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI9RA7NL[27]:B,1905
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI9RA7NL[27]:C,2680
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI9RA7NL[27]:CC,2647
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI9RA7NL[27]:D,2989
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI9RA7NL[27]:P,1905
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI9RA7NL[27]:S,2647
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI9RA7NL[27]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI9RA7NL[27]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[42]:CLK,14509
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[42]:D,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[42]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[42]:Q,14509
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[28]:A,1790
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[28]:B,2793
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[28]:Y,1790
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[24]:A,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[24]:B,3758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[24]:Y,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[12]:CLK,15471
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[12]:D,10201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[12]:EN,11117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[12]:Q,15471
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[12]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][18]:CLK,2964
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][18]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][18]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][18]:Q,2964
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_4:A,10089
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_4:B,9701
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_4:C,9655
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_4:CC,10473
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_4:D,9893
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_4:P,9655
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_4:S,10473
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_4:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_4:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[19]:CLK,15424
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[19]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[19]:EN,13092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[19]:Q,15424
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[19]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][29]:CLK,2598
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][29]:D,-308
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][29]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][29]:Q,2598
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[5]:A,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[5]:B,12721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[5]:C,6985
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[5]:D,6703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[5]:Y,6703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[11]:A,15090
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[11]:B,9939
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[11]:C,16846
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[11]:D,14807
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[11]:Y,9939
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[27]:A,132
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[27]:B,-868
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[27]:C,1020
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[27]:Y,-868
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[23]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[23]:B,15808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[23]:C,14446
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[23]:Y,14446
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_rd_ptr_4[1]:A,17846
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_rd_ptr_4[1]:B,17368
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_rd_ptr_4[1]:C,16904
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_rd_ptr_4[1]:D,-67
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_rd_ptr_4[1]:Y,-67
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_is_hword_high_only_u:A,138
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_is_hword_high_only_u:B,-879
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_is_hword_high_only_u:C,15728
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_is_hword_high_only_u:D,15494
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_is_hword_high_only_u:Y,-879
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_2[27]:A,9368
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_2[27]:B,8711
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_2[27]:Y,8711
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[47]:CLK,14602
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[47]:D,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[47]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[47]:Q,14602
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIG2TF91[3]:B,8499
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIG2TF91[3]:C,9263
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIG2TF91[3]:CC,8517
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIG2TF91[3]:D,9158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIG2TF91[3]:P,8499
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIG2TF91[3]:S,8517
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIG2TF91[3]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIG2TF91[3]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m18_1_0:A,6480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m18_1_0:B,6509
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m18_1_0:C,4718
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m18_1_0:D,2773
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m18_1_0:Y,2773
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_25_RNO:A,-2331
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_25_RNO:B,9774
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_25_RNO:C,-1643
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_25_RNO:Y,-2331
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[5]:A,11007
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[5]:B,13755
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[5]:C,9471
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[5]:D,10220
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[5]:Y,9471
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_hword_high_only_u_1_0:A,-1582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_hword_high_only_u_1_0:B,-1619
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_hword_high_only_u_1_0:C,-2542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_hword_high_only_u_1_0:D,-2235
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_hword_high_only_u_1_0:Y,-2542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[29]:A,169
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[29]:B,-831
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[29]:C,1057
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[29]:Y,-831
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_2_2:A,-9250
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_2_2:B,-9241
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_2_2:C,-10307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_2_2:D,-9424
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_2_2:Y,-10307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIIB7UDC[22]:B,17139
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIIB7UDC[22]:C,12267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIIB7UDC[22]:CC,12280
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIIB7UDC[22]:D,17035
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIIB7UDC[22]:P,12267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIIB7UDC[22]:S,12280
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIIB7UDC[22]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIIB7UDC[22]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[9]:A,3805
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[9]:B,-9227
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[9]:C,5582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[9]:Y,-9227
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_7_inst:CLK,-2404
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_7_inst:D,16317
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_7_inst:Q,-2404
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_7_inst:SLn,16763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_5:A,12847
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_5:B,12809
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_5:C,2821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_5:D,2821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_5:Y,2821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[23]:A,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[23]:B,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[23]:Y,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[30]:A,8645
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[30]:B,9680
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[30]:C,8569
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[30]:D,7714
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[30]:Y,7714
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utime_sw_rd_sel_0:A,9346
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utime_sw_rd_sel_0:B,9299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utime_sw_rd_sel_0:Y,9299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_lsu_op_0_a2[2]:A,7307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_lsu_op_0_a2[2]:B,8134
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_lsu_op_0_a2[2]:Y,7307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_8_0:A,24
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_8_0:B,1676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_8_0:C,783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_8_0:CC,63
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_8_0:P,24
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_8_0:S,63
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_8_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_8_0:Y3A,848
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_fast:A,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_fast:B,-11927
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_fast:C,-12671
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_fast:Y,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[26]:A,-2989
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[26]:B,-3026
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[26]:C,-3430
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[26]:D,-3535
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[26]:Y,-3535
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_is_subsys_hart_soft_reg_0_a2_5_a2_0_4:A,136
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_is_subsys_hart_soft_reg_0_a2_5_a2_0_4:B,63
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_is_subsys_hart_soft_reg_0_a2_5_a2_0_4:C,-125
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_is_subsys_hart_soft_reg_0_a2_5_a2_0_4:D,-147
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_is_subsys_hart_soft_reg_0_a2_5_a2_0_4:Y,-147
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[3]:A,9820
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[3]:B,9689
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[3]:C,9230
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[3]:D,2821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[3]:Y,2821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[26]:A,7742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[26]:B,10641
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[26]:C,7762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[26]:Y,7742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_bcu_operand1_mux_sel_ex[0]:CLK,-2876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_bcu_operand1_mux_sel_ex[0]:D,-4343
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_bcu_operand1_mux_sel_ex[0]:EN,-12047
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_bcu_operand1_mux_sel_ex[0]:Q,-2876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/is_locked:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/is_locked:CLK,6644
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/is_locked:D,-6021
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/is_locked:Q,6644
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[5]:A,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[5]:B,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[5]:Y,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[20]:CLK,15503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[20]:D,9351
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[20]:EN,11117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[20]:Q,15503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[20]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[25]:A,4237
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[25]:B,12191
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[25]:C,5003
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[25]:Y,4237
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[13]:A,8242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[13]:B,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[13]:C,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[13]:D,16946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[13]:Y,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI9J6BJ[27]:A,2357
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI9J6BJ[27]:B,2324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI9J6BJ[27]:C,1905
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI9J6BJ[27]:D,1978
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI9J6BJ[27]:Y,1905
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result195_0_a2:A,6938
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result195_0_a2:B,-119
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result195_0_a2:C,8007
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result195_0_a2:D,7948
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result195_0_a2:Y,-119
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[26]:CLK,11392
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[26]:D,8528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[26]:EN,4719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[26]:Q,11392
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2125.rv32c_dec_mnemonic2125_3:A,7078
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2125.rv32c_dec_mnemonic2125_3:B,6533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2125.rv32c_dec_mnemonic2125_3:C,6249
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2125.rv32c_dec_mnemonic2125_3:Y,6249
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/gnt_0[0]:A,-12119
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/gnt_0[0]:B,8405
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/gnt_0[0]:C,-8055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/gnt_0[0]:Y,-12119
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m24:A,6399
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m24:B,4756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m24:C,6343
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m24:Y,4756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_expipe_resp_access_aborted_2_1_0_wmux[2]:A,11998
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_expipe_resp_access_aborted_2_1_0_wmux[2]:B,11915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_expipe_resp_access_aborted_2_1_0_wmux[2]:C,8512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_expipe_resp_access_aborted_2_1_0_wmux[2]:D,10070
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_expipe_resp_access_aborted_2_1_0_wmux[2]:Y,8512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[23]:A,2259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[23]:B,2942
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[23]:C,-1361
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[23]:D,-1553
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[23]:Y,-1553
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[37]:A,11611
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[37]:B,16382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[37]:C,16316
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[37]:Y,11611
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwrite:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwrite:CLK,15229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwrite:D,-7661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwrite:EN,-6339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwrite:Q,15229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_ld_addr_misalign:A,-11579
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_ld_addr_misalign:B,-10692
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_ld_addr_misalign:C,-10740
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_ld_addr_misalign:Y,-11579
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gpr_wr_data_retr_3[3]:A,17053
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gpr_wr_data_retr_3[3]:B,16633
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gpr_wr_data_retr_3[3]:C,16555
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gpr_wr_data_retr_3[3]:D,6782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gpr_wr_data_retr_3[3]:Y,6782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_3[1]:A,15760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_3[1]:B,13164
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_3[1]:C,13098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_3[1]:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_3[1]:D,15564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_3[1]:P,13098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_3[1]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_3[1]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[19]:CLK,1923
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[19]:D,16783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[19]:EN,12199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[19]:Q,1923
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_54:B,14613
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_54:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_54:P,14613
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_54:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_54:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[16]:A,15770
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[16]:B,15737
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[16]:C,9256
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[16]:D,8502
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[16]:Y,8502
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[22]:A,521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[22]:B,1261
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[22]:C,1564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[22]:D,1520
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[22]:Y,521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_sel_reg[4]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_sel_reg[4]:CLK,-7595
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_sel_reg[4]:D,18546
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_sel_reg[4]:Q,-7595
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[12]:A,12385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[12]:B,11980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[12]:C,-11
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[12]:D,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[12]:Y,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[7]:CLK,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[7]:D,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[7]:Q,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[7]:SLn,12296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m21:A,6439
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m21:B,8031
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m21:C,7237
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m21:Y,6439
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[9]:A,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[9]:B,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[9]:C,12340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[9]:Y,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[21]:A,-2993
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[21]:B,-3030
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[21]:C,-3434
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[21]:D,-3539
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[21]:Y,-3539
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_2_inst:CLK,-2522
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_2_inst:D,16322
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_2_inst:EN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_2_inst:Q,-2522
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/R_DATA_2_inst:SLn,16763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[15]:A,17122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[15]:B,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[15]:C,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[15]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_trap_ret_ex_2:A,7066
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_trap_ret_ex_2:B,7143
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_trap_ret_ex_2:C,-4343
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_trap_ret_ex_2:Y,-4343
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[32]:A,7567
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[32]:B,4687
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[32]:C,10599
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[32]:Y,4687
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[1]:A,7327
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[1]:B,7050
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[1]:C,12655
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[1]:Y,7050
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[25]:CLK,13752
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[25]:D,12256
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[25]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[25]:Q,13752
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[25]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[14]:A,3562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[14]:B,11550
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[14]:C,4370
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[14]:Y,3562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[6]:A,15121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[6]:B,15048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[6]:C,-2228
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[6]:D,13078
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[6]:Y,-2228
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_8:A,5583
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_8:B,6441
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_8:Y,5583
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[14]:CLK,15439
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[14]:D,10252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[14]:EN,11117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[14]:Q,15439
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[14]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[29]:A,9067
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[29]:B,11671
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[29]:C,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[29]:D,7705
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[29]:Y,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_60[5]:A,8892
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_60[5]:B,8587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_60[5]:C,8395
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_60[5]:Y,8395
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_lsu_op_exce[0]:A,-11988
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_lsu_op_exce[0]:B,-10986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_lsu_op_exce[0]:C,17519
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_lsu_op_exce[0]:D,-7866
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_lsu_op_exce[0]:Y,-11988
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[52]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[52]:B,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[52]:C,17760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[52]:Y,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[29]:A,17503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[29]:B,16576
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[29]:C,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[29]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[11]:A,11811
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[11]:B,7817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[11]:C,15200
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[11]:D,13206
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[11]:Y,7817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_55:B,14581
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_55:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_55:P,14581
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_55:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_55:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m35_0:A,7456
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m35_0:B,5509
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m35_0:C,5475
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m35_0:D,2773
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m35_0:Y,2773
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv[0]:A,5799
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv[0]:B,-4277
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv[0]:C,-4871
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv[0]:D,-5268
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv[0]:Y,-5268
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[25]:CLK,721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[25]:D,9583
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[25]:EN,5697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[25]:Q,721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[25]:SLn,11215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic849_1:A,6596
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic849_1:B,6550
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic849_1:Y,6550
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNI49N9P[30]:A,925
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNI49N9P[30]:B,65
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNI49N9P[30]:C,1698
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNI49N9P[30]:Y,65
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs1_rd_sel_1_iv_0[0]:A,9234
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs1_rd_sel_1_iv_0[0]:B,7351
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs1_rd_sel_1_iv_0[0]:C,7099
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs1_rd_sel_1_iv_0[0]:D,4775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs1_rd_sel_1_iv_0[0]:Y,4775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[9]:A,3659
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[9]:B,2900
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[9]:C,1013
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[9]:D,-1529
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[9]:Y,-1529
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_operand0_mux_sel_0_.m13_e_2:A,5722
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_operand0_mux_sel_0_.m13_e_2:B,5597
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_operand0_mux_sel_0_.m13_e_2:Y,5597
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_87:A,-2497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_87:B,-2904
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_87:C,-2962
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_87:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_87:D,-2675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_87:P,-2962
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_87:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_87:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[7]:CLK,1679
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[7]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[7]:EN,12162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[7]:Q,1679
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/Tc0_l_En_RNI79MO8:A,13092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/Tc0_l_En_RNI79MO8:B,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/Tc0_l_En_RNI79MO8:Y,13092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul.un5_start_slow_mul_0_a2:A,-8743
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul.un5_start_slow_mul_0_a2:B,-8824
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul.un5_start_slow_mul_0_a2:C,-8829
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul.un5_start_slow_mul_0_a2:D,-8934
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul.un5_start_slow_mul_0_a2:Y,-8934
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[28]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[28]:CLK,16507
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[28]:D,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[28]:EN,-6339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[28]:Q,16507
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_9_RNO_0:A,8663
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_9_RNO_0:B,-2345
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_9_RNO_0:C,9323
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_9_RNO_0:D,8528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_9_RNO_0:Y,-2345
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4956_2:A,-1212
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4956_2:B,-604
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4956_2:C,-1428
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4956_2:D,-1448
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4956_2:Y,-1448
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[12]:A,11195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[12]:B,11134
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[12]:C,10675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[12]:D,4266
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[12]:Y,4266
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_intce[64]:A,7786
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_intce[64]:B,2784
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_intce[64]:C,3929
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_intce[64]:D,-1012
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_intce[64]:Y,-1012
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[24]:CLK,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[24]:D,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[24]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[24]:Q,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_operand1_mux_sel_0_4[0]:A,5580
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_operand1_mux_sel_0_4[0]:B,6396
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_operand1_mux_sel_0_4[0]:C,5624
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_operand1_mux_sel_0_4[0]:Y,5580
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic849:A,7393
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic849:B,6550
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic849:C,7097
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic849:D,6441
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic849:Y,6441
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[15]:CLK,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[15]:D,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[15]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[15]:Q,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[19]:A,-1054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[19]:B,14574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[19]:C,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[19]:D,-6966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[19]:Y,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[4]:A,3525
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[4]:B,11512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[4]:C,4332
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[4]:Y,3525
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[3]:CLK,257
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[3]:D,7496
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[3]:EN,5697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[3]:Q,257
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[3]:SLn,11215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[16]:A,16094
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[16]:B,16789
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[16]:C,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[16]:D,15911
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[16]:Y,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI06FSVC[23]:B,17102
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI06FSVC[23]:C,12215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI06FSVC[23]:CC,12336
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI06FSVC[23]:D,17000
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI06FSVC[23]:P,12215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI06FSVC[23]:S,12336
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI06FSVC[23]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI06FSVC[23]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[7]:A,729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[7]:B,685
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[7]:C,-532
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[7]:D,-1553
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[7]:Y,-1553
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIHA3JUD[18]:B,1880
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIHA3JUD[18]:C,2655
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIHA3JUD[18]:CC,3336
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIHA3JUD[18]:D,2964
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIHA3JUD[18]:P,1880
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIHA3JUD[18]:S,3336
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIHA3JUD[18]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIHA3JUD[18]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[1]:A,14147
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[1]:B,-1633
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[1]:C,16036
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[1]:D,14194
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[1]:Y,-1633
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_14_0:A,8581
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_14_0:B,17314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_14_0:C,10344
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_14_0:CC,8632
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_14_0:D,16461
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_14_0:P,8581
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_14_0:S,8632
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_14_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_14_0:Y3A,10358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[11]:CLK,8588
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[11]:D,-4312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[11]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[11]:Q,8588
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_lsu_op_completing_ex:A,-8582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_lsu_op_completing_ex:B,1189
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_lsu_op_completing_ex:Y,-8582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[25]:A,9106
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[25]:B,8717
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[25]:C,9003
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[25]:Y,8717
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[17]:A,13821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[17]:B,13803
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[17]:C,10249
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[17]:D,10216
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[17]:Y,10216
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_6[0]:A,-12553
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_6[0]:B,-12634
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_6[0]:C,-12700
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_6[0]:D,-12806
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_6[0]:Y,-12806
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:CC[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:CC[10],16452
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:CC[11],16423
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:CC[1],15968
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:CC[2],15934
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:CC[3],15821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:CC[4],16511
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:CC[5],16483
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:CC[6],15789
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:CC[7],15743
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:CC[8],16449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:CC[9],16507
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:CO,16413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:P[0],15743
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:P[10],17420
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:P[11],17468
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:P[1],16607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:P[2],16675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:P[3],16736
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:P[4],16681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:P[5],16743
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:P[6],16879
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:P[7],17354
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:P[8],17408
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:P[9],17457
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:Y3A[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:Y3A[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:Y3A[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:Y3A[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:Y3A[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:Y3A[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:Y3A[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:Y3A[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:Y3A[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:Y3A[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:Y3A[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:Y3A[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:Y3[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:Y3[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:Y3[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0:Y3[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_trig_pipe_reg_ex_retr.ex_retr_pipe_trigger_retr[0]:CLK,16891
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_trig_pipe_reg_ex_retr.ex_retr_pipe_trigger_retr[0]:D,18604
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_trig_pipe_reg_ex_retr.ex_retr_pipe_trigger_retr[0]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_trig_pipe_reg_ex_retr.ex_retr_pipe_trigger_retr[0]:Q,16891
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[15]:A,-1054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[15]:B,14647
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[15]:C,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[15]:D,-6966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[15]:Y,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_taken_a1_0:A,-10098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_taken_a1_0:B,-10728
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_taken_a1_0:C,-9464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_taken_a1_0:Y,-10728
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_req_ready_0_a0_0_1:A,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_req_ready_0_a0_0_1:B,-11450
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_req_ready_0_a0_0_1:Y,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_a2_2[16]:A,10139
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_a2_2[16]:B,11040
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_a2_2[16]:C,10041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_a2_2[16]:Y,10041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[21]:CLK,1193
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[21]:D,16783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[21]:EN,12096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[21]:Q,1193
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shifter_unit_places_0[1]:A,6369
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shifter_unit_places_0[1]:B,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shifter_unit_places_0[1]:C,7249
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shifter_unit_places_0[1]:D,6396
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shifter_unit_places_0[1]:Y,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[7]:A,-147
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[7]:B,593
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[7]:C,896
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[7]:D,852
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[7]:Y,-147
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[30]:CLK,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[30]:D,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[30]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[30]:Q,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_wr_ptr[0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_wr_ptr[0]:CLK,16117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_wr_ptr[0]:D,1226
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_wr_ptr[0]:Q,16117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_exu_res_accept_retr_3_0_RNIDVQI9:A,151
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_exu_res_accept_retr_3_0_RNIDVQI9:B,-3035
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_exu_res_accept_retr_3_0_RNIDVQI9:C,3735
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_exu_res_accept_retr_3_0_RNIDVQI9:Y,-3035
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/CFG_7:B,7677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/CFG_7:C,8508
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/CFG_7:D,16312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/CFG_7:IPB,7677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/CFG_7:IPC,8508
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/CFG_7:IPD,16312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a3_0:A,-942
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a3_0:B,-889
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a3_0:C,-1920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a3_0:D,-1199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a3_0:Y,-1920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[11]:A,574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[11]:B,366
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[11]:C,656
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[11]:D,612
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[11]:Y,366
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]2:A,16760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]2:B,7405
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]2:C,-258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]2:D,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]2:Y,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[14]:A,17858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[14]:B,10164
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[14]:C,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[14]:Y,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[1]:CLK,870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[1]:D,10185
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[1]:EN,5697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[1]:Q,870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[1]:SLn,11215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[16]:CLK,-2522
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[16]:D,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[16]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[16]:Q,-2522
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state[0]_3[2]:A,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state[0]_3[2]:B,13380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state[0]_3[2]:Y,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[26]:A,13996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[26]:B,13959
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[26]:C,13051
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[26]:D,13358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[26]:Y,13051
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[19]:A,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[19]:B,9680
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[19]:C,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[19]:Y,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[12]:A,17858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[12]:B,10221
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[12]:C,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[12]:Y,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[21]:CLK,15519
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[21]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[21]:EN,13092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[21]:Q,15519
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[21]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[2]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[2]:B,15808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[2]:C,15002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[2]:Y,15002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO[4]:A,6419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO[4]:B,-5158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO[4]:C,8817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO[4]:D,6249
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO[4]:Y,-5158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_24_0:A,8555
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_24_0:B,17288
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_24_0:C,10318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_24_0:CC,8509
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_24_0:D,16435
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_24_0:P,8555
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_24_0:S,8509
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_24_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_24_0:Y3A,10396
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/next_buff_valid[0]:A,13670
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/next_buff_valid[0]:B,-8343
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/next_buff_valid[0]:C,16981
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/next_buff_valid[0]:D,16891
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/next_buff_valid[0]:Y,-8343
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[57]:CLK,15831
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[57]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[57]:EN,12359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[57]:Q,15831
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[57]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIUDQEP[10]:A,1508
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIUDQEP[10]:B,655
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIUDQEP[10]:C,2275
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIUDQEP[10]:Y,655
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[5]:A,3646
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[5]:B,-9386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[5]:C,5400
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[5]:Y,-9386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_14:A,-3638
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_14:B,-3172
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_14:C,-2418
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_14:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_14:D,-2513
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_14:P,-3638
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_14:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_14:Y3A,-3111
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[17]:A,10252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[17]:B,11394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[17]:Y,10252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[53]:A,3690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[53]:B,1856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[53]:C,17755
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[53]:Y,1856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[30]:A,15121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[30]:B,15048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[30]:C,-2477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[30]:D,12767
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[30]:Y,-2477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_drop[1]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_drop[1]:CLK,15952
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_drop[1]:D,8426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_drop[1]:EN,-6315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_drop[1]:Q,15952
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_28:A,11018
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_28:B,10624
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_28:C,10578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_28:CC,10969
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_28:D,10822
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_28:P,10578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_28:S,10969
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_28:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_28:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[27]:CLK,15647
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[27]:D,9577
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[27]:EN,11117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[27]:Q,15647
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[27]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_exu_result_mux_sel_ex[1]:CLK,-1129
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_exu_result_mux_sel_ex[1]:D,-5268
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_exu_result_mux_sel_ex[1]:EN,-12014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_exu_result_mux_sel_ex[1]:Q,-1129
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_22_RNO:A,-2272
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_22_RNO:B,9833
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_22_RNO:C,-1584
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_22_RNO:Y,-2272
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[17]:A,12385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[17]:B,11980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[17]:C,-11
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[17]:D,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[17]:Y,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mscratch_rd_data[30]:A,9024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mscratch_rd_data[30]:B,12468
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mscratch_rd_data[30]:Y,9024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[2]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[2]:B,17821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[2]:Y,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:CC[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:CC[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:CC[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:CC[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:CC[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:CC[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:CC[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:CC[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:CC[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:CC[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:CC[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:CC[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:CI,-3824
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:CO,-3824
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:P[0],-3668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:P[10],-3570
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:P[11],-3509
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:P[1],-3720
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:P[2],-3638
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:P[3],-3590
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:P[4],-3647
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:P[5],-3568
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:P[6],-3602
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:P[7],-3634
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:P[8],-3561
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:P[9],-3539
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:Y3A[0],-3189
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:Y3A[10],-3055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:Y3A[11],-2993
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:Y3A[1],-3180
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:Y3A[2],-3111
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:Y3A[3],-3116
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:Y3A[4],-3109
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:Y3A[5],-3046
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:Y3A[6],-3137
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:Y3A[7],-3118
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:Y3A[8],-3045
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:Y3A[9],-3078
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:Y3[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:Y3[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:Y3[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1:Y3[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIIOAIA2[6]:B,6592
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIIOAIA2[6]:C,11353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIIOAIA2[6]:CC,6675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIIOAIA2[6]:D,11259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIIOAIA2[6]:P,6592
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIIOAIA2[6]:S,6675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIIOAIA2[6]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIIOAIA2[6]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[26]:A,14524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[26]:B,12061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[26]:C,804
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[26]:D,762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[26]:Y,762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[3]:A,16455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[3]:B,14710
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[3]:C,9438
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[3]:D,8426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[3]:Y,8426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep1_0:A,-11026
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep1_0:B,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep1_0:C,-10335
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep1_0:Y,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[29]:A,13503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[29]:B,13487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[29]:C,9884
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[29]:D,9794
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[29]:Y,9794
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[16]:A,17002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[16]:B,16971
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[16]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[16]:Y,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[20]:CLK,1121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[20]:D,16783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[20]:EN,12096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[20]:Q,1121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[15]:A,14578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[15]:B,14530
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[15]:C,11004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[15]:D,10883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[15]:Y,10883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[22]:A,10042
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[22]:B,11394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[22]:Y,10042
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/N_1222_i:A,-10524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/N_1222_i:B,-10545
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/N_1222_i:Y,-10545
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_sel_ex[4]:CLK,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_sel_ex[4]:D,-5121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_sel_ex[4]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_sel_ex[4]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[3]:A,16058
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[3]:B,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[3]:C,16829
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[3]:D,15911
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[3]:Y,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[6]:A,8280
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[6]:B,7961
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[6]:C,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[6]:Y,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[5]:A,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[5]:B,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[5]:C,12340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[5]:Y,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[10]:A,16587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[10]:B,14842
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[10]:C,9570
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[10]:D,8558
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[10]:Y,8558
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[27]:CLK,-2362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[27]:D,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[27]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[27]:Q,-2362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_fence_1_0_a2[2]:A,1982
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_fence_1_0_a2[2]:B,1933
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_fence_1_0_a2[2]:C,1894
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_fence_1_0_a2[2]:D,1796
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_fence_1_0_a2[2]:Y,1796
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[8]:A,11036
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[8]:B,10269
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[8]:C,10148
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[8]:D,10729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[8]:Y,10148
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[15]:A,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[15]:B,13325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[15]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[15]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[29]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[29]:B,16928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[29]:C,-2533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[29]:D,4707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[29]:Y,-2533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[21]:A,8458
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[21]:B,7797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[21]:C,8395
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[21]:Y,7797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[18]:A,697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[18]:B,489
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[18]:C,779
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[18]:D,735
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[18]:Y,489
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[30]:A,2951
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[30]:B,3634
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[30]:C,-665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[30]:D,-861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[30]:Y,-861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[7]:A,2967
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[7]:B,2124
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[7]:C,2870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[7]:Y,2124
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3[6]:A,11028
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3[6]:B,12963
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3[6]:C,6785
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3[6]:D,9386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3[6]:Y,6785
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_8:A,2784
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_8:B,3525
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_8:C,3459
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_8:D,14985
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_8:Y,2784
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[21]:A,17080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[21]:B,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[21]:C,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[21]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[21]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[12]:A,14608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[12]:B,11790
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[12]:C,11176
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[12]:D,11072
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[12]:Y,11072
CLK_IN_ibuf/U_IOPAD:PAD,
CLK_IN_ibuf/U_IOPAD:Y,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2132_2:A,2736
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2132_2:B,2667
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2132_2:Y,2667
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[21]:A,2591
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[21]:B,3600
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[21]:Y,2591
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_access_mem_error_1:A,-12797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_access_mem_error_1:B,-11424
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_access_mem_error_1:C,-12102
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_access_mem_error_1:D,-13089
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_access_mem_error_1:Y,-13089
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[15]:CLK,2217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[15]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[15]:EN,12162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[15]:Q,2217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0[1]:A,7322
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0[1]:B,4962
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0[1]:C,8909
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0[1]:D,7937
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0[1]:Y,4962
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_18:A,14121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_18:B,14088
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_18:C,14022
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_18:D,13980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_18:Y,13980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[4]:A,8875
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[4]:B,8820
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[4]:C,8593
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[4]:D,8477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[4]:Y,8477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_rd_op_retr_2_u:A,-12133
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_rd_op_retr_2_u:B,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_rd_op_retr_2_u:Y,-12133
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[22]:CLK,-2445
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[22]:D,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[22]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[22]:Q,-2445
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0_RNO:A,-8635
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0_RNO:B,-9449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0_RNO:C,-7960
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0_RNO:D,-8805
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0_RNO:Y,-9449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[56]:A,15245
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[56]:B,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[56]:C,16296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[56]:D,15601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[56]:Y,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_4:A,15313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_4:B,15259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_4:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_4:P,15259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_4:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_4:Y3A,15325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns[0]:A,13458
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns[0]:B,-6094
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns[0]:C,17743
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns[0]:D,17693
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns[0]:Y,-6094
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_RNI7TNV01:A,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_RNI7TNV01:B,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_RNI7TNV01:Y,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2128:A,2707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2128:B,2730
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2128:C,1746
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2128:D,2498
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2128:Y,1746
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[7]:A,-2096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[7]:B,-2133
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[7]:C,-3011
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[7]:Y,-3011
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[0]:CLK,-2919
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[0]:D,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[0]:EN,-11601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[0]:Q,-2919
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[0]:SLn,17661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stepie/gen_bit_reset.state_val[0]:CLK,-10032
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stepie/gen_bit_reset.state_val[0]:D,9817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stepie/gen_bit_reset.state_val[0]:EN,6697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stepie/gen_bit_reset.state_val[0]:Q,-10032
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stepie/gen_bit_reset.state_val[0]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[10]:CLK,14530
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[10]:D,12383
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[10]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[10]:Q,14530
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[10]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[27]:A,17068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[27]:B,17031
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[27]:C,16947
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[27]:D,16576
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[27]:Y,16576
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i_a3_2[0]:A,9046
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i_a3_2[0]:B,10118
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i_a3_2[0]:Y,9046
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2114_1:A,4630
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2114_1:B,4807
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2114_1:C,4714
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2114_1:D,4518
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2114_1:Y,4518
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[19]:A,8931
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[19]:B,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[19]:C,8828
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[19]:Y,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_req_accepted:A,13847
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_req_accepted:B,6648
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_req_accepted:C,5535
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_req_accepted:D,5477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_req_accepted:Y,5477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_hword_high_only_u:A,-738
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_hword_high_only_u:B,-1651
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_hword_high_only_u:C,-2542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_hword_high_only_u:Y,-2542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_valid_iv:A,-8373
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_valid_iv:B,-10252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_valid_iv:C,-12494
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_valid_iv:D,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_valid_iv:Y,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[3]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[3]:CLK,16367
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[3]:D,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[3]:EN,-6339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[3]:Q,16367
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m19_0:A,7490
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m19_0:B,7464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m19_0:Y,7464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_1_1_RNI6Q8KO:A,-7953
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_1_1_RNI6Q8KO:B,-7983
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_1_1_RNI6Q8KO:C,-6581
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_1_1_RNI6Q8KO:D,-8246
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_1_1_RNI6Q8KO:Y,-8246
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:CC[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:CC[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:CC[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:CC[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:CC[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:CC[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:CC[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:CC[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:CC[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:CC[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:CC[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:CC[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:CI,15182
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:CO,15182
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:P[0],15642
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:P[10],15740
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:P[11],15801
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:P[1],15592
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:P[2],15672
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:P[3],15720
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:P[4],15669
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:P[5],15742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:P[6],15708
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:P[7],15676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:P[8],15749
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:P[9],15771
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:Y3A[0],15655
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:Y3A[10],15789
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:Y3A[11],15851
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:Y3A[1],15664
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:Y3A[2],15733
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:Y3A[3],15728
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:Y3A[4],15735
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:Y3A[5],15798
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:Y3A[6],15707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:Y3A[7],15726
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:Y3A[8],15799
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:Y3A[9],15766
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:Y3[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:Y3[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:Y3[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4:Y3[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[12]:CLK,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[12]:D,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[12]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[12]:Q,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_13:A,-3720
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_13:B,-3254
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_13:C,-2490
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_13:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_13:D,-2595
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_13:P,-3720
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_13:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_13:Y3A,-3180
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[20]:A,3525
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[20]:B,11470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[20]:C,4290
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[20]:Y,3525
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[30]:A,9874
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[30]:B,13284
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[30]:C,9024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[30]:D,9806
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[30]:Y,9024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[43]:A,3690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[43]:B,1986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[43]:C,17755
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[43]:Y,1986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[10]:A,-1054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[10]:B,14618
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[10]:C,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[10]:D,-6966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[10]:Y,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/branch_req_fence_i:A,-11658
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/branch_req_fence_i:B,889
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/branch_req_fence_i:Y,-11658
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2116:A,3691
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2116:B,3592
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2116:C,3490
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2116:D,2813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2116:Y,2813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[21]:A,16630
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[21]:B,14885
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[21]:C,9613
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[21]:D,8601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[21]:Y,8601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[3]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[3]:B,15808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[3]:C,14778
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[3]:Y,14778
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[17]:A,6358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[17]:B,9801
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[17]:Y,6358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[3]:A,12385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[3]:B,11980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[3]:C,-11
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[3]:D,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[3]:Y,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un7_shift_op_completing_ex:A,5230
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un7_shift_op_completing_ex:B,10718
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un7_shift_op_completing_ex:C,-8552
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un7_shift_op_completing_ex:D,-1064
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un7_shift_op_completing_ex:Y,-8552
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[18]:A,16566
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[18]:B,14821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[18]:C,9549
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[18]:D,8537
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[18]:Y,8537
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mie_sw_wr_sel_1_1:A,11050
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mie_sw_wr_sel_1_1:B,11036
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mie_sw_wr_sel_1_1:C,10954
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mie_sw_wr_sel_1_1:D,10856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mie_sw_wr_sel_1_1:Y,10856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[19]:A,10225
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[19]:B,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[19]:C,14487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[19]:D,10986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[19]:Y,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[12]:CLK,13644
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[12]:D,12394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[12]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[12]:Q,13644
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[12]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[1]:CLK,-11870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[1]:D,12314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[1]:EN,-6943
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[1]:Q,-11870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_6_2_RNO[0]:A,4989
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_6_2_RNO[0]:B,6805
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_6_2_RNO[0]:Y,4989
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[19]:A,9258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[19]:B,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[19]:C,13371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[19]:Y,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[2]:CLK,15316
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[2]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[2]:EN,13092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[2]:Q,15316
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[2]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[1]:A,-2118
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[1]:B,-2161
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[1]:C,-3033
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[1]:Y,-3033
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un29_csr_trigger_wr_hzd_de_1_0_0_a2_1:A,7814
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un29_csr_trigger_wr_hzd_de_1_0_0_a2_1:B,7787
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un29_csr_trigger_wr_hzd_de_1_0_0_a2_1:Y,7787
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[29]:A,10826
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[29]:B,8828
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[29]:C,10729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[29]:Y,8828
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[2]:A,13059
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[2]:B,13022
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[2]:C,9499
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[2]:D,9424
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[2]:Y,9424
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[21]:A,15121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[21]:B,15048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[21]:C,-2398
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[21]:D,12864
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[21]:Y,-2398
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[29]:A,-2920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[29]:B,-2957
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[29]:C,-3359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[29]:D,-3464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[29]:Y,-3464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_26_0_RNO:A,1764
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_26_0_RNO:B,1727
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_26_0_RNO:C,1512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_26_0_RNO:Y,1512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIGBAJ0B[24]:B,6751
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIGBAJ0B[24]:C,11513
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIGBAJ0B[24]:CC,6480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIGBAJ0B[24]:D,11419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIGBAJ0B[24]:P,6751
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIGBAJ0B[24]:S,6480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIGBAJ0B[24]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIGBAJ0B[24]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_count_at_flush20:A,-8464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_count_at_flush20:B,11702
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_count_at_flush20:C,6021
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_count_at_flush20:Y,-8464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[62]:CLK,12455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[62]:D,1784
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[62]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[62]:Q,12455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[62]:SLn,-313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][30]:CLK,2646
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][30]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][30]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][30]:Q,2646
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[31]:A,16887
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[31]:B,14535
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[31]:C,-940
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[31]:D,-1722
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[31]:Y,-1722
LED_PATTERN_obuf[5]/U_IOTRI:D,2048
LED_PATTERN_obuf[5]/U_IOTRI:DOUT,2048
LED_PATTERN_obuf[5]/U_IOTRI:EOUT,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0_2[2]:A,9126
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0_2[2]:B,8670
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0_2[2]:C,12613
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0_2[2]:D,9033
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0_2[2]:Y,8670
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[22]:CLK,15564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[22]:D,10042
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[22]:EN,11117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[22]:Q,15564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[22]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[27]:CLK,2087
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[27]:D,16783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[27]:EN,12199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[27]:Q,2087
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_15:A,-2296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_15:B,10918
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_15:C,12202
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_15:CC,-2305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_15:D,211
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_15:P,-2296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_15:S,-2305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_15:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_15:Y3A,232
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[8]:CLK,2137
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[8]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[8]:EN,12199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[8]:Q,2137
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[21]:A,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[21]:B,3758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[21]:Y,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[26]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[26]:B,16928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[26]:C,-2506
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[26]:D,4707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[26]:Y,-2506
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_30:A,15560
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_30:B,15499
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_30:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_30:P,15500
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_30:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_30:Y3A,15499
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[23]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[23]:CLK,11740
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[23]:D,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[23]:EN,-5440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[23]:Q,11740
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[31]:A,17122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[31]:B,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[31]:C,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[31]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[2]:A,12385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[2]:B,11980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[2]:C,-11
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[2]:D,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[2]:Y,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/de_ex_pipe_lsu_op_ex_1_cZ[3]:A,-12660
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/de_ex_pipe_lsu_op_ex_1_cZ[3]:B,-5127
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/de_ex_pipe_lsu_op_ex_1_cZ[3]:C,-12690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/de_ex_pipe_lsu_op_ex_1_cZ[3]:Y,-12690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI6UIM0C[26]:B,6631
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI6UIM0C[26]:C,11392
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI6UIM0C[26]:CC,6490
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI6UIM0C[26]:D,11298
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI6UIM0C[26]:P,6631
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI6UIM0C[26]:S,6490
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI6UIM0C[26]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI6UIM0C[26]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[60]:CLK,14644
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[60]:D,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[60]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[60]:Q,14644
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[12]:A,1887
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[12]:B,2896
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[12]:Y,1887
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[7]:A,14824
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[7]:B,13917
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[7]:C,13017
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[7]:Y,13017
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[17]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[17]:CLK,11698
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[17]:D,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[17]:EN,-5440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[17]:Q,11698
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46[2]:A,7543
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46[2]:B,6878
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46[2]:C,6812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46[2]:Y,6812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[22]:A,14524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[22]:B,12061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[22]:C,804
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[22]:D,762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[22]:Y,762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[27]:A,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[27]:B,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[27]:C,15209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[27]:Y,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78_2[20]:A,8355
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78_2[20]:B,10898
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78_2[20]:C,6903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78_2[20]:D,6927
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78_2[20]:Y,6903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[2]:CLK,-3202
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[2]:D,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[2]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[2]:Q,-3202
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[2]:SLn,-3470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[5]:A,17068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[5]:B,17043
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[5]:C,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[5]:D,16861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[5]:Y,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul_ack:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul_ack:CLK,16913
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul_ack:D,5642
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul_ack:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul_ack:Q,16913
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_a2_6:A,2000
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_a2_6:B,1842
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_a2_6:C,1898
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_a2_6:D,1746
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_a2_6:Y,1746
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_gpr_wr_valid:A,3920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_gpr_wr_valid:B,3779
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_gpr_wr_valid:C,4461
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_gpr_wr_valid:D,4454
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_gpr_wr_valid:Y,3779
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[9]:A,6385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[9]:B,5996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[9]:C,6282
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[9]:Y,5996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[27]:CLK,-2941
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[27]:D,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[27]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[27]:Q,-2941
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[27]:SLn,-3470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/R_DATA_1_inst:CLK,-3107
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/R_DATA_1_inst:D,16310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/R_DATA_1_inst:EN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/R_DATA_1_inst:Q,-3107
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/R_DATA_1_inst:SLn,16775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_18:A,10221
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_18:B,9827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_18:C,9781
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_18:CC,9618
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_18:D,10025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_18:P,9781
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_18:S,9618
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_18:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_18:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result192_0_a2:A,9084
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result192_0_a2:B,9043
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result192_0_a2:C,813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result192_0_a2:D,7767
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result192_0_a2:Y,813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[18]:CLK,-3056
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[18]:D,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[18]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[18]:Q,-3056
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[18]:SLn,-3470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_23_0:A,1538
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_23_0:B,2333
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_23_0:C,582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_23_0:CC,484
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_23_0:P,582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_23_0:S,484
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_23_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_23_0:Y3A,636
LED_PATTERN_obuf[6]/U_IOPAD:D,2048
LED_PATTERN_obuf[6]/U_IOPAD:E,
LED_PATTERN_obuf[6]/U_IOPAD:PAD,2048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_12:A,14273
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_12:B,14224
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_12:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_12:P,14224
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_12:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_12:Y3A,14237
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[18]:CLK,1522
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[18]:D,10098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[18]:EN,6487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[18]:Q,1522
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[18]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[12]:A,11256
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[12]:B,14543
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[12]:C,10929
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[12]:D,10221
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[12]:Y,10221
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_illegal_instr_ex:CLK,-10272
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_illegal_instr_ex:D,-10307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_illegal_instr_ex:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_illegal_instr_ex:Q,-10272
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[22]:A,13723
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[22]:B,13703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[22]:C,10149
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[22]:D,10116
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[22]:Y,10116
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[23]:A,7195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[23]:B,9754
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[23]:Y,7195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[16]:A,11012
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[16]:B,13760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[16]:C,10295
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[16]:Y,10295
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/exu_csr_op_wr_data14:A,-10682
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/exu_csr_op_wr_data14:B,-10545
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/exu_csr_op_wr_data14:Y,-10682
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/csr_trigger_wr_hzd_de:A,5872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/csr_trigger_wr_hzd_de:B,5839
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/csr_trigger_wr_hzd_de:C,8350
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/csr_trigger_wr_hzd_de:D,7787
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/csr_trigger_wr_hzd_de:Y,5839
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[26]:A,556
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[26]:B,1296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[26]:C,1588
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[26]:D,1544
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[26]:Y,556
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[12]:A,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[12]:B,3758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[12]:Y,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:BLK_EN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:BUSY_FB,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:ENSH,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[0],16306
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[1],16309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[2],16312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[3],16325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[4],16333
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[0],16331
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[10],16306
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[11],16315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[1],16310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[2],16322
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[3],16317
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[4],16319
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[5],16314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[6],16312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[7],16317
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[8],16318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[9],16309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[0],18485
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[1],18487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[2],18487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[3],18476
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[4],18458
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_CLK,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[0],8217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[10],8598
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[11],7817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[1],7489
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[2],8512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[3],6782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[4],6876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[5],6870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[6],6785
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[7],7317
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[8],8597
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[9],7756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_EN,7588
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_5_0:A,8465
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_5_0:B,17197
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_5_0:C,10228
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_5_0:CC,8713
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_5_0:D,16345
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_5_0:P,8465
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_5_0:S,8713
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_5_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_5_0:Y3A,10233
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[11]:A,10434
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[11]:B,10430
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[11]:C,9971
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[11]:D,3562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[11]:Y,3562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[11]:A,12195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[11]:B,12141
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[11]:C,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[11]:Y,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_datas2:A,6395
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_datas2:B,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_datas2:C,13561
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_datas2:D,7870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_datas2:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIPRK9P[28]:A,294
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIPRK9P[28]:B,-556
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIPRK9P[28]:C,1067
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIPRK9P[28]:Y,-556
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54[4]:A,7013
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54[4]:B,7608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54[4]:C,6915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54[4]:Y,6915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_13[1]:A,15551
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_13[1]:B,12955
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_13[1]:C,12889
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_13[1]:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_13[1]:D,15355
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_13[1]:P,12889
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_13[1]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_13[1]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count[1]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count[1]:CLK,1181
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count[1]:D,-11299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count[1]:Q,1181
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[0]:A,-1920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[0]:B,1679
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[0]:C,-335
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[0]:Y,-1920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[30]:A,12275
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[30]:B,11870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[30]:C,-119
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[30]:D,-209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[30]:Y,-209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[22]:A,-1054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[22]:B,14542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[22]:C,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[22]:D,-6966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[22]:Y,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_1[5]:A,12717
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_1[5]:B,12721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_1[5]:C,9218
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_1[5]:D,9046
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_1[5]:Y,9046
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[3]:CLK,-10845
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[3]:D,-5055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[3]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[3]:Q,-10845
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_16_0:A,8603
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_16_0:B,17336
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_16_0:C,10354
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_16_0:CC,8552
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_16_0:D,16483
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_16_0:P,8603
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_16_0:S,8552
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_16_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_16_0:Y3A,10428
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug.init_wr_dcsr_step_en:A,8292
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug.init_wr_dcsr_step_en:B,7473
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug.init_wr_dcsr_step_en:C,8070
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug.init_wr_dcsr_step_en:D,1031
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug.init_wr_dcsr_step_en:Y,1031
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[24]:CLK,15501
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[24]:D,9357
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[24]:EN,11117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[24]:Q,15501
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[24]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_execute/gpr_wr_data_retr_3_2[20]:A,15778
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_execute/gpr_wr_data_retr_3_2[20]:B,15745
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_execute/gpr_wr_data_retr_3_2[20]:C,9276
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_execute/gpr_wr_data_retr_3_2[20]:D,8510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_execute/gpr_wr_data_retr_3_2[20]:Y,8510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/next_buff_valid[0]:A,17107
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/next_buff_valid[0]:B,17064
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/next_buff_valid[0]:C,384
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/next_buff_valid[0]:D,14339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/next_buff_valid[0]:Y,384
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[9]:A,-2156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[9]:B,-2193
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[9]:C,-3071
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[9]:Y,-3071
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][7]:CLK,2307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][7]:D,-302
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][7]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][7]:Q,2307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[8]:A,-3120
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[8]:B,-3157
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[8]:C,-3560
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[8]:D,-3665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[8]:Y,-3665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[21]:CLK,-2993
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[21]:D,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[21]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[21]:Q,-2993
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[21]:SLn,-3470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.awe1:A,17548
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.awe1:B,12162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.awe1:C,17431
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.awe1:Y,12162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_a4[2]:A,6586
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_a4[2]:B,6503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_a4[2]:C,7944
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_a4[2]:D,7178
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_a4[2]:Y,6503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_cnst_i[4]:A,8737
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_cnst_i[4]:B,9454
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_cnst_i[4]:C,9583
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_cnst_i[4]:D,9492
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_cnst_i[4]:Y,8737
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[7]:A,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[7]:B,12721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[7]:C,6985
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[7]:D,6734
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[7]:Y,6734
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[6]:CLK,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[6]:D,10505
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[6]:EN,-13015
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[6]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[6]:SLn,-12088
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[15]:A,8766
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[15]:B,8705
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[15]:C,8478
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[15]:D,8366
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[15]:Y,8366
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[2]:CLK,14199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[2]:D,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[2]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[2]:Q,14199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[4]:A,10175
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[4]:B,10105
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[4]:C,14414
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[4]:D,10789
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[4]:Y,10105
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt_m5s4_1:A,13650
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt_m5s4_1:B,13702
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt_m5s4_1:Y,13650
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[31]:CLK,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[31]:D,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[31]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[31]:Q,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[6]:CLK,14986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[6]:D,15743
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[6]:Q,14986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[22]:A,12151
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[22]:B,12097
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[22]:C,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[22]:Y,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m18_2_0:A,5793
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m18_2_0:B,6615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m18_2_0:Y,5793
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_29:A,15592
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_29:B,15534
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_29:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_29:P,15534
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_29:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_29:Y3A,15590
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[23]:A,17002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[23]:B,16971
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[23]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[23]:Y,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_8[1]:A,15667
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_8[1]:B,13071
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_8[1]:C,13005
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_8[1]:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_8[1]:D,15471
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_8[1]:P,13005
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_8[1]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_8[1]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_6_0_a2_0_2[1]:A,483
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_6_0_a2_0_2[1]:B,614
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_6_0_a2_0_2[1]:Y,483
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/CFG_1:B,7818
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/CFG_1:C,8510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/CFG_1:IPB,7818
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/CFG_1:IPC,8510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/CFG_1:IPD,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[30]:A,9111
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[30]:B,7714
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[30]:C,13235
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[30]:Y,7714
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_26_0:A,8684
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_26_0:B,17417
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_26_0:C,10447
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_26_0:CC,8528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_26_0:D,16564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_26_0:P,8684
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_26_0:S,8528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_26_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_26_0:Y3A,10462
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[26]:A,17051
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[26]:B,16631
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[26]:C,16553
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[26]:D,7742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[26]:Y,7742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_sn_m4:A,8299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_sn_m4:B,8448
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_sn_m4:Y,8299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[34]:A,11629
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[34]:B,16399
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[34]:C,16333
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[34]:Y,11629
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[30]:A,10186
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[30]:B,15574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[30]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[30]:Y,10186
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/CFG_1:B,8504
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/CFG_1:C,7747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/CFG_1:IPB,8504
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/CFG_1:IPC,7747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/CFG_1:IPD,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[48]:CLK,14594
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[48]:D,11654
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[48]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[48]:Q,14594
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[48]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[6]:A,14028
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[6]:B,13991
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[6]:C,13083
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[6]:D,13390
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[6]:Y,13083
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_43:A,15632
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_43:B,15572
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_43:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_43:P,15572
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_43:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_43:Y3A,15622
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[21]:A,11528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[21]:B,11651
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[21]:C,6903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[21]:D,7927
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[21]:Y,6903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_pipe_lsu_op_retr_1_cZ[1]:A,-12133
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_pipe_lsu_op_retr_1_cZ[1]:B,-12205
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_pipe_lsu_op_retr_1_cZ[1]:C,17743
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_pipe_lsu_op_retr_1_cZ[1]:Y,-12205
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_23:A,-3324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_23:B,-2858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_23:C,-2097
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_23:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_23:D,-2199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_23:P,-3324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_23:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_23:Y3A,-2808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[27]:A,2884
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[27]:B,1020
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[27]:C,3510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[27]:Y,1020
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr_1[9]:A,-10114
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr_1[9]:B,4724
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr_1[9]:Y,-10114
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[4]:A,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[4]:B,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[4]:C,7437
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[4]:Y,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[28]:A,8458
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[28]:B,7905
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[28]:Y,7905
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[9]:A,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[9]:B,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[9]:C,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[9]:D,720
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[9]:Y,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_iv_0:A,4880
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_iv_0:B,4961
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_iv_0:C,-5121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_iv_0:D,-5128
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_iv_0:Y,-5128
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[63]:A,3690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[63]:B,1749
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[63]:C,17760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[63]:Y,1749
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[22]:A,16691
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[22]:B,14946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[22]:C,9674
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[22]:D,8662
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[22]:Y,8662
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[13]:A,10682
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[13]:B,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[13]:C,6817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[13]:Y,6817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[8]:A,13783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[8]:B,13746
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[8]:C,10223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[8]:D,10148
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[8]:Y,10148
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[4]:A,13756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[4]:B,13725
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[4]:C,10105
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[4]:D,10314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[4]:Y,10105
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[28]:CLK,1746
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[28]:D,10927
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[28]:EN,6487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[28]:Q,1746
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[28]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[10]:A,13413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[10]:B,8880
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[10]:C,7762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[10]:D,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[10]:Y,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[18]:A,8524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[18]:B,8205
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[18]:C,6896
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[18]:Y,6896
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[27]:A,14524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[27]:B,12061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[27]:C,804
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[27]:D,762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[27]:Y,762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[18]:A,9442
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[18]:B,9381
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[18]:C,9154
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[18]:D,9057
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[18]:Y,9057
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[21]:A,8174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[21]:B,6507
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[21]:C,-111
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[21]:D,-2398
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[21]:Y,-2398
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[23]:A,-2963
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[23]:B,-3000
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[23]:C,-3404
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[23]:D,-3509
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[23]:Y,-3509
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO[2]:A,6419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO[2]:B,-5158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO[2]:C,8806
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO[2]:Y,-5158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[5]:CLK,-3128
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[5]:D,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[5]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[5]:Q,-3128
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[5]:SLn,-3470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_uncompressed_full:A,-1476
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_uncompressed_full:B,-1888
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_uncompressed_full:C,1671
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_uncompressed_full:D,-1722
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_uncompressed_full:Y,-1888
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un3_alu_op_sel_int_2_0_1:A,9155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un3_alu_op_sel_int_2_0_1:B,9072
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un3_alu_op_sel_int_2_0_1:C,9056
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un3_alu_op_sel_int_2_0_1:D,7729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un3_alu_op_sel_int_2_0_1:Y,7729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_23:A,14196
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_23:B,14122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_23:C,14097
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_23:D,14055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_23:Y,14055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[21]:A,10225
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[21]:B,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[21]:C,14487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[21]:D,10986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[21]:Y,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_18_RNO_0:A,8700
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_18_RNO_0:B,-2308
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_18_RNO_0:C,9360
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_18_RNO_0:D,8488
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_18_RNO_0:Y,-2308
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[0]:A,-6495
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[0]:B,-6712
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[0]:C,-1107
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[0]:Y,-6712
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[23]:CLK,1472
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[23]:D,16783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[23]:EN,12096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[23]:Q,1472
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[0]:CLK,827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[0]:D,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[0]:EN,6547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[0]:Q,827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_op_sel_1_0_.m15:A,7551
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_op_sel_1_0_.m15:B,5852
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_op_sel_1_0_.m15:C,7304
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_op_sel_1_0_.m15:D,7303
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_op_sel_1_0_.m15:Y,5852
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[1]:CLK,14529
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[1]:D,12716
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[1]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[1]:Q,14529
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[1]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic853_2:A,4104
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic853_2:B,4024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic853_2:Y,4024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[16]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[16]:CLK,11593
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[16]:D,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[16]:EN,-5440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[16]:Q,11593
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[11]:CLK,14328
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[11]:D,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[11]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[11]:Q,14328
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[26]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[26]:B,15808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[26]:C,14430
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[26]:Y,14430
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un9_next_exu_result_reg_int:A,10525
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un9_next_exu_result_reg_int:B,11481
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un9_next_exu_result_reg_int:Y,10525
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[8]:A,11198
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[8]:B,822
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[8]:C,-2309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[8]:Y,-2309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_2:A,11026
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_2:B,12229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_2:C,12983
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_2:CC,11474
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_2:D,12888
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_2:P,11026
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_2:S,11474
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_2:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_2:Y3A,12290
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/last_iab_rd_alignment_4_iv_i:A,-892
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/last_iab_rd_alignment_4_iv_i:B,128
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/last_iab_rd_alignment_4_iv_i:C,-11860
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/last_iab_rd_alignment_4_iv_i:D,-11113
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/last_iab_rd_alignment_4_iv_i:Y,-11860
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.un3_branch_cond_ex[0]:A,-94
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.un3_branch_cond_ex[0]:B,2
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.un3_branch_cond_ex[0]:Y,-94
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[24]:CLK,1251
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[24]:D,16783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[24]:EN,12162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[24]:Q,1251
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[27]:A,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[27]:B,3758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[27]:Y,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_29_0_RNO:A,1833
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_29_0_RNO:B,1796
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_29_0_RNO:C,1581
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_29_0_RNO:Y,1581
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIKDLV56[9]:B,1795
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIKDLV56[9]:C,2568
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIKDLV56[9]:CC,3315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIKDLV56[9]:D,2875
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIKDLV56[9]:P,1795
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIKDLV56[9]:S,3315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIKDLV56[9]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIKDLV56[9]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mip_sw_rd_sel:A,12799
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mip_sw_rd_sel:B,12814
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mip_sw_rd_sel:C,11937
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mip_sw_rd_sel:D,11038
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mip_sw_rd_sel:Y,11038
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[15]:CLK,14530
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[15]:D,12362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[15]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[15]:Q,14530
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[15]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[27]:A,7665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[27]:B,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[27]:C,16041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[27]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_22_RNO_0:A,8736
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_22_RNO_0:B,-2272
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_22_RNO_0:C,9396
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_22_RNO_0:D,8445
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_22_RNO_0:Y,-2272
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[28]:A,8524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[28]:B,8205
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[28]:C,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[28]:Y,7681
I_1/U0:A,
I_1/U0:Y,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[34]:CLK,14437
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[34]:D,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[34]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[34]:Q,14437
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_5[5]:A,10128
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_5[5]:B,8507
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_5[5]:C,9071
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_5[5]:Y,8507
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[21]:A,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[21]:B,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[21]:C,15209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[21]:Y,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[4]:CLK,1970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[4]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[4]:EN,12096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[4]:Q,1970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3:A,14452
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3:B,11817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3:C,12600
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3:Y,11817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[18]:A,118
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[18]:B,-882
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[18]:C,1006
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[18]:Y,-882
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[21]:A,813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[21]:B,11072
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[21]:C,-2398
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[21]:D,-209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[21]:Y,-2398
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[13]:CLK,11357
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[13]:D,8579
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[13]:EN,4719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[13]:Q,11357
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp[15]:A,-1371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp[15]:B,626
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp[15]:Y,-1371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].un6_req_buff_load_os:A,1471
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].un6_req_buff_load_os:B,1428
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].un6_req_buff_load_os:C,1380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].un6_req_buff_load_os:D,1340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].un6_req_buff_load_os:Y,1340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/trigger_op_addr_valid_de:A,7226
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/trigger_op_addr_valid_de:B,10820
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/trigger_op_addr_valid_de:C,-3384
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/trigger_op_addr_valid_de:D,5746
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/trigger_op_addr_valid_de:Y,-3384
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[22]:CLK,11393
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[22]:EN,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[22]:Q,11393
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[22]:SLn,4615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[52]:A,15319
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[52]:B,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[52]:C,16296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[52]:D,15601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[52]:Y,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[29]:A,4303
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[29]:B,12257
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[29]:C,5069
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[29]:Y,4303
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[2]:CLK,821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[2]:D,-4101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[2]:EN,-7060
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[2]:Q,821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][8]:CLK,2276
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][8]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][8]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][8]:Q,2276
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_valid:A,-2858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_valid:B,-2876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_valid:C,-11189
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_valid:D,-2939
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_valid:Y,-11189
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[29]:A,17858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[29]:B,10149
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[29]:C,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[29]:Y,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[1]:A,15209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[1]:B,16102
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[1]:C,10038
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[1]:D,14043
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[1]:Y,10038
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_fast_sx:A,-12671
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_fast_sx:B,-11912
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_fast_sx:C,10628
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_fast_sx:D,4091
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_fast_sx:Y,-12671
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[18]:A,14923
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[18]:B,14016
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[18]:C,13134
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[18]:Y,13134
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[31]:A,8242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[31]:B,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[31]:C,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[31]:D,16946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[31]:Y,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][29]:CLK,3229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][29]:D,-308
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][29]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][29]:Q,3229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep1_rep2:A,-11804
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep1_rep2:B,-12833
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep1_rep2:C,-11113
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep1_rep2:Y,-12833
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_taken_0_1:A,-8885
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_taken_0_1:B,-9055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_taken_0_1:C,-9742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_taken_0_1:Y,-9742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[19]:A,9264
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[19]:B,8603
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[19]:C,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[19]:Y,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2123_1_0_0:A,6663
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2123_1_0_0:B,6546
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2123_1_0_0:C,6463
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2123_1_0_0:Y,6463
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[18]:CLK,11363
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[18]:EN,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[18]:Q,11363
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[18]:SLn,4615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt[2]:A,13630
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt[2]:B,12613
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt[2]:C,15349
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt[2]:D,13807
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt[2]:Y,12613
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_s_31_RNO:A,2004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_s_31_RNO:B,1967
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_s_31_RNO:C,1740
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_s_31_RNO:Y,1740
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[20]:CLK,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[20]:D,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[20]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[20]:Q,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_1_RNO:A,-2533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_1_RNO:B,9572
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_1_RNO:C,-1845
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_1_RNO:Y,-2533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m19_4:A,7464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m19_4:B,7448
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m19_4:C,6479
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m19_4:D,7181
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m19_4:Y,6479
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.un1_instruction_19_m_3:A,-1462
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.un1_instruction_19_m_3:B,-1522
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.un1_instruction_19_m_3:C,-1529
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.un1_instruction_19_m_3:D,-1646
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.un1_instruction_19_m_3:Y,-1646
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[0]:A,8242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[0]:B,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[0]:C,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[0]:D,16952
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[0]:Y,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[20]:CLK,15497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[20]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[20]:EN,13092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[20]:Q,15497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[20]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_30_RNO:A,-2046
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_30_RNO:B,10059
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_30_RNO:C,-1358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_30_RNO:Y,-2046
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[19]:CLK,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[19]:D,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[19]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[19]:Q,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/ram_init_soft_debug_reset:A,11443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/ram_init_soft_debug_reset:B,17815
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/ram_init_soft_debug_reset:C,17760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/ram_init_soft_debug_reset:Y,11443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg_Z[2]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg_Z[2]:CLK,-6938
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg_Z[2]:D,18564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg_Z[2]:EN,14022
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg_Z[2]:Q,-6938
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr:CLK,-10674
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr:D,-11369
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr:EN,-11497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr:Q,-10674
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m[14]:A,8975
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m[14]:B,8938
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m[14]:C,7462
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m[14]:D,7221
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m[14]:Y,7221
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[5]:A,14210
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[5]:B,9971
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[5]:C,8602
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[5]:D,9537
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[5]:Y,8602
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[3]:A,6817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[3]:B,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[3]:C,16041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[3]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_exu_result_mux_sel_2[1]:A,5761
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_exu_result_mux_sel_2[1]:B,5537
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_exu_result_mux_sel_2[1]:C,5528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_exu_result_mux_sel_2[1]:D,6118
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_exu_result_mux_sel_2[1]:Y,5528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[0]:CLK,13673
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[0]:D,-6865
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[0]:EN,-5440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[0]:Q,13673
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/subsys_cfg_d_req_valid_0_o2:A,12932
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/subsys_cfg_d_req_valid_0_o2:B,12891
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/subsys_cfg_d_req_valid_0_o2:C,12047
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/subsys_cfg_d_req_valid_0_o2:D,12719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/subsys_cfg_d_req_valid_0_o2:Y,12047
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[18]:A,9954
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[18]:B,7956
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[18]:C,9851
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[18]:Y,7956
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un17_lsu_resp_ready:A,-10452
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un17_lsu_resp_ready:B,-11199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un17_lsu_resp_ready:C,-10491
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un17_lsu_resp_ready:D,-10569
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un17_lsu_resp_ready:Y,-11199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[10]:A,16118
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[10]:B,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[10]:C,16744
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[10]:D,15922
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[10]:Y,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[16]:CLK,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[16]:D,11467
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[16]:EN,-12966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[16]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[16]:SLn,-12088
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_9:A,-2345
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_9:B,10865
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_9:C,12139
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_9:CC,-2252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_9:D,162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_9:P,-2345
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_9:S,-2252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_9:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_9:Y3A,166
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[56]:A,11813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[56]:B,16601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[56]:C,16535
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[56]:Y,11813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35_1[0]:A,11217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35_1[0]:B,11176
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35_1[0]:C,9149
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35_1[0]:D,7937
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35_1[0]:Y,7937
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_rd_ptr_0[0]:A,17846
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_rd_ptr_0[0]:B,17805
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_rd_ptr_0[0]:C,17749
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_rd_ptr_0[0]:D,15084
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_rd_ptr_0[0]:Y,15084
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_20:A,11199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_20:B,12403
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_20:C,13154
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_20:CC,11015
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_20:D,13062
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_20:P,11199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_20:S,11015
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_20:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_20:Y3A,12458
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_15_0:A,1457
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_15_0:B,2252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_15_0:C,501
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_15_0:CC,1507
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_15_0:P,501
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_15_0:S,1507
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_15_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_15_0:Y3A,513
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[4]:A,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[4]:B,-2259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[4]:C,16721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[4]:D,15729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[4]:Y,-2259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_5:A,15384
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_5:B,15332
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_5:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_5:P,15332
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_5:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_5:Y3A,15388
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_is_hword_high_only_0_sqmuxa:A,-879
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_is_hword_high_only_0_sqmuxa:B,17033
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_is_hword_high_only_0_sqmuxa:Y,-879
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[23]:A,5098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[23]:B,2754
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[23]:C,1902
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[23]:D,-12815
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[23]:Y,-12815
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv[2]:A,7380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv[2]:B,9869
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv[2]:C,5582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv[2]:D,6419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv[2]:Y,5582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[8]:A,13413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[8]:B,8880
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[8]:C,7834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[8]:D,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[8]:Y,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_valid_mux_1_0_a2:A,-8371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_valid_mux_1_0_a2:B,5681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_valid_mux_1_0_a2:C,1133
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_valid_mux_1_0_a2:Y,-8371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[2]:A,8242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[2]:B,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[2]:C,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[2]:D,16946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[2]:Y,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[5]:A,17014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[5]:B,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[5]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[5]:D,15690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[5]:Y,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[14]:A,453
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[14]:B,1193
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[14]:C,1486
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[14]:D,1442
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[14]:Y,453
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2119_2:A,1251
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2119_2:B,1246
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2119_2:Y,1246
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un4_exception_taken_1:A,-9834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un4_exception_taken_1:B,-9866
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un4_exception_taken_1:C,-10745
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un4_exception_taken_1:D,-10777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un4_exception_taken_1:Y,-10777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[5]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[5]:B,17821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[5]:Y,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[28]:CLK,11582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[28]:D,8448
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[28]:EN,4719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[28]:Q,11582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[23]:A,7117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[23]:B,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[23]:C,16041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[23]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_18:A,2858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_18:B,13588
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_18:C,3643
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_18:D,4340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_18:Y,2858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_op_os:A,-9709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_op_os:B,-9742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_op_os:Y,-9742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[5]:A,3449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[5]:B,2688
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[5]:C,801
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[5]:D,-1741
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[5]:Y,-1741
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/sw_csr_wr_valid_qual:A,13777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/sw_csr_wr_valid_qual:B,13855
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/sw_csr_wr_valid_qual:C,4480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/sw_csr_wr_valid_qual:D,11873
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/sw_csr_wr_valid_qual:Y,4480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[17]:CLK,-493
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[17]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[17]:EN,12199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[17]:Q,-493
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[27]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[27]:B,16928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[27]:C,-2453
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[27]:D,4707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[27]:Y,-2453
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_3:A,12810
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_3:B,12772
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_3:C,2784
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_3:D,2784
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_3:Y,2784
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[18]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[18]:B,16928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[18]:C,-2329
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[18]:D,4707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[18]:Y,-2329
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[23]:A,12275
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[23]:B,11870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[23]:C,-119
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[23]:D,-209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[23]:Y,-209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs2_rd_valid.m12_0_1:A,-1617
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs2_rd_valid.m12_0_1:B,-1600
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs2_rd_valid.m12_0_1:Y,-1617
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_39:B,14521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_39:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_39:P,14521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_39:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_39:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mvendorid_sw_rd_sel_0:A,12128
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mvendorid_sw_rd_sel_0:B,12080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mvendorid_sw_rd_sel_0:C,11237
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mvendorid_sw_rd_sel_0:Y,11237
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[8]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[8]:B,16928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[8]:C,-2309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[8]:D,4707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[8]:Y,-2309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[7]:A,15295
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[7]:B,11850
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[7]:C,9051
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[7]:D,7244
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[7]:Y,7244
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_at_flush_Z[0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_at_flush_Z[0]:CLK,6710
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_at_flush_Z[0]:D,-7794
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_at_flush_Z[0]:Q,6710
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[25]:A,9467
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[25]:B,9406
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[25]:C,9179
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[25]:D,9084
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[25]:Y,9084
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI4JIH1Q[45]:B,12704
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI4JIH1Q[45]:C,11674
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI4JIH1Q[45]:CC,11673
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI4JIH1Q[45]:D,17189
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI4JIH1Q[45]:P,11674
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI4JIH1Q[45]:S,11673
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI4JIH1Q[45]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI4JIH1Q[45]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_0[3]:A,-4768
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_0[3]:B,-5055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_0[3]:C,9801
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_0[3]:D,2785
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_0[3]:Y,-5055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[14]:A,6915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[14]:B,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[14]:C,7437
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[14]:Y,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[7]:A,17014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[7]:B,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[7]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[7]:D,15690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[7]:Y,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/CFG_5:B,260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/CFG_5:IPB,260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/CFG_5:IPC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/CFG_5:IPD,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[29]:A,2981
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[29]:B,3664
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[29]:C,-635
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[29]:D,-831
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[29]:Y,-831
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO[1]:A,15895
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO[1]:B,13295
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO[1]:C,13235
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO[1]:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO[1]:D,15701
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO[1]:P,13235
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO[1]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO[1]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[1]:A,9410
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[1]:B,10943
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[1]:C,7489
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[1]:D,8299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[1]:Y,7489
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[3]:CLK,-8764
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[3]:D,-5231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[3]:EN,-12735
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[3]:Q,-8764
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[3]:SLn,17661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv[9]:A,6371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv[9]:B,5400
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv[9]:C,4856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv[9]:Y,4856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[29]:A,17122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[29]:B,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[29]:C,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[29]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[16]:A,14901
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[16]:B,13994
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[16]:C,13112
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[16]:Y,13112
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un18_next_quotient_2:A,15911
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un18_next_quotient_2:B,15981
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un18_next_quotient_2:Y,15911
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[31]:A,7576
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[31]:B,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[31]:C,16041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[31]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[30]:A,2891
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[30]:B,1027
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[30]:C,3517
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[30]:Y,1027
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[14]:A,8487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[14]:B,8168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[14]:C,7090
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[14]:Y,7090
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[25]:CLK,-2491
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[25]:D,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[25]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[25]:Q,-2491
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_21:A,15519
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_21:B,15460
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_21:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_21:P,15465
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_21:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_21:Y3A,15460
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/de_ex_pipe_lsu_op_ex_1_cZ[0]:A,-12660
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/de_ex_pipe_lsu_op_ex_1_cZ[0]:B,-5061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/de_ex_pipe_lsu_op_ex_1_cZ[0]:C,-12690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/de_ex_pipe_lsu_op_ex_1_cZ[0]:Y,-12690
FAULT_LEDS_obuf[1]/U_IOTRI:DOUT,
FAULT_LEDS_obuf[1]/U_IOTRI:EOUT,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/R_DATA_7_inst:CLK,-3373
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/R_DATA_7_inst:D,16317
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/R_DATA_7_inst:Q,-3373
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/R_DATA_7_inst:SLn,16775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[21]:A,5412
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[21]:B,3061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[21]:C,2329
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[21]:D,-12497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[21]:Y,-12497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[13]:A,10225
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[13]:B,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[13]:C,14487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[13]:D,10986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[13]:Y,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[47]:CLK,15757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[47]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[47]:EN,12359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[47]:Q,15757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[47]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[24]:A,7195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[24]:B,9766
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[24]:Y,7195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_9:A,15415
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_9:B,15356
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_9:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_9:P,15361
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_9:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_9:Y3A,15356
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[28]:A,9577
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[28]:B,9516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[28]:C,9289
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[28]:D,9184
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[28]:Y,9184
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_byte_en[0]:A,6998
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_byte_en[0]:B,5535
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_byte_en[0]:C,11377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_byte_en[0]:D,9239
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_byte_en[0]:Y,5535
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_bcu_op_sel_iv_1_a8_0_2:A,4633
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_bcu_op_sel_iv_1_a8_0_2:B,4637
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_bcu_op_sel_iv_1_a8_0_2:Y,4633
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[21]:CLK,14487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[21]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[21]:EN,6541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[21]:Q,14487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un174_shifter_result_1_1.N_1589_i:A,5353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un174_shifter_result_1_1.N_1589_i:B,5683
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un174_shifter_result_1_1.N_1589_i:Y,5353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[24]:A,9106
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[24]:B,8717
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[24]:C,9003
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[24]:Y,8717
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_exu_result_mux_sel_ex[0]:CLK,-1048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_exu_result_mux_sel_ex[0]:D,-5165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_exu_result_mux_sel_ex[0]:EN,-12014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_exu_result_mux_sel_ex[0]:Q,-1048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_next_div_divisor39_inv_1:A,3058
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_next_div_divisor39_inv_1:B,15167
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_next_div_divisor39_inv_1:C,14076
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_next_div_divisor39_inv_1:Y,3058
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[20]:CLK,14524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[20]:D,-2455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[20]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[20]:Q,14524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[20]:SLn,4675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI889GTG[30]:B,17129
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI889GTG[30]:C,12244
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI889GTG[30]:CC,12236
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI889GTG[30]:D,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI889GTG[30]:P,12244
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI889GTG[30]:S,12236
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI889GTG[30]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI889GTG[30]:Y3A,
FUNCTIONAL_OUTPUTS/led_pattern[3]:ALn,
FUNCTIONAL_OUTPUTS/led_pattern[3]:CLK,2048
FUNCTIONAL_OUTPUTS/led_pattern[3]:D,18610
FUNCTIONAL_OUTPUTS/led_pattern[3]:Q,2048
FUNCTIONAL_OUTPUTS/led_pattern[3]:SLn,18519
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[8]:A,3544
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[8]:B,2783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[8]:C,896
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[8]:D,-1646
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[8]:Y,-1646
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[5]:CLK,12922
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[5]:D,10324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[5]:EN,6578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[5]:Q,12922
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_1_0:A,5704
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_1_0:B,5649
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_1_0:C,-9287
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_1_0:D,3616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_1_0:Y,-9287
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[24]:A,8524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[24]:B,8205
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[24]:C,6977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[24]:Y,6977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_operand1_mux_sel_cnst_0[0]:A,7321
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_operand1_mux_sel_cnst_0[0]:B,6460
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_operand1_mux_sel_cnst_0[0]:C,7395
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_operand1_mux_sel_cnst_0[0]:D,7138
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_operand1_mux_sel_cnst_0[0]:Y,6460
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data[0][8]:CLK,-12464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data[0][8]:D,11363
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data[0][8]:EN,-6943
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data[0][8]:Q,-12464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[5]:A,9933
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[5]:B,6870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[5]:C,15199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[5]:D,13191
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[5]:Y,6870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[24]:A,15102
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[24]:B,9260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[24]:C,16858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[24]:D,14819
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[24]:Y,9260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_0_0_RNO[4]:A,8410
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_0_0_RNO[4]:B,7249
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_0_0_RNO[4]:C,6347
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_0_0_RNO[4]:D,5522
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_0_0_RNO[4]:Y,5522
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_a2_1_0:A,-10789
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_a2_1_0:B,-11087
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_a2_1_0:C,-10040
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_a2_1_0:D,-10100
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_a2_1_0:Y,-11087
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[9]:A,-1821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[9]:B,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[9]:C,15209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[9]:Y,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mie_sw_rd_sel:A,10193
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mie_sw_rd_sel:B,10234
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mie_sw_rd_sel:Y,10193
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_a4_0_1:A,-8603
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_a4_0_1:B,-8501
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_a4_0_1:C,-7239
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_a4_0_1:D,-8015
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_a4_0_1:Y,-8603
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_ahb_0_97_i_a4:A,12448
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_ahb_0_97_i_a4:B,11633
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_ahb_0_97_i_a4:C,11413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_ahb_0_97_i_a4:D,11363
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_ahb_0_97_i_a4:Y,11363
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[24]:CLK,11419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[24]:EN,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[24]:Q,11419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[24]:SLn,4615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[56]:CLK,14654
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[56]:D,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[56]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[56]:Q,14654
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[22]:A,10983
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[22]:B,7748
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[22]:C,12412
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[22]:D,11542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[22]:Y,7748
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_a2_10:A,1925
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_a2_10:B,1195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_a2_10:C,2806
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_a2_10:D,1870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_a2_10:Y,1195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_0:A,-7605
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_0:B,-7732
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_0:C,-6845
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_0:D,-6919
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_0:Y,-7732
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[57]:A,11778
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[57]:B,16559
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[57]:C,16493
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[57]:Y,11778
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m4_e_3:A,6433
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m4_e_3:B,6374
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m4_e_3:C,5597
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m4_e_3:Y,5597
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_27:A,-3302
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_27:B,-2836
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_27:C,-2072
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_27:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_27:D,-2177
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_27:P,-3302
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_27:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_27:Y3A,-2827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[22]:CLK,15488
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[22]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[22]:EN,13092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[22]:Q,15488
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[22]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/sel_reg[1]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/sel_reg[1]:CLK,-13310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/sel_reg[1]:D,-2714
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/sel_reg[1]:EN,18470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/sel_reg[1]:Q,-13310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[11]:CLK,1466
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[11]:D,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[11]:EN,6547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[11]:Q,1466
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[29]:A,12151
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[29]:B,12097
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[29]:C,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[29]:Y,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt_m2[1]:A,11322
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt_m2[1]:B,15409
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt_m2[1]:C,13536
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt_m2[1]:Y,11322
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un9_req_wr_byte_en_mux[2]:A,10231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un9_req_wr_byte_en_mux[2]:B,-6865
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un9_req_wr_byte_en_mux[2]:C,16880
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un9_req_wr_byte_en_mux[2]:Y,-6865
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m16:A,2212
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m16:B,5686
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m16:C,3969
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m16:Y,2212
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[11]:A,13988
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[11]:B,13951
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[11]:C,13039
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[11]:D,13346
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[11]:Y,13039
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[7]:A,9024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[7]:B,13479
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[7]:C,7895
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[7]:D,6856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[7]:Y,6856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[27]:A,8242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[27]:B,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[27]:C,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[27]:D,16946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[27]:Y,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1[23]:A,10892
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1[23]:B,8894
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1[23]:C,10789
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1[23]:Y,8894
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[1].buff_valid_fast[1]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[1].buff_valid_fast[1]:CLK,-13443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[1].buff_valid_fast[1]:D,-7604
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[1].buff_valid_fast[1]:Q,-13443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count_RNO[1]:A,17840
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count_RNO[1]:B,90
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count_RNO[1]:C,-11126
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count_RNO[1]:D,-11299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count_RNO[1]:Y,-11299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_completing_ex_0:A,9635
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_completing_ex_0:B,12294
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_completing_ex_0:C,-12205
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_completing_ex_0:D,-3123
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_completing_ex_0:Y,-12205
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/case_dec_gpr_rs2_rd_sel_2_sqmuxa:A,-5899
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/case_dec_gpr_rs2_rd_sel_2_sqmuxa:B,1195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/case_dec_gpr_rs2_rd_sel_2_sqmuxa:Y,-5899
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_a12_5:A,-8374
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_a12_5:B,-8432
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_a12_5:C,-9404
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_a12_5:D,-9371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_a12_5:Y,-9404
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[13]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[13]:B,16928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[13]:C,-2324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[13]:D,4707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[13]:Y,-2324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3_1[16]:A,11970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3_1[16]:B,10983
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3_1[16]:C,10085
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3_1[16]:D,10041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3_1[16]:Y,10041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex:CLK,-6250
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex:D,-12697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex:EN,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex:Q,-6250
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex:SLn,17661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[11]:CLK,13697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[11]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[11]:EN,6541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[11]:Q,13697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[1]:A,10185
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[1]:B,15574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[1]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[1]:Y,10185
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_44:A,8204
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_44:B,8191
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_44:C,6419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_44:Y,6419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[6]:A,-1054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[6]:B,14810
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[6]:C,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[6]:D,-6966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[6]:Y,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[30]:A,-1716
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[30]:B,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[30]:C,15209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[30]:Y,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[12]:A,14016
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[12]:B,13979
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[12]:C,13071
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[12]:D,13378
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[12]:Y,13071
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_2[2]:A,7381
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_2[2]:B,9221
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_2[2]:C,4672
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_2[2]:D,6194
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_2[2]:Y,4672
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[1]:A,11508
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[1]:B,822
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[1]:C,-1873
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[1]:Y,-1873
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[25]:A,7900
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[25]:B,8417
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[25]:Y,7900
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46[4]:A,7614
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46[4]:B,6949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46[4]:C,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46[4]:Y,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_34:A,15592
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_34:B,15532
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_34:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_34:P,15532
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_34:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_34:Y3A,15581
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[14]:A,10876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[14]:B,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[14]:C,15255
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[14]:D,11776
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[14]:Y,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_data[0]:A,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_data[0]:B,15202
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_data[0]:Y,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_1[4]:A,9110
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_1[4]:B,6876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_1[4]:C,14422
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_1[4]:D,12418
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_1[4]:Y,6876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[14]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[14]:CLK,11672
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[14]:D,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[14]:EN,-5440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[14]:Q,11672
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_operand1_mux_sel_cnst_0_a2[0]:A,7486
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_operand1_mux_sel_cnst_0_a2[0]:B,6460
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_operand1_mux_sel_cnst_0_a2[0]:C,7419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_operand1_mux_sel_cnst_0_a2[0]:D,7294
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_operand1_mux_sel_cnst_0_a2[0]:Y,6460
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[6]:A,9800
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[6]:B,9689
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[6]:C,9230
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[6]:D,2821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[6]:Y,2821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_o3_0[13]:A,9404
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_o3_0[13]:B,8494
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_o3_0[13]:C,6782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_o3_0[13]:Y,6782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[3]:CLK,2097
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[3]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[3]:EN,12199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[3]:Q,2097
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[3]:A,6467
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[3]:B,5648
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[3]:C,4703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[3]:D,-4471
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[3]:Y,-4471
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[53]:CLK,12243
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[53]:D,1856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[53]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[53]:Q,12243
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[53]:SLn,-313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_str_amo_addr_misalign:A,-10803
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_str_amo_addr_misalign:B,-10713
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_str_amo_addr_misalign:C,-10932
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_str_amo_addr_misalign:D,-10976
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_str_amo_addr_misalign:Y,-10976
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_39_1[3]:A,8165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_39_1[3]:B,8128
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_39_1[3]:C,7571
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_39_1[3]:D,7622
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_39_1[3]:Y,7571
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[6]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[6]:B,16928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[6]:C,-2228
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[6]:D,4707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[6]:Y,-2228
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[26]:A,9884
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[26]:B,9495
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[26]:C,9781
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[26]:Y,9495
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[24]:A,9363
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[24]:B,15574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[24]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[24]:Y,9363
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[26]:A,9260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[26]:B,13665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[26]:C,10142
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[26]:Y,9260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_read_gpr_rs1_ex.gen_rs1_lsu_stall.un14_gpr_rs1_stall_lsu:A,-11258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_read_gpr_rs1_ex.gen_rs1_lsu_stall.un14_gpr_rs1_stall_lsu:B,-11301
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_read_gpr_rs1_ex.gen_rs1_lsu_stall.un14_gpr_rs1_stall_lsu:Y,-11301
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_53:A,15800
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_53:B,15742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_53:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_53:P,15742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_53:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_53:Y3A,15798
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_0_sqmuxa:A,12141
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_0_sqmuxa:B,13516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_0_sqmuxa:C,8485
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_0_sqmuxa:D,8426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_0_sqmuxa:Y,8426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[20]:A,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[20]:B,8608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[20]:C,9633
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[20]:Y,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[14]:A,15251
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[14]:B,16146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[14]:C,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[14]:D,14087
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[14]:Y,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[9]:A,16118
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[9]:B,16789
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[9]:C,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[9]:D,15911
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[9]:Y,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[13]:A,17122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[13]:B,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[13]:C,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[13]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/Tc0_h_En:A,16798
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/Tc0_h_En:B,12359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/Tc0_h_En:C,13092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/Tc0_h_En:Y,12359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[15]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[15]:CLK,16471
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[15]:D,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[15]:EN,-6339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[15]:Q,16471
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[6]:CLK,8545
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[6]:D,-4312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[6]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[6]:Q,8545
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp[0]:A,1299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp[0]:B,1251
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp[0]:C,33
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp[0]:D,-991
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp[0]:Y,-991
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[8]:A,17068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[8]:B,17043
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[8]:C,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[8]:D,16861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[8]:Y,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[28]:A,17068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[28]:B,17031
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[28]:C,16947
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[28]:D,16576
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[28]:Y,16576
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid46_1:A,-1208
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid46_1:B,-1241
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid46_1:Y,-1241
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout[0]:A,-872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout[0]:B,-1722
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout[0]:C,-105
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout[0]:Y,-1722
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[22]:A,9998
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[22]:B,8000
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[22]:C,9895
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[22]:Y,8000
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[7]:A,-1306
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[7]:B,-1462
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[7]:C,-717
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[7]:D,-808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[7]:Y,-1462
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_28:A,-3543
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_28:B,-3077
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_28:C,-2313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_28:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_28:D,-2418
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_28:P,-3543
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_28:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_28:Y3A,-3006
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[1]:CLK,15236
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[1]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[1]:EN,13092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[1]:Q,15236
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[1]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[31]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[31]:CLK,3818
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[31]:D,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[31]:Q,3818
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[0]:A,1894
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[0]:B,1822
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[0]:C,1791
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[0]:D,1747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[0]:Y,1747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_op_sel_0_.m3:A,7406
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_op_sel_0_.m3:B,7410
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_op_sel_0_.m3:C,7204
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_op_sel_0_.m3:D,7148
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_op_sel_0_.m3:Y,7148
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_resp_access_parity_error_0_sqmuxa:A,7728
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_resp_access_parity_error_0_sqmuxa:B,7778
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_resp_access_parity_error_0_sqmuxa:Y,7728
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2129:A,3689
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2129:B,2692
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2129:C,3607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2129:D,3461
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2129:Y,2692
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[31]:A,9600
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[31]:B,9546
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[31]:C,9307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[31]:D,9212
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[31]:Y,9212
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[1]:CLK,-3290
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[1]:D,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[1]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[1]:Q,-3290
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[1]:SLn,-3470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[21]:CLK,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[21]:D,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[21]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[21]:Q,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[24]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[24]:B,17821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[24]:Y,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[7]:A,1785
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[7]:B,15355
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[7]:C,-2274
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[7]:D,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[7]:Y,-2274
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[10]:A,3767
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[10]:B,3007
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[10]:C,1120
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[10]:D,-1422
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[10]:Y,-1422
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNII1F607[16]:B,6666
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNII1F607[16]:C,11427
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNII1F607[16]:CC,6657
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNII1F607[16]:D,11333
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNII1F607[16]:P,6666
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNII1F607[16]:S,6657
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNII1F607[16]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNII1F607[16]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[13]:A,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[13]:B,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[13]:C,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[13]:D,720
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[13]:Y,-101
VOTER_TIME_COUNT/voted_output[29]:ALn,
VOTER_TIME_COUNT/voted_output[29]:CLK,18610
VOTER_TIME_COUNT/voted_output[29]:D,18587
VOTER_TIME_COUNT/voted_output[29]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.un1_instruction_15:A,5920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.un1_instruction_15:B,5890
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.un1_instruction_15:C,5791
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.un1_instruction_15:D,5019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.un1_instruction_15:Y,5019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_7_RNO:A,-2441
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_7_RNO:B,9664
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_7_RNO:C,-1753
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_7_RNO:Y,-2441
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utimeh_sw_rd_sel_4:A,10881
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utimeh_sw_rd_sel_4:B,10117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utimeh_sw_rd_sel_4:C,10825
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utimeh_sw_rd_sel_4:D,10741
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utimeh_sw_rd_sel_4:Y,10117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp[5]:A,-1583
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp[5]:B,414
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp[5]:Y,-1583
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[22]:A,8001
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[22]:B,8608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[22]:C,9633
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[22]:Y,8001
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[28]:CLK,-2418
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[28]:D,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[28]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[28]:Q,-2418
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[9]:A,8218
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[9]:B,6653
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[9]:C,-67
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[9]:D,-2252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[9]:Y,-2252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[11]:A,-1048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[11]:B,14582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[11]:C,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[11]:D,-6966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[11]:Y,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO_0[2]:A,6441
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO_0[2]:B,6445
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO_0[2]:C,-4937
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO_0[2]:Y,-4937
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[26]:CLK,14524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[26]:D,-2506
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[26]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[26]:Q,14524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[26]:SLn,4675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIDN6BJ[29]:A,2598
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIDN6BJ[29]:B,2561
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIDN6BJ[29]:C,2161
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIDN6BJ[29]:D,2234
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIDN6BJ[29]:Y,2161
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[3]:A,13678
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[3]:B,13641
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[3]:C,10118
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[3]:D,10043
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[3]:Y,10043
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_7[0]:A,15736
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_7[0]:B,13146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_7[0]:C,13080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_7[0]:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_7[0]:D,15540
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_7[0]:P,13080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_7[0]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_7[0]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_0_0_a2[0]:A,15968
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_0_0_a2[0]:B,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_0_0_a2[0]:C,15935
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_0_0_a2[0]:Y,15935
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/CFG_3:B,7489
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/CFG_3:C,7317
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/CFG_3:D,16333
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/CFG_3:IPB,7489
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/CFG_3:IPC,7317
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/CFG_3:IPD,16333
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[0]:A,3336
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[0]:B,3463
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[0]:C,-1920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[0]:D,644
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[0]:Y,-1920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI8UNQD6[21]:B,8663
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI8UNQD6[21]:C,9427
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI8UNQD6[21]:CC,8530
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI8UNQD6[21]:D,9322
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI8UNQD6[21]:P,8663
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI8UNQD6[21]:S,8530
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI8UNQD6[21]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI8UNQD6[21]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[25]:A,475
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[25]:B,1215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[25]:C,1518
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[25]:D,1474
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[25]:Y,475
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_21:A,-3539
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_21:B,-3078
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_21:C,-2310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_21:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_21:D,-2414
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_21:P,-3539
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_21:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_21:Y3A,-3078
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[31]:A,9175
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[31]:B,7576
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[31]:C,13100
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[31]:Y,7576
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_85[9]:A,7719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_85[9]:B,6244
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_85[9]:C,6969
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_85[9]:Y,6244
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[2]:A,13474
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[2]:B,8941
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[2]:C,7632
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[2]:D,6878
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[2]:Y,6878
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a2_1[1]:A,4962
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a2_1[1]:B,6515
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a2_1[1]:Y,4962
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un3_instr_inhibit_ex_7:A,-10071
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un3_instr_inhibit_ex_7:B,-10120
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un3_instr_inhibit_ex_7:C,-10192
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un3_instr_inhibit_ex_7:Y,-10192
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[8]:A,13977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[8]:B,13940
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[8]:C,13032
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[8]:D,13339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[8]:Y,13032
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_9_inst:CLK,-2310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_9_inst:D,16309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_9_inst:Q,-2310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_9_inst:SLn,16763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]_RNI9MEUI[9]:A,2244
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]_RNI9MEUI[9]:B,2207
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]_RNI9MEUI[9]:C,1795
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]_RNI9MEUI[9]:D,1868
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]_RNI9MEUI[9]:Y,1795
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[0]:A,-9304
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[0]:B,5528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[0]:C,3588
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[0]:Y,-9304
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[20]:A,11528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[20]:B,11651
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[20]:C,6903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[20]:D,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[20]:Y,6903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[13]:A,1459
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[13]:B,1411
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[13]:C,193
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[13]:D,-831
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[13]:Y,-831
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[23]:CLK,14584
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[23]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[23]:EN,6541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[23]:Q,14584
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI22RKN3[6]:B,16921
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI22RKN3[6]:C,12036
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI22RKN3[6]:CC,12444
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI22RKN3[6]:D,16817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI22RKN3[6]:P,12036
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI22RKN3[6]:S,12444
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI22RKN3[6]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI22RKN3[6]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mie/gen_bit_reset.state_val_RNO_1[0]:A,7821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mie/gen_bit_reset.state_val_RNO_1[0]:B,4480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mie/gen_bit_reset.state_val_RNO_1[0]:C,9532
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mie/gen_bit_reset.state_val_RNO_1[0]:Y,4480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_operand0_mux_sel_0_.m1:A,-996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_operand0_mux_sel_0_.m1:B,-945
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_operand0_mux_sel_0_.m1:Y,-996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/sel_reg[1]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/sel_reg[1]:CLK,-12664
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/sel_reg[1]:D,-5149
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/sel_reg[1]:EN,18435
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/sel_reg[1]:Q,-12664
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0:A,14174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0:B,14120
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0:P,14120
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0:Y3A,14133
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[10]:A,10195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[10]:B,11394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[10]:Y,10195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[27]:A,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[27]:B,12677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[27]:C,6941
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[27]:D,6456
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[27]:Y,6456
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_wr_byte_en_1[1]:A,10402
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_wr_byte_en_1[1]:B,10024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_wr_byte_en_1[1]:C,6825
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_wr_byte_en_1[1]:Y,6825
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[34]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[34]:B,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[34]:C,17760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[34]:Y,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[62]:CLK,14674
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[62]:D,11145
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[62]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[62]:Q,14674
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[28]:CLK,800
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[28]:D,10252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[28]:EN,5697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[28]:Q,800
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[28]:SLn,11215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[30]:A,17122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[30]:B,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[30]:C,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[30]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[4]:A,8506
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[4]:B,6876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[4]:C,13650
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[4]:D,11640
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[4]:Y,6876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[18]:A,-3056
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[18]:B,-3093
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[18]:C,-3497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[18]:D,-3602
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[18]:Y,-3602
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_wr_byte_en_2[1]:A,6200
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_wr_byte_en_2[1]:B,7529
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_wr_byte_en_2[1]:C,5616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_wr_byte_en_2[1]:D,5680
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_wr_byte_en_2[1]:Y,5616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m23_1_0:A,6396
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m23_1_0:B,8859
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m23_1_0:Y,6396
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/wr_data:A,5477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/wr_data:B,15422
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/wr_data:C,-8386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/wr_data:D,-402
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/wr_data:Y,-8386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/CFG_3:B,8507
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/CFG_3:C,7747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/CFG_3:D,16340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/CFG_3:IPB,8507
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/CFG_3:IPC,7747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/CFG_3:IPD,16340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[5]:A,9577
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[5]:B,11394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[5]:Y,9577
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[27]:CLK,14524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[27]:D,-2453
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[27]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[27]:Q,14524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[27]:SLn,4675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[8]:A,1785
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[8]:B,15355
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[8]:C,-2309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[8]:D,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[8]:Y,-2309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_sn_m7_e:A,7728
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_sn_m7_e:B,8422
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_sn_m7_e:Y,7728
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_a2_c_s_0:A,6496
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_a2_c_s_0:B,10814
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_a2_c_s_0:C,687
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_a2_c_s_0:D,6290
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_a2_c_s_0:Y,687
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_10:A,-3674
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_10:B,-3208
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_10:C,-2444
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_10:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_10:D,-2549
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_10:P,-3674
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_10:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_10:Y3A,-3159
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3_1[31]:A,11050
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3_1[31]:B,11019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3_1[31]:C,7872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3_1[31]:D,8914
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3_1[31]:Y,7872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[16]:CLK,15417
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[16]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[16]:EN,13092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[16]:Q,15417
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[16]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_9:A,11125
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_9:B,12323
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_9:C,13075
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_9:CC,11255
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_9:D,12987
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_9:P,11125
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_9:S,11255
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_9:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_9:Y3A,12323
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[17]:A,7986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[17]:B,8608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[17]:C,9633
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[17]:Y,7986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[13]:A,14812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[13]:B,13905
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[13]:C,13005
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[13]:Y,13005
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_ack_RNO:A,17044
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_ack_RNO:B,8490
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_ack_RNO:C,4795
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_ack_RNO:D,-271
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_ack_RNO:Y,-271
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_26:A,11233
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_26:B,12436
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_26:C,13189
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_26:CC,10964
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_26:D,13095
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_26:P,11233
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_26:S,10964
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_26:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_26:Y3A,12496
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_40[9]:A,9095
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_40[9]:B,7103
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_40[9]:C,8996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_40[9]:Y,7103
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[14]:A,-3092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[14]:B,-3129
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[14]:C,-3533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[14]:D,-3638
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[14]:Y,-3638
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[21]:CLK,1564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[21]:D,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[21]:EN,6547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[21]:Q,1564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st[5]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st[5]:CLK,16576
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st[5]:D,13458
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st[5]:Q,16576
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIL4MN5P[31]:B,2319
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIL4MN5P[31]:C,3091
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIL4MN5P[31]:CC,1703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIL4MN5P[31]:D,3337
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIL4MN5P[31]:P,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIL4MN5P[31]:S,1703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIL4MN5P[31]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIL4MN5P[31]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[22]:A,729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[22]:B,521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[22]:C,811
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[22]:D,767
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[22]:Y,521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_2[23]:A,11714
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_2[23]:B,10061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_2[23]:C,12367
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_2[23]:Y,10061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[7]:CLK,1642
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[7]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[7]:EN,12199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[7]:Q,1642
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[57]:A,15211
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[57]:B,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[57]:C,16296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[57]:D,15601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[57]:Y,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[6]:A,3429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[6]:B,2668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[6]:C,781
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[6]:D,-1761
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[6]:Y,-1761
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[5]:A,2688
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[5]:B,1845
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[5]:C,2591
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[5]:Y,1845
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[0]:CLK,15286
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[0]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[0]:EN,13092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[0]:Q,15286
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[0]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_1[7]:A,7029
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_1[7]:B,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_1[7]:C,7554
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_1[7]:D,6882
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_1[7]:Y,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[6]:A,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[6]:B,12721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[6]:C,6985
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[6]:D,6675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[6]:Y,6675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[34]:CLK,15592
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[34]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[34]:EN,12359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[34]:Q,15592
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[34]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/write_subsys_hart_gpr_ded_reset:A,9410
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/write_subsys_hart_gpr_ded_reset:B,-683
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/write_subsys_hart_gpr_ded_reset:C,16862
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/write_subsys_hart_gpr_ded_reset:D,10655
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/write_subsys_hart_gpr_ded_reset:Y,-683
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5:A,-11601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5:B,16700
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5:Y,-11601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_wr_op_ex[0]:A,5839
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_wr_op_ex[0]:B,9470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_wr_op_ex[0]:Y,5839
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_1[5]:A,7029
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_1[5]:B,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_1[5]:C,7554
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_1[5]:D,6882
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_1[5]:Y,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[13]:A,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[13]:B,13325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[13]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[13]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_s_1514:B,16538
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_s_1514:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_s_1514:P,16538
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_s_1514:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_s_1514:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[14]:A,8280
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[14]:B,7961
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[14]:C,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[14]:Y,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_addr_align[1][0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_addr_align[1][0]:CLK,10443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_addr_align[1][0]:D,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_addr_align[1][0]:EN,-6315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_addr_align[1][0]:Q,10443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_27:A,6600
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_27:B,6728
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_27:C,5640
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_27:D,6273
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_27:Y,5640
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[16]:A,8548
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[16]:B,7883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[16]:C,7812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[16]:Y,7812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI6JVVRB[21]:B,17091
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI6JVVRB[21]:C,12206
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI6JVVRB[21]:CC,12310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI6JVVRB[21]:D,16987
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI6JVVRB[21]:P,12206
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI6JVVRB[21]:S,12310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI6JVVRB[21]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI6JVVRB[21]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[31]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[31]:CLK,16885
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[31]:D,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[31]:EN,-6339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[31]:Q,16885
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[26]:A,16713
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[26]:B,14968
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[26]:C,9696
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[26]:D,8684
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[26]:Y,8684
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_18:A,11162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_18:B,12364
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_18:C,13113
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_18:CC,11178
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_18:D,13024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_18:P,11162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_18:S,11178
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_18:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_18:Y3A,12364
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_23:A,14432
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_23:B,14383
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_23:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_23:P,14383
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_23:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_23:Y3A,14433
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_valid_u:A,-12490
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_valid_u:B,-11061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_valid_u:C,-2812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_valid_u:Y,-12490
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[22]:A,15121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[22]:B,15048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[22]:C,-2452
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[22]:D,12810
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[22]:Y,-2452
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[27]:A,10147
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[27]:B,9479
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[27]:C,14486
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[27]:D,10985
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[27]:Y,9479
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_45:A,-2376
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_45:B,-2742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_45:C,-3192
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_45:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_45:D,-2512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_45:P,-3192
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_45:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_45:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[30]:A,9204
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[30]:B,8967
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[30]:C,13283
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[30]:D,9791
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[30]:Y,8967
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIC5H9E[11]:A,2364
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIC5H9E[11]:B,2327
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIC5H9E[11]:C,1422
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIC5H9E[11]:D,1736
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIC5H9E[11]:Y,1422
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[15]:A,2900
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[15]:B,2057
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[15]:C,2803
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[15]:Y,2057
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[25]:A,17080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[25]:B,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[25]:C,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[25]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[25]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[60]:A,11719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[60]:B,16507
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[60]:C,16441
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[60]:Y,11719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[8]:A,16078
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[8]:B,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[8]:C,16713
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[8]:D,15947
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[8]:Y,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[24]:A,17002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[24]:B,16965
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[24]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[24]:Y,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[13]:CLK,14487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[13]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[13]:EN,6541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[13]:Q,14487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_7:A,15320
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_7:B,15266
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_7:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_7:P,15266
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_7:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_7:Y3A,15316
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIQKO1G5[13]:B,6596
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIQKO1G5[13]:C,11357
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIQKO1G5[13]:CC,6684
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIQKO1G5[13]:D,11263
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIQKO1G5[13]:P,6596
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIQKO1G5[13]:S,6684
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIQKO1G5[13]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIQKO1G5[13]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_48:A,15702
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_48:B,15642
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_48:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_48:P,15642
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_48:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_48:Y3A,15655
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][6]:CLK,2860
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][6]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][6]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][6]:Q,2860
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIDFK9P[24]:A,1190
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIDFK9P[24]:B,340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIDFK9P[24]:C,1963
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIDFK9P[24]:Y,340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_20:A,-2271
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_20:B,10939
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_20:C,12218
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_20:CC,-2455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_20:D,237
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_20:P,-2271
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_20:S,-2455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_20:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_20:Y3A,303
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[27]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[27]:B,15808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[27]:C,14483
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[27]:Y,14483
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[11]:A,17014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[11]:B,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[11]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[11]:D,15690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[11]:Y,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/no_flush_req_os:A,6710
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/no_flush_req_os:B,6667
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/no_flush_req_os:Y,6667
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[4]:A,8921
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[4]:B,13380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[4]:C,7797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[4]:D,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[4]:Y,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[6]:CLK,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[6]:D,11920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[6]:Q,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_N_5_i:A,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_N_5_i:B,-13564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_N_5_i:Y,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_0_a2_0_a2[3]:A,14014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_0_a2_0_a2[3]:B,14295
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_0_a2_0_a2[3]:C,257
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_0_a2_0_a2[3]:D,11196
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_0_a2_0_a2[3]:Y,257
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[15]:A,6892
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[15]:B,-2305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[15]:C,16721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[15]:D,15729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[15]:Y,-2305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][28]:CLK,3076
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][28]:D,-308
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][28]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][28]:Q,3076
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[21]:A,15776
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[21]:B,15743
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[21]:C,10168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[21]:D,8508
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[21]:Y,8508
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[14]:CLK,1449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[14]:D,10104
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[14]:EN,6487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[14]:Q,1449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[14]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state[0][2]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state[0][2]:CLK,-11701
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state[0][2]:D,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state[0][2]:EN,-6315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state[0][2]:Q,-11701
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[1]:A,3496
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[1]:B,11483
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[1]:C,4303
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[1]:Y,3496
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[8]:CLK,15393
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[8]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[8]:EN,13092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[8]:Q,15393
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[8]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[6]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[6]:CLK,11666
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[6]:D,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[6]:EN,-5440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[6]:Q,11666
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[18]:A,17858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[18]:B,10221
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[18]:C,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[18]:Y,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI4K0UVN[29]:A,-12251
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI4K0UVN[29]:B,3095
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI4K0UVN[29]:C,2242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI4K0UVN[29]:Y,-12251
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_capture_reg4:A,9820
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_capture_reg4:B,17693
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_capture_reg4:Y,9820
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[14]:A,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[14]:B,3758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[14]:Y,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_1[26]:A,9561
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_1[26]:B,9289
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_1[26]:C,10086
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_1[26]:D,9414
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_1[26]:Y,9289
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][4]:CLK,2245
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][4]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][4]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][4]:Q,2245
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[10]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[10]:B,15808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[10]:C,14552
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[10]:Y,14552
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_shifter_unit_operand_sel_ex[0]:CLK,-2815
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_shifter_unit_operand_sel_ex[0]:D,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_shifter_unit_operand_sel_ex[0]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_shifter_unit_operand_sel_ex[0]:Q,-2815
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_shifter_unit_operand_sel_ex[0]:SLn,-3470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_21_RNO:A,11229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_21_RNO:Y,11229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[19]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[19]:B,17821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[19]:Y,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2121.rv32c_dec_mnemonic2121_1:A,4991
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2121.rv32c_dec_mnemonic2121_1:B,5157
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2121.rv32c_dec_mnemonic2121_1:Y,4991
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:CC[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:CC[10],792
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:CC[11],-125
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:CC[1],2837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:CC[2],13004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:CC[3],1109
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:CC[4],1701
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:CC[5],1734
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:CC[6],1032
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:CC[7],136
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:CC[8],63
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:CC[9],-147
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:CO,353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:P[0],748
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:P[10],258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:P[11],577
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:P[1],483
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:P[2],-37
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:P[3],12
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:P[4],-39
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:P[5],35
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:P[6],-116
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:P[7],-147
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:P[8],24
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:P[9],102
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:Y3A[0],784
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:Y3A[10],1073
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:Y3A[11],1395
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:Y3A[1],607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:Y3A[2],799
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:Y3A[3],792
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:Y3A[4],795
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:Y3A[5],865
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:Y3A[6],-113
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:Y3A[7],-94
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:Y3A[8],848
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:Y3A[9],131
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:Y3[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:Y3[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:Y3[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0:Y3[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_places_1_.m9:A,8102
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_places_1_.m9:B,8955
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_places_1_.m9:C,7249
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_places_1_.m9:D,7822
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_places_1_.m9:Y,7249
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[8]:A,17014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[8]:B,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[8]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[8]:D,15690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[8]:Y,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[8]:A,12385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[8]:B,11980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[8]:C,-11
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[8]:D,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[8]:Y,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv[2]:A,-3990
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv[2]:B,6390
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv[2]:C,-5224
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv[2]:D,-4387
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv[2]:Y,-5224
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[27]:A,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[27]:B,13325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[27]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[27]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_RNIM6TL72:A,-11369
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_RNIM6TL72:B,17803
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_RNIM6TL72:C,10691
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_RNIM6TL72:Y,-11369
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_11:A,11155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_11:B,12358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_11:C,13110
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_11:CC,11172
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_11:D,13017
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_11:P,11155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_11:S,11172
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_11:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_11:Y3A,12408
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[49]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[49]:B,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[49]:C,17760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[49]:Y,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[25]:A,10192
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[25]:B,9480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[25]:C,14487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[25]:D,10986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[25]:Y,9480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_iv_RNO_1:A,4721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_iv_RNO_1:B,4781
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_iv_RNO_1:Y,4721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[30]:A,17068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[30]:B,17031
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[30]:C,16947
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[30]:D,16576
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[30]:Y,16576
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_completing_ex_0_1_tz:A,11919
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_completing_ex_0_1_tz:B,11854
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_completing_ex_0_1_tz:C,11771
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_completing_ex_0_1_tz:Y,11771
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[20]:A,13751
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[20]:B,13725
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[20]:C,10315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[20]:D,10819
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[20]:Y,10315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIT88BJ[30]:A,2646
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIT88BJ[30]:B,2613
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIT88BJ[30]:C,2194
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIT88BJ[30]:D,2267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIT88BJ[30]:Y,2194
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_iv_RNO_0:A,4721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_iv_RNO_0:B,5459
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_iv_RNO_0:C,5665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_iv_RNO_0:D,-5312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_iv_RNO_0:Y,-5312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[4]:A,1137
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[4]:B,1028
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[4]:C,173
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[4]:D,-1068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[4]:Y,-1068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[27]:A,-2941
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[27]:B,-2978
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[27]:C,-3382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[27]:D,-3487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[27]:Y,-3487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[25]:CLK,12931
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[25]:D,10324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[25]:EN,6578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[25]:Q,12931
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns_a4[5]:A,13458
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns_a4[5]:B,17821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns_a4[5]:Y,13458
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][6]:CLK,2228
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][6]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][6]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][6]:Q,2228
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_addr_align[0][1]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_addr_align[0][1]:CLK,7827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_addr_align[0][1]:D,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_addr_align[0][1]:EN,-6315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_addr_align[0][1]:Q,7827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[4]:A,10252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[4]:B,15574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[4]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[4]:Y,10252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_6_0_m4:A,-4388
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_6_0_m4:B,-4429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_6_0_m4:C,-12634
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_6_0_m4:D,-6674
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_6_0_m4:Y,-12634
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_41:A,8034
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_41:B,8047
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_41:C,6249
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_41:D,7909
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_41:Y,6249
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[33]:CLK,14457
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[33]:D,11972
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[33]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[33]:Q,14457
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[33]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[10]:A,7201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[10]:B,6812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[10]:C,7098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[10]:Y,6812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_7_RNO_0:A,8567
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_7_RNO_0:B,-2441
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_7_RNO_0:C,9227
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_7_RNO_0:D,8410
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_7_RNO_0:Y,-2441
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[24]:A,17080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[24]:B,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[24]:C,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[24]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[24]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/un12_q0_1:A,-10116
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/un12_q0_1:B,-10157
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/un12_q0_1:Y,-10157
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un2_req_resp_str_req_buff_addr_misalign[2]:A,-11547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un2_req_resp_str_req_buff_addr_misalign[2]:B,-11584
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un2_req_resp_str_req_buff_addr_misalign[2]:C,-11702
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un2_req_resp_str_req_buff_addr_misalign[2]:Y,-11702
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[10]:A,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[10]:B,12721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[10]:C,6985
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[10]:D,6710
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[10]:Y,6710
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[17]:A,9258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[17]:B,7986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[17]:C,13371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[17]:Y,7986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[17]:A,10216
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[17]:B,10146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[17]:C,14478
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[17]:D,10977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[17]:Y,10146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[11]:A,10136
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[11]:B,9939
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[11]:C,15247
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[11]:D,11764
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[11]:Y,9939
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4914_1_0:A,6432
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4914_1_0:B,6365
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4914_1_0:C,6268
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4914_1_0:D,5455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4914_1_0:Y,5455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948_14:A,-839
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948_14:B,-882
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948_14:C,-886
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948_14:D,-991
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948_14:Y,-991
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[27]:A,8987
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[27]:B,7705
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[27]:C,13380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[27]:D,13166
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[27]:Y,7705
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[0]:CLK,-12605
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[0]:D,12427
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[0]:EN,-6943
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[0]:Q,-12605
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[12]:A,8809
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[12]:B,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[12]:C,9370
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[12]:D,7817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[12]:Y,7817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[4]:CLK,-12642
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[4]:D,11363
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[4]:EN,-6943
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[4]:Q,-12642
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0[29]:A,16123
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0[29]:B,16108
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0[29]:Y,16108
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4953:A,2986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4953:B,3570
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4953:C,4484
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4953:D,4429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4953:Y,2986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[31]:A,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[31]:B,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[31]:C,10077
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[31]:D,9291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[31]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_buff_fence_os_2[1]:A,1564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_buff_fence_os_2[1]:B,1519
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_buff_fence_os_2[1]:C,1465
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_buff_fence_os_2[1]:Y,1465
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[17]:A,3770
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[17]:B,3565
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[17]:C,-886
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[17]:D,-823
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[17]:Y,-886
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[2]:A,16261
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[2]:B,16230
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[2]:C,12607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[2]:Y,12607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[25]:A,10972
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[25]:B,11061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[25]:C,4237
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[25]:D,10538
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[25]:Y,4237
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:CC[0],-2278
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:CC[10],-2452
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:CC[11],-2482
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:CC[1],-2324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:CC[2],-2358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:CC[3],-2305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:CC[4],-2356
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:CC[5],-2385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:CC[6],-2329
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:CC[7],-2354
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:CC[8],-2455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:CC[9],-2398
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:CI,-2533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:CO,-2533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:P[0],-2370
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:P[10],-2272
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:P[11],-2211
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:P[1],-2429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:P[2],-2340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:P[3],-2296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:P[4],-2356
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:P[5],-2272
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:P[6],-2308
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:P[7],-2337
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:P[8],-2271
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:P[9],-2241
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:Y3A[0],159
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:Y3A[10],293
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:Y3A[11],355
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:Y3A[1],168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:Y3A[2],237
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:Y3A[3],232
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:Y3A[4],239
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:Y3A[5],302
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:Y3A[6],211
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:Y3A[7],230
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:Y3A[8],303
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:Y3A[9],270
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:Y3[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:Y3[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:Y3[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1:Y3[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/sticky_fence_reg:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/sticky_fence_reg:CLK,17033
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/sticky_fence_reg:D,-6944
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/sticky_fence_reg:Q,17033
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_24:A,11201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_24:B,12404
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_24:C,13165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_24:CC,11044
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_24:D,13063
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_24:P,11201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_24:S,11044
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_24:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_24:Y3A,12416
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[24]:CLK,1544
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[24]:D,10104
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[24]:EN,6487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[24]:Q,1544
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[24]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[12]:A,7272
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[12]:B,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[12]:C,7169
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[12]:Y,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNISP3SG[29]:A,413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNISP3SG[29]:B,376
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNISP3SG[29]:C,-535
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNISP3SG[29]:D,-221
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNISP3SG[29]:Y,-535
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[28]:A,15121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[28]:B,15048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[28]:C,-2504
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[28]:D,12754
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[28]:Y,-2504
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_mux_sel_ex[1]:CLK,17869
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_mux_sel_ex[1]:D,-5899
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_mux_sel_ex[1]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_mux_sel_ex[1]:Q,17869
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_branch_cond_ex_1_RNO_0[0]:A,7398
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_branch_cond_ex_1_RNO_0[0]:B,7990
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_branch_cond_ex_1_RNO_0[0]:C,-5224
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_branch_cond_ex_1_RNO_0[0]:D,6402
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_branch_cond_ex_1_RNO_0[0]:Y,-5224
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul.un5_start_slow_mul_0_0:A,-8934
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul.un5_start_slow_mul_0_0:B,-8089
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul.un5_start_slow_mul_0_0:C,-10200
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul.un5_start_slow_mul_0_0:D,-9383
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul.un5_start_slow_mul_0_0:Y,-10200
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[61]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[61]:B,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[61]:C,17760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[61]:Y,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[23]:A,10042
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[23]:B,11394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[23]:Y,10042
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/wr_en_data_or:A,17512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/wr_en_data_or:B,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/wr_en_data_or:C,6487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/wr_en_data_or:D,8296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/wr_en_data_or:Y,6487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_dbreak_ex:CLK,-10360
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_dbreak_ex:D,-4424
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_dbreak_ex:EN,-12014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_dbreak_ex:Q,-10360
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_3:A,-10468
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_3:B,-11985
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_3:C,-5278
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_3:D,-10479
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_3:Y,-11985
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[26]:A,10226
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[26]:B,10349
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[26]:C,3525
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[26]:D,9815
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[26]:Y,3525
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt_m5[3]:A,13561
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt_m5[3]:B,14285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt_m5[3]:Y,13561
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[15]:A,14495
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[15]:B,14475
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[15]:C,10861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[15]:D,10767
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[15]:Y,10767
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[54]:A,11712
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[54]:B,16493
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[54]:C,16427
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[54]:Y,11712
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[21]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[21]:CLK,16529
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[21]:D,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[21]:EN,-6339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[21]:Q,16529
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[11]:A,-1522
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[11]:B,2064
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[11]:C,-12
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[11]:Y,-1522
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[7]:CLK,-2713
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[7]:D,18604
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[7]:EN,-11601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[7]:Q,-2713
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[7]:SLn,17661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[27]:A,7906
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[27]:B,7705
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[27]:C,11568
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[27]:D,8415
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[27]:Y,7705
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[16]:CLK,15512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[16]:D,9357
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[16]:EN,11117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[16]:Q,15512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[16]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[4]:CLK,15435
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[4]:D,10246
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[4]:EN,11117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[4]:Q,15435
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[4]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[23]:A,3242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[23]:B,15960
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[23]:C,16025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[23]:Y,3242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[4]:CLK,11229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[4]:EN,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[4]:Q,11229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[4]:SLn,4615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_1[0]:A,6434
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_1[0]:B,6373
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_1[0]:C,7197
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_1[0]:Y,6373
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[30]:A,12151
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[30]:B,12097
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[30]:C,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[30]:Y,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr_1_1:A,-9824
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr_1_1:B,-9091
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr_1_1:C,-11087
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr_1_1:D,-11301
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr_1_1:Y,-11301
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_wr_op_ex[0]:CLK,9470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_wr_op_ex[0]:D,-4283
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_wr_op_ex[0]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_wr_op_ex[0]:Q,9470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_1[27]:A,9561
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_1[27]:B,9289
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_1[27]:C,10086
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_1[27]:D,9414
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_1[27]:Y,9289
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[50]:A,3690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[50]:B,1888
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[50]:C,17755
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[50]:Y,1888
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[11]:A,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[11]:B,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[11]:C,12340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[11]:Y,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utime_sw_rd_sel:A,9388
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utime_sw_rd_sel:B,8446
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utime_sw_rd_sel:C,9299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utime_sw_rd_sel:D,10013
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utime_sw_rd_sel:Y,8446
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[10]:A,14894
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[10]:B,13987
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[10]:C,13099
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[10]:Y,13099
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_63_FCINST1:CC,15182
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_63_FCINST1:CO,15182
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_63_FCINST1:P,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_63_FCINST1:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_63_FCINST1:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/sel_early[1]:A,-2275
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/sel_early[1]:B,-8607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/sel_early[1]:C,15016
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/sel_early[1]:D,14911
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/sel_early[1]:Y,-8607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[29]:A,-1048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[29]:B,14457
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[29]:C,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[29]:D,-6966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[29]:Y,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][13]:CLK,2321
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][13]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][13]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][13]:Q,2321
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[30]:A,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[30]:B,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[30]:C,10083
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[30]:D,9291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[30]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m7:A,4203
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m7:B,4177
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m7:C,3287
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m7:D,2212
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m7:Y,2212
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4957:A,94
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4957:B,-1525
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4957:C,-1567
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4957:D,-1545
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4957:Y,-1567
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_1:A,15236
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_1:B,15182
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_1:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_1:P,15182
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_1:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_1:Y3A,15254
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_0_a2_3_a2[2]:A,14012
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_0_a2_3_a2[2]:B,14275
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_0_a2_3_a2[2]:C,260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_0_a2_3_a2[2]:D,11194
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_0_a2_3_a2[2]:Y,260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp[3]:A,-1528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp[3]:B,469
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp[3]:Y,-1528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][16]:CLK,2980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][16]:D,-308
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][16]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][16]:Q,2980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[5]:A,8218
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[5]:B,6703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[5]:C,-67
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[5]:D,-2287
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[5]:Y,-2287
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[15]:CLK,1493
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[15]:D,9326
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[15]:EN,6547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[15]:Q,1493
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_11_inst:CLK,-3000
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_11_inst:D,16315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_11_inst:Q,-3000
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_11_inst:SLn,16775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[25]:A,-1054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[25]:B,14518
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[25]:C,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[25]:D,-6966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[25]:Y,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/fence_i_hold_2:A,7687
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/fence_i_hold_2:B,120
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/fence_i_hold_2:C,17760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/fence_i_hold_2:D,11466
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/fence_i_hold_2:Y,120
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m7_1:A,4168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m7_1:B,3317
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m7_1:C,3216
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m7_1:D,2212
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m7_1:Y,2212
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO[2]:A,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO[2]:B,7295
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO[2]:C,6510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO[2]:D,5531
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO[2]:Y,5531
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_48[9]:A,9255
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_48[9]:B,7260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_48[9]:C,9155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_48[9]:Y,7260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_1[31]:A,8798
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_1[31]:B,9389
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_1[31]:C,8481
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_1[31]:D,7872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_1[31]:Y,7872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_28:A,-3353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_28:B,-2887
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_28:C,-2123
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_28:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_28:D,-2228
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_28:P,-3353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_28:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_28:Y3A,-2821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[27]:A,5065
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[27]:B,2647
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[27]:C,1906
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[27]:D,-12848
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[27]:Y,-12848
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[10]:A,6414
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[10]:B,10558
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[10]:C,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[10]:D,4922
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[10]:Y,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_4_inst:CLK,-3248
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_4_inst:D,16319
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_4_inst:EN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_4_inst:Q,-3248
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_4_inst:SLn,16775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_12_RNO:A,11100
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_12_RNO:Y,11100
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_61:B,14594
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_61:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_61:P,14594
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_61:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_61:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_valid_2:A,1732
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_valid_2:B,16932
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_valid_2:Y,1732
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[29]:CLK,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[29]:D,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[29]:Q,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[29]:SLn,12296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_17_RNO_0:A,8736
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_17_RNO_0:B,-2272
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_17_RNO_0:C,9398
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_17_RNO_0:D,8468
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_17_RNO_0:Y,-2272
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mip_sw_rd_sel_5:A,8532
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mip_sw_rd_sel_5:B,8495
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mip_sw_rd_sel_5:Y,8495
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[4]:A,17014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[4]:B,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[4]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[4]:D,15690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[4]:Y,14668
LED_PATTERN_obuf[1]/U_IOTRI:D,2042
LED_PATTERN_obuf[1]/U_IOTRI:DOUT,2042
LED_PATTERN_obuf[1]/U_IOTRI:EOUT,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/hipri_req_ptr[0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/hipri_req_ptr[0]:CLK,8405
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/hipri_req_ptr[0]:D,-2693
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/hipri_req_ptr[0]:Q,8405
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_a6_0_3[0]:A,-1470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_a6_0_3[0]:B,-1447
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_a6_0_3[0]:Y,-1470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[1]:CLK,14883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[1]:D,15934
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[1]:Q,14883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_13_0_RNO:A,1581
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_13_0_RNO:B,1544
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_13_0_RNO:C,1329
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_13_0_RNO:Y,1329
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[9]:A,10994
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[9]:B,7756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[9]:C,11715
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[9]:Y,7756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[8]:A,17056
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[8]:B,16636
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[8]:C,16558
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[8]:D,8597
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[8]:Y,8597
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[2]:A,3364
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[2]:B,2603
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[2]:C,716
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[2]:D,-1826
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[2]:Y,-1826
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_5_RNO:A,11094
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_5_RNO:Y,11094
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_44:B,14550
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_44:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_44:P,14550
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_44:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_44:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_op_sel_1_0_.m19_1:A,7300
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_op_sel_1_0_.m19_1:B,8076
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_op_sel_1_0_.m19_1:C,7109
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_op_sel_1_0_.m19_1:D,7081
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_op_sel_1_0_.m19_1:Y,7081
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[5]:CLK,852
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[5]:D,8132
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[5]:EN,6487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[5]:Q,852
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[5]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[3]:CLK,8455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[3]:D,-4257
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[3]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[3]:Q,8455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8[29]:A,12061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8[29]:B,12413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8[29]:Y,12061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE:A,12328
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE:B,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE:C,12058
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE:D,15504
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE:P,13271
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE:Y,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp[7]:A,-1306
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp[7]:B,689
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp[7]:Y,-1306
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][9]:CLK,2244
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][9]:D,-308
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][9]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][9]:Q,2244
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_9_RNO:A,-2345
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_9_RNO:B,9760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_9_RNO:C,-1657
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_9_RNO:Y,-2345
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[7]:A,3596
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[7]:B,-9436
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[7]:C,5373
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[7]:Y,-9436
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[25]:A,-3070
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[25]:B,-3107
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[25]:C,-3511
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[25]:D,-3616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[25]:Y,-3616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[2]:A,-837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[2]:B,-1670
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[2]:C,14469
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[2]:Y,-1670
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[9]:A,8346
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[9]:B,8027
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[9]:C,6949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[9]:Y,6949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[22]:CLK,14524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[22]:D,-2452
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[22]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[22]:Q,14524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[22]:SLn,4675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[26]:CLK,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[26]:D,11388
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[26]:EN,-12949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[26]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[26]:SLn,-12088
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un1_emi_req_os_at_flush[1]:A,16232
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un1_emi_req_os_at_flush[1]:B,16183
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un1_emi_req_os_at_flush[1]:C,5956
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un1_emi_req_os_at_flush[1]:D,-885
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un1_emi_req_os_at_flush[1]:Y,-885
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_1[1]:A,10220
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_1[1]:B,9082
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_1[1]:C,7489
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_1[1]:Y,7489
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[25]:A,7358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[25]:B,6969
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[25]:C,7255
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[25]:Y,6969
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[12]:A,17080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[12]:B,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[12]:C,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[12]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[12]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_30_0:A,1703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_30_0:B,2498
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_30_0:C,747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_30_0:CC,457
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_30_0:P,747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_30_0:S,457
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_30_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_30_0:Y3A,781
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[27]:CLK,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[27]:D,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[27]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[27]:Q,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[16]:CLK,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[16]:D,14530
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[16]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[16]:Q,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[23]:CLK,828
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[23]:D,10048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[23]:EN,5697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[23]:Q,828
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[23]:SLn,11215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_45:B,14572
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_45:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_45:P,14572
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_45:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_45:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_cause/gen_bit_reset.state_val_RNO[2]:A,9817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_cause/gen_bit_reset.state_val_RNO[2]:B,16677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_cause/gen_bit_reset.state_val_RNO[2]:Y,9817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid46:A,6347
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid46:B,5535
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid46:C,6273
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid46:Y,5535
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[21]:A,7927
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[21]:B,8608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[21]:C,9633
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[21]:Y,7927
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dcsr_debugger_rd_sel_1:A,11914
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dcsr_debugger_rd_sel_1:B,11887
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dcsr_debugger_rd_sel_1:C,10166
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dcsr_debugger_rd_sel_1:D,10995
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dcsr_debugger_rd_sel_1:Y,10166
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_valid[0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_valid[0]:CLK,-12708
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_valid[0]:D,-7604
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_valid[0]:Q,-12708
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[40]:A,3690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[40]:B,2012
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[40]:C,17755
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[40]:Y,2012
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[9]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[9]:B,17821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[9]:Y,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[36]:A,15386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[36]:B,16344
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[36]:C,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[36]:D,15601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[36]:Y,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i_1[7]:A,10025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i_1[7]:B,9899
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i_1[7]:C,11584
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i_1[7]:D,10587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i_1[7]:Y,9899
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[10]:A,-837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[10]:B,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[10]:C,14469
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[10]:Y,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[22]:CLK,13703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[22]:D,10789
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[22]:EN,6578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[22]:Q,13703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[19]:CLK,1566
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[19]:D,9357
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[19]:EN,6547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[19]:Q,1566
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/fence_0:A,7193
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/fence_0:B,3185
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/fence_0:C,3084
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/fence_0:D,-2384
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/fence_0:Y,-2384
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[1]:A,1857
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[1]:B,1785
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[1]:C,1754
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[1]:D,1710
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[1]:Y,1710
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_dummy_target:A,537
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_dummy_target:B,382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_dummy_target:C,-419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_dummy_target:D,-1449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_dummy_target:Y,-1449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/CFG_9:B,6876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/CFG_9:C,8598
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/CFG_9:D,16309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/CFG_9:IPB,6876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/CFG_9:IPC,8598
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/CFG_9:IPD,16309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/CFG_9:Y,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[24]:A,12275
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[24]:B,11870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[24]:C,-119
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[24]:D,-209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[24]:Y,-209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_addr_align[0]_3[1]:A,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_addr_align[0]_3[1]:B,15609
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_addr_align[0]_3[1]:Y,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2123_1_0:A,1195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2123_1_0:B,1246
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2123_1_0:Y,1195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2124_1:A,2353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2124_1:B,2119
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2124_1:C,2093
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2124_1:D,2240
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2124_1:Y,2093
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_bcu_op_sel_ex7_0:A,-12623
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_bcu_op_sel_ex7_0:B,-12643
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_bcu_op_sel_ex7_0:C,-1887
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_bcu_op_sel_ex7_0:D,-12034
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_bcu_op_sel_ex7_0:Y,-12643
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[13]:A,10145
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[13]:B,7821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[13]:C,14434
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[13]:D,12424
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[13]:Y,7821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_17:A,-3568
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_17:B,-3102
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_17:C,-2352
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_17:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_17:D,-2443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_17:P,-3568
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_17:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_17:Y3A,-3046
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_shifter_unit_places_sel_ex[1]:CLK,-2686
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_shifter_unit_places_sel_ex[1]:D,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_shifter_unit_places_sel_ex[1]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_shifter_unit_places_sel_ex[1]:Q,-2686
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_shifter_unit_places_sel_ex[1]:SLn,-3470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_wr_strb[1]:A,341
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_wr_strb[1]:B,16177
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_wr_strb[1]:C,16117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_wr_strb[1]:Y,341
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/R_DATA_0_inst:CLK,-3057
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/R_DATA_0_inst:D,16331
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/R_DATA_0_inst:EN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/R_DATA_0_inst:Q,-3057
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/R_DATA_0_inst:SLn,16775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0_valid_u:A,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0_valid_u:B,-3772
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0_valid_u:C,-4552
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0_valid_u:Y,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI0AOAG8[15]:B,17008
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI0AOAG8[15]:C,12121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI0AOAG8[15]:CC,12362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI0AOAG8[15]:D,16906
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI0AOAG8[15]:P,12121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI0AOAG8[15]:S,12362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI0AOAG8[15]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI0AOAG8[15]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[0]:A,16378
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[0]:B,15642
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[0]:C,14572
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[0]:D,9269
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[0]:Y,9269
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[24]:A,4200
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[24]:B,12154
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[24]:C,4966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[24]:Y,4200
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_debug_enter_req_retr:CLK,-11553
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_debug_enter_req_retr:D,18593
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_debug_enter_req_retr:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_debug_enter_req_retr:Q,-11553
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[0]:A,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[0]:B,13325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[0]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[0]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4928:A,3133
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4928:B,2168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4928:C,3803
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4928:D,3687
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4928:Y,2168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[25]:CLK,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[25]:D,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[25]:Q,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[25]:SLn,12296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_rd_ptr[1]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_rd_ptr[1]:CLK,-2542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_rd_ptr[1]:D,-67
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_rd_ptr[1]:EN,-10343
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_rd_ptr[1]:Q,-2542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un6_alu_op_complete_ex:A,4035
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un6_alu_op_complete_ex:B,3683
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un6_alu_op_complete_ex:C,4017
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un6_alu_op_complete_ex:D,3897
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un6_alu_op_complete_ex:Y,3683
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIMDO7E[2]:A,-12642
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIMDO7E[2]:B,-12679
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIMDO7E[2]:C,-12826
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIMDO7E[2]:Y,-12826
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[9]:A,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[9]:B,-2252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[9]:C,16721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[9]:D,15729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[9]:Y,-2252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[9]:A,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[9]:B,3758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[9]:Y,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a2_0[0]:A,-921
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a2_0[0]:B,-835
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a2_0[0]:C,-968
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a2_0[0]:Y,-968
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[27]:A,16135
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[27]:B,16789
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[27]:C,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[27]:D,15936
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[27]:Y,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_6_inst:CLK,-2372
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_6_inst:D,16312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_6_inst:Q,-2372
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_6_inst:SLn,16763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_x2:A,7445
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_x2:B,7396
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_x2:C,5478
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_x2:D,-7565
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_x2:Y,-7565
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utimeh_sw_rd_sel_3:A,10948
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utimeh_sw_rd_sel_3:B,10922
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utimeh_sw_rd_sel_3:C,10870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utimeh_sw_rd_sel_3:D,10768
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utimeh_sw_rd_sel_3:Y,10768
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][17]:CLK,2392
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][17]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][17]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][17]:Q,2392
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/subsys_cfg_d_req_valid_0_a2_4:A,12866
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/subsys_cfg_d_req_valid_0_a2_4:B,12825
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/subsys_cfg_d_req_valid_0_a2_4:C,12780
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/subsys_cfg_d_req_valid_0_a2_4:D,12682
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/subsys_cfg_d_req_valid_0_a2_4:Y,12682
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[54]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[54]:B,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[54]:C,17760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[54]:Y,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[20]:A,-1054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[20]:B,14539
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[20]:C,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[20]:D,-6966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[20]:Y,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_sel_reg_Z[4]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_sel_reg_Z[4]:CLK,-8470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_sel_reg_Z[4]:D,18564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_sel_reg_Z[4]:EN,12504
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_sel_reg_Z[4]:Q,-8470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[26]:CLK,12901
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[26]:D,12309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[26]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[26]:Q,12901
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[26]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[15]:A,8355
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[15]:B,8036
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[15]:C,6892
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[15]:Y,6892
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][12]:CLK,2273
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][12]:D,-308
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][12]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][12]:Q,2273
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[23]:A,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[23]:B,12677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[23]:C,6941
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[23]:D,6510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[23]:Y,6510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[5]:A,11220
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[5]:B,822
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[5]:C,-2287
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[5]:Y,-2287
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_req_ready_1:A,-6558
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_req_ready_1:B,9093
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_req_ready_1:C,-12198
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_req_ready_1:D,-11449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_req_ready_1:Y,-12198
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[32]:A,3690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[32]:B,2391
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[32]:C,17755
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[32]:Y,2391
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[22]:A,5544
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[22]:B,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[22]:C,7195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[22]:D,6238
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[22]:Y,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[24]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[24]:B,16928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[24]:C,-2426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[24]:D,4707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[24]:Y,-2426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un2_exception_taken:A,-10764
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un2_exception_taken:B,-10550
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un2_exception_taken:Y,-10764
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[6]:CLK,14235
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[6]:D,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[6]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[6]:Q,14235
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[4]:CLK,14474
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[4]:D,10993
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[4]:EN,6578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[4]:Q,14474
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[11]:A,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[11]:B,3758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[11]:Y,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[26]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[26]:CLK,3135
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[26]:D,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[26]:Q,3135
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[16]:A,11151
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[16]:B,822
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[16]:C,-2356
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[16]:Y,-2356
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_ifu_expipe_resp_next_vaddr:A,16090
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_ifu_expipe_resp_next_vaddr:B,16041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_ifu_expipe_resp_next_vaddr:C,-940
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_ifu_expipe_resp_next_vaddr:Y,-940
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[30]:A,15392
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[30]:B,1752
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[30]:C,762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[30]:D,-2477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[30]:Y,-2477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_58:A,15800
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_58:B,15740
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_58:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_58:P,15740
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_58:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_58:Y3A,15789
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[8]:A,10245
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[8]:B,11394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[8]:Y,10245
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex5:A,-12735
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex5:B,16781
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex5:C,-11071
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex5:Y,-12735
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[29]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[29]:CLK,16582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[29]:D,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[29]:EN,-6339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[29]:Q,16582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[25]:A,12151
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[25]:B,12097
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[25]:C,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[25]:Y,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un1_emi_req_os_at_flush[0]:A,16138
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un1_emi_req_os_at_flush[0]:B,16089
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un1_emi_req_os_at_flush[0]:C,5862
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un1_emi_req_os_at_flush[0]:D,-977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un1_emi_req_os_at_flush[0]:Y,-977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54[2]:A,7646
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54[2]:B,6981
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54[2]:C,6915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54[2]:Y,6915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[14]:A,17122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[14]:B,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[14]:C,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[14]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4951:A,-1617
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4951:B,-1730
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4951:C,-1600
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4951:D,-1608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4951:Y,-1730
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid_rd:A,-13310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid_rd:B,-13353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid_rd:C,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid_rd:D,-13539
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid_rd:Y,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_41[9]:A,9121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_41[9]:B,7123
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_41[9]:C,9018
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_41[9]:Y,7123
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[5]:A,1785
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[5]:B,15355
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[5]:C,-2287
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[5]:D,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[5]:Y,-2287
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[0]:CLK,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[0]:D,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[0]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[0]:Q,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[25]:A,17503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[25]:B,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[25]:C,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[25]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[30]:CLK,15701
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[30]:D,10180
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[30]:EN,11117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[30]:Q,15701
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[30]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_RNO:A,-3624
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_RNO:Y,-3624
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[19]:CLK,14421
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[19]:D,-2354
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[19]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[19]:Q,14421
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[19]:SLn,4675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[25]:CLK,14524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[25]:D,-2472
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[25]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[25]:Q,14524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[25]:SLn,4675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_11_RNO:A,-2315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_11_RNO:B,9790
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_11_RNO:C,-1627
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_11_RNO:Y,-2315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[25]:CLK,1588
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[25]:D,9326
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[25]:EN,6547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[25]:Q,1588
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_13:A,15340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_13:B,15286
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_13:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_13:P,15286
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_13:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_13:Y3A,15358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_rd_data_sig[10]:A,10070
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_rd_data_sig[10]:B,12005
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_rd_data_sig[10]:Y,10070
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5[1]:A,7418
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5[1]:B,6564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5[1]:C,4962
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5[1]:Y,4962
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_19_RNO_0:A,8671
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_19_RNO_0:B,-2337
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_19_RNO_0:C,9331
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_19_RNO_0:D,8412
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_19_RNO_0:Y,-2337
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[11]:A,6915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[11]:B,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[11]:C,7437
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[11]:Y,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[26]:CLK,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[26]:D,14430
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[26]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[26]:Q,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[14]:A,15121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[14]:B,15048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[14]:C,-2358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[14]:D,12862
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[14]:Y,-2358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[9]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[9]:B,15808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[9]:C,14599
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[9]:Y,14599
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places[1]:A,7678
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places[1]:B,7635
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places[1]:C,6555
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places[1]:D,5683
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places[1]:Y,5683
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_7[31]:A,9053
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_7[31]:B,13291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_7[31]:C,8850
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_7[31]:D,9600
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_7[31]:Y,8850
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/interrupt_could_commit:A,14257
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/interrupt_could_commit:B,13578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/interrupt_could_commit:C,7244
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/interrupt_could_commit:Y,7244
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[28]:A,12009
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[28]:B,11981
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[28]:C,8378
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[28]:D,9093
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[28]:Y,8378
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[23]:A,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[23]:B,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[23]:C,9945
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[23]:D,9291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[23]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:CC[0],1465
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:CC[10],619
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:CC[11],484
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:CC[1],1755
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:CC[2],1285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:CC[3],1507
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:CC[4],797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:CC[5],683
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:CC[6],626
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:CC[7],732
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:CC[8],707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:CC[9],721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:CI,353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:CO,353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:P[0],423
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:P[10],521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:P[11],582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:P[1],373
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:P[2],453
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:P[3],501
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:P[4],450
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:P[5],520
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:P[6],489
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:P[7],457
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:P[8],530
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:P[9],552
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:Y3A[0],440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:Y3A[10],574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:Y3A[11],636
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:Y3A[1],449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:Y3A[2],518
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:Y3A[3],513
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:Y3A[4],520
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:Y3A[5],583
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:Y3A[6],492
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:Y3A[7],511
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:Y3A[8],584
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:Y3A[9],551
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:Y3[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:Y3[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:Y3[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1:Y3[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_rd_byte_en[0]:A,10204
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_rd_byte_en[0]:B,6967
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_rd_byte_en[0]:C,11437
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_rd_byte_en[0]:D,10348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_rd_byte_en[0]:Y,6967
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_14:A,12515
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_14:B,14440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_14:C,12416
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_14:Y,12416
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[7]:A,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[7]:B,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[7]:C,16041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[7]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[1]:A,401
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[1]:B,364
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[1]:C,-854
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[1]:Y,-854
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un6_alu_op_complete_ex_1:A,7716
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un6_alu_op_complete_ex_1:B,4017
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un6_alu_op_complete_ex_1:C,7630
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un6_alu_op_complete_ex_1:Y,4017
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[28]:A,8242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[28]:B,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[28]:C,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[28]:D,16946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[28]:Y,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_6_0_a2_0[1]:A,733
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_6_0_a2_0[1]:B,537
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_6_0_a2_0[1]:C,827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_6_0_a2_0[1]:D,543
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_6_0_a2_0[1]:Y,537
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[26]:A,15251
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[26]:B,16146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[26]:C,9260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[26]:D,14087
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[26]:Y,9260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[30]:CLK,13284
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[30]:D,12236
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[30]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[30]:Q,13284
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[30]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI1J2RLF[20]:B,1928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI1J2RLF[20]:C,2703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI1J2RLF[20]:CC,2588
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI1J2RLF[20]:D,3012
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI1J2RLF[20]:P,1928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI1J2RLF[20]:S,2588
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI1J2RLF[20]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI1J2RLF[20]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[13]:A,429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[13]:B,1262
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[13]:Y,429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[9]:A,7876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[9]:B,7780
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[9]:C,8334
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[9]:Y,7780
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_alu_op_sel_u_1[0]:A,6296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_alu_op_sel_u_1[0]:B,5497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_alu_op_sel_u_1[0]:C,6532
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_alu_op_sel_u_1[0]:D,6298
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_alu_op_sel_u_1[0]:Y,5497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[27]:A,17080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[27]:B,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[27]:C,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[27]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[27]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/dealloc_resp_buff_10:A,10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/dealloc_resp_buff_10:B,13499
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/dealloc_resp_buff_10:Y,10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_m_0[4]:A,-1920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_m_0[4]:B,-1901
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_m_0[4]:Y,-1920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_16:A,-3647
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_16:B,-3181
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_16:C,-2417
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_16:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_16:D,-2522
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_16:P,-3647
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_16:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_16:Y3A,-3109
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_compressed:A,1958
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_compressed:B,1915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_compressed:C,-2542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_compressed:Y,-2542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[23]:A,15392
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[23]:B,1752
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[23]:C,762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[23]:D,-2482
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[23]:Y,-2482
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_ex_RNIR12TH:A,-5916
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_ex_RNIR12TH:B,9079
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_ex_RNIR12TH:C,-12757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_ex_RNIR12TH:D,-11351
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_ex_RNIR12TH:Y,-12757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[6]:A,14602
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[6]:B,14584
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[6]:C,10970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[6]:D,10876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[6]:Y,10876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt_m5s2:A,13561
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt_m5s2:B,14320
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt_m5s2:C,14127
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt_m5s2:Y,13561
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[28]:A,2855
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[28]:B,3538
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[28]:C,-761
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[28]:D,-957
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[28]:Y,-957
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m_1_0[6]:A,4856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m_1_0[6]:B,5019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m_1_0[6]:Y,4856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[60]:A,3690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[60]:B,1775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[60]:C,17755
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[60]:Y,1775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95[30]:A,9765
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95[30]:B,8031
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95[30]:C,14159
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95[30]:D,9860
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95[30]:Y,8031
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[9]:CLK,8523
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[9]:D,-4306
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[9]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[9]:Q,8523
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[17]:A,17002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[17]:B,16971
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[17]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[17]:Y,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count_RNO[0]:A,-7682
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count_RNO[0]:B,-11066
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count_RNO[0]:C,17737
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count_RNO[0]:D,-67
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count_RNO[0]:Y,-11066
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_32[0]:A,9790
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_32[0]:B,13338
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_32[0]:C,8788
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_32[0]:D,8973
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_32[0]:Y,8788
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[12]:A,-3122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[12]:B,-3159
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[12]:C,-3563
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[12]:D,-3668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[12]:Y,-3668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[15]:CLK,14351
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[15]:D,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[15]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[15]:Q,14351
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[22]:A,17014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[22]:B,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[22]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[22]:D,15690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[22]:Y,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[2]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[2]:CLK,14452
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[2]:D,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[2]:EN,-5440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[2]:Q,14452
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[10]:A,14621
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[10]:B,14573
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[10]:C,11192
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[10]:D,11678
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[10]:Y,11192
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[6]:A,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[6]:B,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[6]:C,9480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[6]:D,9291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[6]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[26]:CLK,15451
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[26]:D,9357
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[26]:EN,11117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[26]:Q,15451
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[26]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_17_0:A,1477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_17_0:B,2274
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_17_0:C,520
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_17_0:CC,683
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_17_0:P,520
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_17_0:S,683
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_17_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_17_0:Y3A,583
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[13]:CLK,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[13]:D,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[13]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[13]:Q,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_3:A,14247
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_3:B,14198
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_3:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_3:P,14198
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_3:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_3:Y3A,14206
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[19]:CLK,13812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[19]:D,10999
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[19]:EN,6578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[19]:Q,13812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[12]:A,14860
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[12]:B,13953
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[12]:C,13071
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[12]:Y,13071
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_42:A,15664
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_42:B,15603
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_42:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_42:P,15604
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_42:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_42:Y3A,15603
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[32]:CLK,15237
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[32]:D,12104
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[32]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[32]:Q,15237
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[32]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr_4_0[1]:A,10986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr_4_0[1]:B,-1582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr_4_0[1]:C,16965
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr_4_0[1]:D,16921
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr_4_0[1]:Y,-1582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[5]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[5]:CLK,3703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[5]:D,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[5]:Q,3703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4954:A,-1505
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4954:B,-1699
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4954:C,-1530
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4954:D,-1613
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4954:Y,-1699
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[28]:A,16066
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[28]:B,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[28]:C,16744
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[28]:D,15947
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[28]:Y,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[3]:A,1444
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[3]:B,1400
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[3]:C,183
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[3]:D,-839
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[3]:Y,-839
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[14]:A,13984
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[14]:B,13947
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[14]:C,13039
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[14]:D,13346
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[14]:Y,13039
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[48]:A,11620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[48]:B,16408
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[48]:C,16342
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[48]:Y,11620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIJLK9P[26]:A,1414
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIJLK9P[26]:B,564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIJLK9P[26]:C,2187
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIJLK9P[26]:Y,564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[23]:A,11675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[23]:B,11773
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[23]:C,8455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[23]:D,10061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[23]:Y,8455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_1:A,13551
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_1:B,13513
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_1:C,3525
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_1:D,3525
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_1:Y,3525
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[29]:CLK,1790
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[29]:D,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[29]:EN,6547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[29]:Q,1790
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.debug_mode:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.debug_mode:CLK,-12414
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.debug_mode:D,9774
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.debug_mode:EN,8874
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.debug_mode:Q,-12414
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/CFG_3:B,260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/CFG_3:IPB,260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/CFG_3:IPC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/CFG_3:IPD,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[11]:A,15239
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[11]:B,16134
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[11]:C,9939
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[11]:D,14075
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[11]:Y,9939
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNII9O7E[0]:A,-12572
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNII9O7E[0]:B,-12605
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNII9O7E[0]:C,-12754
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNII9O7E[0]:Y,-12754
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[5]:A,8778
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[5]:B,8717
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[5]:C,8490
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[5]:D,8378
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[5]:Y,8378
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[54]:CLK,12229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[54]:D,1826
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[54]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[54]:Q,12229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[54]:SLn,-313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_18:A,7231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_18:B,8121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_18:Y,7231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[17]:CLK,762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[17]:D,10258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[17]:EN,5697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[17]:Q,762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[17]:SLn,11215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2131:A,3737
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2131:B,3724
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2131:C,2657
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2131:D,2757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2131:Y,2657
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[14]:A,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[14]:B,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[14]:C,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[14]:D,720
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[14]:Y,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78_1[19]:A,7121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78_1[19]:B,7717
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78_1[19]:C,6809
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78_1[19]:D,6974
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78_1[19]:Y,6809
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[4]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[4]:B,17821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[4]:Y,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_63[0]:A,7964
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_63[0]:B,7937
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_63[0]:C,8887
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_63[0]:D,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_63[0]:Y,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_13:A,11041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_13:B,12244
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_13:C,13008
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_13:CC,11183
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_13:D,12903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_13:P,11041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_13:S,11183
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_13:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_13:Y3A,12323
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_39_2[3]:A,6992
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_39_2[3]:B,7583
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_39_2[3]:Y,6992
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_count[1]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_count[1]:CLK,5186
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_count[1]:D,-6944
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_count[1]:Q,5186
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/R_DATA_1_inst:CLK,-2386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/R_DATA_1_inst:D,16310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/R_DATA_1_inst:EN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/R_DATA_1_inst:Q,-2386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/R_DATA_1_inst:SLn,16763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:CC[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:CC[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:CC[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:CC[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:CC[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:CC[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:CC[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:CC[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:CC[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:CC[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:CC[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:CC[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:CO,-3144
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:P[0],-3033
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:P[10],-2986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:P[11],-2938
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:P[1],-3144
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:P[2],-3058
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:P[3],-3011
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:P[4],-3071
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:P[5],-2992
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:P[6],-3023
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:P[7],-3052
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:P[8],-2998
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:P[9],-2951
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:Y3A[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:Y3A[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:Y3A[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:Y3A[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:Y3A[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:Y3A[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:Y3A[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:Y3A[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:Y3A[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:Y3A[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:Y3A[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:Y3A[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:Y3[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:Y3[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:Y3[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0:Y3[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[20]:A,9258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[20]:B,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[20]:C,13371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[20]:Y,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[12]:A,11229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[12]:B,822
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[12]:C,-2278
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[12]:Y,-2278
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0:A,-3587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0:B,-3121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0:C,-2368
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0:D,-2462
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0:P,-3587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0:Y3A,-3108
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[6]:CLK,2022
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[6]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[6]:EN,12096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[6]:Q,2022
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[4]:A,-1813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[4]:B,1773
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[4]:C,-294
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[4]:Y,-1813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid_rd_1:A,-12612
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid_rd_1:B,-13353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid_rd_1:C,-12628
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid_rd_1:D,-12679
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid_rd_1:Y,-13353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI7NQEP[13]:A,2309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI7NQEP[13]:B,1459
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI7NQEP[13]:C,3076
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI7NQEP[13]:Y,1459
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[11]:A,7206
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[11]:B,6817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[11]:C,7103
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[11]:Y,6817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_ie_mtie/gen_bit_no_reset.state_val[0]:CLK,-9363
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_ie_mtie/gen_bit_no_reset.state_val[0]:D,8132
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_ie_mtie/gen_bit_no_reset.state_val[0]:EN,6734
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_ie_mtie/gen_bit_no_reset.state_val[0]:Q,-9363
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[11]:A,13734
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[11]:B,13697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[11]:C,10174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[11]:D,10099
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[11]:Y,10099
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[27]:CLK,15572
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[27]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[27]:EN,13092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[27]:Q,15572
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[27]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[14]:A,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[14]:B,13325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[14]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[14]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4920_1:A,2978
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4920_1:B,2860
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4920_1:C,2811
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4920_1:Y,2811
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[21]:A,13832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[21]:B,13812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[21]:C,10258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[21]:D,10225
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[21]:Y,10225
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIGIK9P[25]:A,1307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIGIK9P[25]:B,457
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIGIK9P[25]:C,2080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIGIK9P[25]:Y,457
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_2_0_o2_0_o3[15]:A,11164
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_2_0_o2_0_o3[15]:B,11906
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_2_0_o2_0_o3[15]:Y,11164
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIT9R7A2[4]:B,1803
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIT9R7A2[4]:C,2569
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIT9R7A2[4]:CC,2856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIT9R7A2[4]:D,2876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIT9R7A2[4]:P,1803
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIT9R7A2[4]:S,2856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIT9R7A2[4]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIT9R7A2[4]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[31]:A,12234
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[31]:B,11477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[31]:C,-119
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[31]:D,-209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[31]:Y,-209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m28:A,5793
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m28:B,7276
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m28:C,2773
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m28:D,4579
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m28:Y,2773
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mip_rd_data_0[3]:A,11038
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mip_rd_data_0[3]:B,14409
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mip_rd_data_0[3]:Y,11038
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[17]:A,3242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[17]:B,3758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[17]:Y,3242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_4_inst:CLK,-3138
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_4_inst:D,16319
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_4_inst:EN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_4_inst:Q,-3138
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_4_inst:SLn,16775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[9]:A,8280
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[9]:B,7961
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[9]:C,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[9]:Y,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNIV61161[5]:B,16879
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNIV61161[5]:CC,15789
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNIV61161[5]:P,16879
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNIV61161[5]:S,15789
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNIV61161[5]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNIV61161[5]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_9:A,-3458
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_9:B,-2997
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_9:C,-2229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_9:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_9:D,-2333
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_9:P,-3458
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_9:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_9:Y3A,-2997
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[28]:A,10969
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[28]:B,11090
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[28]:C,4266
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[28]:D,10567
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[28]:Y,4266
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[30]:CLK,993
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[30]:D,10186
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[30]:EN,5697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[30]:Q,993
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[30]:SLn,11215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un5_shifter_unit_op_sel_ex_cZ[1]:A,-4674
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un5_shifter_unit_op_sel_ex_cZ[1]:B,-1075
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un5_shifter_unit_op_sel_ex_cZ[1]:Y,-4674
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_32[31]:A,10684
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_32[31]:B,9724
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_32[31]:C,7872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_32[31]:D,7576
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_32[31]:Y,7576
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIJS34LQ[46]:B,12765
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIJS34LQ[46]:C,11733
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIJS34LQ[46]:CC,11643
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIJS34LQ[46]:D,17237
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIJS34LQ[46]:P,11733
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIJS34LQ[46]:S,11643
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIJS34LQ[46]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIJS34LQ[46]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_valid_2_0:A,2980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_valid_2_0:B,4824
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_valid_2_0:C,-10307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_valid_2_0:D,3656
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_valid_2_0:Y,-10307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[5]:A,15102
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[5]:B,9480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[5]:C,16858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[5]:D,14819
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[5]:Y,9480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram3__RNO[0]:A,11636
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram3__RNO[0]:B,17681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram3__RNO[0]:Y,11636
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[24]:A,525
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[24]:B,1265
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[24]:C,1568
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[24]:D,1524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[24]:Y,525
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4926_3:A,3911
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4926_3:B,3803
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4926_3:C,2978
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4926_3:D,2792
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4926_3:Y,2792
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][2]:CLK,2218
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][2]:D,-151
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][2]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][2]:Q,2218
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[20]:A,16661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[20]:B,14916
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[20]:C,9644
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[20]:D,8632
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[20]:Y,8632
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[22]:A,9258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[22]:B,8001
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[22]:C,13371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[22]:Y,8001
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[4]:CLK,-10808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[4]:D,-5165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[4]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[4]:Q,-10808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_5[0]:A,15831
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_5[0]:B,13241
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_5[0]:C,13175
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_5[0]:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_5[0]:D,15635
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_5[0]:P,13175
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_5[0]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_5[0]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2121.rv32c_dec_mnemonic2121:A,5903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2121.rv32c_dec_mnemonic2121:B,5849
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2121.rv32c_dec_mnemonic2121:C,4703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2121.rv32c_dec_mnemonic2121:Y,4703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[22]:A,17068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[22]:B,17037
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[22]:C,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[22]:D,16861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[22]:Y,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54[8]:A,8570
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54[8]:B,7905
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54[8]:C,7834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54[8]:Y,7834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[43]:CLK,14477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[43]:D,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[43]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[43]:Q,14477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[5]:A,12195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[5]:B,12141
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[5]:C,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[5]:Y,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[10]:CLK,1402
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[10]:D,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[10]:EN,6547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[10]:Q,1402
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[23]:A,7117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[23]:B,10641
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[23]:C,7829
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[23]:Y,7117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[16]:CLK,696
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[16]:D,9363
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[16]:EN,5697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[16]:Q,696
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[16]:SLn,11215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_22:A,-3385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_22:B,-2919
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_22:C,-2155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_22:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_22:D,-2260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_22:P,-3385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_22:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_22:Y3A,-2870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[32]:A,15676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[32]:B,16344
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[32]:C,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[32]:D,15601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[32]:Y,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_8:A,-2375
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_8:B,10835
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_8:C,12114
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_8:CC,-2309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_8:D,133
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_8:P,-2375
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_8:S,-2309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_8:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_8:Y3A,199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_1_0:A,8429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_1_0:B,17162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_1_0:C,10184
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_1_0:CC,9675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_1_0:D,16309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_1_0:P,8429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_1_0:S,8990
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_1_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_1_0:Y3A,10259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[23]:A,14058
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[23]:B,14021
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[23]:C,13098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[23]:D,13405
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[23]:Y,13098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[15]:A,5558
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[15]:B,7263
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[15]:C,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[15]:D,5455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[15]:Y,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[2]:A,2603
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[2]:B,3618
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[2]:Y,2603
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[1]:CLK,11165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[1]:EN,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[1]:Q,11165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[1]:SLn,4615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[12]:CLK,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[12]:D,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[12]:Q,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[12]:SLn,12296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[13]:A,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[13]:B,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[13]:C,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[13]:D,9291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[13]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_valid_6_i_0_a2_0_3:A,11587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_valid_6_i_0_a2_0_3:B,11578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_valid_6_i_0_a2_0_3:Y,11578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[17]:A,1785
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[17]:B,15355
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[17]:C,-2385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[17]:D,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[17]:Y,-2385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[19]:A,4841
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[19]:B,2466
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[19]:C,1707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[19]:D,-13072
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[19]:Y,-13072
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[29]:A,9273
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[29]:B,8608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[29]:C,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[29]:Y,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_1_RNO[2]:A,6419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_1_RNO[2]:B,8216
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_1_RNO[2]:Y,6419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIPDKB77[24]:B,8691
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIPDKB77[24]:C,9455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIPDKB77[24]:CC,8474
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIPDKB77[24]:D,9350
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIPDKB77[24]:P,8691
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIPDKB77[24]:S,8474
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIPDKB77[24]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIPDKB77[24]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[31]:A,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[31]:B,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[31]:Y,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/alloc_req_buff_1:A,6035
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/alloc_req_buff_1:B,10777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/alloc_req_buff_1:C,1125
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/alloc_req_buff_1:D,1980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/alloc_req_buff_1:Y,1125
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[15]:CLK,11300
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[15]:EN,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[15]:Q,11300
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[15]:SLn,4615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI865TH8[29]:B,9003
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI865TH8[29]:C,9767
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI865TH8[29]:CC,8468
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI865TH8[29]:D,9662
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI865TH8[29]:P,9003
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI865TH8[29]:S,8468
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI865TH8[29]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI865TH8[29]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0[14]:A,16089
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0[14]:B,16135
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0[14]:Y,16089
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[0]:CLK,1894
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[0]:D,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[0]:Q,1894
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[1].buff_data[1][8]:CLK,-11870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[1].buff_data[1][8]:D,11363
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[1].buff_data[1][8]:EN,-6943
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[1].buff_data[1][8]:Q,-11870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[23]:A,7959
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[23]:B,9680
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[23]:C,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[23]:Y,7959
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[1]:A,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[1]:B,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[1]:C,10082
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[1]:D,9291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[1]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[3]:A,15041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[3]:B,7349
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[3]:C,16797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[3]:D,14758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[3]:Y,7349
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[28]:A,17503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[28]:B,16576
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[28]:C,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[28]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[6]:A,6414
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[6]:B,10610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[6]:C,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[6]:D,5418
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[6]:Y,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwrite_RNO:A,-7661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwrite_RNO:B,17464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwrite_RNO:Y,-7661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_o4_0[0]:A,6382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_o4_0[0]:B,5510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_o4_0[0]:C,7980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_o4_0[0]:D,7116
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_o4_0[0]:Y,5510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[7]:CLK,13690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[7]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[7]:EN,6541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[7]:Q,13690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]_RNIT9EUI[3]:A,2155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]_RNIT9EUI[3]:B,2122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]_RNIT9EUI[3]:C,1703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]_RNIT9EUI[3]:D,1776
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]_RNIT9EUI[3]:Y,1703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_shifter_unit_op_sel_ex[0]:CLK,-1204
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_shifter_unit_op_sel_ex[0]:D,-12660
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_shifter_unit_op_sel_ex[0]:EN,-11997
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_shifter_unit_op_sel_ex[0]:Q,-1204
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[26]:A,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[26]:B,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[26]:C,15209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[26]:Y,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[28]:A,16734
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[28]:B,14991
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[28]:C,9717
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[28]:D,8707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[28]:Y,8707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[18]:A,7757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[18]:B,8412
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[18]:C,7726
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[18]:Y,7726
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[0]:CLK,-863
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[0]:D,932
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[0]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[0]:Q,-863
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[0]:SLn,4675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[2]:A,-1670
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[2]:B,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[2]:C,15209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[2]:Y,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[16]:A,8452
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[16]:B,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[16]:C,16041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[16]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[20]:A,6903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[20]:B,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[20]:C,16041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[20]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[6]:A,553
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[6]:B,505
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[6]:C,-713
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[6]:D,-1737
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[6]:Y,-1737
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_61:A,15748
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_61:B,15688
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_61:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_61:P,15688
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_61:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_61:Y3A,15760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIC5ORFS[49]:B,12745
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIC5ORFS[49]:C,11715
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIC5ORFS[49]:CC,11620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIC5ORFS[49]:D,17220
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIC5ORFS[49]:P,11715
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIC5ORFS[49]:S,11620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIC5ORFS[49]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIC5ORFS[49]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[9]:A,10014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[9]:B,14177
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[9]:C,8602
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[9]:D,9537
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[9]:Y,8602
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[16]:A,-1048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[16]:B,14596
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[16]:C,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[16]:D,-6966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[16]:Y,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI4KQEP[12]:A,2183
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI4KQEP[12]:B,1333
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI4KQEP[12]:C,2950
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI4KQEP[12]:Y,1333
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[18]:A,8401
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[18]:B,7736
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[18]:C,7670
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[18]:Y,7670
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[2]:A,8918
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[2]:B,8863
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[2]:C,8636
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[2]:D,8516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[2]:Y,8516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[17]:A,11122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[17]:B,822
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[17]:C,-2385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[17]:Y,-2385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_pready_net:A,13192
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_pready_net:B,13906
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_pready_net:Y,13192
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr:A,14187
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr:B,15182
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr:C,7630
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr:D,7813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr:Y,7630
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[25]:A,17053
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[25]:B,16633
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[25]:C,16555
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[25]:D,8507
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[25]:Y,8507
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[31]:A,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[31]:B,13325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[31]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[31]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[2]:A,2603
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[2]:B,1760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[2]:C,2506
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[2]:Y,1760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_1_0:A,9743
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_1_0:B,10040
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_1_0:Y,9743
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp[12]:A,-2386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp[12]:B,-391
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp[12]:Y,-2386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_7_3:A,-9156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_7_3:B,-9200
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_7_3:C,-9287
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_7_3:D,-9304
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_7_3:Y,-9304
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:CC[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:CC[10],8628
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:CC[11],8598
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:CC[1],9709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:CC[2],9675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:CC[3],8751
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:CC[4],8697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:CC[5],8672
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:CC[6],8713
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:CC[7],8663
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:CC[8],8633
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:CC[9],8681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:CO,8426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:P[0],9243
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:P[10],8497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:P[11],8558
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:P[1],9269
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:P[2],8429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:P[3],8477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:P[4],8426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:P[5],8499
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:P[6],8465
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:P[7],8433
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:P[8],8506
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:P[9],8528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:Y3A[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:Y3A[10],10315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:Y3A[11],10377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:Y3A[1],10185
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:Y3A[2],10259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:Y3A[3],10254
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:Y3A[4],10261
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:Y3A[5],10324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:Y3A[6],10233
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:Y3A[7],10252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:Y3A[8],10325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:Y3A[9],10292
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:Y3[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:Y3[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:Y3[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0:Y3[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[11]:A,1785
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[11]:B,15355
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[11]:C,-2335
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[11]:D,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[11]:Y,-2335
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[9]:A,14773
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[9]:B,13866
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[9]:C,12966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[9]:Y,12966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_26_5:A,11853
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_26_5:B,11810
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_26_5:C,11762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_26_5:D,11657
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_26_5:Y,11657
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_26:A,14407
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_26:B,14358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_26:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_26:P,14358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_26:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_26:Y3A,14419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_mux_sel_RNIATT8E[0]:A,-268
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_mux_sel_RNIATT8E[0]:B,-311
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_mux_sel_RNIATT8E[0]:Y,-311
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[19]:CLK,703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[19]:D,10258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[19]:EN,5697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[19]:Q,703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[19]:SLn,11215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_30:A,11746
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_30:B,12482
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_30:Y,11746
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_mux_result34:A,-1129
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_mux_result34:B,-982
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_mux_result34:C,-1048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_mux_result34:Y,-1129
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_s[2]:A,11920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_s[2]:B,12464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_s[2]:C,14459
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_s[2]:D,13358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_s[2]:Y,11920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/CFG_5:B,7742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/CFG_5:D,16329
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/CFG_5:IPB,7742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/CFG_5:IPC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/CFG_5:IPD,16329
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[58]:CLK,12253
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[58]:D,1855
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[58]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[58]:Q,12253
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[58]:SLn,-313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_2_1[3]:A,9072
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_2_1[3]:B,9076
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_2_1[3]:C,6467
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_2_1[3]:D,7133
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_2_1[3]:Y,6467
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIARQGL[1]:A,2346
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIARQGL[1]:B,2309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIARQGL[1]:C,1400
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIARQGL[1]:D,1707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIARQGL[1]:Y,1400
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex6:A,13263
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex6:B,-7037
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex6:C,-9404
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex6:D,-12935
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex6:Y,-12935
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result192_0_a2_0:A,-7099
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result192_0_a2_0:B,-7140
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result192_0_a2_0:C,-7557
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result192_0_a2_0:Y,-7557
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_RNIVRDSA2:A,-11369
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_RNIVRDSA2:B,17682
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_RNIVRDSA2:C,10691
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_RNIVRDSA2:Y,-11369
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[14]:A,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[14]:B,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[14]:C,15209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[14]:Y,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[3]:A,17503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[3]:B,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[3]:C,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[3]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_fault[1][2]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_fault[1][2]:CLK,-11547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_fault[1][2]:D,12333
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_fault[1][2]:EN,-6253
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_fault[1][2]:Q,-11547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][24]:CLK,2414
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][24]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][24]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][24]:Q,2414
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[26]:CLK,14407
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[26]:D,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[26]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[26]:Q,14407
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shifter_unit_op_sel_iv[0]:A,6484
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shifter_unit_op_sel_iv[0]:B,5631
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shifter_unit_op_sel_iv[0]:C,-5121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shifter_unit_op_sel_iv[0]:D,-5202
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shifter_unit_op_sel_iv[0]:Y,-5202
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[16]:A,12951
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[16]:B,12903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[16]:C,9377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[16]:D,9256
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[16]:Y,9256
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[35]:CLK,13581
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[35]:D,11858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[35]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[35]:Q,13581
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[35]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[16]:A,15121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[16]:B,15048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[16]:C,-2356
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[16]:D,12864
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[16]:Y,-2356
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[0]:CLK,-3323
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[0]:D,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[0]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[0]:Q,-3323
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[0]:SLn,-3470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_61[0]:A,7689
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_61[0]:B,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_61[0]:C,6962
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_61[0]:Y,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val[4]:CLK,13725
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val[4]:D,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val[4]:EN,5198
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val[4]:Q,13725
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val[4]:SLn,11357
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[18]:A,14079
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[18]:B,14042
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[18]:C,13134
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[18]:D,13441
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[18]:Y,13134
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_28:A,-2239
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_28:B,10975
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_28:C,12262
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_28:CC,-2504
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_28:D,268
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_28:P,-2239
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_28:S,-2504
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_28:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_28:Y3A,342
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5[0]:A,7313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5[0]:B,5762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5[0]:C,8190
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5[0]:D,7881
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5[0]:Y,5762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_rd_byte_en_iv[3]:A,7640
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_rd_byte_en_iv[3]:B,6766
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_rd_byte_en_iv[3]:C,5772
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_rd_byte_en_iv[3]:Y,5772
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_rd_byte_en[2]:A,6824
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_rd_byte_en[2]:B,6688
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_rd_byte_en[2]:C,12031
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_rd_byte_en[2]:D,7472
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_rd_byte_en[2]:Y,6688
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mie/gen_bit_reset.state_val_RNO[0]:A,4480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mie/gen_bit_reset.state_val_RNO[0]:B,10529
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mie/gen_bit_reset.state_val_RNO[0]:Y,4480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[51]:CLK,12164
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[51]:D,1853
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[51]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[51]:Q,12164
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[51]:SLn,-313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/hipri_req_ptr_RNO[0]:A,-5116
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/hipri_req_ptr_RNO[0]:B,17793
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/hipri_req_ptr_RNO[0]:C,1109
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/hipri_req_ptr_RNO[0]:Y,-5116
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_1[3]:A,9115
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_1[3]:B,6782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_1[3]:C,14425
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_1[3]:D,12421
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_1[3]:Y,6782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[2]:A,10677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[2]:B,6878
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[2]:C,6812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[2]:Y,6812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[9]:CLK,13777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[9]:D,10986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[9]:EN,6578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[9]:Q,13777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[6]:A,17080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[6]:B,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[6]:C,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[6]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[6]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[12]:A,631
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[12]:B,423
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[12]:C,713
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[12]:D,669
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[12]:Y,423
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv[1]:A,4719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv[1]:B,4672
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv[1]:C,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv[1]:D,-5165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv[1]:Y,-5165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dcsr_debugger_rd_sel:A,10166
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dcsr_debugger_rd_sel:B,10281
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dcsr_debugger_rd_sel:C,10828
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dcsr_debugger_rd_sel:Y,10166
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_trap_ret_retr:CLK,16139
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_trap_ret_retr:D,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_trap_ret_retr:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_trap_ret_retr:Q,16139
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[13]:A,11186
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[13]:B,11171
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[13]:C,10712
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[13]:D,4303
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[13]:Y,4303
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_1[1]:A,9180
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_1[1]:B,5645
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_1[1]:C,4719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_1[1]:Y,4719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[13]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[13]:CLK,16455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[13]:D,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[13]:EN,-6339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[13]:Q,16455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/R_DATA_7_inst:CLK,-2886
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/R_DATA_7_inst:D,16317
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/R_DATA_7_inst:Q,-2886
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/R_DATA_7_inst:SLn,16763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[4]:A,17068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[4]:B,17043
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[4]:C,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[4]:D,16861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[4]:Y,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[12]:CLK,1241
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[12]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[12]:EN,12096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[12]:Q,1241
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[14]:A,11528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[14]:B,11651
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[14]:C,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[14]:D,8536
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[14]:Y,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[14]:A,4987
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[14]:B,2748
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[14]:C,1900
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[14]:D,-12922
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[14]:Y,-12922
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[21]:CLK,797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[21]:D,10258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[21]:EN,5697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[21]:Q,797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[21]:SLn,11215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:CC[0],11700
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:CC[10],11570
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:CC[11],11540
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:CC[1],11654
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:CC[2],11620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:CC[3],11673
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:CC[4],11622
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:CC[5],11593
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:CC[6],11649
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:CC[7],11600
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:CC[8],11567
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:CC[9],11624
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:CI,11516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:CO,11516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:P[0],11683
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:P[10],11778
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:P[11],11837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:P[1],11620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:P[2],11715
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:P[3],11753
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:P[4],11693
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:P[5],11782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:P[6],11741
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:P[7],11712
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:P[8],11777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:P[9],11813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:Y3A[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:Y3A[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:Y3A[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:Y3A[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:Y3A[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:Y3A[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:Y3A[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:Y3A[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:Y3A[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:Y3A[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:Y3A[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:Y3A[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:Y3[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:Y3[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:Y3[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4:Y3[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2[29]:A,15764
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2[29]:B,15731
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2[29]:C,9361
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2[29]:D,7733
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2[29]:Y,7733
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_11:A,-3428
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_11:B,-2962
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_11:C,-2201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_11:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_11:D,-2303
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_11:P,-3428
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_11:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_11:Y3A,-2912
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[29]:A,828
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[29]:B,624
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[29]:C,910
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[29]:D,866
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[29]:Y,624
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32m_dec_mnemonic_1:A,4120
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32m_dec_mnemonic_1:B,3399
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32m_dec_mnemonic_1:C,4024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32m_dec_mnemonic_1:Y,3399
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[19]:CLK,11415
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[19]:D,8530
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[19]:EN,4719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[19]:Q,11415
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_0[6]:A,7264
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_0[6]:B,5611
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_0[6]:C,5528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_0[6]:Y,5528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.dcsr_debugger_wr_sel_0:A,14291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.dcsr_debugger_wr_sel_0:B,14431
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.dcsr_debugger_wr_sel_0:Y,14291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr_RNIRGJQ8:A,-10480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr_RNIRGJQ8:B,-10535
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr_RNIRGJQ8:C,-11400
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr_RNIRGJQ8:Y,-11400
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_req_resp_state_1:A,-11734
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_req_resp_state_1:B,-11771
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_req_resp_state_1:C,-11832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_req_resp_state_1:D,-11901
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_req_resp_state_1:Y,-11901
FUNCTIONAL_OUTPUTS/led_pattern[7]:ALn,
FUNCTIONAL_OUTPUTS/led_pattern[7]:CLK,2048
FUNCTIONAL_OUTPUTS/led_pattern[7]:D,18610
FUNCTIONAL_OUTPUTS/led_pattern[7]:Q,2048
FUNCTIONAL_OUTPUTS/led_pattern[7]:SLn,18519
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg_Z[1]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg_Z[1]:CLK,-7049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg_Z[1]:D,18564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg_Z[1]:EN,14022
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg_Z[1]:Q,-7049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[30]:A,8569
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[30]:B,9706
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[30]:C,9288
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[30]:Y,8569
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[24]:A,5544
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[24]:B,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[24]:C,7195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[24]:D,6238
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[24]:Y,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_complete_ex:A,-11705
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_complete_ex:B,9677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_complete_ex:Y,-11705
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[16]:A,3459
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[16]:B,11404
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[16]:C,4224
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[16]:Y,3459
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[29]:A,17068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[29]:B,17031
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[29]:C,16947
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[29]:D,16576
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[29]:Y,16576
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIQN3SG[28]:A,392
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIQN3SG[28]:B,355
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIQN3SG[28]:C,-556
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIQN3SG[28]:D,-249
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIQN3SG[28]:Y,-556
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[5]:A,239
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[5]:B,35
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[5]:C,321
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[5]:D,277
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[5]:Y,35
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[1]:A,8218
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[1]:B,7050
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[1]:C,-67
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[1]:D,-1873
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[1]:Y,-1873
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv[2]:A,4719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv[2]:B,4672
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv[2]:C,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv[2]:D,-5165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv[2]:Y,-5165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[3]:A,1785
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[3]:B,15355
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[3]:C,-2208
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[3]:D,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[3]:Y,-2208
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[20]:CLK,1592
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[20]:D,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[20]:EN,6547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[20]:Q,1592
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[13]:A,17014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[13]:B,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[13]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[13]:D,15690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[13]:Y,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[4]:A,4879
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[4]:B,2856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[4]:C,1941
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[4]:D,-13034
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[4]:Y,-13034
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[28]:CLK,12020
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[28]:D,10993
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[28]:EN,6578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[28]:Q,12020
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[16]:CLK,12903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[16]:D,12333
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[16]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[16]:Q,12903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[16]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[21]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[21]:B,16928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[21]:C,-2398
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[21]:D,4707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[21]:Y,-2398
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/alu_op_sel_RNII7C8E[2]:A,-4521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/alu_op_sel_RNII7C8E[2]:B,-4608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/alu_op_sel_RNII7C8E[2]:C,-4964
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/alu_op_sel_RNII7C8E[2]:D,-4712
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/alu_op_sel_RNII7C8E[2]:Y,-4964
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_4:A,2346
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_4:B,353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_4:C,4561
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_4:Y,353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[12]:A,-2386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[12]:B,-2542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[12]:C,-1797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[12]:D,-1888
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[12]:Y,-2542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[8]:A,13838
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[8]:B,13795
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[8]:C,10269
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[8]:D,10906
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[8]:Y,10269
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_wr_op_ex[1]:CLK,9503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_wr_op_ex[1]:D,-4393
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_wr_op_ex[1]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_wr_op_ex[1]:Q,9503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[5]:A,-1583
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[5]:B,-1741
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[5]:C,-996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[5]:D,-1087
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[5]:Y,-1741
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[18]:A,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[18]:B,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[18]:C,15209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[18]:Y,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][31]:CLK,2749
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][31]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][31]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][31]:Q,2749
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2124.rv32c_dec_mnemonic2124_1:A,7524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2124.rv32c_dec_mnemonic2124_1:B,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2124.rv32c_dec_mnemonic2124_1:C,7669
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2124.rv32c_dec_mnemonic2124_1:D,7367
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2124.rv32c_dec_mnemonic2124_1:Y,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_0_inst:CLK,-2438
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_0_inst:D,16331
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_0_inst:EN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_0_inst:Q,-2438
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_0_inst:SLn,16763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/sel_early[0]:A,16756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/sel_early[0]:B,-6966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/sel_early[0]:C,16705
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/sel_early[0]:Y,-6966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[30]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[30]:B,16928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[30]:C,-2477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[30]:D,4707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[30]:Y,-2477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_3[0]:A,15861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_3[0]:B,13271
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_3[0]:C,13205
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_3[0]:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_3[0]:D,15665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_3[0]:P,13205
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_3[0]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_3[0]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[6]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[6]:B,15808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[6]:C,14744
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[6]:Y,14744
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_2[30]:A,9368
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_2[30]:B,8645
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_2[30]:Y,8645
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[16]:A,17080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[16]:B,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[16]:C,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[16]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[16]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_wr_ptr[0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_wr_ptr[0]:CLK,16226
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_wr_ptr[0]:D,-6903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_wr_ptr[0]:Q,16226
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram3_[0]:CLK,4946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram3_[0]:D,17685
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram3_[0]:EN,11636
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram3_[0]:Q,4946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un12_lsu_resp_ready_0:A,-10290
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un12_lsu_resp_ready_0:B,-10327
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un12_lsu_resp_ready_0:C,-10452
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un12_lsu_resp_ready_0:D,-10466
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un12_lsu_resp_ready_0:Y,-10466
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[18]:A,13801
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[18]:B,13769
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[18]:C,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[18]:D,10869
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[18]:Y,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_ex:A,10047
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_ex:B,9120
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_ex:C,6290
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_ex:Y,6290
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2120_0_0:A,3098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2120_0_0:B,3186
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2120_0_0:Y,3098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[6]:CLK,11259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[6]:EN,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[6]:Q,11259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[6]:SLn,4615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[18]:A,6358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[18]:B,9757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[18]:Y,6358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIN2TKVM[40]:B,12709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIN2TKVM[40]:C,11678
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIN2TKVM[40]:CC,11691
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIN2TKVM[40]:D,17182
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIN2TKVM[40]:P,11678
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIN2TKVM[40]:S,11691
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIN2TKVM[40]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIN2TKVM[40]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[7]:CLK,9404
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[7]:D,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[7]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[7]:Q,9404
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[11]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[11]:CLK,11765
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[11]:D,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[11]:EN,-5440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[11]:Q,11765
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_52:A,15729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_52:B,15669
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_52:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_52:P,15669
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_52:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_52:Y3A,15735
VOTER_TIME_COUNT/voted_output[26]:ALn,
VOTER_TIME_COUNT/voted_output[26]:CLK,18610
VOTER_TIME_COUNT/voted_output[26]:D,18587
VOTER_TIME_COUNT/voted_output[26]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[19]:A,14875
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[19]:B,13968
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[19]:C,13068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[19]:Y,13068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33[5]:A,8363
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33[5]:B,6384
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33[5]:C,8264
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33[5]:Y,6384
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[24]:A,17050
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[24]:B,16630
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[24]:C,16552
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[24]:D,8504
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[24]:Y,8504
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[11]:A,1422
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[11]:B,1374
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[11]:C,156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[11]:D,-868
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[11]:Y,-868
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_11_inst:CLK,-2284
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_11_inst:D,16315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_11_inst:Q,-2284
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_11_inst:SLn,16763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[30]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[30]:CLK,3424
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[30]:D,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[30]:Q,3424
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_rd_ptr[1]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_rd_ptr[1]:CLK,1703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_rd_ptr[1]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_rd_ptr[1]:EN,-7037
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_rd_ptr[1]:Q,1703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mepc_sw_rd_sel_7:A,10667
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mepc_sw_rd_sel_7:B,9841
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mepc_sw_rd_sel_7:C,10588
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mepc_sw_rd_sel_7:Y,9841
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[44]:CLK,14497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[44]:D,11726
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[44]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[44]:Q,14497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[44]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3_RNISD5RI[16]:A,13380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3_RNISD5RI[16]:B,8508
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3_RNISD5RI[16]:C,15211
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3_RNISD5RI[16]:D,13211
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3_RNISD5RI[16]:Y,8508
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[8]:CLK,269
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[8]:D,10251
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[8]:EN,5697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[8]:Q,269
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[8]:SLn,11215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[24]:A,-837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[24]:B,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[24]:C,14469
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[24]:Y,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[1]:A,14457
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[1]:B,14437
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[1]:C,10823
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[1]:D,10729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[1]:Y,10729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[59]:A,15213
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[59]:B,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[59]:C,16296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[59]:D,15601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[59]:Y,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[2]:A,8341
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[2]:B,8022
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[2]:C,6878
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[2]:Y,6878
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[13]:A,6486
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[13]:B,6385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[13]:C,6033
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[13]:Y,6033
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_24:A,-3566
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_24:B,-3100
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_24:C,-2336
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_24:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_24:D,-2441
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_24:P,-3566
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_24:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_24:Y3A,-3087
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un20_next_quotient_1:A,15922
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un20_next_quotient_1:B,15970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un20_next_quotient_1:Y,15922
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[5]:CLK,-2816
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[5]:D,18604
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[5]:EN,-11601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[5]:Q,-2816
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[5]:SLn,17661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_op_sel_0_.m10:A,7427
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_op_sel_0_.m10:B,8280
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_op_sel_0_.m10:C,6484
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_op_sel_0_.m10:D,7148
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_op_sel_0_.m10:Y,6484
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[0]:A,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[0]:B,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[0]:C,10117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[0]:D,9291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[0]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_excpt_i_access_fault:A,15261
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_excpt_i_access_fault:B,14376
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_excpt_i_access_fault:C,13357
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_excpt_i_access_fault:D,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_excpt_i_access_fault:Y,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[29]:CLK,11436
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[29]:EN,3058
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[29]:Q,11436
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[29]:SLn,4615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[5]:CLK,-2547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[5]:D,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[5]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[5]:Q,-2547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_operand1_mux_sel[1]:A,7189
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_operand1_mux_sel[1]:B,6609
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_operand1_mux_sel[1]:C,7325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_operand1_mux_sel[1]:Y,6609
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[15]:A,7677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[15]:B,11651
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[15]:C,11610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[15]:Y,7677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un5_shifter_unit_op_sel_ex_cZ[0]:A,-4803
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un5_shifter_unit_op_sel_ex_cZ[0]:B,-1204
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un5_shifter_unit_op_sel_ex_cZ[0]:Y,-4803
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4911_5_0:A,4534
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4911_5_0:B,2986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4911_5_0:C,3524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4911_5_0:D,2677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4911_5_0:Y,2677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[18]:A,6896
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[18]:B,-2329
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[18]:C,16721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[18]:D,15729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[18]:Y,-2329
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[4]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[4]:B,15808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[4]:C,14702
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[4]:Y,14702
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[29]:A,8296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[29]:B,12579
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[29]:C,9063
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[29]:Y,8296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[63]:CLK,12583
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[63]:D,1749
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[63]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[63]:Q,12583
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[63]:SLn,-313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[25]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[25]:CLK,11733
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[25]:D,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[25]:EN,-5440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[25]:Q,11733
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a2_2[1]:A,4128
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a2_2[1]:B,4108
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a2_2[1]:C,3258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a2_2[1]:D,3228
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a2_2[1]:Y,3228
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[20]:A,9210
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[20]:B,13615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[20]:C,10092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[20]:Y,9210
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[0]:CLK,-780
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[0]:D,17665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[0]:EN,12096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[0]:Q,-780
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_5[0]:A,6552
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_5[0]:B,4757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_5[0]:C,8100
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_5[0]:Y,4757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[26]:A,2120
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[26]:B,3135
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[26]:Y,2120
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mtvec_sw_rd_sel:A,9204
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mtvec_sw_rd_sel:B,9228
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mtvec_sw_rd_sel:Y,9204
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_5_0:A,35
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_5_0:B,1687
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_5_0:C,786
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_5_0:CC,1734
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_5_0:P,35
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_5_0:S,1734
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_5_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_5_0:Y3A,865
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[25]:A,17122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[25]:B,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[25]:C,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[25]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[28]:A,16890
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[28]:B,14535
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[28]:C,-940
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[28]:D,-1722
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[28]:Y,-1722
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_exu_res_accept_retr_3:A,8321
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_exu_res_accept_retr_3:B,1982
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_exu_res_accept_retr_3:C,-1879
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_exu_res_accept_retr_3:D,-7021
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_exu_res_accept_retr_3:Y,-7021
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[7]:CLK,-3192
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[7]:D,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[7]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[7]:Q,-3192
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[7]:SLn,-3470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0_int_sn_m3:A,3531
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0_int_sn_m3:B,10568
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0_int_sn_m3:Y,3531
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val[1]:CLK,14546
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val[1]:D,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val[1]:EN,5198
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val[1]:Q,14546
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val[1]:SLn,11357
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_fault[0][0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_fault[0][0]:CLK,-10915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_fault[0][0]:D,12284
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_fault[0][0]:EN,-6253
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_fault[0][0]:Q,-10915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_2_0_RNO:A,971
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_2_0_RNO:B,934
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_2_0_RNO:C,719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_2_0_RNO:Y,719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[0]:A,17002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[0]:B,16971
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[0]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[0]:Y,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_0_a2_0_a2_0[3]:A,14356
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_0_a2_0_a2_0[3]:B,13972
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_0_a2_0_a2_0[3]:C,257
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_0_a2_0_a2_0[3]:Y,257
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2125_5_1:A,1972
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2125_5_1:B,2094
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2125_5_1:Y,1972
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4956_6:A,-1448
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4956_6:B,-1470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4956_6:C,-844
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4956_6:Y,-1470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_2:CC[0],10981
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_2:CC[1],10972
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_2:CC[2],10226
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_2:CC[3],10316
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_2:CC[4],10969
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_2:CC[5],10977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_2:CC[6],10292
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_2:CC[7],11023
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_2:CI,10226
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_2:P[0],10549
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_2:P[1],10499
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_2:P[2],10567
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_2:P[3],10630
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_2:P[4],10578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_2:P[5],10635
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_2:P[6],11503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_2:P[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_2:Y3A[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_2:Y3A[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_2:Y3A[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_2:Y3A[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_2:Y3A[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_2:Y3A[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_2:Y3A[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_2:Y3A[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_2:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_2:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_2:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_2:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_2:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_2:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_2:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_2:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[30]:A,955
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[30]:B,747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[30]:C,1037
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[30]:D,993
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[30]:Y,747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_resp_valid38_1:A,-11651
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_resp_valid38_1:B,-10897
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_resp_valid38_1:C,-11901
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_resp_valid38_1:D,-11934
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_resp_valid38_1:Y,-11934
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][18]:CLK,2332
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][18]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][18]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][18]:Q,2332
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:CC[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:CC[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:CC[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:CC[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:CC[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:CC[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:CC[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:CC[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:CC[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:CC[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:CC[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:CC[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:CO,-3824
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:P[0],-3772
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:P[10],-3674
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:P[11],-3613
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:P[1],-3824
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:P[2],-3742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:P[3],-3694
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:P[4],-3751
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:P[5],-3672
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:P[6],-3706
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:P[7],-3738
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:P[8],-3665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:P[9],-3643
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:Y3A[0],-3293
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:Y3A[10],-3159
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:Y3A[11],-3097
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:Y3A[1],-3284
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:Y3A[2],-3215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:Y3A[3],-3220
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:Y3A[4],-3213
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:Y3A[5],-3150
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:Y3A[6],-3241
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:Y3A[7],-3222
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:Y3A[8],-3149
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:Y3A[9],-3182
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:Y3[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:Y3[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:Y3[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0:Y3[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_14:A,14303
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_14:B,14254
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_14:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_14:P,14254
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_14:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_14:Y3A,14315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[3]:CLK,13004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[3]:D,7490
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[3]:EN,5048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[3]:Q,13004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[3]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st[0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st[0]:CLK,16808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st[0]:D,-6094
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st[0]:Q,16808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[24]:CLK,13661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[24]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[24]:EN,6541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[24]:Q,13661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/exception_taken_a0_0:A,-10925
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/exception_taken_a0_0:B,-11032
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/exception_taken_a0_0:C,-11621
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/exception_taken_a0_0:Y,-11621
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[21]:A,-1054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[21]:B,14596
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[21]:C,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[21]:D,-6966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[21]:Y,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIPOH9P[19]:A,1150
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIPOH9P[19]:B,300
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIPOH9P[19]:C,1923
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIPOH9P[19]:Y,300
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[17]:A,9217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[17]:B,13380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[17]:C,7731
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[17]:D,8737
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[17]:Y,7731
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[28]:CLK,12030
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[28]:D,12229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[28]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[28]:Q,12030
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[28]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_o12_3:A,-7565
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_o12_3:B,-7575
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_o12_3:C,-7584
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_o12_3:D,-7605
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_o12_3:Y,-7605
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[18]:CLK,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[18]:D,14555
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[18]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[18]:Q,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[15]:A,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[15]:B,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[15]:Y,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][0]:CLK,6564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][0]:D,-139
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][0]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][0]:Q,6564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_16_0:A,1406
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_16_0:B,2201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_16_0:C,450
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_16_0:CC,797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_16_0:P,450
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_16_0:S,797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_16_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_16_0:Y3A,520
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[20]:A,3139
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[20]:B,3822
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[20]:C,-477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[20]:D,-673
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[20]:Y,-673
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_1[3]:A,9121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_1[3]:B,9084
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_1[3]:C,7224
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_1[3]:D,7910
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_1[3]:Y,7224
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_shifter_unit_op_sel_ex7_1:A,-8552
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_shifter_unit_op_sel_ex7_1:B,12392
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_shifter_unit_op_sel_ex7_1:Y,-8552
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_18:A,15456
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_18:B,15401
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_18:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_18:P,15402
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_18:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_18:Y3A,15401
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_sel_reg_Z[2]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_sel_reg_Z[2]:CLK,-8414
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_sel_reg_Z[2]:D,18564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_sel_reg_Z[2]:EN,12504
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_sel_reg_Z[2]:Q,-8414
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_5_inst:CLK,-2352
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_5_inst:D,16314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_5_inst:EN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_5_inst:Q,-2352
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_5_inst:SLn,16763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[14]:A,17503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[14]:B,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[14]:C,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[14]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948_18:A,61
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948_18:B,58
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948_18:C,-872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948_18:D,-135
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948_18:Y,-872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_17_0:A,8569
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_17_0:B,17301
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_17_0:C,10332
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_17_0:CC,8609
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_17_0:D,16449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_17_0:P,8569
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_17_0:S,8609
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_17_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_17_0:Y3A,10337
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[5]:A,-2143
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[5]:B,-2180
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[5]:C,-3058
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[5]:Y,-3058
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[22]:A,8242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[22]:B,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[22]:C,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[22]:D,16946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[22]:Y,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[3]:A,17014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[3]:B,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[3]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[3]:D,15690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[3]:Y,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[5]:A,13832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[5]:B,13786
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[5]:C,10260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[5]:D,10139
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[5]:Y,10139
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[54]:CLK,15768
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[54]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[54]:EN,12359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[54]:Q,15768
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[54]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_7_RNO:A,11029
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_7_RNO:Y,11029
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[17]:A,17014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[17]:B,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[17]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[17]:D,15690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[17]:Y,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_en_retr:A,-10674
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_en_retr:B,-10725
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_en_retr:C,-11621
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_en_retr:Y,-11621
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_15:A,14351
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_15:B,14302
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_15:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_15:P,14302
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_15:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_15:Y3A,14310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_rd_byte_en_iv_0[3]:A,9286
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_rd_byte_en_iv_0[3]:B,9252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_rd_byte_en_iv_0[3]:C,6766
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_rd_byte_en_iv_0[3]:D,6766
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_rd_byte_en_iv_0[3]:Y,6766
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIGF3FHG[21]:B,1899
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIGF3FHG[21]:C,2672
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIGF3FHG[21]:CC,3061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIGF3FHG[21]:D,2979
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIGF3FHG[21]:P,1899
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIGF3FHG[21]:S,3061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIGF3FHG[21]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIGF3FHG[21]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places57:A,-2594
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places57:B,-2812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places57:C,-2685
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places57:Y,-2812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[13]:A,8218
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[13]:B,6684
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[13]:C,-67
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[13]:D,-2324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[13]:Y,-2324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[9]:A,10142
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[9]:B,14475
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[9]:C,10970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[9]:Y,10142
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[21]:A,9258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[21]:B,7927
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[21]:C,13371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[21]:Y,7927
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[28]:A,17014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[28]:B,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[28]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[28]:D,15690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[28]:Y,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIP04BJ[10]:A,2298
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIP04BJ[10]:B,2261
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIP04BJ[10]:C,1862
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIP04BJ[10]:D,1935
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIP04BJ[10]:Y,1862
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[15]:A,6985
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[15]:B,7573
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[15]:C,6892
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[15]:Y,6892
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIQBRGL[9]:A,1607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIQBRGL[9]:B,1570
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIQBRGL[9]:C,665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIQBRGL[9]:D,979
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIQBRGL[9]:Y,665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_10[1]:A,15628
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_10[1]:B,13032
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_10[1]:C,12966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_10[1]:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_10[1]:D,15432
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_10[1]:P,12966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_10[1]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_10[1]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[8]:A,-1054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[8]:B,14722
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[8]:C,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[8]:D,-6966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[8]:Y,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[21]:A,17054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[21]:B,16634
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[21]:C,16556
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[21]:D,8508
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[21]:Y,8508
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[18]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[18]:CLK,16541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[18]:D,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[18]:EN,-6339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[18]:Q,16541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_23:A,-3509
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_23:B,-3043
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_23:C,-2284
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_23:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_23:D,-2384
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_23:P,-3509
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_23:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_23:Y3A,-2993
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_0_iv_1[0]:A,8449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_0_iv_1[0]:B,8230
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_0_iv_1[0]:C,7238
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_0_iv_1[0]:D,6451
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_0_iv_1[0]:Y,6451
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0_RNO_3:A,-8447
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0_RNO_3:B,-8484
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0_RNO_3:C,-8568
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0_RNO_3:D,-8635
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0_RNO_3:Y,-8635
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_Tc0_l_En_0_a2_0:A,11657
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_Tc0_l_En_0_a2_0:B,11776
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_Tc0_l_En_0_a2_0:C,12503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_Tc0_l_En_0_a2_0:D,11516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_Tc0_l_En_0_a2_0:Y,11516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_lm_0[4]:A,4091
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_lm_0[4]:B,16492
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_lm_0[4]:Y,4091
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_27_0:A,8633
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_27_0:B,17366
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_27_0:C,10396
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_27_0:CC,8477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_27_0:D,16513
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_27_0:P,8633
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_27_0:S,8477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_27_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_27_0:Y3A,10468
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_emi_req_valid46_1:A,5535
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_emi_req_valid46_1:B,6109
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_emi_req_valid46_1:Y,5535
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_2[24]:A,9368
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_2[24]:B,8711
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_2[24]:Y,8711
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[23]:A,15121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[23]:B,15048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[23]:C,-2482
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[23]:D,12780
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[23]:Y,-2482
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/start_slow_mul:A,-12841
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/start_slow_mul:B,-10200
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/start_slow_mul:C,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/start_slow_mul:Y,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[37]:A,15445
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[37]:B,16344
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[37]:C,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[37]:D,15601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[37]:Y,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_branch_cond_ex[1]:CLK,-14
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_branch_cond_ex[1]:D,-13512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_branch_cond_ex[1]:EN,-10986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_branch_cond_ex[1]:Q,-14
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data[25]:A,13791
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data[25]:B,11782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data[25]:C,10220
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data[25]:Y,10220
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[24]:CLK,14586
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[24]:D,10104
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[24]:EN,6578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[24]:Q,14586
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[11]:CLK,15699
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[11]:D,10036
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[11]:EN,11117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[11]:Q,15699
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[11]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[39]:CLK,12060
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[39]:D,1955
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[39]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[39]:Q,12060
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[39]:SLn,-313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[13]:CLK,1486
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[13]:D,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[13]:EN,6547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[13]:Q,1486
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr_1[1]:A,-9242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr_1[1]:B,5596
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr_1[1]:Y,-9242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_data_valid_ex_2:A,-8313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_data_valid_ex_2:B,-10121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_data_valid_ex_2:C,-9331
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_data_valid_ex_2:D,-10200
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_data_valid_ex_2:Y,-10200
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_operand0_mux_sel_0[0]:A,8179
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_operand0_mux_sel_0[0]:B,8149
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_operand0_mux_sel_0[0]:C,8137
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_operand0_mux_sel_0[0]:D,6466
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_operand0_mux_sel_0[0]:Y,6466
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_15_0_RNO:A,1709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_15_0_RNO:B,1672
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_15_0_RNO:C,1457
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_15_0_RNO:Y,1457
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI6547K9[17]:B,17056
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI6547K9[17]:C,12169
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI6547K9[17]:CC,12389
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI6547K9[17]:D,16954
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI6547K9[17]:P,12169
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI6547K9[17]:S,12389
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI6547K9[17]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI6547K9[17]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un6_shift_op_complete_ex:A,9437
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un6_shift_op_complete_ex:B,5746
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un6_shift_op_complete_ex:C,9346
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un6_shift_op_complete_ex:Y,5746
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[14]:CLK,14487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[14]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[14]:EN,6541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[14]:Q,14487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[31]:A,10653
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[31]:B,11504
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[31]:C,4340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[31]:D,10661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[31]:Y,4340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO[0]:A,15996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO[0]:B,13402
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO[0]:C,13342
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO[0]:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO[0]:D,15802
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO[0]:P,13342
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO[0]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO[0]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[31]:A,2802
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[31]:B,2545
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[31]:C,16867
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[31]:Y,2545
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[10]:CLK,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[10]:D,10702
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[10]:EN,-13015
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[10]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[10]:SLn,-12088
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_o12_4:A,-9054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_o12_4:B,4653
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_o12_4:C,-9173
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_o12_4:D,-9242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_o12_4:Y,-9242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m11_1_0:A,6758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m11_1_0:B,6623
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m11_1_0:C,5697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m11_1_0:Y,5697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[28]:A,8211
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[28]:B,7839
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[28]:C,10698
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[28]:D,8865
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[28]:Y,7839
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/req_masked_0_0[1]:A,6748
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/req_masked_0_0[1]:B,6731
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/req_masked_0_0[1]:Y,6731
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/clr_wfi_waiting_0:A,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/clr_wfi_waiting_0:B,16940
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/clr_wfi_waiting_0:C,16874
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/clr_wfi_waiting_0:D,16830
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/clr_wfi_waiting_0:Y,16830
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[35]:A,11579
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[35]:B,16367
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[35]:C,16301
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[35]:Y,11579
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[18]:A,-1988
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[18]:B,-2025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[18]:C,-2903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[18]:Y,-2903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[20]:A,14048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[20]:B,14011
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[20]:C,13103
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[20]:D,13410
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[20]:Y,13103
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_op_completing_ex_0:A,-840
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_op_completing_ex_0:B,4829
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_op_completing_ex_0:Y,-840
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[14]:A,8242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[14]:B,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[14]:C,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[14]:D,16946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[14]:Y,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[9]:A,8235
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[9]:B,7846
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[9]:C,8132
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[9]:Y,7846
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[23]:A,10048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[23]:B,15574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[23]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[23]:Y,10048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_2:A,-2444
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_2:B,10768
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_2:C,12047
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_2:CC,-2002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_2:D,63
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_2:P,-2444
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_2:S,-2002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_2:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_2:Y3A,133
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_error_resp:A,3438
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_error_resp:B,3336
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_error_resp:C,1127
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_error_resp:D,2063
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_error_resp:Y,1127
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[30]:A,16890
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[30]:B,14535
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[30]:C,-940
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[30]:D,-1716
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[30]:Y,-1716
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_8:A,14934
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_8:B,14893
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_8:C,14848
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_8:D,14750
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_8:Y,14750
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_access_mem_error_u:A,7202
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_access_mem_error_u:B,7344
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_access_mem_error_u:C,1127
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_access_mem_error_u:D,4505
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_access_mem_error_u:Y,1127
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a3_1_1:A,-1707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a3_1_1:B,-1739
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a3_1_1:Y,-1739
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[51]:CLK,14625
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[51]:D,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[51]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[51]:Q,14625
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIMOK9P[27]:A,1314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIMOK9P[27]:B,464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIMOK9P[27]:C,2087
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIMOK9P[27]:Y,464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIK2JEFH[31]:B,17183
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIK2JEFH[31]:C,12311
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIK2JEFH[31]:CC,12203
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIK2JEFH[31]:D,17073
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIK2JEFH[31]:P,12311
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIK2JEFH[31]:S,12203
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIK2JEFH[31]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIK2JEFH[31]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[0]:CLK,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[0]:D,10545
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[0]:EN,-13015
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[0]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[0]:SLn,-12088
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_20:A,14380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_20:B,14331
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_20:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_20:P,14331
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_20:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_20:Y3A,14381
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[25]:CLK,-3070
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[25]:D,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[25]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[25]:Q,-3070
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[25]:SLn,-3470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_exu_result_mux_sel_cnst_i_a2[0]:A,5206
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_exu_result_mux_sel_cnst_i_a2[0]:B,5767
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_exu_result_mux_sel_cnst_i_a2[0]:C,6597
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_exu_result_mux_sel_cnst_i_a2[0]:Y,5206
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_0[2]:A,9058
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_0[2]:B,9221
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_0[2]:C,6380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_0[2]:D,7957
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_0[2]:Y,6380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[18]:A,9217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[18]:B,13380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[18]:C,7731
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[18]:D,8737
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[18]:Y,7731
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[14]:A,-2089
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[14]:B,-2126
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[14]:C,-3004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[14]:Y,-3004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_trig_pipe_reg_de_ex.de_ex_pipe_trigger_ex[1]:CLK,-10163
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_trig_pipe_reg_de_ex.de_ex_pipe_trigger_ex[1]:D,-2412
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_trig_pipe_reg_de_ex.de_ex_pipe_trigger_ex[1]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_trig_pipe_reg_de_ex.de_ex_pipe_trigger_ex[1]:Q,-10163
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/instr_is_lsu_ldstr_ex_0:A,9281
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/instr_is_lsu_ldstr_ex_0:B,9244
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/instr_is_lsu_ldstr_ex_0:C,5554
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/instr_is_lsu_ldstr_ex_0:D,9105
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/instr_is_lsu_ldstr_ex_0:Y,5554
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_0[20]:A,6417
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_0[20]:B,6372
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_0[20]:Y,6372
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4953_1:A,3851
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4953_1:B,2986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4953_1:C,3944
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4953_1:Y,2986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[28]:CLK,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[28]:D,14420
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[28]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[28]:Q,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[0]:A,-780
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[0]:B,-817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[0]:C,-1722
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[0]:D,-1408
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[0]:Y,-1722
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result196_0_a2_0:A,-9742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result196_0_a2_0:B,-9777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result196_0_a2_0:C,-10200
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result196_0_a2_0:Y,-10200
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[18]:CLK,15534
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[18]:D,10252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[18]:EN,11117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[18]:Q,15534
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[18]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[6]:A,17503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[6]:B,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[6]:C,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[6]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[23]:A,17503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[23]:B,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[23]:C,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[23]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_1:A,-3637
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_1:B,-3171
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_1:C,-2413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_1:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_1:D,-2512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_1:P,-3637
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_1:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_1:Y3A,-3099
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[18]:A,12195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[18]:B,12141
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[18]:C,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[18]:Y,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[36]:CLK,14443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[36]:D,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[36]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[36]:Q,14443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_31_FCINST1:CC,-3884
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_31_FCINST1:CO,-3884
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_31_FCINST1:P,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_31_FCINST1:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_31_FCINST1:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[21]:CLK,13812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[21]:D,10999
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[21]:EN,6578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[21]:Q,13812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gpr_wr_data_retr_3[2]:A,17051
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gpr_wr_data_retr_3[2]:B,16631
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gpr_wr_data_retr_3[2]:C,16553
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gpr_wr_data_retr_3[2]:D,8512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gpr_wr_data_retr_3[2]:Y,8512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un174_shifter_result_1_1.N_1591_i:A,7224
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un174_shifter_result_1_1.N_1591_i:B,5867
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un174_shifter_result_1_1.N_1591_i:C,7217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un174_shifter_result_1_1.N_1591_i:Y,5867
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_1_6:A,1609
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_1_6:B,1527
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_1_6:C,782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_1_6:D,1304
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_1_6:Y,782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[20]:CLK,-2436
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[20]:D,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[20]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[20]:Q,-2436
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[25]:A,13998
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[25]:B,13961
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[25]:C,13035
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[25]:D,13342
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[25]:Y,13035
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un29_csr_trigger_wr_hzd_de_2:A,7800
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un29_csr_trigger_wr_hzd_de_2:B,7787
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un29_csr_trigger_wr_hzd_de_2:Y,7787
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_22:A,11198
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_22:B,12401
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_22:C,13165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_22:CC,11018
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_22:D,13060
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_22:P,11198
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_22:S,11018
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_22:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_22:Y3A,12450
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_1_inst:CLK,-3321
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_1_inst:D,16310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_1_inst:EN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_1_inst:Q,-3321
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_1_inst:SLn,16775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_ex_0_RNIRVD52:A,8368
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_ex_0_RNIRVD52:B,11875
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_ex_0_RNIRVD52:Y,8368
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]:B,6492
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]:C,11259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]:D,11165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]:P,6492
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]:Y,7327
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC[1]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[21]:A,16069
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[21]:B,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[21]:C,16744
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[21]:D,15992
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[21]:Y,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[19]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[19]:CLK,11839
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[19]:D,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[19]:EN,-5440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[19]:Q,11839
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[28]:A,17048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[28]:B,16628
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[28]:C,16550
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[28]:D,7739
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[28]:Y,7739
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid_sig_0:A,-11841
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid_sig_0:B,-12544
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid_sig_0:C,-12826
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid_sig_0:D,-12708
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid_sig_0:Y,-12826
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[22]:A,2075
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[22]:B,2758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[22]:C,-1541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[22]:D,-1737
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[22]:Y,-1737
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[13]:A,11528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[13]:B,11651
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[13]:C,6817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[13]:D,8536
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[13]:Y,6817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_26_RNO_0:A,8771
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_26_RNO_0:B,-2237
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_26_RNO_0:C,9431
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_26_RNO_0:D,8426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_26_RNO_0:Y,-2237
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/emi_resp_head_uncompressed_full:A,1747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/emi_resp_head_uncompressed_full:B,1710
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/emi_resp_head_uncompressed_full:C,-1032
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/emi_resp_head_uncompressed_full:Y,-1032
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIK9VIU[3]:A,2301
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIK9VIU[3]:B,1444
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIK9VIU[3]:C,3068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIK9VIU[3]:Y,1444
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[10]:A,1528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[10]:B,1419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[10]:C,564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[10]:D,-677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[10]:Y,-677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_operand1_mux_sel_ex[1]:CLK,-3861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_operand1_mux_sel_ex[1]:D,-4387
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_operand1_mux_sel_ex[1]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_operand1_mux_sel_ex[1]:Q,-3861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[58]:A,15264
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[58]:B,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[58]:C,16296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[58]:D,15601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[58]:Y,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[22]:A,8445
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[22]:B,7780
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[22]:C,7714
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[22]:Y,7714
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs1_rd_sel_1_iv_0[2]:A,9258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs1_rd_sel_1_iv_0[2]:B,7351
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs1_rd_sel_1_iv_0[2]:C,7099
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs1_rd_sel_1_iv_0[2]:D,4775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs1_rd_sel_1_iv_0[2]:Y,4775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_51:B,14625
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_51:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_51:P,14625
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_51:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_51:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[15]:A,17014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[15]:B,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[15]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[15]:D,15690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[15]:Y,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[18]:A,11528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[18]:B,11651
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[18]:C,6896
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[18]:D,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[18]:Y,6896
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[10]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[10]:CLK,11728
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[10]:D,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[10]:EN,-5440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[10]:Q,11728
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[4]:A,9938
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[4]:B,6876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[4]:C,15205
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[4]:D,13196
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[4]:Y,6876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv_1_RNO[7]:A,7466
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv_1_RNO[7]:B,7617
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv_1_RNO[7]:C,5565
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv_1_RNO[7]:D,6365
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv_1_RNO[7]:Y,5565
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[25]:A,12275
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[25]:B,11870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[25]:C,-119
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[25]:D,-209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[25]:Y,-209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[15]:A,15775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[15]:B,15742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[15]:C,10103
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[15]:D,7677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[15]:Y,7677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[8]:A,1324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[8]:B,1276
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[8]:C,58
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[8]:D,-966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[8]:Y,-966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[11]:CLK,2261
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[11]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[11]:EN,12199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[11]:Q,2261
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[20]:A,15121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[20]:B,15048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[20]:C,-2455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[20]:D,12807
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[20]:Y,-2455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mstatus_sw_rd_sel:A,9410
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mstatus_sw_rd_sel:B,9379
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mstatus_sw_rd_sel:Y,9379
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIG9H9E[13]:A,2401
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIG9H9E[13]:B,2364
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIG9H9E[13]:C,1459
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIG9H9E[13]:D,1773
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIG9H9E[13]:Y,1459
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[11]:A,10141
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[11]:B,7817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[11]:C,14433
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[11]:D,12429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[11]:Y,7817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_iv_RNO:A,2773
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_iv_RNO:B,-5055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_iv_RNO:C,6305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_iv_RNO:D,6255
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_iv_RNO:Y,-5055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:BLK_EN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:BUSY_FB,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:ENSH,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[0],16310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[1],16313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[2],16315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[3],16329
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[4],16340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[0],16331
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[1],16310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[2],16322
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[3],16317
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[4],16319
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[5],16314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[6],16312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[7],16317
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[0],18485
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[1],18487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[2],18487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[3],18476
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[4],18458
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_CLK,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[0],8504
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[1],8507
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[2],7742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[3],7744
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[4],7739
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[5],7733
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[6],7747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[7],7747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_EN,7588
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m21_1:A,-1323
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m21_1:B,-1353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m21_1:Y,-1353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[21]:A,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[21]:B,13325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[21]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[21]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv_1[7]:A,5565
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv_1[7]:B,5729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv_1[7]:C,8032
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv_1[7]:D,6262
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv_1[7]:Y,5565
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[26]:A,7762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[26]:B,8417
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[26]:Y,7762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[14]:A,10252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[14]:B,11394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[14]:Y,10252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_lsu_op_retr[0]:CLK,-10491
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_lsu_op_retr[0]:D,-12205
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_lsu_op_retr[0]:EN,-11551
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_lsu_op_retr[0]:Q,-10491
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_o3:A,-10398
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_o3:B,-10420
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_o3:C,-10497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_o3:Y,-10497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.misa_sw_rd_sel_8:A,10156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.misa_sw_rd_sel_8:B,9388
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.misa_sw_rd_sel_8:C,10112
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.misa_sw_rd_sel_8:Y,9388
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[4]:A,8280
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[4]:B,7961
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[4]:C,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[4]:Y,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[1]:A,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[1]:B,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[1]:C,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[1]:D,720
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[1]:Y,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[3]:CLK,15364
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[3]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[3]:EN,13092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[3]:Q,15364
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[3]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_rd_op:A,4067
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_rd_op:B,5704
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_rd_op:C,-6898
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_rd_op:D,3678
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_rd_op:Y,-6898
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[0]:CLK,-3263
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[0]:D,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[0]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[0]:Q,-3263
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[8]:A,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[8]:B,12721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[8]:C,6985
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[8]:D,6688
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[8]:Y,6688
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_valid_2_0_0:A,6733
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_valid_2_0_0:B,6690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_valid_2_0_0:C,2980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_valid_2_0_0:Y,2980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_retr_rep1:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_retr_rep1:CLK,-10769
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_retr_rep1:D,-11369
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_retr_rep1:Q,-10769
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/wfi_retr_0_a4_i_o2:A,-1409
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/wfi_retr_0_a4_i_o2:B,-355
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/wfi_retr_0_a4_i_o2:Y,-1409
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a2_1[0]:A,7281
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a2_1[0]:B,7316
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a2_1[0]:C,5510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a2_1[0]:D,5597
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a2_1[0]:Y,5510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[0]:A,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[0]:B,10757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[0]:C,8788
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[0]:Y,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_44[9]:A,9187
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_44[9]:B,7189
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_44[9]:C,9084
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_44[9]:Y,7189
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_12_0_RNO:A,1631
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_12_0_RNO:B,1594
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_12_0_RNO:C,1379
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_12_0_RNO:Y,1379
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_count_at_flush_0_sqmuxa:A,6897
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_count_at_flush_0_sqmuxa:B,12478
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_count_at_flush_0_sqmuxa:C,-7794
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_count_at_flush_0_sqmuxa:D,-852
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_count_at_flush_0_sqmuxa:Y,-7794
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic851_0_0:A,4846
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic851_0_0:B,4857
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic851_0_0:Y,4846
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[27]:A,17053
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[27]:B,16633
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[27]:C,16555
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[27]:D,7744
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[27]:Y,7744
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data[0][10]:CLK,-12528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data[0][10]:D,9934
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data[0][10]:EN,-6943
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data[0][10]:Q,-12528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2118:A,3424
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2118:B,3325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2118:C,3210
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2118:D,2556
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2118:Y,2556
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNIVO4KH2[13]:B,17443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNIVO4KH2[13]:CC,16413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNIVO4KH2[13]:P,17443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNIVO4KH2[13]:S,16413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNIVO4KH2[13]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNIVO4KH2[13]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_iv_RNO_3:A,6661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_iv_RNO_3:B,6503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_iv_RNO_3:C,5750
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_iv_RNO_3:D,5592
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_iv_RNO_3:Y,5592
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_6:A,2821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_6:B,13551
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_6:C,3562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_6:D,3562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_6:Y,2821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[24]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[24]:B,15808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[24]:C,14510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[24]:Y,14510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_16:A,-11453
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_16:B,-11499
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_16:C,-11556
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_16:D,-11600
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_16:Y,-11600
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_31_RNO_0:B,8809
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_31_RNO_0:CC,9469
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_31_RNO_0:P,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_31_RNO_0:S,8809
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_31_RNO_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_31_RNO_0:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[1]:A,12385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[1]:B,11980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[1]:C,-11
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[1]:D,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[1]:Y,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[8]:CLK,11282
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[8]:D,8681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[8]:EN,4719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[8]:Q,11282
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[9]:A,2900
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[9]:B,2057
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[9]:C,2803
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[9]:Y,2057
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_2[1]:A,7381
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_2[1]:B,9209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_2[1]:C,4672
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_2[1]:D,6194
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_2[1]:Y,4672
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[23]:CLK,1568
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[23]:D,9326
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[23]:EN,6547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[23]:Q,1568
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un6_Tc0_h_En_0_a3_2:A,11920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un6_Tc0_h_En_0_a3_2:B,14475
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un6_Tc0_h_En_0_a3_2:Y,11920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][26]:CLK,3051
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][26]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][26]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][26]:Q,3051
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[29]:A,8242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[29]:B,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[29]:C,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[29]:D,16946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[29]:Y,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/alloc_str_req_buff_addr_misalign_u:A,3118
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/alloc_str_req_buff_addr_misalign_u:B,2757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/alloc_str_req_buff_addr_misalign_u:C,-450
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/alloc_str_req_buff_addr_misalign_u:D,-553
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/alloc_str_req_buff_addr_misalign_u:Y,-553
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[20]:A,6903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[20]:B,-2455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[20]:C,16721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[20]:D,15729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[20]:Y,-2455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[16]:A,17048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[16]:B,16628
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[16]:C,16550
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[16]:D,8502
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[16]:Y,8502
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[47]:CLK,14495
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[47]:D,11700
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[47]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[47]:Q,14495
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[47]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a2_8:A,11765
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a2_8:B,11728
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a2_8:C,11662
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a2_8:D,11618
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a2_8:Y,11618
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2125_5:A,5113
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2125_5:B,4991
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2125_5:C,5863
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2125_5:D,5698
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2125_5:Y,4991
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_2_iv[13]:A,5558
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_2_iv[13]:B,6468
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_2_iv[13]:C,8898
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_2_iv[13]:Y,5558
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[16]:A,2711
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[16]:B,853
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[16]:C,3343
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[16]:Y,853
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep1_fast:A,-11798
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep1_fast:B,-12827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep1_fast:C,-11107
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep1_fast:Y,-12827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/alu_op_sel_RNI1PO7K[4]:A,-4964
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/alu_op_sel_RNI1PO7K[4]:B,-12068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/alu_op_sel_RNI1PO7K[4]:C,-3866
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/alu_op_sel_RNI1PO7K[4]:Y,-12068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[6]:A,8242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[6]:B,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[6]:C,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[6]:D,16946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[6]:Y,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[17]:A,70
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[17]:B,-886
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[17]:C,958
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[17]:Y,-886
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_15_RNO:A,11174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_15_RNO:Y,11174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[31]:A,17014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[31]:B,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[31]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[31]:D,15690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[31]:Y,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0:A,15286
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0:B,15232
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0:P,15232
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0:Y3A,15245
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[11]:A,10682
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[11]:B,6949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[11]:C,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[11]:Y,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[30]:A,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[30]:B,13325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[30]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[30]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places[0]:A,7348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places[0]:B,7299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places[0]:C,6225
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places[0]:D,5353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places[0]:Y,5353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[19]:A,160
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[19]:B,-839
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[19]:C,1049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[19]:Y,-839
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[11]:A,8921
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[11]:B,13380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[11]:C,7866
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[11]:D,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[11]:Y,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIS85QS5[19]:B,8562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIS85QS5[19]:C,9326
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIS85QS5[19]:CC,8412
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIS85QS5[19]:D,9221
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIS85QS5[19]:P,8562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIS85QS5[19]:S,8412
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIS85QS5[19]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIS85QS5[19]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIDTQEP[15]:A,2328
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIDTQEP[15]:B,1478
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIDTQEP[15]:C,3095
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIDTQEP[15]:Y,1478
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_0_0_0[2]:A,7651
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_0_0_0[2]:B,-6938
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_0_0_0[2]:C,16881
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_0_0_0[2]:D,17307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_0_0_0[2]:Y,-6938
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[13]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[13]:B,17821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[13]:Y,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_2_RNO_0:A,8564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_2_RNO_0:B,-2444
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_2_RNO_0:C,9224
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_2_RNO_0:D,8648
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_2_RNO_0:Y,-2444
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIT0JJ17[10]:B,1862
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIT0JJ17[10]:C,2622
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIT0JJ17[10]:CC,3615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIT0JJ17[10]:D,2929
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIT0JJ17[10]:P,1862
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIT0JJ17[10]:S,3615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIT0JJ17[10]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIT0JJ17[10]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_3_8:A,678
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_3_8:B,555
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_3_8:C,560
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_3_8:D,353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_3_8:Y,353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[22]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[22]:B,15808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[22]:C,14476
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[22]:Y,14476
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[2]:A,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[2]:B,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[2]:C,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[2]:D,720
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[2]:Y,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un11_csr_trigger_wr_hzd_de_8:A,9437
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un11_csr_trigger_wr_hzd_de_8:B,9404
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un11_csr_trigger_wr_hzd_de_8:C,8392
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un11_csr_trigger_wr_hzd_de_8:D,8350
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un11_csr_trigger_wr_hzd_de_8:Y,8350
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_state_valid_9[1]:A,17813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_state_valid_9[1]:B,17809
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_state_valid_9[1]:C,-6970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_state_valid_9[1]:D,10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_state_valid_9[1]:Y,-6970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[43]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[43]:B,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[43]:C,17760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[43]:Y,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[28]:A,12803
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[28]:B,12787
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[28]:C,9184
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[28]:D,9094
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[28]:Y,9094
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[29]:CLK,-2339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[29]:D,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[29]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[29]:Q,-2339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_4_RNO:A,11010
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_4_RNO:Y,11010
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/exception_taken_a1_RNI3JSAA1:A,-13628
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/exception_taken_a1_RNI3JSAA1:B,-13089
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/exception_taken_a1_RNI3JSAA1:Y,-13628
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result193_0_a2:A,8051
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result193_0_a2:B,8008
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result193_0_a2:C,-209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result193_0_a2:D,6732
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result193_0_a2:Y,-209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1:A,-11500
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1:B,-11537
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1:C,-12799
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1:D,-12434
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1:Y,-12799
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_14_0:A,1409
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_14_0:B,2204
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_14_0:C,453
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_14_0:CC,1285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_14_0:P,453
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_14_0:S,1285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_14_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_14_0:Y3A,518
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[12]:A,4266
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[12]:B,12264
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[12]:C,5076
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[12]:Y,4266
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_execute/gpr_wr_data_retr_3[20]:A,17056
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_execute/gpr_wr_data_retr_3[20]:B,16636
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_execute/gpr_wr_data_retr_3[20]:C,16558
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_execute/gpr_wr_data_retr_3[20]:D,8510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_execute/gpr_wr_data_retr_3[20]:Y,8510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_ready_sig:A,-7579
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_ready_sig:B,-8386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_ready_sig:C,-2894
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_ready_sig:D,-2938
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_ready_sig:Y,-8386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_10[9]:A,10951
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_10[9]:B,8947
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_10[9]:C,7767
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_10[9]:Y,7767
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[13]:A,2669
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[13]:B,1908
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[13]:C,21
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[13]:D,-2521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[13]:Y,-2521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_19:A,-2337
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_19:B,10877
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_19:C,12164
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_19:CC,-2354
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_19:D,170
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_19:P,-2337
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_19:S,-2354
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_19:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_19:Y3A,230
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[5]:A,17080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[5]:B,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[5]:C,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[5]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[5]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949_5:A,-1353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949_5:B,-675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949_5:C,-594
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949_5:D,-1490
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949_5:Y,-1490
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[13]:A,17858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[13]:B,10221
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[13]:C,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[13]:Y,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_ahb:A,-10424
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_ahb:B,-10465
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_ahb:C,-10532
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_ahb:D,-10620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_ahb:Y,-10620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_a2_0[2]:A,5672
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_a2_0[2]:B,6312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_a2_0[2]:Y,5672
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_13_RNO:A,-2429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_13_RNO:B,9676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_13_RNO:C,-1741
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_13_RNO:Y,-2429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[5]:CLK,14267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[5]:D,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[5]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[5]:Q,14267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep2_rep1:A,-11026
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep2_rep1:B,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep2_rep1:C,-10335
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep2_rep1:Y,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[7]:A,5742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[7]:B,3459
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[7]:C,2786
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[7]:D,-12171
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[7]:Y,-12171
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_1[4]:A,8366
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_1[4]:B,6544
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_1[4]:C,6419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_1[4]:D,6442
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_1[4]:Y,6419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[11]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[11]:B,15808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[11]:C,14516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[11]:Y,14516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[46]:A,15368
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[46]:B,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[46]:C,16296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[46]:D,15601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[46]:Y,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_i_access_misalign_error_ex:CLK,-10250
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_i_access_misalign_error_ex:D,14172
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_i_access_misalign_error_ex:EN,-12914
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_i_access_misalign_error_ex:Q,-10250
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_i_access_misalign_error_ex:SLn,-12088
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[5]:CLK,-12801
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[5]:D,11750
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[5]:EN,-6943
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[5]:Q,-12801
LED_PATTERN_obuf[6]/U_IOTRI:D,2048
LED_PATTERN_obuf[6]/U_IOTRI:DOUT,2048
LED_PATTERN_obuf[6]/U_IOTRI:EOUT,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[7]:CLK,-2613
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[7]:D,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[7]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[7]:Q,-2613
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_51:A,-2556
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_51:B,-2963
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_51:C,-3011
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_51:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_51:D,-2727
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_51:P,-3011
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_51:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_51:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[16]:CLK,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[16]:D,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[16]:Q,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[16]:SLn,12296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a4[1]:A,5707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a4[1]:B,5816
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a4[1]:C,7301
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a4[1]:D,6440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a4[1]:Y,5707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[23]:A,9258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[23]:B,7959
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[23]:C,13371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30[23]:Y,7959
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[61]:A,11811
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[61]:B,16582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[61]:C,16516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[61]:Y,11811
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIIL6B7C[16]:B,1907
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIIL6B7C[16]:C,2673
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIIL6B7C[16]:CC,2789
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIIL6B7C[16]:D,2980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIIL6B7C[16]:P,1907
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIIL6B7C[16]:S,2789
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIIL6B7C[16]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIIL6B7C[16]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gpr_wr_data_retr_3[18]:A,17056
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gpr_wr_data_retr_3[18]:B,16636
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gpr_wr_data_retr_3[18]:C,16558
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gpr_wr_data_retr_3[18]:D,8510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gpr_wr_data_retr_3[18]:Y,8510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[21]:CLK,15699
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[21]:D,10252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[21]:EN,11117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[21]:Q,15699
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[21]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[2]:A,1957
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[2]:B,1920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[2]:C,1015
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[2]:D,1329
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[2]:Y,1015
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4915_1_3_RNO:A,3874
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4915_1_3_RNO:B,3656
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4915_1_3_RNO:C,2916
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4915_1_3_RNO:D,2811
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4915_1_3_RNO:Y,2811
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_0[2]:A,17014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_0[2]:B,16965
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_0[2]:C,16881
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_0[2]:Y,16881
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[5]:A,2688
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[5]:B,3703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[5]:Y,2688
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI3DM7D5[8]:B,1824
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI3DM7D5[8]:C,2599
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI3DM7D5[8]:CC,2814
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI3DM7D5[8]:D,2908
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI3DM7D5[8]:P,1824
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI3DM7D5[8]:S,2814
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI3DM7D5[8]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI3DM7D5[8]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[7]:A,9791
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[7]:B,9726
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[7]:C,9267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[7]:D,2858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[7]:Y,2858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[12]:CLK,1241
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[12]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[12]:EN,12199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[12]:Q,1241
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[36]:A,3690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[36]:B,1977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[36]:C,17755
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[36]:Y,1977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_read_gpr_rs1_ex.gen_rs1_exu_stall.un7_gpr_rs1_stall_exu_NE_1:A,-10808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_read_gpr_rs1_ex.gen_rs1_exu_stall.un7_gpr_rs1_stall_exu_NE_1:B,-10845
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_read_gpr_rs1_ex.gen_rs1_exu_stall.un7_gpr_rs1_stall_exu_NE_1:C,-10929
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_read_gpr_rs1_ex.gen_rs1_exu_stall.un7_gpr_rs1_stall_exu_NE_1:D,-10996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_read_gpr_rs1_ex.gen_rs1_exu_stall.un7_gpr_rs1_stall_exu_NE_1:Y,-10996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[6]:A,2075
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[6]:B,3090
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[6]:Y,2075
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[14]:CLK,1544
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[14]:D,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[14]:EN,6547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[14]:Q,1544
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[13]:A,17068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[13]:B,17037
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[13]:C,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[13]:D,16861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[13]:Y,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[5]:CLK,13832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[5]:D,9577
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[5]:EN,5048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[5]:Q,13832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[5]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[19]:A,9381
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[19]:B,9320
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[19]:C,9093
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[19]:D,8996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[19]:Y,8996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[24]:A,15392
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[24]:B,1752
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[24]:C,762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[24]:D,-2426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[24]:Y,-2426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[8]:A,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[8]:B,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[8]:C,16041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[8]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/machine_implicit_wr_mcause_excpt_code_wr_data_1[4]:A,13498
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/machine_implicit_wr_mcause_excpt_code_wr_data_1[4]:B,16236
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/machine_implicit_wr_mcause_excpt_code_wr_data_1[4]:C,11316
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/machine_implicit_wr_mcause_excpt_code_wr_data_1[4]:Y,11316
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[17]:A,17858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[17]:B,10221
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[17]:C,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[17]:Y,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match[1]:A,16885
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match[1]:B,11860
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match[1]:C,-3384
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match[1]:Y,-3384
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv[3]:A,6410
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv[3]:B,4703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv[3]:C,9014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv[3]:D,8790
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv[3]:Y,4703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_32:B,14446
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_32:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_32:P,14446
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_32:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_32:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[3]:A,13852
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[3]:B,13815
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[3]:C,12889
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[3]:D,13196
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[3]:Y,12889
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic1725:A,5063
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic1725:B,5152
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic1725:Y,5063
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[15]:A,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[15]:B,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[15]:C,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[15]:D,720
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[15]:Y,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[27]:A,15121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[27]:B,15048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[27]:C,-2453
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[27]:D,12817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[27]:Y,-2453
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[18]:CLK,13832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[18]:D,12340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[18]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[18]:Q,13832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[18]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_iv_0_RNO_0:A,6608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_iv_0_RNO_0:B,7390
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_iv_0_RNO_0:C,6561
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_iv_0_RNO_0:Y,6561
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[6]:A,2821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[6]:B,10808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[6]:C,3628
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[6]:Y,2821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[3]:CLK,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[3]:D,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[3]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[3]:Q,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[13]:A,12385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[13]:B,11980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[13]:C,-11
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[13]:D,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[13]:Y,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_11_0:A,366
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_11_0:B,2018
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_11_0:C,1132
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_11_0:CC,-125
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_11_0:P,577
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_11_0:S,-125
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_11_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_11_0:Y3A,1395
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[5]:A,-3128
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[5]:B,-3165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[5]:C,-3567
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[5]:D,-3672
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[5]:Y,-3672
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex[3]:CLK,-5278
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex[3]:D,-4093
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex[3]:EN,-13476
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex[3]:Q,-5278
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex[3]:SLn,-11886
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_next_iab_rd_alignment_0_sqmuxa:A,11742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_next_iab_rd_alignment_0_sqmuxa:B,15134
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_next_iab_rd_alignment_0_sqmuxa:C,-11860
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_next_iab_rd_alignment_0_sqmuxa:D,10016
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_next_iab_rd_alignment_0_sqmuxa:Y,-11860
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[23]:CLK,-2384
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[23]:D,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[23]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[23]:Q,-2384
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[22]:A,7122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[22]:B,-2452
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[22]:C,16721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[22]:D,15729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[22]:Y,-2452
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO[1]_FCINST1:CC,11860
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO[1]_FCINST1:CO,11860
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO[1]_FCINST1:P,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO[1]_FCINST1:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO[1]_FCINST1:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[13]:A,8316
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[13]:B,7927
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[13]:C,8213
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[13]:Y,7927
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[13]:A,1262
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[13]:B,1225
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[13]:C,320
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[13]:D,634
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[13]:Y,320
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_6[4]:A,7315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_6[4]:B,6271
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_6[4]:C,9048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_6[4]:D,7056
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_6[4]:Y,6271
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[2]:A,11920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[2]:B,12585
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[2]:C,12607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[2]:Y,11920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[12]:A,5512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[12]:B,3217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[12]:C,2478
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[12]:D,-12401
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[12]:Y,-12401
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[0]:CLK,-10019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[0]:D,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[0]:EN,-11601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[0]:Q,-10019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[0]:SLn,17661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][23]:CLK,2419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][23]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][23]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][23]:Q,2419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_10:A,-3489
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_10:B,-3023
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_10:C,-2259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_10:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_10:D,-2364
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_10:P,-3489
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_10:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_10:Y3A,-2974
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[28]:CLK,15531
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[28]:D,10246
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[28]:EN,11117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[28]:Q,15531
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[28]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[2]:A,13563
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[2]:B,-1670
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[2]:C,16003
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[2]:D,14186
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[2]:Y,-1670
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[16]:A,15102
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[16]:B,9260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[16]:C,16858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[16]:D,14819
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[16]:Y,9260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[6]:A,8765
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[6]:B,8704
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[6]:C,8477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[6]:D,8363
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[6]:Y,8363
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[24]:CLK,11513
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[24]:D,8509
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[24]:EN,4719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[24]:Q,11513
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[3]:A,8921
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[3]:B,13380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[3]:C,7731
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[3]:D,6817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[3]:Y,6817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[10]:A,15096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[10]:B,10098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[10]:C,16852
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[10]:D,14813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[10]:Y,10098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[30]:A,9839
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[30]:B,9857
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[30]:C,8967
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[30]:D,9024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[30]:Y,8967
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_12:A,15390
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_12:B,15336
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_12:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_12:P,15336
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_12:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_12:Y3A,15349
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[1]:CLK,161
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[1]:D,-1270
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[1]:EN,-7060
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[1]:Q,161
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[9]:A,-837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[9]:B,-1821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[9]:C,14469
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[9]:Y,-1821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[23]:A,9024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[23]:B,7117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[23]:C,13413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[23]:D,13199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[23]:Y,7117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_25:A,5795
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_25:B,5747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_25:C,4902
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_25:Y,4902
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[18]:A,2506
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[18]:B,3521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[18]:Y,2506
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[0]:A,10220
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[0]:B,15574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[0]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[0]:Y,10220
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[61]:CLK,13503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[61]:D,11516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[61]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[61]:Q,13503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[61]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[24]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[24]:CLK,3701
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[24]:D,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[24]:Q,3701
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_a4_s:A,-12028
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_a4_s:B,-12406
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_a4_s:C,-6456
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_a4_s:D,-7963
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_a4_s:Y,-12406
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[4]:CLK,1933
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[4]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[4]:EN,12162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[4]:Q,1933
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[29]:A,13493
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[29]:B,9155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[29]:C,9917
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[29]:D,8296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[29]:Y,8296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_7_inst:CLK,-3229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_7_inst:D,16317
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_7_inst:Q,-3229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_7_inst:SLn,16775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv[0]:A,10629
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv[0]:B,-4027
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv[0]:C,-5158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv[0]:D,-5231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv[0]:Y,-5231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/buff_ready_reg:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/buff_ready_reg:CLK,6712
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/buff_ready_reg:D,-8386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/buff_ready_reg:Q,6712
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[27]:A,10316
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[27]:B,10386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[27]:C,3562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[27]:D,9852
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[27]:Y,3562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_expipe_resp_access_aborted_2_1_0_wmux[7]:A,11139
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_expipe_resp_access_aborted_2_1_0_wmux[7]:B,11056
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_expipe_resp_access_aborted_2_1_0_wmux[7]:C,7677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_expipe_resp_access_aborted_2_1_0_wmux[7]:D,9193
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_expipe_resp_access_aborted_2_1_0_wmux[7]:Y,7677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2114_1_0_0:A,4884
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2114_1_0_0:B,4813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2114_1_0_0:C,4630
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2114_1_0_0:D,4633
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2114_1_0_0:Y,4630
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2123:A,2316
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2123:B,2094
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2123:C,1873
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2123:D,1195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2123:Y,1195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_iv_1:A,4892
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_iv_1:B,4630
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_iv_1:C,-4937
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_iv_1:D,-5268
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_iv_1:Y,-5268
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_34[9]:A,8267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_34[9]:B,6282
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_34[9]:C,8168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_34[9]:Y,6282
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[24]:A,17858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[24]:B,9546
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[24]:C,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[24]:Y,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[13]:CLK,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[13]:D,14562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[13]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[13]:Q,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_1_inst:CLK,-3211
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_1_inst:D,16310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_1_inst:EN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_1_inst:Q,-3211
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_1_inst:SLn,16775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[22]:A,17858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[22]:B,10011
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[22]:C,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[22]:Y,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[29]:A,1811
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[29]:B,2814
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[29]:Y,1811
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]_RNI5IEUI[7]:A,2307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]_RNI5IEUI[7]:B,2270
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]_RNI5IEUI[7]:C,1866
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]_RNI5IEUI[7]:D,1939
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]_RNI5IEUI[7]:Y,1866
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[10]:A,8242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[10]:B,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[10]:C,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[10]:D,16946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[10]:Y,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_a2_14:A,2763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_a2_14:B,2722
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_a2_14:C,1195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_a2_14:D,1746
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_a2_14:Y,1195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIA08VVJ[25]:B,2026
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIA08VVJ[25]:C,2786
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIA08VVJ[25]:CC,3365
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIA08VVJ[25]:D,3093
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIA08VVJ[25]:P,2026
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIA08VVJ[25]:S,3365
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIA08VVJ[25]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIA08VVJ[25]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[28]:A,-1989
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[28]:B,-2026
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[28]:C,-2904
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[28]:Y,-2904
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[12]:A,8280
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[12]:B,7961
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[12]:C,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[12]:Y,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_RNO_0[0]:A,-5128
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_RNO_0[0]:B,9087
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_RNO_0[0]:C,2273
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_RNO_0[0]:Y,-5128
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_mode_exit:A,2694
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_mode_exit:B,1031
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_mode_exit:C,8119
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_mode_exit:Y,1031
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[40]:A,11678
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[40]:B,16448
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[40]:C,16382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[40]:Y,11678
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_1[6]:A,9118
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_1[6]:B,6785
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_1[6]:C,14434
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_1[6]:D,12437
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_1[6]:Y,6785
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][17]:CLK,2359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][17]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][17]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][17]:Q,2359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_4_.m12:A,6574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_4_.m12:B,5758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_4_.m12:C,7389
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_4_.m12:Y,5758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[19]:A,457
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[19]:B,1197
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[19]:C,1500
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[19]:D,1456
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[19]:Y,457
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[17]:A,15102
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[17]:B,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[17]:C,16858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[17]:D,14819
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[17]:Y,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[44]:CLK,15705
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[44]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[44]:EN,12359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[44]:Q,15705
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[44]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISTU94N[28]:A,-12296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISTU94N[28]:B,3000
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISTU94N[28]:C,2223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISTU94N[28]:Y,-12296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_5:A,11094
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_5:B,12299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_5:C,13049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_5:CC,11220
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_5:D,12958
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_5:P,11094
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_5:S,11220
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_5:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_5:Y3A,12355
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[24]:A,-2020
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[24]:B,-2057
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[24]:C,-2935
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[24]:Y,-2935
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mpie/gen_bit_no_reset.state_val[0]:CLK,12840
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mpie/gen_bit_no_reset.state_val[0]:D,7244
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mpie/gen_bit_no_reset.state_val[0]:EN,5258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mpie/gen_bit_no_reset.state_val[0]:Q,12840
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_18_RNO:A,-2308
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_18_RNO:B,9797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_18_RNO:C,-1620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_18_RNO:Y,-2308
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_implicit_pseudo_instr_de_RNI4VBTJ:A,-13015
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_implicit_pseudo_instr_de_RNI4VBTJ:B,6719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_implicit_pseudo_instr_de_RNI4VBTJ:C,-12109
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_implicit_pseudo_instr_de_RNI4VBTJ:Y,-13015
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[13]:A,15102
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[13]:B,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[13]:C,16858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[13]:D,14819
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[13]:Y,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[9]:A,1421
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[9]:B,2254
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[9]:Y,1421
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand1_mux_sel_1_iv_RNO[0]:A,6460
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand1_mux_sel_1_iv_RNO[0]:B,7046
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand1_mux_sel_1_iv_RNO[0]:C,6444
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand1_mux_sel_1_iv_RNO[0]:D,-5268
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand1_mux_sel_1_iv_RNO[0]:Y,-5268
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_taken_0:A,-11607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_taken_0:B,-9335
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_taken_0:C,-13628
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_taken_0:D,-12751
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_taken_0:Y,-13628
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4927_2:A,3090
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4927_2:B,2987
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4927_2:C,3804
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4927_2:D,3732
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4927_2:Y,2987
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI1ARC98[28]:B,8930
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI1ARC98[28]:C,9694
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI1ARC98[28]:CC,8426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI1ARC98[28]:D,9589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI1ARC98[28]:P,8930
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI1ARC98[28]:S,8426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI1ARC98[28]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI1ARC98[28]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[29]:A,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[29]:B,12677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[29]:C,6941
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[29]:D,6458
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[29]:Y,6458
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_valid_rd_1:A,-13443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_valid_rd_1:B,-13550
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_valid_rd_1:C,-13528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_valid_rd_1:Y,-13550
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_rd_ptr_fast[0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_rd_ptr_fast[0]:CLK,-13479
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_rd_ptr_fast[0]:D,15167
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_rd_ptr_fast[0]:Q,-13479
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_7:A,6516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_7:B,6419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_7:C,6424
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_7:Y,6419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[20]:CLK,14540
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[20]:D,10098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[20]:EN,6578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[20]:Q,14540
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_774_fast:A,11215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_774_fast:B,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_774_fast:Y,11215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[16]:A,8452
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[16]:B,-2356
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[16]:C,16721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[16]:D,15729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[16]:Y,-2356
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_exu_result_mux_sel_2[0]:A,5206
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_exu_result_mux_sel_2[0]:B,6408
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_exu_result_mux_sel_2[0]:C,5618
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_exu_result_mux_sel_2[0]:D,5724
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_exu_result_mux_sel_2[0]:Y,5206
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_7:A,2821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_7:B,2784
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_7:C,14323
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_7:D,14223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_7:Y,2784
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[20]:A,12275
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[20]:B,11870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[20]:C,-119
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[20]:D,-209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[20]:Y,-209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3_RNI5TFHD[16]:A,10993
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3_RNI5TFHD[16]:B,8502
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3_RNI5TFHD[16]:C,13279
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3_RNI5TFHD[16]:Y,8502
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_rd_op_retr:CLK,-10420
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_rd_op_retr:D,-12133
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_rd_op_retr:EN,-11508
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_rd_op_retr:Q,-10420
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[5]:CLK,13786
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[5]:D,12490
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[5]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[5]:Q,13786
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[5]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[30]:A,16909
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[30]:B,15164
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[30]:C,9892
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[30]:D,8880
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[30]:Y,8880
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[5]:A,15251
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[5]:B,16146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[5]:C,9480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[5]:D,14087
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[5]:Y,9480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][9]:CLK,2875
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][9]:D,-308
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][9]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][9]:Q,2875
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m4_i_m3_1_0_wmux[31]:A,985
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m4_i_m3_1_0_wmux[31]:B,781
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m4_i_m3_1_0_wmux[31]:C,1072
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m4_i_m3_1_0_wmux[31]:D,1023
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m4_i_m3_1_0_wmux[31]:Y,781
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_9:A,14890
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_9:B,14849
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_9:C,14804
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_9:D,14706
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_9:Y,14706
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[4]:A,10473
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[4]:B,10393
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[4]:C,9934
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[4]:D,3525
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[4]:Y,3525
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_4:A,-9436
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_4:B,-9386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_4:C,-8535
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_4:Y,-9436
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_pipe_lsu_op_retr_1_cZ[3]:A,-12133
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_pipe_lsu_op_retr_1_cZ[3]:B,-12205
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_pipe_lsu_op_retr_1_cZ[3]:C,17737
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_pipe_lsu_op_retr_1_cZ[3]:Y,-12205
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_14_0_RNO:A,1661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_14_0_RNO:B,1624
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_14_0_RNO:C,1409
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_14_0_RNO:Y,1409
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_1_2:A,-12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_1_2:B,-7163
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_1_2:C,-8751
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_1_2:Y,-12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_iv_0_RNIRHNRD:A,-5128
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_iv_0_RNIRHNRD:B,-12697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_iv_0_RNIRHNRD:C,5632
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_iv_0_RNIRHNRD:D,-4137
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_iv_0_RNIRHNRD:Y,-12697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][15]:CLK,2226
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][15]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][15]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][15]:Q,2226
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[4]:CLK,206
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[4]:D,10252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[4]:EN,5697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[4]:Q,206
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[4]:SLn,11215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[26]:A,14587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[26]:B,10299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[26]:C,10999
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[26]:D,9260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[26]:Y,9260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_expipe_req_ready_s_s:A,1876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_expipe_req_ready_s_s:B,-1449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_expipe_req_ready_s_s:C,390
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_expipe_req_ready_s_s:D,1780
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_expipe_req_ready_s_s:Y,-1449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[0]:A,382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[0]:B,345
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[0]:C,-873
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[0]:Y,-873
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][5]:CLK,2288
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][5]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][5]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][5]:Q,2288
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[24]:CLK,1518
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[24]:D,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[24]:EN,6547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[24]:Q,1518
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[8]:A,15121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[8]:B,15048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[8]:C,-2309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[8]:D,12990
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[8]:Y,-2309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_mux_sel_iv_RNO_0[1]:A,-5899
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_mux_sel_iv_RNO_0[1]:B,4976
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_mux_sel_iv_RNO_0[1]:Y,-5899
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIHIEA56[20]:B,8629
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIHIEA56[20]:C,9393
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIHIEA56[20]:CC,8443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIHIEA56[20]:D,9288
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIHIEA56[20]:P,8629
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIHIEA56[20]:S,8443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIHIEA56[20]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIHIEA56[20]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[7]:A,7391
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[7]:B,15574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[7]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[7]:Y,7391
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_RNI20OQ8:A,-8334
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_RNI20OQ8:B,-376
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_RNI20OQ8:Y,-8334
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_rd_ptr_0[0]:A,10950
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_rd_ptr_0[0]:B,17770
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_rd_ptr_0[0]:Y,10950
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[27]:A,5544
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[27]:B,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[27]:C,7195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[27]:D,6238
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[27]:Y,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_lm_0[3]:A,4091
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_lm_0[3]:B,16543
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_lm_0[3]:Y,4091
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_58:B,14645
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_58:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_58:P,14645
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_58:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_58:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[23]:A,10020
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[23]:B,8022
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[23]:C,9917
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[23]:Y,8022
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[1]:A,16967
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[1]:B,16959
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[1]:C,-6831
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[1]:D,5353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[1]:Y,-6831
FUNCTIONAL_OUTPUTS/led_pattern[6]:ALn,
FUNCTIONAL_OUTPUTS/led_pattern[6]:CLK,2048
FUNCTIONAL_OUTPUTS/led_pattern[6]:D,18610
FUNCTIONAL_OUTPUTS/led_pattern[6]:Q,2048
FUNCTIONAL_OUTPUTS/led_pattern[6]:SLn,18519
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4913:A,-675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4913:B,-719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4913:C,16
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4913:D,-708
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4913:Y,-719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[29]:A,9533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[29]:B,9472
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[29]:C,9245
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[29]:D,9150
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[29]:Y,9150
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[9]:A,15245
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[9]:B,16140
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[9]:C,10142
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[9]:D,14081
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[9]:Y,10142
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949:A,-1490
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949:B,-687
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949:C,-1345
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949:D,-1629
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949:Y,-1629
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][22]:CLK,2365
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][22]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][22]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][22]:Q,2365
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[12]:A,-2060
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[12]:B,-2097
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[12]:C,-2975
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[12]:Y,-2975
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[11]:A,17002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[11]:B,16971
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[11]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[11]:Y,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[5]:A,1209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[5]:B,2042
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[5]:Y,1209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/CFG_5:B,7819
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/CFG_5:C,8510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/CFG_5:D,16325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/CFG_5:IPB,7819
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/CFG_5:IPC,8510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/CFG_5:IPD,16325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[27]:A,10109
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[27]:B,8111
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[27]:C,10006
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[27]:Y,8111
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[64]:CLK,16896
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[64]:D,1786
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[64]:EN,-1012
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[64]:Q,16896
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[64]:SLn,-154
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIC6GCQO[43]:B,12705
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIC6GCQO[43]:C,11673
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIC6GCQO[43]:CC,11669
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIC6GCQO[43]:D,17177
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIC6GCQO[43]:P,11673
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIC6GCQO[43]:S,11669
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIC6GCQO[43]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIC6GCQO[43]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNID7GH4[1]:A,198
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNID7GH4[1]:B,161
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNID7GH4[1]:C,49
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNID7GH4[1]:Y,49
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_sn_m7_0_o3:A,9248
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_sn_m7_0_o3:B,8476
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_sn_m7_0_o3:C,8299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_sn_m7_0_o3:Y,8299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[28]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[28]:B,15808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[28]:C,14420
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[28]:Y,14420
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[8]:A,8242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[8]:B,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[8]:C,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[8]:D,16946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[8]:Y,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_2[1]:A,15697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_2[1]:B,13101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_2[1]:C,13035
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_2[1]:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_2[1]:D,15501
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_2[1]:P,13035
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_2[1]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_2[1]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[23]:CLK,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[23]:D,14446
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[23]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[23]:Q,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[5]:CLK,2042
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[5]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[5]:EN,12096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[5]:Q,2042
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4914_1:A,6678
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4914_1:B,6749
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4914_1:C,6522
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4914_1:D,6428
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4914_1:Y,6428
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4960_7:A,-527
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4960_7:B,-713
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4960_7:C,-1464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4960_7:D,-1598
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4960_7:Y,-1598
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[2]:A,10217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[2]:B,14578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[2]:C,11211
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[2]:Y,10217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[49]:A,11715
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[49]:B,16486
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[49]:C,16420
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[49]:Y,11715
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_5:A,-9262
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_5:B,-8522
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_5:C,-9404
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_5:D,-10307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_5:Y,-10307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_valid_2:A,-1848
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_valid_2:B,-12490
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_valid_2:C,-1770
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_valid_2:D,-1814
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_valid_2:Y,-12490
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.tdata2_sw_rd_sel_7:A,10098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.tdata2_sw_rd_sel_7:B,9328
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.tdata2_sw_rd_sel_7:C,10040
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.tdata2_sw_rd_sel_7:Y,9328
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_22_RNO:A,11198
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_22_RNO:Y,11198
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[6]:CLK,13795
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[6]:D,12444
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[6]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[6]:Q,13795
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[6]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[9]:A,11833
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[9]:B,10113
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[9]:C,7756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[9]:Y,7756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[25]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[25]:B,15808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[25]:C,14452
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[25]:Y,14452
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[19]:A,9949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[19]:B,7951
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[19]:C,9846
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[19]:Y,7951
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_7[7]:A,13673
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_7[7]:B,10352
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_7[7]:C,9255
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_7[7]:D,9051
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_7[7]:Y,9051
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][0]:CLK,6601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][0]:D,-139
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][0]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][0]:Q,6601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[30]:A,14246
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[30]:B,14209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[30]:C,13295
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[30]:D,13602
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[30]:Y,13295
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[42]:A,15338
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[42]:B,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[42]:C,16296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[42]:D,15601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[42]:Y,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[19]:A,6809
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[19]:B,10641
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[19]:C,7731
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[19]:Y,6809
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[14]:A,8218
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[14]:B,6638
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[14]:C,-67
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[14]:D,-2358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[14]:Y,-2358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[15]:CLK,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[15]:D,14581
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[15]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[15]:Q,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[0]:A,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[0]:B,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[0]:Y,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data[0]:A,13680
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data[0]:B,13649
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data[0]:C,10138
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data[0]:D,11567
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data[0]:Y,10138
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[51]:A,15262
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[51]:B,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[51]:C,16296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[51]:D,15601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[51]:Y,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_valid_0:A,13772
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_valid_0:B,13602
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_valid_0:C,12786
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_valid_0:D,11873
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_valid_0:Y,11873
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[13]:A,16562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[13]:B,14817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[13]:C,9545
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[13]:D,8533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[13]:Y,8533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[16]:A,14594
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[16]:B,14578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[16]:C,10966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[16]:D,10872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[16]:Y,10872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_read_gpr_rs1_ex.gen_rs1_exu_stall.un7_gpr_rs1_stall_exu_NE_0:A,-10852
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_read_gpr_rs1_ex.gen_rs1_exu_stall.un7_gpr_rs1_stall_exu_NE_0:B,-10889
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_read_gpr_rs1_ex.gen_rs1_exu_stall.un7_gpr_rs1_stall_exu_NE_0:C,-10973
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_read_gpr_rs1_ex.gen_rs1_exu_stall.un7_gpr_rs1_stall_exu_NE_0:D,-11040
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_read_gpr_rs1_ex.gen_rs1_exu_stall.un7_gpr_rs1_stall_exu_NE_0:Y,-11040
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[26]:A,7670
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[26]:B,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[26]:C,16041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[26]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[24]:A,7402
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[24]:B,7013
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[24]:C,7299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[24]:Y,7013
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[0]:CLK,15405
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[0]:D,10214
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[0]:EN,11117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[0]:Q,15405
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[0]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[23]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[23]:CLK,3214
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[23]:D,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[23]:Q,3214
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stopcount/gen_bit_reset.state_val[0]:CLK,14621
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stopcount/gen_bit_reset.state_val[0]:D,9817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stopcount/gen_bit_reset.state_val[0]:EN,6697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stopcount/gen_bit_reset.state_val[0]:Q,14621
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stopcount/gen_bit_reset.state_val[0]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_valid_rd:A,-12609
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_valid_rd:B,-12664
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_valid_rd:C,-13550
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_valid_rd:D,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_valid_rd:Y,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[11]:CLK,13831
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[11]:D,10036
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[11]:EN,5048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[11]:Q,13831
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[11]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[29]:A,13413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[29]:B,9174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[29]:C,8458
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[29]:D,8737
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[29]:Y,8458
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[22]:A,9024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[22]:B,7122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[22]:C,13413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[22]:D,13199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[22]:Y,7122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_1:CC[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_1:CC[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_1:CC[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_1:CC[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_1:CC[4],11967
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_1:CI,11967
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_1:P[0],13142
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_1:P[1],13092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_1:P[2],13172
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_1:P[3],13342
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_1:P[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_1:Y3A[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_1:Y3A[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_1:Y3A[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_1:Y3A[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_1:Y3A[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_1:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_1:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_1:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_1:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14[0]_CC_1:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_20:A,-3561
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_20:B,-3095
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_20:C,-2344
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_20:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_20:D,-2436
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_20:P,-3561
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_20:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_20:Y3A,-3045
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_6_N_2L1:A,-5227
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_6_N_2L1:B,-3884
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_6_N_2L1:Y,-5227
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[23]:A,9217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[23]:B,13380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[23]:C,7829
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[23]:D,8737
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[23]:Y,7829
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[13]:A,15775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[13]:B,15742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[13]:C,10157
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[13]:D,7821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[13]:Y,7821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/ahb_st_RNO[0]:A,17854
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/ahb_st_RNO[0]:B,-3482
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/ahb_st_RNO[0]:C,-3557
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/ahb_st_RNO[0]:Y,-3557
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[3]:CLK,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[3]:D,10662
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[3]:EN,-13015
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[3]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[3]:SLn,-12088
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_cry[2]:B,16563
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_cry[2]:CC,16729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_cry[2]:P,16563
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_cry[2]:S,16729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_cry[2]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_cry[2]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8[24]:A,12061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8[24]:B,12413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8[24]:Y,12061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO_0[0]:A,4797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO_0[0]:B,5497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO_0[0]:C,-5268
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO_0[0]:Y,-5268
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[7]:A,8379
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[7]:B,8060
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[7]:C,6856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[7]:Y,6856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[23]:A,17122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[23]:B,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[23]:C,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[23]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[22]:A,10223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[22]:B,14584
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[22]:C,11061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[22]:Y,10223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[11]:A,2907
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[11]:B,3916
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[11]:Y,2907
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[23]:A,14524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[23]:B,12061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[23]:C,804
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[23]:D,762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[23]:Y,762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_update_result_reg:A,-1012
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_update_result_reg:B,15140
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_update_result_reg:Y,-1012
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_18:A,12515
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_18:B,14434
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_18:C,12415
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_18:Y,12415
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_hword_high_only_req[0]:CLK,-1582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_hword_high_only_req[0]:D,-879
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_hword_high_only_req[0]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_hword_high_only_req[0]:Q,-1582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs2_rd_valid.m15:A,7456
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs2_rd_valid.m15:B,7366
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs2_rd_valid.m15:C,6558
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs2_rd_valid.m15:D,6383
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs2_rd_valid.m15:Y,6383
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3_0[8]:A,10115
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3_0[8]:B,10896
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3_0[8]:Y,10115
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[2]:CLK,15355
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[2]:D,9521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[2]:EN,11117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[2]:Q,15355
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[2]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI6SVIU[9]:A,1515
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI6SVIU[9]:B,665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI6SVIU[9]:C,2282
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI6SVIU[9]:Y,665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_7_0_RNO:A,1061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_7_0_RNO:B,1024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_7_0_RNO:C,809
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_7_0_RNO:Y,809
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[20]:CLK,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[20]:D,11370
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[20]:EN,-12966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[20]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[20]:SLn,-12088
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[2]:A,8851
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[2]:B,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[2]:C,9370
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[2]:Y,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stopcount/gen_bit_reset.state_val_12_u[0]:A,9817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stopcount/gen_bit_reset.state_val_12_u[0]:B,10164
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stopcount/gen_bit_reset.state_val_12_u[0]:Y,9817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[27]:A,14599
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[27]:B,14583
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[27]:C,10969
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[27]:D,10875
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[27]:Y,10875
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[28]:A,13294
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[28]:B,8378
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[28]:C,15050
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[28]:D,12994
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[28]:Y,8378
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIGFH9P[16]:A,-1229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIGFH9P[16]:B,-2101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIGFH9P[16]:C,-456
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIGFH9P[16]:Y,-2101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_20:A,15497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_20:B,15443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_20:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_20:P,15443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_20:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_20:Y3A,15493
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[23]:A,2199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[23]:B,3214
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[23]:Y,2199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[29]:CLK,376
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[29]:D,16783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[29]:EN,12162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[29]:Q,376
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_12:A,-3668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_12:B,-3202
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_12:C,-2438
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_12:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_12:D,-2543
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_12:P,-3668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_12:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_12:Y3A,-3189
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_lsu_op_ex[2]:CLK,1356
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_lsu_op_ex[2]:D,-12690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_lsu_op_ex[2]:EN,-11988
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_lsu_op_ex[2]:Q,1356
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_47:A,15757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_47:B,15697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_47:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_47:P,15697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_47:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_47:Y3A,15747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.un291_rv32i_dec_sw_csr_wr_op:A,5723
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.un291_rv32i_dec_sw_csr_wr_op:B,5737
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.un291_rv32i_dec_sw_csr_wr_op:Y,5723
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[2]:A,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[2]:B,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[2]:C,9424
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[2]:D,9291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[2]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[7]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[7]:CLK,3274
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[7]:D,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[7]:Q,3274
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m_1[6]:A,6302
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m_1[6]:B,4856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m_1[6]:C,7148
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m_1[6]:D,7093
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m_1[6]:Y,4856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[26]:A,-1054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[26]:B,14496
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[26]:C,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[26]:D,-6966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[26]:Y,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_14:A,3562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_14:B,14292
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_14:C,4303
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_14:D,4303
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_14:Y,3562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[4]:A,-837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[4]:B,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[4]:C,14469
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[4]:Y,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[17]:CLK,11273
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[17]:EN,3242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[17]:Q,11273
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[17]:SLn,4615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[14]:CLK,14849
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[14]:D,16466
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[14]:Q,14849
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[14]:SLn,
FUNCTIONAL_OUTPUTS/led_pattern[4]:ALn,
FUNCTIONAL_OUTPUTS/led_pattern[4]:CLK,2048
FUNCTIONAL_OUTPUTS/led_pattern[4]:D,18610
FUNCTIONAL_OUTPUTS/led_pattern[4]:Q,2048
FUNCTIONAL_OUTPUTS/led_pattern[4]:SLn,18519
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr[1]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr[1]:CLK,16708
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr[1]:D,-1582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr[1]:Q,16708
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_3_RNILLVFV1:A,-10791
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_3_RNILLVFV1:B,-11683
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_3_RNILLVFV1:C,-10925
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_3_RNILLVFV1:D,-12690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_3_RNILLVFV1:Y,-12690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2:A,2298
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2:B,2308
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2:C,1386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2:D,-1449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2:Y,-1449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2125.rv32c_dec_mnemonic2125_2_0:A,5113
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2125.rv32c_dec_mnemonic2125_2_0:B,5808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2125.rv32c_dec_mnemonic2125_2_0:Y,5113
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_s[6]:A,11920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_s[6]:B,12464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_s[6]:C,14459
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_s[6]:D,13358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_s[6]:Y,11920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[24]:CLK,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[24]:D,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[24]:Q,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[24]:SLn,12296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0:A,10050
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0:B,9674
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0:C,9628
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0:D,9866
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0:P,9628
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux:A,13485
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux:B,13447
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux:C,3728
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux:D,3459
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux:Y,3459
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_timer/interrupt_capture_reg:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_timer/interrupt_capture_reg:CLK,-8377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_timer/interrupt_capture_reg:D,16074
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_timer/interrupt_capture_reg:EN,9820
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_timer/interrupt_capture_reg:Q,-8377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO_1[2]:A,5762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO_1[2]:B,-5165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO_1[2]:C,7201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO_1[2]:D,6296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO_1[2]:Y,-5165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[7]:A,11528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[7]:B,11651
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[7]:C,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[7]:D,8634
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[7]:Y,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[55]:A,11777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[55]:B,16547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[55]:C,16481
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[55]:Y,11777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_is_subsys_hart_soft_reg_0_a2_5_a2_0:A,1109
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_is_subsys_hart_soft_reg_0_a2_5_a2_0:B,1032
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_is_subsys_hart_soft_reg_0_a2_5_a2_0:C,792
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_is_subsys_hart_soft_reg_0_a2_5_a2_0:D,-147
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_is_subsys_hart_soft_reg_0_a2_5_a2_0:Y,-147
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[10]:A,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[10]:B,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[10]:C,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[10]:D,720
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[10]:Y,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[19]:A,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[19]:B,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[19]:C,15209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[19]:Y,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[26]:A,9357
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[26]:B,11394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[26]:Y,9357
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[17]:CLK,-3024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[17]:D,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[17]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[17]:Q,-3024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[17]:SLn,-3470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[8]:A,6414
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[8]:B,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[8]:C,10509
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[8]:D,5334
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[8]:Y,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[13]:A,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[13]:B,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[13]:C,15209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[13]:Y,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/alloc_ld_req_buff_addr_misalign_iv:A,2824
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/alloc_ld_req_buff_addr_misalign_iv:B,3119
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/alloc_ld_req_buff_addr_misalign_iv:C,-459
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/alloc_ld_req_buff_addr_misalign_iv:D,-447
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/alloc_ld_req_buff_addr_misalign_iv:Y,-459
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[20]:A,7783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[20]:B,6903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[20]:C,7056
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78[20]:Y,6903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a3[0]:A,7336
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a3[0]:B,8034
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a3[0]:C,5659
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a3[0]:D,7172
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a3[0]:Y,5659
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[25]:A,14599
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[25]:B,14583
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[25]:C,10970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[25]:D,10876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[25]:Y,10876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2119_1:A,2814
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2119_1:B,2896
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2119_1:C,2757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2119_1:Y,2757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[4]:A,11089
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[4]:B,10142
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[4]:C,14474
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[4]:Y,10142
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[26]:CLK,-2410
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[26]:D,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[26]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[26]:Q,-2410
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/R_DATA_6_inst:CLK,-2837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/R_DATA_6_inst:D,16312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/R_DATA_6_inst:Q,-2837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/R_DATA_6_inst:SLn,16775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_38:A,7429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_38:B,6419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_38:C,6331
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_38:D,5455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_38:Y,5455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[6]:A,11279
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[6]:B,822
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[6]:C,-2228
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[6]:Y,-2228
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_3_0:A,12
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_3_0:B,1664
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_3_0:C,778
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_3_0:CC,1109
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_3_0:P,12
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_3_0:S,1109
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_3_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_3_0:Y3A,792
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_3_1:A,-10479
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_3_1:B,-1498
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_3_1:C,-5309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_3_1:Y,-10479
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/ifu_expipe_req_branch_excpt_req_fenci:A,889
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/ifu_expipe_req_branch_excpt_req_fenci:B,3586
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/ifu_expipe_req_branch_excpt_req_fenci:Y,889
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0_0[1]:A,13684
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0_0[1]:B,13652
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0_0[1]:C,10038
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0_0[1]:D,10752
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0_0[1]:Y,10038
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[20]:A,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[20]:B,13325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[20]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[20]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_RNICVJ872:A,-11369
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_RNICVJ872:B,17821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_RNICVJ872:C,10691
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_RNICVJ872:Y,-11369
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33[6]:A,9299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33[6]:B,7315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33[6]:C,9200
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33[6]:Y,7315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[6]:A,10148
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[6]:B,9480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[6]:C,14487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[6]:D,10986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[6]:Y,9480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_8_inst:CLK,-2344
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_8_inst:D,16318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_8_inst:Q,-2344
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_8_inst:SLn,16763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_result212_3_i_0:A,-5227
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_result212_3_i_0:B,-6497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_result212_3_i_0:C,-12751
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_result212_3_i_0:D,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_result212_3_i_0:Y,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_interrupt/gen_bit_reset.state_val_838:A,10471
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_interrupt/gen_bit_reset.state_val_838:B,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_interrupt/gen_bit_reset.state_val_838:Y,10471
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/utime_rd_data[12]:A,10221
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/utime_rd_data[12]:B,13644
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/utime_rd_data[12]:Y,10221
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[14]:A,2518
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[14]:B,1670
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[14]:C,2421
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[14]:Y,1670
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[25]:CLK,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[25]:D,14452
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[25]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[25]:Q,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_i_access_mem_error_ex:CLK,-10316
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_i_access_mem_error_ex:D,10684
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_i_access_mem_error_ex:EN,-12914
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_i_access_mem_error_ex:Q,-10316
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_i_access_mem_error_ex:SLn,-12088
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_7_inst:CLK,-3125
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_7_inst:D,16317
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_7_inst:Q,-3125
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_7_inst:SLn,16775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_instr_decoded_3:A,2922
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_instr_decoded_3:B,2214
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_instr_decoded_3:C,-4982
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_instr_decoded_3:Y,-4982
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr_1:A,-10858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr_1:B,-12674
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr_1:C,-10679
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr_1:D,-11301
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr_1:Y,-12674
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[29]:A,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[29]:B,-2533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[29]:C,16721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[29]:D,15729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[29]:Y,-2533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[10]:A,17858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[10]:B,10005
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[10]:C,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[10]:Y,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][19]:CLK,2374
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][19]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][19]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][19]:Q,2374
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[5]:A,-1741
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[5]:B,1845
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[5]:C,-222
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[5]:Y,-1741
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO_0[3]:A,8893
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO_0[3]:B,9710
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO_0[3]:C,-5231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO_0[3]:D,6407
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO_0[3]:Y,-5231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[10]:CLK,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[10]:D,-2305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[10]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[10]:Q,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[10]:SLn,4675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[10]:A,14578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[10]:B,14530
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[10]:C,11004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[10]:D,10883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[10]:Y,10883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[14]:CLK,-2513
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[14]:D,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[14]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[14]:Q,-2513
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[31]:CLK,-2849
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[31]:D,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[31]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[31]:Q,-2849
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_sw_csr_rd_op_cnst_1:A,-1699
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_sw_csr_rd_op_cnst_1:B,-1730
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_sw_csr_rd_op_cnst_1:Y,-1730
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_valid_iv_0:A,-1129
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_valid_iv_0:B,-984
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_valid_iv_0:C,-12494
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_valid_iv_0:D,-11189
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_valid_iv_0:Y,-12494
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_operand0_mux_sel_0_.m13_e:A,5964
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_operand0_mux_sel_0_.m13_e:B,3925
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_operand0_mux_sel_0_.m13_e:C,6594
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_operand0_mux_sel_0_.m13_e:D,6462
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_operand0_mux_sel_0_.m13_e:Y,3925
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_state[1][1]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_state[1][1]:CLK,-11695
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_state[1][1]:D,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_state[1][1]:EN,-6315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_state[1][1]:Q,-11695
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI7F4BJ[17]:A,2392
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI7F4BJ[17]:B,2359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI7F4BJ[17]:C,1940
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI7F4BJ[17]:D,2013
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI7F4BJ[17]:Y,1940
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[11]:CLK,-3067
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[11]:D,-4471
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[11]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[11]:Q,-3067
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[11]:SLn,-3470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_15:A,-12838
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_15:B,-12881
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_15:C,-12929
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_15:D,-13034
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_15:Y,-13034
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[24]:A,34
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[24]:B,-966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[24]:C,922
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[24]:Y,-966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2119:A,2791
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2119:B,2733
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2119:C,2718
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2119:D,2488
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2119:Y,2488
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_29:A,14055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_29:B,14022
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_29:C,13956
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_29:D,13914
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_29:Y,13914
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data[2]:A,12102
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data[2]:B,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data[2]:C,10016
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data[2]:D,8512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data[2]:Y,8512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI7H6BJ[26]:A,2419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI7H6BJ[26]:B,2386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI7H6BJ[26]:C,1967
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI7H6BJ[26]:D,2040
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI7H6BJ[26]:Y,1967
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr[0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr[0]:CLK,16284
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr[0]:D,-1582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr[0]:Q,16284
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[0]:CLK,14839
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[0]:D,15935
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[0]:Q,14839
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_sel_iv:A,5747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_sel_iv:B,7156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_sel_iv:C,-5121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_sel_iv:D,-4424
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_sel_iv:Y,-5121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[13]:A,7964
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[13]:B,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[13]:C,7861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[13]:Y,7861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[61]:CLK,12321
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[61]:D,1831
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[61]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[61]:Q,12321
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[61]:SLn,-313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un29_next_quotient_2:A,16010
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un29_next_quotient_2:B,15981
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un29_next_quotient_2:Y,15981
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[4]:A,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[4]:B,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[4]:C,15209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[4]:Y,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO_0[1]:A,7185
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO_0[1]:B,5661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO_0[1]:C,5482
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO_0[1]:D,-5312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO_0[1]:Y,-5312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[21]:A,12151
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[21]:B,12097
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[21]:C,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[21]:Y,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[24]:A,11012
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[24]:B,13760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[24]:C,10295
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[24]:Y,10295
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[17]:A,9024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[17]:B,6397
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[17]:C,13413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[17]:D,13199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[17]:Y,6397
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[1]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[1]:CLK,13582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[1]:D,-6865
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[1]:EN,-5440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[1]:Q,13582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un7_cpu_d_resp_error_rd_3_1:A,-13448
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un7_cpu_d_resp_error_rd_3_1:B,-13479
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un7_cpu_d_resp_error_rd_3_1:C,-13539
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un7_cpu_d_resp_error_rd_3_1:Y,-13539
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIIF3SG[24]:A,1288
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIIF3SG[24]:B,1251
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIIF3SG[24]:C,340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIIF3SG[24]:D,654
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIIF3SG[24]:Y,340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un5_alu_op_sel_ex_cZ[2]:A,-9777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un5_alu_op_sel_ex_cZ[2]:B,-6173
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un5_alu_op_sel_ex_cZ[2]:Y,-9777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[23]:A,14578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[23]:B,11246
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[23]:C,10116
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[23]:D,9945
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[23]:Y,9945
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid39:A,-10639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid39:B,-10680
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid39:C,-10720
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid39:D,-10803
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid39:Y,-10803
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4956_3:A,212
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4956_3:B,146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4956_3:C,81
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4956_3:D,-24
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4956_3:Y,-24
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[23]:CLK,14524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[23]:D,-2482
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[23]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[23]:Q,14524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[23]:SLn,4675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[17]:A,8711
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[17]:B,9289
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[17]:C,8608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[17]:Y,8608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.trigger_debug_enter_pending:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.trigger_debug_enter_pending:CLK,-9824
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.trigger_debug_enter_pending:D,8668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.trigger_debug_enter_pending:EN,-3384
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.trigger_debug_enter_pending:Q,-9824
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[4]:CLK,-10929
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[4]:D,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[4]:EN,-11601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[4]:Q,-10929
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[4]:SLn,17661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[9]:A,17002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[9]:B,16971
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[9]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[9]:Y,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1_valid_u:A,-3861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1_valid_u:B,-3669
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1_valid_u:C,-12841
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1_valid_u:D,-4031
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1_valid_u:Y,-12841
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[7]:A,8662
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[7]:B,8601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[7]:C,8374
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[7]:D,8264
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[7]:Y,8264
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_alu_op_sel_ex_2[3]:A,7350
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_alu_op_sel_ex_2[3]:B,6595
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_alu_op_sel_ex_2[3]:C,-4093
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_alu_op_sel_ex_2[3]:Y,-4093
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_4_RNO_0:A,8548
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_4_RNO_0:B,-2460
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_4_RNO_0:C,9208
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_4_RNO_0:D,8406
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_4_RNO_0:Y,-2460
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[7]:A,-1722
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[7]:B,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[7]:C,15209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[7]:Y,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[0]:A,-873
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[0]:B,-948
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[0]:C,-1112
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[0]:D,-1920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[0]:Y,-1920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[4]:A,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[4]:B,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[4]:C,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[4]:D,720
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[4]:Y,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4950_0:A,5711
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4950_0:B,5663
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4950_0:C,4854
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4950_0:Y,4854
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNIFFH8N2[14]:B,17609
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNIFFH8N2[14]:CC,16466
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNIFFH8N2[14]:P,17609
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNIFFH8N2[14]:S,16466
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNIFFH8N2[14]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNIFFH8N2[14]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[7]:CLK,1059
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[7]:D,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[7]:EN,6547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[7]:Q,1059
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[8]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[8]:CLK,3798
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[8]:D,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[8]:Q,3798
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[11]:A,1428
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[11]:B,2261
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[11]:Y,1428
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4955:A,3775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4955:B,3963
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4955:C,3651
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4955:Y,3651
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_resp_addr_align[0]:A,10443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_resp_addr_align[0]:B,10406
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_resp_addr_align[0]:C,10282
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_resp_addr_align[0]:Y,10282
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4927_RNIDNHIF:A,6398
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4927_RNIDNHIF:B,6510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4927_RNIDNHIF:C,-5127
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4927_RNIDNHIF:D,6150
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4927_RNIDNHIF:Y,-5127
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[26]:A,15392
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[26]:B,1752
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[26]:C,762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[26]:D,-2506
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[26]:Y,-2506
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.awe2:A,12199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.awe2:B,16708
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.awe2:Y,12199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_soft_reset_reg/gen_bit_reset.state_val_1[0]:A,7874
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_soft_reset_reg/gen_bit_reset.state_val_1[0]:B,-590
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_soft_reset_reg/gen_bit_reset.state_val_1[0]:C,17766
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_soft_reset_reg/gen_bit_reset.state_val_1[0]:D,17705
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_soft_reset_reg/gen_bit_reset.state_val_1[0]:Y,-590
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4956_5:A,-746
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4956_5:B,87
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4956_5:C,-1726
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4956_5:D,-799
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4956_5:Y,-1726
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/CFG_3:B,7821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/CFG_3:C,7747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/CFG_3:D,16333
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/CFG_3:IPB,7821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/CFG_3:IPC,7747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/CFG_3:IPD,16333
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31_1[16]:A,8613
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31_1[16]:B,8809
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31_1[16]:C,8515
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31_1[16]:D,9053
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31_1[16]:Y,8515
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI48SMH1[4]:B,6562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI48SMH1[4]:C,11323
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI48SMH1[4]:CC,6754
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI48SMH1[4]:D,11229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI48SMH1[4]:P,6562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI48SMH1[4]:S,6754
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI48SMH1[4]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI48SMH1[4]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIAFJ4U1[5]:B,6502
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIAFJ4U1[5]:C,11263
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIAFJ4U1[5]:CC,6703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIAFJ4U1[5]:D,11169
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIAFJ4U1[5]:P,6502
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIAFJ4U1[5]:S,6703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIAFJ4U1[5]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIAFJ4U1[5]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[1]:CLK,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[1]:D,-1873
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[1]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[1]:Q,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[1]:SLn,4675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI1Q53021[58]:B,12869
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI1Q53021[58]:C,11837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI1Q53021[58]:CC,11540
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI1Q53021[58]:D,17341
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI1Q53021[58]:P,11837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI1Q53021[58]:S,11540
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI1Q53021[58]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI1Q53021[58]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/branch_req_no_fence_i:A,186
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/branch_req_no_fence_i:B,12730
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/branch_req_no_fence_i:Y,186
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[24]:A,15251
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[24]:B,16146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[24]:C,9260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[24]:D,14087
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[24]:Y,9260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_75:A,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_75:B,-3023
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_75:C,-3071
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_75:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_75:D,-2787
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_75:P,-3071
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_75:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_75:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_3:A,15364
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_3:B,15310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_3:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_3:P,15310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_3:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_3:Y3A,15318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv[1]:A,7380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv[1]:B,9857
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv[1]:C,5582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv[1]:D,6419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv[1]:Y,5582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_8[0]:A,15768
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_8[0]:B,13178
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_8[0]:C,13112
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_8[0]:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_8[0]:D,15572
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_8[0]:P,13112
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_8[0]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_8[0]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[12]:A,17503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[12]:B,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[12]:C,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[12]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_6_RNO:A,11058
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_6_RNO:Y,11058
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_14_RNO:A,-2340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_14_RNO:B,9765
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_14_RNO:C,-1652
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_14_RNO:Y,-2340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[3]:A,17858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[3]:B,10215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[3]:C,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[3]:Y,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_1:A,10937
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_1:B,12140
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_1:C,12898
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_1:CC,11508
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_1:D,12799
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_1:P,10937
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_1:S,11508
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_1:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_1:Y3A,12219
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_hit/gen_bit_reset.state_val_RNO[0]:A,5973
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_hit/gen_bit_reset.state_val_RNO[0]:B,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_hit/gen_bit_reset.state_val_RNO[0]:C,15919
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_hit/gen_bit_reset.state_val_RNO[0]:Y,5973
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[25]:A,15102
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[25]:B,9480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[25]:C,16858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[25]:D,14819
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[25]:Y,9480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[2]:CLK,-12679
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[2]:D,13194
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[2]:EN,-6943
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[2]:Q,-12679
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]_RNI1EEUI[5]:A,2288
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]_RNI1EEUI[5]:B,2255
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]_RNI1EEUI[5]:C,1836
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]_RNI1EEUI[5]:D,1909
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]_RNI1EEUI[5]:Y,1836
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[2]:CLK,952
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[2]:D,10993
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[2]:EN,6487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[2]:Q,952
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[2]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[9]:A,1421
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[9]:B,1312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[9]:C,457
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[9]:D,-784
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[9]:Y,-784
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[28]:A,12275
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[28]:B,11870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[28]:C,-119
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[28]:D,-209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[28]:Y,-209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[17]:A,-1054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[17]:B,14573
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[17]:C,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[17]:D,-6966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[17]:Y,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_57:B,14676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_57:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_57:P,14676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_57:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_57:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[39]:A,15364
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[39]:B,16344
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[39]:C,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[39]:D,15601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[39]:Y,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIA3H9E[10]:A,1600
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIA3H9E[10]:B,1563
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIA3H9E[10]:C,655
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIA3H9E[10]:D,962
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIA3H9E[10]:Y,655
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr_4_0[0]:A,11733
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr_4_0[0]:B,-1582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr_4_0[0]:C,16965
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr_4_0[0]:D,16915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr_4_0[0]:Y,-1582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_3_RNISVK7I:A,-764
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_3_RNISVK7I:B,-1761
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_3_RNISVK7I:C,-2542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_3_RNISVK7I:D,-1920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_3_RNISVK7I:Y,-2542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4952_1:A,4781
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4952_1:B,4690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4952_1:C,5447
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4952_1:D,5392
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4952_1:Y,4690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_28_RNO_0:A,8769
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_28_RNO_0:B,-2239
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_28_RNO_0:C,9429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_28_RNO_0:D,8426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_28_RNO_0:Y,-2239
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_ext_sys_irq[0].gen_ext_sys_irq_bit.u_csr_gpr_state_reg_ie_mextsysie/gen_bit_no_reset.state_val[0]:CLK,-533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_ext_sys_irq[0].gen_ext_sys_irq_bit.u_csr_gpr_state_reg_ie_mextsysie/gen_bit_no_reset.state_val[0]:D,10789
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_ext_sys_irq[0].gen_ext_sys_irq_bit.u_csr_gpr_state_reg_ie_mextsysie/gen_bit_no_reset.state_val[0]:EN,6734
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_ext_sys_irq[0].gen_ext_sys_irq_bit.u_csr_gpr_state_reg_ie_mextsysie/gen_bit_no_reset.state_val[0]:Q,-533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_op_sel_1_0_.m6:A,7436
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_op_sel_1_0_.m6:B,7382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_op_sel_1_0_.m6:C,5631
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_op_sel_1_0_.m6:Y,5631
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI035951[3]:B,6529
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI035951[3]:C,11290
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI035951[3]:CC,6929
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI035951[3]:D,11196
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI035951[3]:P,6529
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI035951[3]:S,6929
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI035951[3]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI035951[3]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[1]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[1]:B,17821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[1]:Y,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/start_div:A,-7128
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/start_div:B,-12494
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/start_div:C,-11828
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/start_div:Y,-12494
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[5]:A,8280
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[5]:B,7961
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[5]:C,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[5]:Y,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mie/gen_bit_reset.state_val_850:A,10529
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mie/gen_bit_reset.state_val_850:B,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mie/gen_bit_reset.state_val_850:Y,10529
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[25]:A,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[25]:B,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[25]:C,9480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[25]:D,9291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[25]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4914:A,6564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4914:B,5835
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4914:C,6428
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4914:Y,5835
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_valid[0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_valid[0]:CLK,72
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_valid[0]:D,-7716
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_valid[0]:Q,72
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg_Z[0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg_Z[0]:CLK,-7777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg_Z[0]:D,18564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg_Z[0]:EN,14022
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg_Z[0]:Q,-7777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[19]:A,14602
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[19]:B,14584
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[19]:C,10970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[19]:D,10876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[19]:Y,10876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2122:A,3038
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2122:B,2779
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2122:C,2722
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2122:D,2784
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2122:Y,2722
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_iv:A,7193
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_iv:B,-5055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_iv:C,-5268
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_iv:Y,-5268
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4955_0:A,3993
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4955_0:B,3945
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4955_0:C,3868
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4955_0:D,3775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4955_0:Y,3775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[16]:CLK,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[16]:D,-2356
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[16]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[16]:Q,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[16]:SLn,4675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match[0]:A,11967
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match[0]:B,-3252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match[0]:C,16848
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match[0]:Y,-3252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[29]:A,12709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[29]:B,12664
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[29]:C,9155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[29]:D,9793
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[29]:Y,9155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[1]:A,7393
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[1]:B,7070
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[1]:C,5353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[1]:Y,5353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[23]:A,790
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[23]:B,582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[23]:C,872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[23]:D,828
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[23]:Y,582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[8]:CLK,13783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[8]:D,10992
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[8]:EN,6578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[8]:Q,13783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[28]:A,10252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[28]:B,15574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[28]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[28]:Y,10252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[27]:A,7665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[27]:B,-2453
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[27]:C,16721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[27]:D,15729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[27]:Y,-2453
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[9]:A,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[9]:B,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[9]:C,10142
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[9]:D,9291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[9]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_12_0:A,8453
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_12_0:B,17186
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_12_0:C,10216
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_12_0:CC,8613
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_12_0:D,16333
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_12_0:P,8453
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_12_0:S,8613
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_12_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_12_0:Y3A,10294
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[36]:CLK,14414
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[36]:D,11809
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[36]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[36]:Q,14414
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[36]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_30_0_RNO:A,1955
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_30_0_RNO:B,1918
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_30_0_RNO:C,1703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_30_0_RNO:Y,1703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[6]:CLK,-3160
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[6]:D,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[6]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[6]:Q,-3160
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[6]:SLn,-3470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[22]:CLK,1173
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[22]:D,16783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[22]:EN,12096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[22]:Q,1173
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_10_RNO:A,-2376
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_10_RNO:B,9729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_10_RNO:C,-1688
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_10_RNO:Y,-2376
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[21]:CLK,13769
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[21]:D,10252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[21]:EN,5048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[21]:Q,13769
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[21]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stepie/gen_bit_reset.state_val_12_u[0]:A,9817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stepie/gen_bit_reset.state_val_12_u[0]:B,10005
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stepie/gen_bit_reset.state_val_12_u[0]:Y,9817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_13:A,-12368
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_13:B,-12409
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_13:C,-12454
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_13:D,-12552
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_13:Y,-12552
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_1[4]:A,9736
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_1[4]:B,9699
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_1[4]:C,7839
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_1[4]:D,8526
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_1[4]:Y,7839
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m22_1_0:A,5699
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m22_1_0:B,5624
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m22_1_0:C,5615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m22_1_0:D,5482
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m22_1_0:Y,5482
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[25]:A,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[25]:B,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[25]:Y,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_o5[1]:A,4809
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_o5[1]:B,4797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_o5[1]:Y,4797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[18]:CLK,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[18]:D,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[18]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[18]:Q,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][0]:CLK,7445
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][0]:D,-139
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][0]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][0]:Q,7445
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_tz[5]:A,6414
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_tz[5]:B,7314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_tz[5]:C,6548
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_tz[5]:Y,6414
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[31]:A,10174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[31]:B,11394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[31]:Y,10174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs1_rd_sel_0_iv_0_tz[3]:A,6386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs1_rd_sel_0_iv_0_tz[3]:B,5521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs1_rd_sel_0_iv_0_tz[3]:C,6473
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs1_rd_sel_0_iv_0_tz[3]:Y,5521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_rs1_rd_hzd_1:A,-7595
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_rs1_rd_hzd_1:B,-7638
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_rs1_rd_hzd_1:C,-7726
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_rs1_rd_hzd_1:D,-7831
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_rs1_rd_hzd_1:Y,-7831
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[22]:A,-1962
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[22]:B,-1999
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[22]:C,-2877
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[22]:Y,-2877
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr_0_a2_1:A,-10127
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr_0_a2_1:B,-10679
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr_0_a2_1:C,-9132
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr_0_a2_1:D,-10189
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr_0_a2_1:Y,-10679
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_trig_pipe_reg_de_ex.de_ex_pipe_trigger_ex[0]:CLK,-10206
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_trig_pipe_reg_de_ex.de_ex_pipe_trigger_ex[0]:D,-2346
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_trig_pipe_reg_de_ex.de_ex_pipe_trigger_ex[0]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_trig_pipe_reg_de_ex.de_ex_pipe_trigger_ex[0]:Q,-10206
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic847_12:A,5616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic847_12:B,5552
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic847_12:C,4714
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic847_12:Y,4714
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_8_0:A,8528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_8_0:B,17256
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_8_0:C,10291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_8_0:CC,8681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_8_0:D,16408
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_8_0:P,8528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_8_0:S,8681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_8_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_8_0:Y3A,10292
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_10:A,11094
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_10:B,12297
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_10:C,13061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_10:CC,11202
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_10:D,12956
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_10:P,11094
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_10:S,11202
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_10:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_10:Y3A,12346
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_valid_6_i_0_a2_0_2:A,-2676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_valid_6_i_0_a2_0_2:B,-2713
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_valid_6_i_0_a2_0_2:Y,-2713
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0:A,-3772
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0:B,-3306
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0:C,-2553
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0:D,-2647
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0:P,-3772
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0:Y3A,-3293
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[3]:A,8881
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[3]:B,8826
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[3]:C,8599
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[3]:D,8483
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[3]:Y,8483
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[26]:A,7195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[26]:B,9766
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[26]:Y,7195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIK24L64[7]:B,16975
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIK24L64[7]:C,12103
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIK24L64[7]:CC,12409
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIK24L64[7]:D,16871
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIK24L64[7]:P,12103
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIK24L64[7]:S,12409
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIK24L64[7]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIK24L64[7]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[6]:A,8525
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[6]:B,6785
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[6]:C,13667
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[6]:D,11659
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[6]:Y,6785
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[26]:A,3525
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[26]:B,11475
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[26]:C,4291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[26]:Y,3525
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[17]:A,15764
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[17]:B,15731
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[17]:C,10146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[17]:D,8496
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[17]:Y,8496
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_22_0:A,8662
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_22_0:B,17395
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_22_0:C,10424
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_22_0:CC,8503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_22_0:D,16542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_22_0:P,8662
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_22_0:S,8503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_22_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_22_0:Y3A,10481
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[30]:CLK,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[30]:D,11336
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[30]:EN,-12949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[30]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[30]:SLn,-12088
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[21]:A,17503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[21]:B,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[21]:C,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[21]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[29]:A,6606
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[29]:B,4233
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[29]:C,3380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[29]:D,-11303
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[29]:Y,-11303
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_27:A,-3487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_27:B,-3021
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_27:C,-2257
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_27:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_27:D,-2362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_27:P,-3487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_27:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_27:Y3A,-3012
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[21]:CLK,14402
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[21]:D,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[21]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[21]:Q,14402
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs2_rd_hzd_3:A,-7692
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs2_rd_hzd_3:B,-7753
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs2_rd_hzd_3:C,-8745
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs2_rd_hzd_3:D,-8787
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs2_rd_hzd_3:Y,-8787
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[19]:CLK,1211
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[19]:D,16783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[19]:EN,12162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[19]:Q,1211
LED_PATTERN_obuf[3]/U_IOTRI:D,2048
LED_PATTERN_obuf[3]/U_IOTRI:DOUT,2048
LED_PATTERN_obuf[3]/U_IOTRI:EOUT,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand1_mux_sel_1_iv_RNO_0[1]:A,7408
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand1_mux_sel_1_iv_RNO_0[1]:B,7364
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand1_mux_sel_1_iv_RNO_0[1]:C,8166
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand1_mux_sel_1_iv_RNO_0[1]:D,8013
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand1_mux_sel_1_iv_RNO_0[1]:Y,7364
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIKQLPB5[17]:B,8633
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIKQLPB5[17]:C,9397
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIKQLPB5[17]:CC,8468
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIKQLPB5[17]:D,9292
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIKQLPB5[17]:P,8633
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIKQLPB5[17]:S,8468
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIKQLPB5[17]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIKQLPB5[17]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[29]:A,12275
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[29]:B,11870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[29]:C,-119
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[29]:D,-209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[29]:Y,-209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[23]:A,17049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[23]:B,16629
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[23]:C,16551
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[23]:D,8455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[23]:Y,8455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[17]:CLK,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[17]:D,-2385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[17]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[17]:Q,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[17]:SLn,4675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[5]:CLK,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[5]:D,11920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[5]:Q,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[11]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[11]:CLK,16443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[11]:D,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[11]:EN,-6339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[11]:Q,16443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_9:A,-3643
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_9:B,-3182
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_9:C,-2414
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_9:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_9:D,-2518
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_9:P,-3643
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_9:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_9:Y3A,-3182
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNINB1VDP[44]:B,12739
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNINB1VDP[44]:C,11709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNINB1VDP[44]:CC,11726
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNINB1VDP[44]:D,17228
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNINB1VDP[44]:P,11709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNINB1VDP[44]:S,11726
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNINB1VDP[44]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNINB1VDP[44]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[16]:A,17858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[16]:B,10221
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[16]:C,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[16]:Y,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[55]:CLK,14581
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[55]:D,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[55]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[55]:Q,14581
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[31]:A,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[31]:B,3758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[31]:Y,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[23]:CLK,13703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[23]:D,10789
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[23]:EN,6578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[23]:Q,13703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m17_3_1:A,7445
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m17_3_1:B,7418
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m17_3_1:C,5697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m17_3_1:D,5708
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m17_3_1:Y,5697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[26]:CLK,1475
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[26]:D,16783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[26]:EN,12162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[26]:Q,1475
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_2_0_o2_0[15]:A,11164
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_2_0_o2_0[15]:B,11872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_2_0_o2_0[15]:C,7677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_2_0_o2_0[15]:D,10789
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_2_0_o2_0[15]:Y,7677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[10]:A,10682
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[10]:B,6949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[10]:C,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[10]:Y,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIBJ4BJ[19]:A,2411
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIBJ4BJ[19]:B,2374
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIBJ4BJ[19]:C,1970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIBJ4BJ[19]:D,2043
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIBJ4BJ[19]:Y,1970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_24:A,-2269
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_24:B,10945
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_24:C,12229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_24:CC,-2426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_24:D,238
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_24:P,-2269
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_24:S,-2426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_24:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_24:Y3A,261
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2:A,-11303
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2:B,-11336
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2:C,-11391
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2:D,-11450
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2:Y,-11450
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[47]:A,15317
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[47]:B,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[47]:C,16296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[47]:D,15601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[47]:Y,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[14]:A,12385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[14]:B,11980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[14]:C,-11
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[14]:D,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[14]:Y,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt_m5[2]:A,13807
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt_m5[2]:B,14425
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt_m5[2]:Y,13807
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_1_1_0:A,-8246
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_1_1_0:B,-7878
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_1_1_0:Y,-8246
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_timer/interrupt_capture_reg4:A,9820
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_timer/interrupt_capture_reg4:B,15182
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_timer/interrupt_capture_reg4:Y,9820
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[9]:CLK,14848
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[9]:D,16452
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[9]:Q,14848
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[9]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_19_RNO:A,11133
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_19_RNO:Y,11133
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4915_1_5:A,2168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4915_1_5:B,3581
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4915_1_5:C,3407
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4915_1_5:Y,2168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[44]:CLK,14550
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[44]:D,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[44]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[44]:Q,14550
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[18]:CLK,1500
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[18]:D,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[18]:EN,6547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[18]:Q,1500
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_m5_i_a4_0_4:A,-6941
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_m5_i_a4_0_4:B,-6938
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_m5_i_a4_0_4:C,-7976
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_m5_i_a4_0_4:D,-7822
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_m5_i_a4_0_4:Y,-7976
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2122_1:A,3054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2122_1:B,2949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2122_1:C,3040
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2122_1:D,2779
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2122_1:Y,2779
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/R_DATA_6_inst:CLK,-2116
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/R_DATA_6_inst:D,16312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/R_DATA_6_inst:Q,-2116
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/R_DATA_6_inst:SLn,16763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/de_ex_pipe_shifter_unit_op_sel_ex_1_cZ[1]:A,-5018
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/de_ex_pipe_shifter_unit_op_sel_ex_1_cZ[1]:B,-5055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/de_ex_pipe_shifter_unit_op_sel_ex_1_cZ[1]:C,-12763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/de_ex_pipe_shifter_unit_op_sel_ex_1_cZ[1]:Y,-12763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[3]:A,8242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[3]:B,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[3]:C,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[3]:D,16946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[3]:Y,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_1:A,10872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_1:B,10061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_1:C,11578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_1:Y,10061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_2_iv[16]:A,6505
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_2_iv[16]:B,9948
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_2_iv[16]:C,5455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_2_iv[16]:Y,5455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[18]:A,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[18]:B,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[18]:Y,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_6:A,11058
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_6:B,12260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_6:C,13009
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_6:CC,11279
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_6:D,12920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_6:P,11058
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_6:S,11279
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_6:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_6:Y3A,12260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]:B,8429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]:C,9182
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]:D,9088
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]:P,8429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[16]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[16]:B,17821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[16]:Y,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_0_inst:CLK,-3348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_0_inst:D,16331
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_0_inst:EN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_0_inst:Q,-3348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_0_inst:SLn,16775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_o3_0[5]:A,11134
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_o3_0[5]:B,11132
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_o3_0[5]:C,6782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_o3_0[5]:D,10209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_o3_0[5]:Y,6782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[4]:A,-9289
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[4]:B,5561
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[4]:C,3603
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[4]:Y,-9289
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[3]:A,7496
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[3]:B,15574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[3]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[3]:Y,7496
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[0]:A,-1621
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[0]:B,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[0]:C,15203
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[0]:Y,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[2]:A,12982
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[2]:B,12950
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[2]:C,9546
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[2]:D,10050
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[2]:Y,9546
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[21]:A,9024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[21]:B,6903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[21]:C,13413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[21]:D,13199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[21]:Y,6903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_req_op_cZ[2]:A,-2254
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_req_op_cZ[2]:B,1356
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_req_op_cZ[2]:Y,-2254
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[46]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[46]:B,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[46]:C,17760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[46]:Y,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[4]:A,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[4]:B,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[4]:C,12340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[4]:Y,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8[23]:A,12061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8[23]:B,12413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8[23]:Y,12061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_57:A,15831
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_57:B,15766
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_57:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_57:P,15771
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_57:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_57:Y3A,15766
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un8_emi_resp_head_compressed:A,4861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un8_emi_resp_head_compressed:B,4824
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un8_emi_resp_head_compressed:Y,4824
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns[2]:A,17846
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns[2]:B,13419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns[2]:C,17760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns[2]:Y,13419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[0]:CLK,-608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[0]:D,-4431
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[0]:EN,-7060
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[0]:Q,-608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram2_[0]:CLK,4241
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram2_[0]:D,17685
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram2_[0]:EN,12199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram2_[0]:Q,4241
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_2:A,-12682
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_2:B,5305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_2:C,-12594
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_2:Y,-12682
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_22:A,-2272
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_22:B,10942
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_22:C,12229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_22:CC,-2452
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_22:D,235
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_22:P,-2272
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_22:S,-2452
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_22:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_22:Y3A,293
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_pipe_fence_i_retr_2:A,3137
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_pipe_fence_i_retr_2:B,3233
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_pipe_fence_i_retr_2:Y,3137
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_taken_a0:A,-9424
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_taken_a0:B,-9437
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_taken_a0:C,-11048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_taken_a0:D,-11005
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_taken_a0:Y,-11048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/bcu_op_completing_ex_3_1:A,7354
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/bcu_op_completing_ex_3_1:B,10897
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/bcu_op_completing_ex_3_1:C,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/bcu_op_completing_ex_3_1:D,646
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/bcu_op_completing_ex_3_1:Y,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_req_fenci_proceed:A,15794
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_req_fenci_proceed:B,16891
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_req_fenci_proceed:C,11466
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_req_fenci_proceed:D,14202
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_req_fenci_proceed:Y,11466
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[6]:A,8379
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[6]:B,8060
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[6]:C,6856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[6]:Y,6856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_2_RNO:A,-2444
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_2_RNO:B,9661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_2_RNO:C,-1756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_2_RNO:Y,-2444
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_33:A,15623
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_33:B,15558
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_33:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_33:P,15563
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_33:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_33:Y3A,15558
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_6_RNO_0:A,8596
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_6_RNO_0:B,-2412
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_6_RNO_0:C,9256
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_6_RNO_0:D,8485
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_6_RNO_0:Y,-2412
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[15]:A,8242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[15]:B,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[15]:C,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[15]:D,16946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[15]:Y,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[1]:A,11026
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[1]:B,10922
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[1]:C,10729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[1]:D,10038
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[1]:Y,10038
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un17_next_quotient_1:A,16008
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un17_next_quotient_1:B,15971
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un17_next_quotient_1:Y,15971
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_3_0:A,8426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_3_0:B,17159
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_3_0:C,10189
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_3_0:CC,8697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_3_0:D,16306
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_3_0:P,8426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_3_0:S,8697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_3_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_3_0:Y3A,10261
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[16]:CLK,11427
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[16]:D,8552
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[16]:EN,4719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[16]:Q,11427
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][7]:CLK,2938
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][7]:D,-302
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][7]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][7]:Q,2938
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[2]:A,6507
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[2]:B,8828
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[2]:C,6157
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[2]:D,5290
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[2]:Y,5290
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m[12]:A,8975
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m[12]:B,9010
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m[12]:C,7263
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m[12]:D,7374
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m[12]:Y,7263
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_4:A,-3560
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_4:B,-3094
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_4:C,-2330
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_4:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_4:D,-2435
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_4:P,-3560
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_4:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_4:Y3A,-3028
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_46:A,15696
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_46:B,15636
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_46:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_46:P,15636
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_46:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_46:Y3A,15685
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[6]:A,14872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[6]:B,13965
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[6]:C,13083
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[6]:Y,13083
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/req_flush:A,-10307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/req_flush:B,-3586
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/req_flush:Y,-10307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[15]:A,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[15]:B,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[15]:C,10098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[15]:D,9291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[15]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[23]:CLK,11358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[23]:EN,3242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[23]:Q,11358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[23]:SLn,4615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[10]:A,14210
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[10]:B,9971
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[10]:C,8492
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[10]:D,9537
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[10]:Y,8492
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns_i_o4[1]:A,16797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns_i_o4[1]:B,16776
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns_i_o4[1]:Y,16776
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_60[0]:A,7778
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_60[0]:B,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_60[0]:C,7028
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_60[0]:Y,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[6]:A,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[6]:B,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[6]:C,12340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[6]:Y,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[18]:A,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[18]:B,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[18]:C,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[18]:D,720
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[18]:Y,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI5D4BJ[16]:A,2349
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI5D4BJ[16]:B,2312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI5D4BJ[16]:C,1907
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI5D4BJ[16]:D,1980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI5D4BJ[16]:Y,1907
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[3]:A,-2229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[3]:B,-2266
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[3]:C,-3144
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[3]:Y,-3144
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2119_1_RNI643R9:A,2757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2119_1_RNI643R9:B,5349
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2119_1_RNI643R9:Y,2757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[7]:CLK,12840
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[7]:D,7385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[7]:EN,5048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[7]:Q,12840
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[7]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[13]:A,6817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[13]:B,-2324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[13]:C,16721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[13]:D,15729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[13]:Y,-2324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[0]:CLK,16982
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[0]:D,15849
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[0]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[0]:Q,16982
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_sel_reg_Z[1]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_sel_reg_Z[1]:CLK,-8600
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_sel_reg_Z[1]:D,18564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_sel_reg_Z[1]:EN,12504
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_sel_reg_Z[1]:Q,-8600
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv[7]:A,5565
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv[7]:B,8996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv[7]:C,5418
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv[7]:D,5565
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv[7]:Y,5418
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4957_7:A,-1464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4957_7:B,-636
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4957_7:Y,-1464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_capture_reg:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_capture_reg:CLK,-8885
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_capture_reg:D,18599
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_capture_reg:EN,9820
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_capture_reg:Q,-8885
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIS5A56A[18]:B,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIS5A56A[18]:C,12140
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIS5A56A[18]:CC,12340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIS5A56A[18]:D,16921
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIS5A56A[18]:P,12140
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIS5A56A[18]:S,12340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIS5A56A[18]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIS5A56A[18]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIE7H9E[12]:A,2275
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIE7H9E[12]:B,2238
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIE7H9E[12]:C,1333
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIE7H9E[12]:D,1647
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIE7H9E[12]:Y,1333
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/i_access_mem_error_retr:A,-10769
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/i_access_mem_error_retr:B,-10777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/i_access_mem_error_retr:Y,-10777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[24]:A,733
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[24]:B,525
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[24]:C,815
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[24]:D,771
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[24]:Y,525
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[12]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[12]:CLK,12385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[12]:D,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[12]:EN,-5440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[12]:Q,12385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/un13_instr_is_lsu_ldstr_ex:A,9243
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/un13_instr_is_lsu_ldstr_ex:B,9204
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/un13_instr_is_lsu_ldstr_ex:C,5510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/un13_instr_is_lsu_ldstr_ex:D,4675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/un13_instr_is_lsu_ldstr_ex:Y,4675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[23]:A,17080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[23]:B,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[23]:C,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[23]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[23]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[18]:A,13832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[18]:B,13812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[18]:C,10258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[18]:D,10225
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[18]:Y,10225
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_valid_int:A,17735
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_valid_int:B,17702
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_valid_int:C,7588
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_valid_int:D,16716
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_valid_int:Y,7588
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[21]:CLK,1156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[21]:D,16783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[21]:EN,12162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[21]:Q,1156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[24]:A,4912
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[24]:B,2514
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[24]:C,1780
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[24]:D,-13001
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[24]:Y,-13001
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_26:A,-3535
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_26:B,-3069
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_26:C,-2316
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_26:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_26:D,-2410
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_26:P,-3535
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_26:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_26:Y3A,-3009
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO[0]:A,6467
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO[0]:B,-4871
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO[0]:C,6447
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO[0]:D,5608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO[0]:Y,-4871
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_1[24]:A,9495
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_1[24]:B,9289
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_1[24]:C,10086
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_1[24]:D,9414
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_1[24]:Y,9289
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st[4]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st[4]:CLK,16776
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st[4]:D,13419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st[4]:Q,16776
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_2[6]:A,6475
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_2[6]:B,8346
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_2[6]:C,5466
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_2[6]:D,5528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_2[6]:Y,5466
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_o3[5]:A,13557
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_o3[5]:B,12699
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_o3[5]:C,11715
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_o3[5]:D,9901
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_o3[5]:Y,9901
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[29]:A,7195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[29]:B,9754
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[29]:Y,7195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[12]:A,14210
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[12]:B,9971
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[12]:C,8492
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[12]:D,9537
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[12]:Y,8492
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[11]:A,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[11]:B,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[11]:C,16041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[11]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[10]:A,17002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[10]:B,16971
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[10]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[10]:Y,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[18]:CLK,15456
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[18]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[18]:EN,13092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[18]:Q,15456
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[18]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[25]:A,9577
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[25]:B,11394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[25]:Y,9577
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_0_a2_3_a2_0[1]:A,-147
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_0_a2_3_a2_0[1]:B,1734
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_0_a2_3_a2_0[1]:Y,-147
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[38]:A,15399
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[38]:B,16344
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[38]:C,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[38]:D,15601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[38]:Y,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[15]:CLK,15635
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[15]:D,10195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[15]:EN,11117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[15]:Q,15635
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[15]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_0_x:A,-12671
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_0_x:B,-5958
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_0_x:Y,-12671
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[28]:A,17002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[28]:B,16965
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[28]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[28]:Y,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_24:A,15494
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_24:B,15434
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_24:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_24:P,15434
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_24:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_24:Y3A,15447
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_16_0_RNO:A,1658
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_16_0_RNO:B,1621
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_16_0_RNO:C,1406
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_16_0_RNO:Y,1406
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un5_lsu_emi_req_rd_byte_en:A,9239
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un5_lsu_emi_req_rd_byte_en:B,9526
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un5_lsu_emi_req_rd_byte_en:Y,9239
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNINF8NBB[15]:B,1807
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNINF8NBB[15]:C,2582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNINF8NBB[15]:CC,3192
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNINF8NBB[15]:D,2891
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNINF8NBB[15]:P,1807
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNINF8NBB[15]:S,3192
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNINF8NBB[15]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNINF8NBB[15]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[1]:A,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[1]:B,3758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[1]:Y,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[26]:A,9363
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[26]:B,15574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[26]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[26]:Y,9363
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[23]:A,-1054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[23]:B,14512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[23]:C,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[23]:D,-6966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[23]:Y,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[15]:A,1421
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[15]:B,1312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[15]:C,457
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[15]:D,-784
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[15]:Y,-784
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/buff_rd_ptr[0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/buff_rd_ptr[0]:CLK,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/buff_rd_ptr[0]:D,14417
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/buff_rd_ptr[0]:Q,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][18]:CLK,2299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][18]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][18]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][18]:Q,2299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/gnt_0[1]:A,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/gnt_0[1]:B,15901
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/gnt_0[1]:C,-801
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/gnt_0[1]:Y,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIKK6PQ4[15]:B,8603
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIKK6PQ4[15]:C,9367
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIKK6PQ4[15]:CC,8524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIKK6PQ4[15]:D,9262
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIKK6PQ4[15]:P,8603
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIKK6PQ4[15]:S,8524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIKK6PQ4[15]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIKK6PQ4[15]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_60[3]:A,7154
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_60[3]:B,7821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_60[3]:Y,7154
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[21]:A,10258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[21]:B,15574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[21]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[21]:Y,10258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[33]:CLK,15623
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[33]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[33]:EN,12359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[33]:Q,15623
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[33]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[3]:A,2743
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[3]:B,3758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[3]:Y,2743
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[15]:CLK,747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[15]:D,10201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[15]:EN,5697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[15]:Q,747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[15]:SLn,11215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[8]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[8]:CLK,16448
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[8]:D,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[8]:EN,-6339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[8]:Q,16448
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[18]:A,5682
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[18]:B,3336
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[18]:C,2595
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[18]:D,-12231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[18]:Y,-12231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[27]:A,-837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[27]:B,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[27]:C,14469
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[27]:Y,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[50]:A,15297
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[50]:B,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[50]:C,16296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[50]:D,15601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[50]:Y,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[22]:A,17002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[22]:B,16971
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[22]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[22]:Y,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_flush_RNI3HMBC:A,907
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_flush_RNI3HMBC:B,10935
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_flush_RNI3HMBC:Y,907
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_6:A,-3521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_6:B,-3056
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_6:C,-2291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_6:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_6:D,-2396
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_6:P,-3521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_6:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_6:Y3A,-3056
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_25:A,10939
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_25:B,10545
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_25:C,10499
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_25:CC,10972
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_25:D,10743
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_25:P,10499
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_25:S,10972
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_25:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_25:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_19_RNO:A,-2337
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_19_RNO:B,9768
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_19_RNO:C,-1649
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_19_RNO:Y,-2337
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[9]:A,5779
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[9]:B,3509
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[9]:C,2736
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[9]:D,-12134
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[9]:Y,-12134
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_ie_meie/gen_bit_no_reset.state_val[0]:CLK,-349
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_ie_meie/gen_bit_no_reset.state_val[0]:D,10783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_ie_meie/gen_bit_no_reset.state_val[0]:EN,6734
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_ie_meie/gen_bit_no_reset.state_val[0]:Q,-349
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[24]:A,17122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[24]:B,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[24]:C,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[24]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI8C9JRK[26]:B,1967
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI8C9JRK[26]:C,2742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI8C9JRK[26]:CC,2645
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI8C9JRK[26]:D,3051
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI8C9JRK[26]:P,1967
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI8C9JRK[26]:S,2645
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI8C9JRK[26]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNI8C9JRK[26]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un5_alu_op_sel_ex_cZ[1]:A,-10200
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un5_alu_op_sel_ex_cZ[1]:B,-6590
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un5_alu_op_sel_ex_cZ[1]:Y,-10200
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[6]:CLK,-13529
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[6]:D,9934
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[6]:EN,-6943
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[6]:Q,-13529
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m26:A,4814
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m26:B,4678
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m26:C,5510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m26:Y,4678
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic847_2:A,8273
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic847_2:B,7433
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic847_2:C,9029
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic847_2:D,8923
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic847_2:Y,7433
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[19]:A,-20
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[19]:B,-2354
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[19]:C,11951
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[19]:D,672
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[19]:Y,-2354
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[19]:A,17014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[19]:B,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[19]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[19]:D,15690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[19]:Y,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[4]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[4]:CLK,3631
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[4]:D,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[4]:Q,3631
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/mnemonic536:A,7925
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/mnemonic536:B,9834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/mnemonic536:Y,7925
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[24]:A,10981
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[24]:B,11024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[24]:C,4200
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[24]:D,10501
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[24]:Y,4200
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[16]:A,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[16]:B,12721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[16]:C,6985
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[16]:D,6657
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[16]:Y,6657
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[37]:A,3690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[37]:B,2036
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[37]:C,17755
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[37]:Y,2036
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[9]:A,14451
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[9]:B,14431
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[9]:C,10817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[9]:D,10723
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[9]:Y,10723
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un29_csr_trigger_wr_hzd_de_1_0_0_a2_2:A,8469
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un29_csr_trigger_wr_hzd_de_1_0_0_a2_2:B,8442
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un29_csr_trigger_wr_hzd_de_1_0_0_a2_2:Y,8442
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[23]:A,10223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[23]:B,9945
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[23]:C,15253
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[23]:D,11770
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[23]:Y,9945
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[12]:A,2641
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[12]:B,1887
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[12]:C,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[12]:D,-2542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[12]:Y,-2542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[14]:A,13801
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[14]:B,13769
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[14]:C,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[14]:D,10869
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[14]:Y,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_cry[3]:B,16621
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_cry[3]:CC,16543
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_cry[3]:P,16621
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_cry[3]:S,16543
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_cry[3]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_cry[3]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_1:A,11803
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_1:B,11776
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_1:Y,11776
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[19]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[19]:CLK,16481
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[19]:D,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[19]:EN,-6339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[19]:Q,16481
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv[4]:A,7380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv[4]:B,9869
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv[4]:C,5582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv[4]:D,6419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv[4]:Y,5582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[1].buff_data[1][3]:CLK,5849
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[1].buff_data[1][3]:D,8970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[1].buff_data[1][3]:EN,-6943
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[1].buff_data[1][3]:Q,5849
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[28]:CLK,1656
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[28]:D,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[28]:EN,6547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[28]:Q,1656
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2122_0_0:A,6879
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2122_0_0:B,6738
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2122_0_0:Y,6738
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[21]:A,8711
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[21]:B,9289
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[21]:C,8608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[21]:Y,8608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/exception_taken_a1:A,-9301
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/exception_taken_a1:B,-9834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/exception_taken_a1:C,-10123
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/exception_taken_a1:D,-13628
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/exception_taken_a1:Y,-13628
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2121_0:A,2039
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2121_0:B,2193
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2121_0:C,1842
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2121_0:Y,1842
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[31]:A,12641
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[31]:B,12587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[31]:C,9067
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[31]:D,8946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[31]:Y,8946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_ready_sig_1_0:A,6465
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_ready_sig_1_0:B,7291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_ready_sig_1_0:C,390
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_ready_sig_1_0:D,1796
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_ready_sig_1_0:Y,390
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_0_0_1:A,-11362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_0_0_1:B,-10497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_0_0_1:C,-11607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_0_0_1:Y,-11607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[5]:A,8987
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[5]:B,13446
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[5]:C,7644
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[5]:D,6823
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[5]:Y,6823
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_1_RNO:A,10937
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_1_RNO:Y,10937
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[29]:A,9467
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[29]:B,15574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[29]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[29]:Y,9467
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_30_RNO_0:A,8962
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_30_RNO_0:B,-2046
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_30_RNO_0:C,9622
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_30_RNO_0:D,8646
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_30_RNO_0:Y,-2046
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[3]:A,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[3]:B,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[3]:C,12340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[3]:Y,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[19]:CLK,1548
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[19]:D,10999
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[19]:EN,6487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[19]:Q,1548
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[19]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un3_instr_inhibit_ex_3:A,-10163
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un3_instr_inhibit_ex_3:B,-10206
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un3_instr_inhibit_ex_3:C,-10272
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un3_instr_inhibit_ex_3:Y,-10272
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un2_cpu_d_resp_valid_rd_1:A,-12576
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un2_cpu_d_resp_valid_rd_1:B,-13310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un2_cpu_d_resp_valid_rd_1:C,-12598
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un2_cpu_d_resp_valid_rd_1:D,-12642
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un2_cpu_d_resp_valid_rd_1:Y,-13310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[10]:A,8280
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[10]:B,7961
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[10]:C,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[10]:Y,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[2]:A,14744
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[2]:B,13837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[2]:C,12955
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[2]:Y,12955
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][3]:CLK,2122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][3]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][3]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][3]:Q,2122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_sel_iv_RNO:A,4621
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_sel_iv_RNO:B,-5121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_sel_iv_RNO:C,6119
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_sel_iv_RNO:D,6189
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_sel_iv_RNO:Y,-5121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_1:A,-8371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_1:B,-8414
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_1:C,-8511
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_1:D,-8613
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_1:Y,-8613
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][10]:CLK,2298
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][10]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][10]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][10]:Q,2298
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[52]:A,3690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[52]:B,1910
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[52]:C,17755
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[52]:Y,1910
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_o12:A,7403
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_o12:B,7378
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_o12:C,-7575
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_o12:D,5376
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_o12:Y,-7575
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[4]:CLK,1970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[4]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[4]:EN,12199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[4]:Q,1970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_req_accepted_1_0:A,6286
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_req_accepted_1_0:B,5772
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_req_accepted_1_0:C,5616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_req_accepted_1_0:D,5477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_req_accepted_1_0:Y,5477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_2[25]:A,9368
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_2[25]:B,8711
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_2[25]:Y,8711
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[22]:A,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[22]:B,12677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[22]:C,6941
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[22]:D,6564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[22]:Y,6564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_a4_0_2:A,-6767
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_a4_0_2:B,-7065
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_a4_0_2:C,-8603
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_a4_0_2:D,-12501
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_a4_0_2:Y,-12501
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_lsu_op_retrce[0]:A,12359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_lsu_op_retrce[0]:B,-11551
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_lsu_op_retrce[0]:C,15036
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_lsu_op_retrce[0]:Y,-11551
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[26]:A,760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[26]:B,556
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[26]:C,842
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[26]:D,798
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[26]:Y,556
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_28[31]:A,8471
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_28[31]:B,7576
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_28[31]:C,7721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_28[31]:Y,7576
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_a2_RNI3DBJQ:A,2814
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_a2_RNI3DBJQ:B,2757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_a2_RNI3DBJQ:C,3458
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_a2_RNI3DBJQ:D,1195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_a2_RNI3DBJQ:Y,1195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/un12_q1_1:A,-8764
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/un12_q1_1:B,-8805
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/un12_q1_1:Y,-8805
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2[3]:A,7480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2[3]:B,6476
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2[3]:C,4703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2[3]:Y,4703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[5]:A,17858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[5]:B,9546
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[5]:C,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[5]:Y,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_1[13]:A,10896
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_1[13]:B,12613
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_1[13]:Y,10896
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[24]:CLK,-3020
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[24]:D,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[24]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[24]:Q,-3020
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[24]:SLn,-3470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mscratch_rd_data[5]:A,9471
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mscratch_rd_data[5]:B,12922
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mscratch_rd_data[5]:Y,9471
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[28]:A,17858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[28]:B,9430
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[28]:C,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[28]:Y,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_6:A,-8352
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_6:B,-8373
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_6:C,-9394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_6:D,-9338
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_6:Y,-9394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_41:B,14543
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_41:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_41:P,14543
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_41:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_41:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[8]:CLK,9437
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[8]:D,-4294
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[8]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[8]:Q,9437
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_10:A,14986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_10:B,14949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_10:C,14883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_10:D,14839
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_10:Y,14839
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[24]:CLK,15494
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[24]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[24]:EN,13092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[24]:Q,15494
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[24]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a2_4[0]:A,7460
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a2_4[0]:B,7345
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a2_4[0]:C,6491
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a2_4[0]:D,6434
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a2_4[0]:Y,6434
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[24]:A,14524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[24]:B,12061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[24]:C,804
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[24]:D,762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[24]:Y,762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[14]:CLK,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[14]:D,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[14]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[14]:Q,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[7]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[7]:CLK,16377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[7]:D,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[7]:EN,-6339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[7]:Q,16377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[12]:CLK,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[12]:D,-2278
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[12]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[12]:Q,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[12]:SLn,4675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0[0]:A,-12806
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0[0]:B,-12068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0[0]:C,-12854
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0[0]:D,-12107
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0[0]:Y,-12854
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv[3]:A,9961
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv[3]:B,-4027
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv[3]:C,-5121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv[3]:D,-5202
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv[3]:Y,-5202
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[5]:CLK,8499
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[5]:D,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[5]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[5]:Q,8499
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[16]:CLK,-1168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[16]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[16]:EN,12162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[16]:Q,-1168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[22]:A,10048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[22]:B,15574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[22]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[22]:Y,10048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_resp_state[3]:A,-11833
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_resp_state[3]:B,-11866
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_resp_state[3]:C,-11934
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_resp_state[3]:Y,-11934
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_48[8]:A,9189
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_48[8]:B,7201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_48[8]:C,9090
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_48[8]:Y,7201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[19]:A,6809
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[19]:B,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[19]:C,16041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[19]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO_0[1]:A,8893
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO_0[1]:B,9710
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO_0[1]:C,-5231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO_0[1]:D,6407
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO_0[1]:Y,-5231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_16:A,11114
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_16:B,12317
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_16:C,13081
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_16:CC,11151
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_16:D,12976
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_16:P,11114
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_16:S,11151
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_16:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_16:Y3A,12391
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[21]:CLK,11453
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[21]:D,8532
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[21]:EN,4719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[21]:Q,11453
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[13]:A,14599
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[13]:B,14583
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[13]:C,10970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[13]:D,10876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[13]:Y,10876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[24]:CLK,12897
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[24]:D,12290
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[24]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[24]:Q,12897
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[24]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[14]:A,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[14]:B,12721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[14]:C,6985
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[14]:D,6638
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[14]:Y,6638
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick:A,14853
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick:B,14839
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick:C,14750
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick:D,14706
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick:Y,14706
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[11]:CLK,14934
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[11]:D,16492
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[11]:Q,14934
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[11]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs1_rd_hzd_3_1:A,-8347
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs1_rd_hzd_3_1:B,-8390
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs1_rd_hzd_3_1:C,-8456
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs1_rd_hzd_3_1:D,-8561
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs1_rd_hzd_3_1:Y,-8561
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[23]:A,13723
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[23]:B,13703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[23]:C,10149
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[23]:D,10116
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[23]:Y,10116
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[63]:A,12104
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[63]:B,16885
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[63]:C,16819
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[63]:Y,12104
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[30]:A,2421
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[30]:B,3424
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[30]:Y,2421
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_1_3:A,-7498
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_1_3:B,-7539
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_1_3:C,-7561
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_1_3:D,-7654
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_1_3:Y,-7654
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/req_masked[0]:A,-12119
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/req_masked[0]:B,-11277
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/req_masked[0]:C,-11964
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/req_masked[0]:Y,-12119
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/subsys_cfg_d_resp_ready_0:A,8750
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/subsys_cfg_d_resp_ready_0:B,8713
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/subsys_cfg_d_resp_ready_0:C,8572
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/subsys_cfg_d_resp_ready_0:D,7677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/subsys_cfg_d_resp_ready_0:Y,7677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[7]:CLK,12809
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[7]:D,8132
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[7]:EN,6578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[7]:Q,12809
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[2]:A,5582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[2]:B,6380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[2]:C,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[2]:D,5290
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[2]:Y,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[21]:A,6903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[21]:B,10641
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[21]:C,7797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[21]:Y,6903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1[27]:A,11082
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1[27]:B,9084
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1[27]:C,10979
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1[27]:Y,9084
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[12]:A,10201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[12]:B,11394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[12]:Y,10201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[21]:CLK,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[21]:D,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[21]:Q,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[21]:SLn,12296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[29]:CLK,1769
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[29]:D,10921
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[29]:EN,6487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[29]:Q,1769
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[29]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_state[1][2]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_state[1][2]:CLK,-11664
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_state[1][2]:D,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_state[1][2]:EN,-6315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_state[1][2]:Q,-11664
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a2:A,4531
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a2:B,-8501
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a2:C,6359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a2:D,6241
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a2:Y,-8501
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[9]:A,16526
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[9]:B,14781
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[9]:C,9509
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[9]:D,8497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[9]:Y,8497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_19_0_RNO:A,1665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_19_0_RNO:B,1628
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_19_0_RNO:C,1413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_19_0_RNO:Y,1413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_a2_1[2]:A,4792
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_a2_1[2]:B,4756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_a2_1[2]:Y,4756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8[26]:A,12061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8[26]:B,12413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8[26]:Y,12061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[6]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[6]:CLK,3090
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[6]:D,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[6]:Q,3090
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_uncompressed_half:A,-1986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_uncompressed_half:B,-2386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_uncompressed_half:C,1181
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_uncompressed_half:D,1119
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_uncompressed_half:Y,-2386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un2_next_stage_state_de:A,-10040
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un2_next_stage_state_de:B,-12701
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un2_next_stage_state_de:C,-9952
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un2_next_stage_state_de:Y,-12701
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNINGT9K5[18]:B,8591
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNINGT9K5[18]:C,9355
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNINGT9K5[18]:CC,8488
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNINGT9K5[18]:D,9250
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNINGT9K5[18]:P,8591
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNINGT9K5[18]:S,8488
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNINGT9K5[18]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNINGT9K5[18]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[42]:A,3690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[42]:B,1929
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[42]:C,17755
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[42]:Y,1929
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[22]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[22]:B,16928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[22]:C,-2452
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[22]:D,4707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[22]:Y,-2452
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[15]:CLK,2254
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[15]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[15]:EN,12199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[15]:Q,2254
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_RNIN6TL72:A,-11369
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_RNIN6TL72:B,17762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_RNIN6TL72:C,10691
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_RNIN6TL72:Y,-11369
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[30]:CLK,14524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[30]:D,-2477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[30]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[30]:Q,14524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[30]:SLn,4675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel[5]:A,13119
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel[5]:B,14066
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel[5]:C,12125
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel[5]:D,1060
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel[5]:Y,1060
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_0_inst:CLK,-3159
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_0_inst:D,16331
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_0_inst:EN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_0_inst:Q,-3159
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_0_inst:SLn,16775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[2]:CLK,858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[2]:D,-4101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[2]:EN,-7060
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[2]:Q,858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[0]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[0]:B,17821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[0]:Y,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[14]:A,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[14]:B,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[14]:C,12340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[14]:Y,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[8]:A,2783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[8]:B,1940
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[8]:C,2686
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[8]:Y,1940
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_0_0:A,-11353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_0_0:B,-10860
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_0_0:C,-11607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_0_0:D,-10682
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_0_0:Y,-11607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.un1_instruction_13_3:A,3957
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.un1_instruction_13_3:B,3818
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.un1_instruction_13_3:C,3726
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.un1_instruction_13_3:D,3593
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.un1_instruction_13_3:Y,3593
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un7_gpr_rd_rs1_completing_ex_s_0_RNI83A4R:A,-11248
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un7_gpr_rd_rs1_completing_ex_s_0_RNI83A4R:B,-5979
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un7_gpr_rd_rs1_completing_ex_s_0_RNI83A4R:C,-11274
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un7_gpr_rd_rs1_completing_ex_s_0_RNI83A4R:Y,-11274
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3[16]:A,10041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3[16]:B,11724
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3[16]:C,8496
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3[16]:D,10669
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3[16]:Y,8496
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_15:A,10250
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_15:B,9856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_15:C,9810
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_15:CC,10501
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_15:D,10054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_15:P,9810
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_15:S,10501
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_15:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_15:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int_RNO[64]:A,-1012
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int_RNO[64]:B,-1011
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int_RNO[64]:Y,-1012
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4957_3:A,-1669
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4957_3:B,-1690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4957_3:C,-1646
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4957_3:D,-991
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4957_3:Y,-1690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI19UAHK[36]:B,12546
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI19UAHK[36]:C,11516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI19UAHK[36]:CC,11809
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI19UAHK[36]:D,17035
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI19UAHK[36]:P,11516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI19UAHK[36]:S,11809
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI19UAHK[36]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI19UAHK[36]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_bcu_op_sel_iv_1:A,5747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_bcu_op_sel_iv_1:B,5869
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_bcu_op_sel_iv_1:C,7297
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_bcu_op_sel_iv_1:D,7370
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_bcu_op_sel_iv_1:Y,5747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_dbreak_retr:CLK,-10071
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_dbreak_retr:D,18604
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_dbreak_retr:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_dbreak_retr:Q,-10071
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_complete_qual_0_1_RNI515QB:A,9215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_complete_qual_0_1_RNI515QB:B,-11071
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_complete_qual_0_1_RNI515QB:C,11558
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_complete_qual_0_1_RNI515QB:Y,-11071
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/iab_ready:A,5186
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/iab_ready:B,5145
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/iab_ready:C,5094
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/iab_ready:D,5002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/iab_ready:Y,5002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2115_4:A,5428
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2115_4:B,6119
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2115_4:Y,5428
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[31]:CLK,14411
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[31]:D,16482
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[31]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[31]:Q,14411
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_2:CC[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_2:CC[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_2:CC[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_2:CC[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_2:CC[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_2:CC[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_2:CC[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_2:CC[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_2:CC[8],-3884
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_2:CI,-3637
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_2:P[0],-3381
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_2:P[1],-3431
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_2:P[2],-3350
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_2:P[3],-3302
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_2:P[4],-3353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_2:P[5],-3279
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_2:P[6],-3158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_2:P[7],-3884
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_2:P[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_2:Y3A[0],-2902
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_2:Y3A[1],-2893
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_2:Y3A[2],-2824
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_2:Y3A[3],-2827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_2:Y3A[4],-2821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_2:Y3A[5],-2758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_2:Y3A[6],-2665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_2:Y3A[7],-2592
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_2:Y3A[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_2:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_2:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_2:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_2:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_2:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_2:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_2:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_2:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_2:Y3[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[16]:A,17068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[16]:B,17043
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[16]:C,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[16]:D,16861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[16]:Y,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_1_RNO:A,4735
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_1_RNO:B,159
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_1_RNO:C,7847
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_1_RNO:D,6580
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_1_RNO:Y,159
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[21]:A,2965
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[21]:B,1101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[21]:C,3591
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[21]:Y,1101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][3]:CLK,2787
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][3]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][3]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][3]:Q,2787
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[6]:CLK,1495
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[6]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[6]:EN,12162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[6]:Q,1495
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_a0_1:A,9986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_a0_1:B,11771
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_a0_1:Y,9986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI1IRJ82[6]:B,8487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI1IRJ82[6]:C,9251
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI1IRJ82[6]:CC,8485
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI1IRJ82[6]:D,9146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI1IRJ82[6]:P,8487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI1IRJ82[6]:S,8485
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI1IRJ82[6]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI1IRJ82[6]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIOGERO8[12]:B,1861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIOGERO8[12]:C,2634
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIOGERO8[12]:CC,3217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIOGERO8[12]:D,2941
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIOGERO8[12]:P,1861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIOGERO8[12]:S,3217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIOGERO8[12]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIOGERO8[12]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[9]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[9]:CLK,3202
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[9]:D,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[9]:Q,3202
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[9]:CLK,14567
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[9]:D,12413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[9]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[9]:Q,14567
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[9]:SLn,
RST_N_IN_ibuf/U_IOIN:Y,
RST_N_IN_ibuf/U_IOIN:YIN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[12]:CLK,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[12]:D,10494
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[12]:EN,-13015
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[12]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[12]:SLn,-12088
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0:A,-13034
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0:B,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0:C,-11987
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0:D,-12336
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0:Y,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[9]:A,8242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[9]:B,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[9]:C,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[9]:D,16946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[9]:Y,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_51[9]:A,9427
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_51[9]:B,9212
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_51[9]:C,7357
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_51[9]:Y,7357
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div.un17_start_div_0_a2:A,-7027
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div.un17_start_div_0_a2:B,-7108
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div.un17_start_div_0_a2:C,-7128
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div.un17_start_div_0_a2:Y,-7128
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIPV113I[32]:B,12635
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIPV113I[32]:C,11605
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIPV113I[32]:CC,12260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIPV113I[32]:D,17124
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIPV113I[32]:P,11605
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIPV113I[32]:S,12104
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIPV113I[32]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIPV113I[32]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_cry[1]:B,16464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_cry[1]:CC,16764
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_cry[1]:P,16464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_cry[1]:S,16764
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_cry[1]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_cry[1]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_11_RNO_0:A,8693
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_11_RNO_0:B,-2315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_11_RNO_0:C,9353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_11_RNO_0:D,8475
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_11_RNO_0:Y,-2315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.step_debug_enter_pending:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.step_debug_enter_pending:CLK,-11607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.step_debug_enter_pending:D,17456
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.step_debug_enter_pending:EN,-12891
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.step_debug_enter_pending:Q,-11607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_a2[1]:A,5124
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_a2[1]:B,5090
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_a2[1]:C,4961
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_a2[1]:Y,4961
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_21:A,-3354
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_21:B,-2893
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_21:C,-2125
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_21:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_21:D,-2229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_21:P,-3354
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_21:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_21:Y3A,-2893
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[8]:A,6915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[8]:B,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[8]:C,7437
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[8]:Y,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un17_trap_val_0:A,13185
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un17_trap_val_0:B,12387
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un17_trap_val_0:C,13226
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un17_trap_val_0:Y,12387
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_7[8]:A,10148
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_7[8]:B,14481
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_7[8]:C,10976
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_7[8]:Y,10148
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt[0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt[0]:CLK,15842
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt[0]:D,4091
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt[0]:EN,-300
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt[0]:Q,15842
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_2[1]:A,7366
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_2[1]:B,7384
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_2[1]:C,6454
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_2[1]:D,7193
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_2[1]:Y,6454
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949_2:A,-1430
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949_2:B,-1490
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949_2:C,-673
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949_2:D,-812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949_2:Y,-1490
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[3]:A,12195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[3]:B,12141
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[3]:C,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[3]:Y,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[14]:CLK,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[14]:D,14528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[14]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[14]:Q,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.dpc_debugger_wr_sel:A,15070
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.dpc_debugger_wr_sel:B,15030
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.dpc_debugger_wr_sel:C,5697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.dpc_debugger_wr_sel:Y,5697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state_valid_3_fast[0]:A,17811
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state_valid_3_fast[0]:B,17826
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state_valid_3_fast[0]:C,-6970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state_valid_3_fast[0]:D,10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state_valid_3_fast[0]:Y,-6970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[5]:A,8242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[5]:B,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[5]:C,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[5]:D,16946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[5]:Y,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[7]:A,11233
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[7]:B,822
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[7]:C,-2274
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[7]:Y,-2274
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr[0]:CLK,-10655
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr[0]:D,-11369
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr[0]:EN,-11508
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr[0]:Q,-10655
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_s_1514_CC_0:CC[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_s_1514_CC_0:CC[1],16764
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_s_1514_CC_0:CC[2],16729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_s_1514_CC_0:CC[3],16543
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_s_1514_CC_0:CC[4],16492
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_s_1514_CC_0:CC[5],16464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_s_1514_CC_0:P[0],16538
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_s_1514_CC_0:P[1],16464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_s_1514_CC_0:P[2],16563
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_s_1514_CC_0:P[3],16621
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_s_1514_CC_0:P[4],16668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_s_1514_CC_0:P[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_s_1514_CC_0:Y3A[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_s_1514_CC_0:Y3A[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_s_1514_CC_0:Y3A[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_s_1514_CC_0:Y3A[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_s_1514_CC_0:Y3A[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_s_1514_CC_0:Y3A[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_s_1514_CC_0:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_s_1514_CC_0:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_s_1514_CC_0:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_s_1514_CC_0:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_s_1514_CC_0:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_s_1514_CC_0:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[15]:CLK,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[15]:D,-2305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[15]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[15]:Q,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[15]:SLn,4675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_fast_x_RNIL507D:A,-13512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_fast_x_RNIL507D:B,-11810
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_fast_x_RNIL507D:C,-12643
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_fast_x_RNIL507D:Y,-13512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0_RNO_0:A,-7687
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0_RNO_0:B,-8635
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0_RNO_0:C,-7772
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0_RNO_0:Y,-8635
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[5]:A,16381
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[5]:B,11920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[5]:C,16278
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[5]:Y,11920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_7:A,-3553
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_7:B,-3087
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_7:C,-2323
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_7:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_7:D,-2428
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_7:P,-3553
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_7:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_7:Y3A,-3037
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[31]:A,15392
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[31]:B,1752
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[31]:C,762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[31]:D,-2524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[31]:Y,-2524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[15]:A,8218
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[15]:B,6604
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[15]:C,-67
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[15]:D,-2305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[15]:Y,-2305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_lsu_op_retr[2]:CLK,-11199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_lsu_op_retr[2]:D,-12205
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_lsu_op_retr[2]:EN,-11551
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_lsu_op_retr[2]:Q,-11199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[15]:A,10501
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[15]:B,10467
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[15]:C,3643
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[15]:D,9927
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[15]:Y,3643
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[27]:A,7195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[27]:B,9754
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[27]:Y,7195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs1_rd_hzd_3:A,-7508
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs1_rd_hzd_3:B,-7569
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs1_rd_hzd_3:C,-8561
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs1_rd_hzd_3:D,-8603
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs1_rd_hzd_3:Y,-8603
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_56:A,15809
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_56:B,15749
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_56:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_56:P,15749
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_56:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_56:Y3A,15799
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un5_req_count:A,-612
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un5_req_count:B,-7682
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un5_req_count:C,6843
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un5_req_count:Y,-7682
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[25]:CLK,15697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[25]:D,9577
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[25]:EN,11117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[25]:Q,15697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[25]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_valid_6_i_0_a2_0_0:A,-2643
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_valid_6_i_0_a2_0_0:B,-2668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_valid_6_i_0_a2_0_0:Y,-2668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_29_0:A,1581
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_29_0:B,2378
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_29_0:C,624
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_29_0:CC,463
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_29_0:P,624
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_29_0:S,463
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_29_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_29_0:Y3A,687
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/R_DATA_3_inst:CLK,-2978
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/R_DATA_3_inst:D,16317
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/R_DATA_3_inst:EN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/R_DATA_3_inst:Q,-2978
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/R_DATA_3_inst:SLn,16775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958_10:A,17
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958_10:B,-24
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958_10:C,-1761
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958_10:D,-966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958_10:Y,-1761
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[23]:CLK,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[23]:D,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[23]:Q,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[23]:SLn,12296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mvendorid_sw_rd_sel:A,11237
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mvendorid_sw_rd_sel:B,12002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mvendorid_sw_rd_sel:C,11130
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mvendorid_sw_rd_sel:D,10220
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mvendorid_sw_rd_sel:Y,10220
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_14:A,11130
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_14:B,12333
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_14:C,13087
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_14:CC,11149
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_14:D,12992
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_14:P,11130
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_14:S,11149
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_14:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_14:Y3A,12394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[16]:A,10266
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[16]:B,10283
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[16]:C,3459
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[16]:D,9744
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[16]:Y,3459
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[1]:A,8242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[1]:B,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[1]:C,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[1]:D,16946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[1]:Y,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un29_csr_trigger_wr_hzd_de_4_0_a2:A,8429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un29_csr_trigger_wr_hzd_de_4_0_a2:B,8404
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un29_csr_trigger_wr_hzd_de_4_0_a2:Y,8404
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[20]:CLK,11292
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[20]:EN,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[20]:Q,11292
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[20]:SLn,4615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[22]:A,2821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[22]:B,10766
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[22]:C,3586
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[22]:Y,2821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[27]:CLK,1375
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[27]:D,16783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[27]:EN,12162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[27]:Q,1375
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un8_gpr_rd_rs2_completing_ex_0_0_1:A,992
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un8_gpr_rd_rs2_completing_ex_0_0_1:B,6483
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un8_gpr_rd_rs2_completing_ex_0_0_1:Y,992
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIO1URF7[25]:B,8627
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIO1URF7[25]:C,9391
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIO1URF7[25]:CC,8366
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIO1URF7[25]:D,9286
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIO1URF7[25]:P,8627
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIO1URF7[25]:S,8366
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIO1URF7[25]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIO1URF7[25]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[18]:CLK,13769
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[18]:D,10252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[18]:EN,5048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[18]:Q,13769
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[18]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]_RNIR7EUI[2]:A,2218
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]_RNIR7EUI[2]:B,2185
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]_RNIR7EUI[2]:C,1766
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]_RNIR7EUI[2]:D,1839
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]_RNIR7EUI[2]:Y,1766
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_0:A,-10145
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_0:B,-3432
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_0:C,-8761
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_0:Y,-10145
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[24]:CLK,14524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[24]:D,-2426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[24]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[24]:Q,14524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[24]:SLn,4675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_31:A,-3332
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_31:B,-2825
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_31:C,-2060
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_31:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_31:D,-2154
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_31:P,-3332
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_31:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_31:Y3A,-2777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[8]:CLK,1249
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[8]:D,10942
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[8]:EN,6487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[8]:Q,1249
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[8]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][15]:CLK,2259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][15]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][15]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][15]:Q,2259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[7]:A,-3192
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[7]:B,-3229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[7]:C,-3633
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[7]:D,-3738
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[7]:Y,-3738
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI9006AJ[34]:B,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI9006AJ[34]:C,11629
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI9006AJ[34]:CC,11939
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI9006AJ[34]:D,17133
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI9006AJ[34]:P,11629
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI9006AJ[34]:S,11939
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI9006AJ[34]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI9006AJ[34]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_1_0[10]:A,7722
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_1_0[10]:B,-6938
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_1_0[10]:C,16881
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_1_0[10]:D,17307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_1_0[10]:Y,-6938
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_8_1:A,5583
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_8_1:B,5657
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_8_1:Y,5583
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[27]:CLK,11492
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[27]:D,8477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[27]:EN,4719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[27]:Q,11492
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st[3]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st[3]:CLK,16990
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st[3]:D,-8443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st[3]:Q,16990
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_count_RNO[0]:A,13304
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_count_RNO[0]:B,-6944
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_count_RNO[0]:C,17743
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_count_RNO[0]:Y,-6944
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:BLK_EN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:BUSY_FB,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:ENSH,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[0],16306
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[1],16309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[2],16312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[3],16325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[4],16333
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[0],16331
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[10],16306
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[11],16315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[1],16310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[2],16322
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[3],16317
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[4],16319
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[5],16314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[6],16312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[7],16317
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[8],16318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[9],16309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[0],18485
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[1],18487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[2],18487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[3],18476
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[4],18458
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_CLK,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[0],8217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[10],8598
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[11],7817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[1],7489
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[2],8512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[3],6782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[4],6876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[5],6870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[6],6785
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[7],7317
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[8],8597
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[9],7756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_EN,7588
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_29:A,4963
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_29:B,3399
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_29:C,5686
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_29:D,5715
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_29:Y,3399
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shift_op_complete_ex_s:A,9517
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shift_op_complete_ex_s:B,9476
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shift_op_complete_ex_s:C,5778
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shift_op_complete_ex_s:D,4889
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shift_op_complete_ex_s:Y,4889
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/R_DATA_0_inst:CLK,-2336
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/R_DATA_0_inst:D,16331
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/R_DATA_0_inst:EN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/R_DATA_0_inst:Q,-2336
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/R_DATA_0_inst:SLn,16763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_4_2:A,10027
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_4_2:B,6450
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_4_2:C,-4497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_4_2:D,-3709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_4_2:Y,-4497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul.un1_alu_op_sel_int:A,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul.un1_alu_op_sel_int:B,-1844
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul.un1_alu_op_sel_int:Y,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.req_complete_reg:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.req_complete_reg:CLK,-12609
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.req_complete_reg:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.req_complete_reg:EN,13236
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.req_complete_reg:Q,-12609
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[49]:CLK,14588
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[49]:D,11620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[49]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[49]:Q,14588
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[49]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[9]:CLK,11255
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[9]:EN,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[9]:Q,11255
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[9]:SLn,4615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp[8]:A,-1488
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp[8]:B,509
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp[8]:Y,-1488
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.un3_apb_int_sel_0:A,13438
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.un3_apb_int_sel_0:B,11593
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.un3_apb_int_sel_0:C,11516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.un3_apb_int_sel_0:D,11541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.un3_apb_int_sel_0:Y,11516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[28]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[28]:CLK,11806
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[28]:D,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[28]:EN,-5440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[28]:Q,11806
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_sn_m2:A,13294
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_sn_m2:B,13327
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_sn_m2:Y,13294
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[0]:CLK,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[0]:D,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[0]:Q,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[0]:SLn,12296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[38]:CLK,14602
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[38]:D,11770
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[38]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[38]:Q,14602
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[38]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid48:A,-309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid48:B,-358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid48:C,-408
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid48:D,-450
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid48:Y,-450
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[21]:A,15251
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[21]:B,16146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[21]:C,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[21]:D,14087
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[21]:Y,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[21]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[21]:CLK,3600
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[21]:D,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[21]:Q,3600
FUNCTIONAL_OUTPUTS/led_pattern[5]:ALn,
FUNCTIONAL_OUTPUTS/led_pattern[5]:CLK,2048
FUNCTIONAL_OUTPUTS/led_pattern[5]:D,18610
FUNCTIONAL_OUTPUTS/led_pattern[5]:Q,2048
FUNCTIONAL_OUTPUTS/led_pattern[5]:SLn,18519
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[7]:A,17080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[7]:B,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[7]:C,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[7]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[7]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_29:A,14475
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_29:B,14428
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_29:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_29:P,14428
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_29:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_29:Y3A,14484
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[36]:CLK,12041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[36]:D,1977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[36]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[36]:Q,12041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[36]:SLn,-313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[1]:CLK,-10889
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[1]:D,-5121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[1]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[1]:Q,-10889
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[18]:A,17122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[18]:B,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[18]:C,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[18]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div.un5_div_result:A,8930
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div.un5_div_result:B,8847
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div.un5_div_result:C,8485
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div.un5_div_result:D,8698
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div.un5_div_result:Y,8485
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[31]:A,13863
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[31]:B,8850
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[31]:C,15619
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[31]:D,13580
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[31]:Y,8850
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_1:A,-3824
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_1:B,-3358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_1:C,-2600
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_1:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_1:D,-2699
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_1:P,-3824
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_1:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_1:Y3A,-3284
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[62]:A,3690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[62]:B,1784
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[62]:C,17755
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[62]:Y,1784
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_a2_3_0_m1_e:A,-5506
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_a2_3_0_m1_e:B,-12553
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_a2_3_0_m1_e:C,-4437
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_a2_3_0_m1_e:D,-5274
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_a2_3_0_m1_e:Y,-12553
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[25]:A,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[25]:B,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[25]:C,15209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[25]:Y,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[11]:A,10014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[11]:B,14177
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[11]:C,8487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[11]:D,9537
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[11]:Y,8487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/un2_is_locked_1:A,-6921
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/un2_is_locked_1:B,-644
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/un2_is_locked_1:Y,-6921
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_fault[0][2]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_fault[0][2]:CLK,-11584
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_fault[0][2]:D,12333
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_fault[0][2]:EN,-6253
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_fault[0][2]:Q,-11584
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[4]:A,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[4]:B,12721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[4]:C,6985
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[4]:D,6754
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[4]:Y,6754
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[0]:A,16094
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[0]:B,16779
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[0]:C,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[0]:D,15911
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[0]:Y,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un174_shifter_result_1_1.N_1588_i:A,7839
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un174_shifter_result_1_1.N_1588_i:B,8621
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un174_shifter_result_1_1.N_1588_i:C,8472
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un174_shifter_result_1_1.N_1588_i:D,7070
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un174_shifter_result_1_1.N_1588_i:Y,7070
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_11_0:A,8503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_11_0:B,17236
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_11_0:C,10266
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_11_0:CC,8659
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_11_0:D,16383
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_11_0:P,8503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_11_0:S,8659
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_11_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_11_0:Y3A,10285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_wfi_retr:CLK,557
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_wfi_retr:D,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_wfi_retr:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_wfi_retr:Q,557
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[19]:A,16639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[19]:B,14894
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[19]:C,9622
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[19]:D,8610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[19]:Y,8610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un9_cpu_d_resp_valid_sig_0:A,-12487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un9_cpu_d_resp_valid_sig_0:B,-12528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un9_cpu_d_resp_valid_sig_0:C,-12602
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un9_cpu_d_resp_valid_sig_0:D,-12700
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un9_cpu_d_resp_valid_sig_0:Y,-12700
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un8_gpr_rd_rs2_completing_ex_0_0:A,992
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un8_gpr_rd_rs2_completing_ex_0_0:B,-1447
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un8_gpr_rd_rs2_completing_ex_0_0:C,-5416
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un8_gpr_rd_rs2_completing_ex_0_0:D,-11351
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un8_gpr_rd_rs2_completing_ex_0_0:Y,-11351
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un1_req_count_2_1_i:A,139
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un1_req_count_2_1_i:B,6860
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un1_req_count_2_1_i:Y,139
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2131_RNIA00TC:A,3879
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2131_RNIA00TC:B,3710
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2131_RNIA00TC:C,3458
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2131_RNIA00TC:Y,3458
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[20]:A,17503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[20]:B,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[20]:C,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[20]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un7_gpr_rd_rs1_completing_ex_s_0_RNI0L7VP:A,-11097
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un7_gpr_rd_rs1_completing_ex_s_0_RNI0L7VP:B,-12682
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un7_gpr_rd_rs1_completing_ex_s_0_RNI0L7VP:C,8368
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un7_gpr_rd_rs1_completing_ex_s_0_RNI0L7VP:D,2584
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un7_gpr_rd_rs1_completing_ex_s_0_RNI0L7VP:Y,-12682
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_3_6:A,797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_3_6:B,732
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_3_6:C,683
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_3_6:D,626
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_3_6:Y,626
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[4]:A,-1655
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[4]:B,-1813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[4]:C,-1068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[4]:D,-1159
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[4]:Y,-1813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a4_0[0]:A,6603
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a4_0[0]:B,5771
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a4_0[0]:C,7439
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a4_0[0]:Y,5771
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[0]:A,13834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[0]:B,13791
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[0]:C,10265
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[0]:D,10902
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[0]:Y,10265
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/lsu_op_ex_pipe_reg[3]:CLK,-9365
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/lsu_op_ex_pipe_reg[3]:D,-4349
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/lsu_op_ex_pipe_reg[3]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/lsu_op_ex_pipe_reg[3]:Q,-9365
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[12]:A,17122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[12]:B,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[12]:C,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[12]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[21]:A,14844
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[21]:B,13937
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[21]:C,13037
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[21]:Y,13037
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[2]:CLK,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[2]:D,-2002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[2]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[2]:Q,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[2]:SLn,4675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[10]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[10]:B,17821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[10]:Y,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[24]:CLK,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[24]:D,14510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[24]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[24]:Q,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_ready_sig_0:A,6183
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_ready_sig_0:B,6121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_ready_sig_0:C,4168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_ready_sig_0:D,-7579
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_ready_sig_0:Y,-7579
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[39]:CLK,15676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[39]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[39]:EN,12359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[39]:Q,15676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[39]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[3]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[3]:B,17821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[3]:Y,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[4]:A,10246
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[4]:B,11394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[4]:Y,10246
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_rd_ptr[0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_rd_ptr[0]:CLK,-720
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_rd_ptr[0]:D,14174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_rd_ptr[0]:Q,-720
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[40]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[40]:B,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[40]:C,17760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[40]:Y,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIR46BJ[20]:A,2380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIR46BJ[20]:B,2347
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIR46BJ[20]:C,1928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIR46BJ[20]:D,2001
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNIR46BJ[20]:Y,1928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[0]:CLK,-12572
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[0]:D,12427
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[0]:EN,-6943
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[0]:Q,-12572
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[23]:A,8242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[23]:B,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[23]:C,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[23]:D,16946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[23]:Y,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[7]:CLK,15320
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[7]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[7]:EN,13092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[7]:Q,15320
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[7]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_21_0:A,8601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_21_0:B,17334
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_21_0:C,10364
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_21_0:CC,8532
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_21_0:D,16481
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_21_0:P,8601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_21_0:S,8532
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_21_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_21_0:Y3A,10419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[37]:CLK,12113
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[37]:D,2036
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[37]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[37]:Q,12113
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[37]:SLn,-313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[4]:CLK,-12598
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[4]:D,11363
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[4]:EN,-6943
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[4]:Q,-12598
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_mux_result27_1:A,-984
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_mux_result27_1:B,-851
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_mux_result27_1:C,-903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_mux_result27_1:Y,-984
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[20]:A,14540
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[20]:B,10315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[20]:C,10949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[20]:D,9210
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[20]:Y,9210
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:CC[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:CC[10],3217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:CC[11],2750
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:CC[1],3044
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:CC[2],2856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:CC[3],2786
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:CC[4],2741
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:CC[5],2584
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:CC[6],2814
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:CC[7],3315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:CC[8],3615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:CC[9],2928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:CO,1703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:P[0],1766
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:P[10],1861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:P[11],1922
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:P[1],1703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:P[2],1803
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:P[3],1836
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:P[4],1776
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:P[5],1866
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:P[6],1824
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:P[7],1795
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:P[8],1862
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:P[9],1896
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:Y3A[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:Y3A[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:Y3A[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:Y3A[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:Y3A[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:Y3A[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:Y3A[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:Y3A[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:Y3A[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:Y3A[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:Y3A[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:Y3A[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:Y3[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:Y3[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:Y3[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_0:Y3[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a2_0_0[0]:A,6582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a2_0_0[0]:B,6388
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a2_0_0[0]:C,6540
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a2_0_0[0]:D,6382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a2_0_0[0]:Y,6382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNISUPC09[20]:B,6625
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNISUPC09[20]:C,11386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNISUPC09[20]:CC,6542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNISUPC09[20]:D,11292
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNISUPC09[20]:P,6625
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNISUPC09[20]:S,6542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNISUPC09[20]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNISUPC09[20]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_25_RNO:A,11139
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_25_RNO:Y,11139
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:BLK_EN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:BUSY_FB,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:ENSH,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[0],16306
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[1],16309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[2],16312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[3],16325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[4],16333
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[0],16331
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[10],16306
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[11],16315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[1],16310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[2],16322
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[3],16317
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[4],16319
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[5],16314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[6],16312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[7],16317
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[8],16318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[9],16309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[0],18485
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[1],18487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[2],18487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[3],18476
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[4],18458
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_CLK,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[0],7818
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[10],7748
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[11],8455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[1],7821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[2],7819
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[3],7677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[4],8502
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[5],8496
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[6],8510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[7],7747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[8],8510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[9],8508
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_EN,7588
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_de_0:A,-12682
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_de_0:B,-6968
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_de_0:C,-11274
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_de_0:Y,-12682
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_5_0_m3_i_a3_1:A,-4178
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_5_0_m3_i_a3_1:B,-3851
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_5_0_m3_i_a3_1:C,-7061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_5_0_m3_i_a3_1:D,-7159
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_5_0_m3_i_a3_1:Y,-7159
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_5[0]:A,7673
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_5[0]:B,7497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_5[0]:C,7431
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_5[0]:D,-10261
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_5[0]:Y,-10261
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_a2_1:A,-10175
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_a2_1:B,-11568
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_a2_1:C,-11804
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_a2_1:D,-11860
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_a2_1:Y,-11860
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[29]:A,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[29]:B,13325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[29]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[29]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[7]:A,17503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[7]:B,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[7]:C,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[7]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0[4]:A,9906
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0[4]:B,11316
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0[4]:C,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0[4]:D,10105
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0[4]:Y,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_38:A,15628
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_38:B,15568
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_38:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_38:P,15568
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_38:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_38:Y3A,15629
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un11_csr_trigger_wr_hzd_de_5:A,8556
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un11_csr_trigger_wr_hzd_de_5:B,8523
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un11_csr_trigger_wr_hzd_de_5:C,8455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un11_csr_trigger_wr_hzd_de_5:D,8350
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un11_csr_trigger_wr_hzd_de_5:Y,8350
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[20]:A,8711
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[20]:B,9289
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[20]:C,8608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[20]:Y,8608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[9]:A,10239
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[9]:B,11394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[9]:Y,10239
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[2]:A,15090
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[2]:B,9424
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[2]:C,16846
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[2]:D,14807
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[2]:Y,9424
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_1[1]:A,5353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_1[1]:B,5867
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_1[1]:C,6667
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_1[1]:D,5994
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_1[1]:Y,5353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_27_RNO_0:A,8819
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_27_RNO_0:B,-2189
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_27_RNO_0:C,9479
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_27_RNO_0:D,8527
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_27_RNO_0:Y,-2189
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a2:A,11611
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a2:B,11618
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a2:C,11541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a2:D,12385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a2:Y,11541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_17:A,15488
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_17:B,15436
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_17:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_17:P,15436
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_17:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_17:Y3A,15492
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_ready_reg_RNO:A,384
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_ready_reg_RNO:B,341
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_ready_reg_RNO:Y,341
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[13]:A,1785
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[13]:B,15355
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[13]:C,-2324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[13]:D,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[13]:Y,-2324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[15]:A,13733
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[15]:B,13696
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[15]:C,10173
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[15]:D,10098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[15]:Y,10098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[20]:A,738
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[20]:B,530
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[20]:C,820
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[20]:D,776
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[20]:Y,530
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[21]:A,12275
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[21]:B,11870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[21]:C,-119
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[21]:D,-209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[21]:Y,-209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[10]:A,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[10]:B,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[10]:C,15209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[10]:Y,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a4[2]:A,6454
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a4[2]:B,6390
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a4[2]:C,7924
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a4[2]:D,7160
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a4[2]:Y,6390
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[9]:A,10920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[9]:B,10944
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[9]:C,10142
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[9]:D,10723
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[9]:Y,10142
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[19]:A,8401
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[19]:B,7736
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[19]:C,7665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[19]:Y,7665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[22]:CLK,11487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[22]:D,8503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[22]:EN,4719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[22]:Q,11487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_2_iv[15]:A,5558
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_2_iv[15]:B,6468
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_2_iv[15]:C,8992
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_2_iv[15]:Y,5558
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/set_wfi_waiting:A,573
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/set_wfi_waiting:B,557
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/set_wfi_waiting:C,-1409
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/set_wfi_waiting:D,-533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/set_wfi_waiting:Y,-1409
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/R_DATA_5_inst:CLK,-2248
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/R_DATA_5_inst:D,16314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/R_DATA_5_inst:EN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/R_DATA_5_inst:Q,-2248
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/R_DATA_5_inst:SLn,16763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_a12_3_0:A,-8438
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_a12_3_0:B,-8481
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_a12_3_0:C,-8572
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_a12_3_0:D,-8673
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_a12_3_0:Y,-8673
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[24]:A,9256
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[24]:B,13661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[24]:C,10138
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[24]:Y,9256
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_60:A,15798
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_60:B,15738
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_60:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_60:P,15738
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_60:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_60:Y3A,15751
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[19]:A,17503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[19]:B,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[19]:C,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[19]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_2:CC[0],11044
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_2:CC[1],10998
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_2:CC[2],10964
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_2:CC[3],11017
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_2:CC[4],10966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_2:CC[5],10937
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_2:CC[6],10993
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_2:CC[7],10946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_2:CI,10937
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_2:P[0],11201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_2:P[1],11139
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_2:P[2],11233
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_2:P[3],11281
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_2:P[4],11231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_2:P[5],11302
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_2:P[6],11424
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_2:P[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_2:Y3A[0],12416
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_2:Y3A[1],12420
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_2:Y3A[2],12496
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_2:Y3A[3],12493
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_2:Y3A[4],12499
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_2:Y3A[5],12563
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_2:Y3A[6],12657
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_2:Y3A[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_2:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_2:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_2:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_2:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_2:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_2:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_2:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_2:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[19]:CLK,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[19]:D,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[19]:Q,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[19]:SLn,12296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[21]:A,17014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[21]:B,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[21]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[21]:D,15690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[21]:Y,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[18]:CLK,11457
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[18]:D,8559
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[18]:EN,4719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[18]:Q,11457
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp[2]:A,-1668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp[2]:B,329
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp[2]:Y,-1668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][27]:CLK,2324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][27]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][27]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][27]:Q,2324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[31]:CLK,15895
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[31]:D,10174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[31]:EN,11117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[31]:Q,15895
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[31]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIPVNOHV[54]:B,12742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIPVNOHV[54]:C,11712
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIPVNOHV[54]:CC,11600
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIPVNOHV[54]:D,17227
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIPVNOHV[54]:P,11712
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIPVNOHV[54]:S,11600
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIPVNOHV[54]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIPVNOHV[54]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_lsu_op_retr[1]:CLK,-11166
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_lsu_op_retr[1]:D,-12205
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_lsu_op_retr[1]:EN,-11551
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_lsu_op_retr[1]:Q,-11166
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2125_4:A,7576
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2125_4:B,7396
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2125_4:C,6837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2125_4:D,6508
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2125_4:Y,6508
HEARTBEAT_LED_obuf/U_IOPAD:D,
HEARTBEAT_LED_obuf/U_IOPAD:E,
HEARTBEAT_LED_obuf/U_IOPAD:PAD,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[2]:A,6812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[2]:B,-2002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[2]:C,16721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[2]:D,15729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[2]:Y,-2002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_17:A,-12456
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_17:B,-12497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_17:Y,-12497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[12]:A,11528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[12]:B,11651
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[12]:C,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[12]:D,8492
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[12]:Y,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_o5_0[1]:A,6581
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_o5_0[1]:B,4962
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_o5_0[1]:C,7315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_o5_0[1]:D,6456
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_o5_0[1]:Y,4962
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.un83_rv32i_dec_gpr_wr_valid_m_0_0:A,5733
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.un83_rv32i_dec_gpr_wr_valid_m_0_0:B,5784
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.un83_rv32i_dec_gpr_wr_valid_m_0_0:Y,5733
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[5]:A,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[5]:B,3758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[5]:Y,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[28]:CLK,14323
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[28]:D,-2504
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[28]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[28]:Q,14323
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[28]:SLn,4675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[18]:CLK,14339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[18]:D,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[18]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[18]:Q,14339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[26]:CLK,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[26]:D,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[26]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[26]:Q,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[15]:A,11528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[15]:B,11651
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[15]:C,6892
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[15]:D,8596
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[15]:Y,6892
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[22]:A,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[22]:B,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[22]:C,9945
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[22]:D,9291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[22]:Y,6146
VOTER_TIME_COUNT/voted_output[30]:ALn,
VOTER_TIME_COUNT/voted_output[30]:CLK,18610
VOTER_TIME_COUNT/voted_output[30]:D,18587
VOTER_TIME_COUNT/voted_output[30]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_places_1_.m8_e:A,7342
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_places_1_.m8_e:B,7249
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_places_1_.m8_e:C,7936
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_places_1_.m8_e:Y,7249
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[9]:A,10245
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[9]:B,15574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[9]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[9]:Y,10245
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[18]:A,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[18]:B,13325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[18]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[18]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[3]:CLK,-3154
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[3]:D,-4471
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[3]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[3]:Q,-3154
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[3]:SLn,-3470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[8]:A,13479
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[8]:B,8946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[8]:C,7718
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[8]:D,6949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[8]:Y,6949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[27]:CLK,13788
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[27]:D,12258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[27]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[27]:Q,13788
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[27]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_pipe_lsu_op_retr9_i_a2_i:A,11705
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_pipe_lsu_op_retr9_i_a2_i:B,-12205
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_pipe_lsu_op_retr9_i_a2_i:C,14382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_pipe_lsu_op_retr9_i_a2_i:Y,-12205
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI1C1BM6[22]:B,8628
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI1C1BM6[22]:C,9392
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI1C1BM6[22]:CC,8445
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI1C1BM6[22]:D,9287
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI1C1BM6[22]:P,8628
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI1C1BM6[22]:S,8445
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI1C1BM6[22]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI1C1BM6[22]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIQFVIU[5]:A,2353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIQFVIU[5]:B,1503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIQFVIU[5]:C,3120
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIQFVIU[5]:Y,1503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_1:A,-6898
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_1:B,-7790
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_1:C,-8589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_1:D,-7956
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_1:Y,-8589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_mux_sel_0_iv[0]:A,7103
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_mux_sel_0_iv[0]:B,8122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_mux_sel_0_iv[0]:C,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_mux_sel_0_iv[0]:D,-4387
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_mux_sel_0_iv[0]:Y,-4387
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_37[8]:A,9161
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_37[8]:B,7169
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_37[8]:C,9068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_37[8]:Y,7169
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_0_iv_0[10]:A,8292
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_0_iv_0[10]:B,7984
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_0_iv_0[10]:C,7036
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_0_iv_0[10]:D,6286
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_0_iv_0[10]:Y,6286
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[10]:A,14495
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[10]:B,14475
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[10]:C,10861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[10]:D,10767
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[10]:Y,10767
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[13]:A,581
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[13]:B,373
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[13]:C,663
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[13]:D,619
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[13]:Y,373
DISAGREE_LED_obuf/U_IOPAD:D,
DISAGREE_LED_obuf/U_IOPAD:E,
DISAGREE_LED_obuf/U_IOPAD:PAD,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0_int_sn_m7:A,4644
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0_int_sn_m7:B,2078
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0_int_sn_m7:C,-2533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0_int_sn_m7:Y,-2533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[14]:A,-1054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[14]:B,14594
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[14]:C,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[14]:D,-6966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[14]:Y,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[2]:A,13863
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[2]:B,13831
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[2]:C,10217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[2]:D,10401
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[2]:Y,10217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNICC1I86[11]:B,16998
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNICC1I86[11]:C,12111
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNICC1I86[11]:CC,12440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNICC1I86[11]:D,16896
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNICC1I86[11]:P,12111
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNICC1I86[11]:S,12440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNICC1I86[11]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNICC1I86[11]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr18_i_a2_i_a2:A,16736
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr18_i_a2_i_a2:B,15977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr18_i_a2_i_a2:C,15028
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr18_i_a2_i_a2:D,15021
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr18_i_a2_i_a2:Y,15021
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp_1.ramout_2[0]:A,4186
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp_1.ramout_2[0]:B,3336
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp_1.ramout_2[0]:C,4953
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp_1.ramout_2[0]:Y,3336
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[27]:A,14792
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[27]:B,13885
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[27]:C,12985
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[27]:Y,12985
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic851:A,3850
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic851:B,4714
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic851:C,4429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic851:D,3779
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic851:Y,3779
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_48:B,14547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_48:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_48:P,14547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_48:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_48:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[7]:A,2259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[7]:B,3274
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[7]:Y,2259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949_25:A,-593
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949_25:B,-648
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949_25:C,-937
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949_25:D,-1516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949_25:Y,-1516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_18_RNO:A,11162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_18_RNO:Y,11162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[5]:A,11528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[5]:B,11651
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[5]:C,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[5]:D,8602
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[5]:Y,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[0]:CLK,14174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[0]:D,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[0]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[0]:Q,14174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[5]:A,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[5]:B,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[5]:C,15209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[5]:Y,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[17]:A,14588
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[17]:B,14572
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[17]:C,10961
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[17]:D,10867
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[17]:Y,10867
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[23]:A,3242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[23]:B,3758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[23]:Y,3242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[29]:A,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[29]:B,10641
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[29]:C,8458
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[29]:Y,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[9]:A,15121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[9]:B,15048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[9]:C,-2252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[9]:D,12933
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[9]:Y,-2252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[4]:CLK,11323
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[4]:D,8672
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[4]:EN,4719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[4]:Q,11323
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[27]:A,13842
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[27]:B,13788
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[27]:C,10268
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[27]:D,10147
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[27]:Y,10147
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/case_dec_gpr_rs2_rd_sel_0_sqmuxa:A,-10307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/case_dec_gpr_rs2_rd_sel_0_sqmuxa:B,-2542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/case_dec_gpr_rs2_rd_sel_0_sqmuxa:Y,-10307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/ifu_expipe_req_branch_excpt_req_valid_0:A,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/ifu_expipe_req_branch_excpt_req_valid_0:B,-12854
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/ifu_expipe_req_branch_excpt_req_valid_0:C,-2014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/ifu_expipe_req_branch_excpt_req_valid_0:D,-9569
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/ifu_expipe_req_branch_excpt_req_valid_0:Y,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy:B,15743
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy:P,15743
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[8]:A,15778
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[8]:B,15745
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[8]:C,10164
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[8]:D,8597
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[8]:Y,8597
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[12]:A,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[12]:B,13325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[12]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[12]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[9]:A,2254
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[9]:B,2217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[9]:C,1312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[9]:D,1619
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[9]:Y,1312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[21]:CLK,14524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[21]:D,-2398
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[21]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[21]:Q,14524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[21]:SLn,4675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.awe0:A,17548
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.awe0:B,17507
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.awe0:C,12096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.awe0:Y,12096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[4]:A,15121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[4]:B,15048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[4]:C,-2259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[4]:D,13038
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[4]:Y,-2259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[38]:A,11649
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[38]:B,16437
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[38]:C,16371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[38]:Y,11649
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][25]:CLK,2425
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][25]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][25]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][25]:Q,2425
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un20_emi_req_os_at_flush[0]:A,-661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un20_emi_req_os_at_flush[0]:B,-7794
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un20_emi_req_os_at_flush[0]:C,-112
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un20_emi_req_os_at_flush[0]:Y,-7794
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_a4[1]:A,8125
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_a4[1]:B,8034
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_a4[1]:C,7259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_a4[1]:D,6437
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_a4[1]:Y,6437
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.psel:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.psel:CLK,14276
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.psel:D,-6211
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.psel:EN,-6111
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.psel:Q,14276
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_37:A,7157
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_37:B,7091
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_37:C,6201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_37:D,6091
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_37:Y,6091
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un5_alu_op_sel_ex_cZ[0]:A,-8944
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un5_alu_op_sel_ex_cZ[0]:B,-5340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un5_alu_op_sel_ex_cZ[0]:Y,-8944
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_ex_0:A,-6851
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_ex_0:B,-6755
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_ex_0:Y,-6851
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux_0[3]:A,12
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux_0[3]:B,752
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux_0[3]:C,1047
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux_0[3]:D,1003
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux_0[3]:Y,12
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[24]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[24]:CLK,16601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[24]:D,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[24]:EN,-6339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[24]:Q,16601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[4]:CLK,-3211
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[4]:D,-4471
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[4]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[4]:Q,-3211
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[4]:SLn,-3470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_count[0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_count[0]:CLK,5002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_count[0]:D,-6944
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_count[0]:Q,5002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[8]:A,5032
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[8]:B,2814
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[8]:C,2046
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[8]:D,-12881
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[8]:Y,-12881
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m0s2:A,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m0s2:B,12261
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m0s2:C,6220
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m0s2:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[3]:CLK,-13353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[3]:D,8970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[3]:EN,-6943
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0_[3]:Q,-13353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[29]:A,15121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[29]:B,15048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[29]:C,-2533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[29]:D,12725
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[29]:Y,-2533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[6]:A,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[6]:B,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[6]:C,15209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[6]:Y,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[14]:CLK,13830
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[14]:D,12413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[14]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[14]:Q,13830
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[14]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[13]:CLK,1225
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[13]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[13]:EN,12162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[13]:Q,1225
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_valid_3_0:A,-10274
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_valid_3_0:B,-10307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_valid_3_0:Y,-10307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[12]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[12]:B,17821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[12]:Y,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[2]:A,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[2]:B,3758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[2]:Y,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[15]:CLK,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[15]:D,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[15]:Q,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[15]:SLn,12296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_s[5]:B,16915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_s[5]:CC,16464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_s[5]:P,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_s[5]:S,16464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_s[5]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_s[5]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[41]:A,11637
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[41]:B,16425
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[41]:C,16359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[41]:Y,11637
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIAQQEP[14]:A,2279
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIAQQEP[14]:B,1429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIAQQEP[14]:C,3046
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIAQQEP[14]:Y,1429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_read_gpr_rs1_ex.gen_rs1_exu_stall.un7_gpr_rs1_stall_exu_NE:A,-9964
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_read_gpr_rs1_ex.gen_rs1_exu_stall.un7_gpr_rs1_stall_exu_NE:B,-10019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_read_gpr_rs1_ex.gen_rs1_exu_stall.un7_gpr_rs1_stall_exu_NE:C,-10996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_read_gpr_rs1_ex.gen_rs1_exu_stall.un7_gpr_rs1_stall_exu_NE:D,-11040
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_read_gpr_rs1_ex.gen_rs1_exu_stall.un7_gpr_rs1_stall_exu_NE:Y,-11040
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/no_flush_req_os_RNIB01M6:A,12686
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/no_flush_req_os_RNIB01M6:B,-1443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/no_flush_req_os_RNIB01M6:C,15441
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/no_flush_req_os_RNIB01M6:Y,-1443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_RNO[5]:A,7977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_RNO[5]:B,5453
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_RNO[5]:C,5296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_RNO[5]:Y,5296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[42]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[42]:B,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[42]:C,17760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[42]:Y,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[25]:A,13838
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[25]:B,13806
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[25]:C,10192
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[25]:D,10906
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[25]:Y,10192
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m4_0_1:A,5603
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m4_0_1:B,5467
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m4_0_1:C,5384
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m4_0_1:D,4621
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m4_0_1:Y,4621
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_2:A,-3557
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_2:B,-3091
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_2:C,-2337
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_2:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_2:D,-2432
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_2:P,-3557
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_2:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_2:Y3A,-3030
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[22]:A,5050
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[22]:B,2649
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[22]:C,1884
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[22]:D,-12863
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[22]:Y,-12863
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0:A,1031
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0:B,5353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0:C,1098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0:Y,1031
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_lm_0[2]:A,4091
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_lm_0[2]:B,16729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_lm_0[2]:Y,4091
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[20]:CLK,776
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[20]:D,9357
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[20]:EN,5697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[20]:Q,776
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[20]:SLn,11215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_rd_ptr[0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_rd_ptr[0]:CLK,-11702
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_rd_ptr[0]:D,10950
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_rd_ptr[0]:Q,-11702
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI9GSRJ1[4]:B,8439
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI9GSRJ1[4]:C,9203
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI9GSRJ1[4]:CC,8406
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI9GSRJ1[4]:D,9098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI9GSRJ1[4]:P,8439
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI9GSRJ1[4]:S,8406
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI9GSRJ1[4]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI9GSRJ1[4]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[28]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[28]:B,17821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[28]:Y,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[0]:CLK,-817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[0]:D,17665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[0]:EN,12162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[0]:Q,-817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[27]:A,2944
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[27]:B,3627
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[27]:C,-672
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[27]:D,-868
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[27]:Y,-868
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_16:A,-3456
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_16:B,-2990
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_16:C,-2226
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_16:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_16:D,-2331
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_16:P,-3456
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_16:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_16:Y3A,-2924
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mimpid_sw_rd_sel_4:A,8332
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mimpid_sw_rd_sel_4:B,10021
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mimpid_sw_rd_sel_4:Y,8332
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI8Q3RQ31[61]:B,12841
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI8Q3RQ31[61]:C,11811
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI8Q3RQ31[61]:CC,11516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI8Q3RQ31[61]:D,17316
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI8Q3RQ31[61]:P,11811
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI8Q3RQ31[61]:S,11516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI8Q3RQ31[61]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI8Q3RQ31[61]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[22]:A,15096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[22]:B,9945
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[22]:C,16852
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[22]:D,14813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[22]:Y,9945
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_12:A,-12770
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_12:B,-12848
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_12:C,-12896
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_12:D,-13001
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_12:Y,-13001
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[11]:A,2261
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[11]:B,2224
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[11]:C,1314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[11]:D,1621
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[11]:Y,1314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[17]:CLK,-1205
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[17]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[17]:EN,12162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[17]:Q,-1205
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4917_3:A,-1505
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4917_3:B,-1413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4917_3:Y,-1505
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp[9]:A,-1371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp[9]:B,626
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp[9]:Y,-1371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0[18]:A,16075
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0[18]:B,16133
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0[18]:Y,16075
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[0]:CLK,-8616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[0]:D,-5231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[0]:EN,-12735
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[0]:Q,-8616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[0]:SLn,17661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNINCVIU[4]:A,2467
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNINCVIU[4]:B,1617
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNINCVIU[4]:C,3234
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNINCVIU[4]:Y,1617
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un6_lsu_op_complete_ex:A,-2163
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un6_lsu_op_complete_ex:B,-2218
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un6_lsu_op_complete_ex:C,-2254
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un6_lsu_op_complete_ex:D,-2359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un6_lsu_op_complete_ex:Y,-2359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un1_next_buff_resp_wr_ptr_1_sqmuxa:A,10949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un1_next_buff_resp_wr_ptr_1_sqmuxa:B,6081
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un1_next_buff_resp_wr_ptr_1_sqmuxa:C,-725
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un1_next_buff_resp_wr_ptr_1_sqmuxa:D,-1582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un1_next_buff_resp_wr_ptr_1_sqmuxa:Y,-1582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/un12_q0:A,-9338
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/un12_q0:B,-10157
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/un12_q0:C,-9424
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/un12_q0:D,-9522
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/un12_q0:Y,-10157
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[14]:A,17068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[14]:B,17037
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[14]:C,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[14]:D,16861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[14]:Y,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[26]:CLK,-2989
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[26]:D,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[26]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[26]:Q,-2989
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[26]:SLn,-3470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_15:A,-2593
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_15:B,-3000
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_15:C,-3058
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_15:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_15:D,-2771
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_15:P,-3058
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_15:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_15:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[1]:A,17858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[1]:B,9490
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[1]:C,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[1]:Y,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_29_RNO_0:A,8840
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_29_RNO_0:B,-2168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_29_RNO_0:C,9502
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_29_RNO_0:D,8468
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_29_RNO_0:Y,-2168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[4]:CLK,-2643
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[4]:D,18604
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[4]:EN,-11601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[4]:Q,-2643
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[4]:SLn,17661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[31]:A,15028
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[31]:B,14121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[31]:C,13235
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[31]:Y,13235
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[15]:A,16058
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[15]:B,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[15]:C,16744
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[15]:D,15981
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[15]:Y,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[28]:CLK,11981
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[28]:D,10246
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[28]:EN,5048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[28]:Q,11981
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[28]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[7]:A,9406
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[7]:B,13690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[7]:C,9329
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[7]:D,10123
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[7]:Y,9329
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_a6_0_0[0]:A,6482
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_a6_0_0[0]:B,6511
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_a6_0_0[0]:C,6419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_a6_0_0[0]:Y,6419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2125_2:A,2836
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2125_2:B,2996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2125_2:Y,2836
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[13]:A,11183
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[13]:B,822
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[13]:C,-2324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[13]:Y,-2324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[53]:CLK,14600
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[53]:D,11649
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[53]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[53]:Q,14600
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[53]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[10]:A,8218
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[10]:B,6710
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[10]:C,-67
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[10]:D,-2305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[10]:Y,-2305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[9]:CLK,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[9]:D,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[9]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[9]:Q,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_o4[0]:A,6550
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_o4[0]:B,7266
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_o4[0]:C,6324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_o4[0]:D,5672
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_o4[0]:Y,5672
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[23]:A,8490
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[23]:B,7825
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[23]:C,7759
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[23]:Y,7759
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mstatus_sw_rd_sel_1:A,10292
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mstatus_sw_rd_sel_1:B,9535
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mstatus_sw_rd_sel_1:C,9379
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mstatus_sw_rd_sel_1:Y,9379
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[9]:CLK,15628
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[9]:D,10239
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[9]:EN,11117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[9]:Q,15628
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[9]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr_1_1_0:A,-10171
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr_1_1_0:B,-10679
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr_1_1_0:Y,-10679
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[5]:A,4984
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[5]:B,2786
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[5]:C,2042
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[5]:D,-12929
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[5]:Y,-12929
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un4_exu_res_req_retr:A,8321
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un4_exu_res_req_retr:B,8468
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un4_exu_res_req_retr:C,8402
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un4_exu_res_req_retr:Y,8321
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[1]:A,10706
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[1]:B,10364
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[1]:C,9905
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[1]:D,3496
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[1]:Y,3496
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un8_req_addr_mux_0[18]:A,13814
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un8_req_addr_mux_0[18]:B,16089
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un8_req_addr_mux_0[18]:Y,13814
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp[14]:A,-1765
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp[14]:B,230
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp[14]:Y,-1765
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_data_valid_ex_2_1:A,-8313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_data_valid_ex_2_1:B,-8224
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_data_valid_ex_2_1:Y,-8313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[6]:A,1189
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[6]:B,2022
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[6]:Y,1189
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_core_reset_1:A,-63
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_core_reset_1:B,1845
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_core_reset_1:Y,-63
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/CFG_9:B,8502
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/CFG_9:C,7748
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/CFG_9:D,16309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/CFG_9:IPB,8502
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/CFG_9:IPC,7748
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/CFG_9:IPD,16309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/CFG_9:Y,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[1].buff_data[1][2]:CLK,5905
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[1].buff_data[1][2]:D,13194
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[1].buff_data[1][2]:EN,-6943
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[1].buff_data[1][2]:Q,5905
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a2_6:A,-9242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a2_6:B,-9271
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a2_6:C,-9334
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a2_6:D,-9436
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a2_6:Y,-9436
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[30]:CLK,986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[30]:D,16783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[30]:EN,12162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[30]:Q,986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mie_sw_rd_sel_2:A,8477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mie_sw_rd_sel_2:B,10166
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mie_sw_rd_sel_2:Y,8477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[26]:A,10876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[26]:B,9260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[26]:C,15255
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[26]:D,11776
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[26]:Y,9260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[2]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[2]:CLK,3618
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[2]:D,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[2]:Q,3618
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_axb_31_1:A,16823
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_axb_31_1:B,16792
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_axb_31_1:Y,16792
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[41]:CLK,14451
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[41]:D,11750
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[41]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[41]:Q,14451
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[41]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[6]:A,16069
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[6]:B,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[6]:C,16841
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[6]:D,15922
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[6]:Y,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[11]:A,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[11]:B,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[11]:C,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[11]:D,720
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[11]:Y,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[53]:A,15265
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[53]:B,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[53]:C,16296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[53]:D,15601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[53]:Y,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI1SQBT2[8]:B,8525
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI1SQBT2[8]:C,9289
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI1SQBT2[8]:CC,8441
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI1SQBT2[8]:D,9184
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI1SQBT2[8]:P,8525
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI1SQBT2[8]:S,8441
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI1SQBT2[8]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNI1SQBT2[8]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[38]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[38]:B,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[38]:C,17760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[38]:Y,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[27]:A,9273
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[27]:B,8608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[27]:C,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[27]:Y,8542
CLK_IN_ibuf/U_IOIN:Y,
CLK_IN_ibuf/U_IOIN:YIN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_27_RNI5A9UA:A,-5018
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_27_RNI5A9UA:B,7324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_27_RNI5A9UA:Y,-5018
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep1_fast_RNIP9UPN:A,-12966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep1_fast_RNIP9UPN:B,-12827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep1_fast_RNIP9UPN:Y,-12966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns_i_1[3]:A,-8443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns_i_1[3]:B,17020
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns_i_1[3]:C,-6921
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns_i_1[3]:Y,-8443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[2]:A,10360
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[2]:B,13783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[2]:C,9546
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[2]:D,10286
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[2]:Y,9546
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_2:CC[0],678
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_2:CC[1],1304
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_2:CC[2],555
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_2:CC[3],560
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_2:CC[4],535
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_2:CC[5],463
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_2:CC[6],457
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_2:CC[7],353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_2:CI,353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_2:P[0],525
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_2:P[1],475
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_2:P[2],556
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_2:P[3],604
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_2:P[4],554
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_2:P[5],624
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_2:P[6],747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_2:P[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_2:Y3A[0],542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_2:Y3A[1],551
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_2:Y3A[2],620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_2:Y3A[3],617
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_2:Y3A[4],623
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_2:Y3A[5],687
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_2:Y3A[6],781
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_2:Y3A[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_2:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_2:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_2:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_2:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_2:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_2:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_2:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_2:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[17]:A,8524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[17]:B,8205
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[17]:C,6397
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[17]:Y,6397
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33[4]:A,9398
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33[4]:B,7418
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33[4]:C,9299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33[4]:Y,7418
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[12]:A,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[12]:B,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[12]:C,10104
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[12]:D,9291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[12]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[15]:A,12385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[15]:B,11980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[15]:C,-11
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[15]:D,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[15]:Y,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[10]:CLK,1422
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[10]:D,10948
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[10]:EN,6487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[10]:Q,1422
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[10]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNIG3OVB2[12]:B,17363
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNIG3OVB2[12]:CC,16441
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNIG3OVB2[12]:P,17363
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNIG3OVB2[12]:S,16441
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNIG3OVB2[12]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNIG3OVB2[12]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[2]:A,12195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[2]:B,12141
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[2]:C,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[2]:Y,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_24:A,7369
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_24:B,6535
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_24:C,7361
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_24:D,7212
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_24:Y,6535
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_0[64]:A,1786
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_0[64]:B,10525
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_0[64]:Y,1786
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3_RNI4TGHD[16]:A,10990
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3_RNI4TGHD[16]:B,8504
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3_RNI4TGHD[16]:C,13279
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3_RNI4TGHD[16]:Y,8504
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_sw_csr_rd_op_cnst:A,5348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_sw_csr_rd_op_cnst:B,4690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_sw_csr_rd_op_cnst:C,3678
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_sw_csr_rd_op_cnst:D,4351
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_sw_csr_rd_op_cnst:Y,3678
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_wr_byte_en_1[3]:A,6286
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_wr_byte_en_1[3]:B,6825
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_wr_byte_en_1[3]:Y,6286
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[2]:A,15121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[2]:B,15048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[2]:C,-2002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[2]:D,13336
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[2]:Y,-2002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_bcu_operand0_mux_sel_ex[0]:CLK,-1951
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_bcu_operand0_mux_sel_ex[0]:D,-5158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_bcu_operand0_mux_sel_ex[0]:EN,-12047
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_bcu_operand0_mux_sel_ex[0]:Q,-1951
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[7]:A,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[7]:B,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[7]:C,12340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[7]:Y,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_ie_msie/gen_bit_no_reset.state_val[0]:CLK,-9405
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_ie_msie/gen_bit_no_reset.state_val[0]:D,8237
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_ie_msie/gen_bit_no_reset.state_val[0]:EN,6734
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_ie_msie/gen_bit_no_reset.state_val[0]:Q,-9405
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_stall_lsu:A,-9560
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_stall_lsu:B,-10157
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_stall_lsu:C,-11040
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_stall_lsu:Y,-11040
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[14]:A,658
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[14]:B,453
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[14]:C,740
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[14]:D,696
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[14]:Y,453
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val[2]:CLK,14578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val[2]:D,8670
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val[2]:EN,5198
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val[2]:Q,14578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val[2]:SLn,11357
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[18]:A,9618
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[18]:B,9608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[18]:C,2784
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[18]:D,9069
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[18]:Y,2784
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[1]:CLK,15601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[1]:D,10179
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[1]:EN,11117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[1]:Q,15601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[1]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_34:B,14437
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_34:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_34:P,14437
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_34:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_34:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[13]:A,14210
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[13]:B,9971
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[13]:C,8536
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[13]:D,9537
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[13]:Y,8536
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[22]:A,15779
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[22]:B,15746
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[22]:C,9963
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[22]:D,7748
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[22]:Y,7748
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[10]:CLK,14267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[10]:D,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[10]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[10]:Q,14267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_Tc0_l_En_3_0_a2:A,15184
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_Tc0_l_En_3_0_a2:B,15143
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_Tc0_l_En_3_0_a2:Y,15143
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[27]:A,8206
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[27]:B,8450
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[27]:C,7705
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[27]:Y,7705
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un5_alu_op_sel_ex_cZ[3]:A,-8909
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un5_alu_op_sel_ex_cZ[3]:B,-5278
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un5_alu_op_sel_ex_cZ[3]:Y,-8909
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs2_rd_valid_u:A,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs2_rd_valid_u:B,6508
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs2_rd_valid_u:C,4880
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs2_rd_valid_u:D,6408
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs2_rd_valid_u:Y,4880
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[32]:CLK,-816
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[32]:D,2391
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[32]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[32]:Q,-816
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[32]:SLn,-313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_iv_1_RNO:A,4630
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_iv_1_RNO:B,4725
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_iv_1_RNO:C,6531
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_iv_1_RNO:D,5584
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_iv_1_RNO:Y,4630
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:CC[0],2748
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:CC[10],2514
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:CC[11],3365
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:CC[1],3192
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:CC[2],2789
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:CC[3],2502
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:CC[4],3336
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:CC[5],2466
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:CC[6],2588
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:CC[7],3061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:CC[8],2649
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:CC[9],2754
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:CI,1703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:CO,1703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:P[0],1870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:P[10],1965
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:P[11],2026
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:P[1],1807
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:P[2],1907
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:P[3],1940
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:P[4],1880
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:P[5],1970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:P[6],1928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:P[7],1899
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:P[8],1966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:P[9],2000
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:Y3A[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:Y3A[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:Y3A[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:Y3A[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:Y3A[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:Y3A[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:Y3A[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:Y3A[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:Y3A[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:Y3A[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:Y3A[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:Y3A[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:Y3[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:Y3[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:Y3[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_1:Y3[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_25:A,-2331
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_25:B,10883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_25:C,12170
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_25:CC,-2472
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_25:D,176
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_25:P,-2331
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_25:S,-2472
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_25:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_25:Y3A,270
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/CFG_5:B,8512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/CFG_5:C,8597
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/CFG_5:D,16325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/CFG_5:IPB,8512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/CFG_5:IPC,8597
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/CFG_5:IPD,16325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_a2:A,1195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_a2:B,2657
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_a2:C,1899
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_a2:D,2488
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_a2:Y,1195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[49]:A,15344
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[49]:B,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[49]:C,16296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[49]:D,15601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[49]:Y,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[6]:A,13843
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[6]:B,13795
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[6]:C,10269
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[6]:D,10148
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[6]:Y,10148
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[3]:A,8809
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[3]:B,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[3]:C,9370
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[3]:Y,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_22_0:A,1477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_22_0:B,2272
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_22_0:C,521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_22_0:CC,619
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_22_0:P,521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_22_0:S,619
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_22_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_22_0:Y3A,574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[8]:A,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[8]:B,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[8]:Y,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4911_2:A,3651
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4911_2:B,3801
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4911_2:C,3614
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4911_2:D,2986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4911_2:Y,2986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_0[11]:A,9044
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_0[11]:B,8390
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_0[11]:C,6530
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_0[11]:D,6389
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_0[11]:Y,6389
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_35:B,14498
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_35:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_35:P,14498
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_35:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_35:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_43[9]:A,9189
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_43[9]:B,7201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_43[9]:C,9090
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_43[9]:Y,7201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[27]:A,812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[27]:B,604
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[27]:C,894
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[27]:D,850
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[27]:Y,604
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_op[1]:A,-5061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_op[1]:B,-4982
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_op[1]:C,6437
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_op[1]:D,4802
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_op[1]:Y,-5061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[51]:A,3690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[51]:B,1853
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[51]:C,17755
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[51]:Y,1853
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_14:A,-12407
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_14:B,-12438
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_14:C,-12510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_14:D,-12596
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_14:Y,-12596
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[0]:A,6296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[0]:B,9788
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[0]:C,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[0]:D,6247
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[0]:Y,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[9]:CLK,1358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[9]:D,10783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[9]:EN,6487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[9]:Q,1358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[9]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_15:A,6417
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_15:B,7142
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_15:Y,6417
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_10:A,2821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_10:B,2784
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_10:C,15842
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_10:Y,2784
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2112_2_4:A,5640
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2112_2_4:B,5582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2112_2_4:C,6313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2112_2_4:D,5522
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2112_2_4:Y,5522
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[31]:A,4901
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[31]:B,16928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[31]:C,-2524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[31]:D,2545
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[31]:Y,-2524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[18]:A,17080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[18]:B,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[18]:C,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[18]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[18]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_0:A,-10730
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_0:B,-12246
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_0:C,-12862
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_0:D,-12493
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_0:Y,-12862
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[25]:CLK,14327
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[25]:D,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[25]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[25]:Q,14327
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[27]:A,-1054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[27]:B,14549
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[27]:C,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[27]:D,-6966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[27]:Y,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_a2:A,4481
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_a2:B,-8572
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_a2:C,6230
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_a2:D,6125
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_a2:Y,-8572
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[4]:A,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[4]:B,3758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[4]:Y,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/CFG_11:B,6870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/CFG_11:C,7817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/CFG_11:D,16306
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/CFG_11:IPB,6870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/CFG_11:IPC,7817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/CFG_11:IPD,16306
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0/CFG_11:Y,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_req_ready_0_a0_0:A,-12546
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_req_ready_0_a0_0:B,-10620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_req_ready_0_a0_0:C,-12119
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_req_ready_0_a0_0:D,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_req_ready_0_a0_0:Y,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/sticky_branch_reg:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/sticky_branch_reg:CLK,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/sticky_branch_reg:D,-6944
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/sticky_branch_reg:Q,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[23]:A,16634
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[23]:B,14889
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[23]:C,9617
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[23]:D,8605
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[23]:Y,8605
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_bcu_op_sel_iv_1_0:A,6824
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_bcu_op_sel_iv_1_0:B,6669
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_bcu_op_sel_iv_1_0:C,5747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_bcu_op_sel_iv_1_0:Y,5747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[15]:CLK,15468
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[15]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[15]:EN,13092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[15]:Q,15468
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[15]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[15]:A,17068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[15]:B,17043
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[15]:C,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[15]:D,16861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[15]:Y,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state[0]_3[3]:A,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state[0]_3[3]:B,13368
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state[0]_3[3]:Y,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep2:A,-11020
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep2:B,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep2:C,-10329
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep2:Y,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[11]:CLK,11254
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[11]:EN,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[11]:Q,11254
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[11]:SLn,4615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][29]:CLK,2561
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][29]:D,-308
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][29]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][29]:Q,2561
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[20]:CLK,1520
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[20]:D,10789
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[20]:EN,6487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[20]:Q,1520
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[20]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_2_sx_0:A,3293
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_2_sx_0:B,4304
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_2_sx_0:C,-13538
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_2_sx_0:D,-3014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_2_sx_0:Y,-13538
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[2]:CLK,11096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[2]:EN,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[2]:Q,11096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[2]:SLn,4615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[61]:CLK,15748
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[61]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[61]:EN,12359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[61]:Q,15748
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[61]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[26]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[26]:CLK,16607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[26]:D,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[26]:EN,-6339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[26]:Q,16607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_or[0]:A,5198
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_or[0]:B,10471
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_or[0]:Y,5198
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_exu_res_accept_retr_3_0_RNII7U7M:A,-6882
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_exu_res_accept_retr_3_0_RNII7U7M:B,30
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_exu_res_accept_retr_3_0_RNII7U7M:Y,-6882
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_11:A,14328
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_11:B,14279
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_11:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_11:P,14279
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_11:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_11:Y3A,14329
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns[4]:A,17858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns[4]:B,13419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns[4]:C,17760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns[4]:Y,13419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_2_0:A,8477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_2_0:B,17210
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_2_0:C,10240
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_2_0:CC,8751
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_2_0:D,16357
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_2_0:P,8477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_2_0:S,8751
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_2_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_2_0:Y3A,10254
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand0_mux_sel_1_iv_RNO[0]:A,6526
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand0_mux_sel_1_iv_RNO[0]:B,7002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand0_mux_sel_1_iv_RNO[0]:C,-5268
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand0_mux_sel_1_iv_RNO[0]:D,6360
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand0_mux_sel_1_iv_RNO[0]:Y,-5268
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result194_0_a2:A,7041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result194_0_a2:B,-20
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result194_0_a2:C,8110
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result194_0_a2:D,8012
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result194_0_a2:Y,-20
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[10]:A,17014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[10]:B,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[10]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[10]:D,15690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[10]:Y,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_15:A,-3590
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_15:B,-3124
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_15:C,-2360
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_15:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_15:D,-2465
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_15:P,-3590
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_15:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_15:Y3A,-3116
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[10]:A,-1264
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[10]:B,-1422
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[10]:C,-677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[10]:D,-768
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1[10]:Y,-1422
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[13]:CLK,13769
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[13]:D,10252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[13]:EN,5048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[13]:Q,13769
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[13]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI4PRP0D[28]:B,6821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI4PRP0D[28]:C,11582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI4PRP0D[28]:CC,6509
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI4PRP0D[28]:D,11488
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI4PRP0D[28]:P,6821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI4PRP0D[28]:S,6509
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI4PRP0D[28]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI4PRP0D[28]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a2_1[1]:A,5744
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a2_1[1]:B,5707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a2_1[1]:Y,5707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_10_0:A,258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_10_0:B,1910
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_10_0:C,1024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_10_0:CC,792
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_10_0:P,258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_10_0:S,792
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_10_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_10_0:Y3A,1073
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_29:A,11302
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_29:B,12507
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_29:C,13257
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_29:CC,10937
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_29:D,13166
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_29:P,11302
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_29:S,10937
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_29:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_29:Y3A,12563
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_1[0]:A,15748
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_1[0]:B,13158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_1[0]:C,13092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_1[0]:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_1[0]:D,15552
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_1[0]:P,13092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_1[0]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_1[0]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_0_1:A,-11203
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_0_1:B,12683
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_0_1:C,9019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_0_1:Y,-11203
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv_RNO_0[0]:A,5771
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv_RNO_0[0]:B,5725
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv_RNO_0[0]:C,5576
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv_RNO_0[0]:D,-5165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv_RNO_0[0]:Y,-5165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[0]:A,17858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[0]:B,10148
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[0]:C,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[0]:Y,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[18]:CLK,735
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[18]:D,10258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[18]:EN,5697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[18]:Q,735
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[18]:SLn,11215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[8]:A,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[8]:B,13325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[8]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[8]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv[1]:A,4962
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv[1]:B,-4277
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv[1]:C,-4937
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv[1]:D,-5312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv[1]:Y,-5312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI5V5QL1[8]:B,17457
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI5V5QL1[8]:CC,16507
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI5V5QL1[8]:P,17457
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI5V5QL1[8]:S,16507
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI5V5QL1[8]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI5V5QL1[8]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_a2_0_1:A,-9624
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_a2_0_1:B,-10366
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_a2_0_1:C,-10443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_a2_0_1:D,-10860
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_a2_0_1:Y,-10860
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[24]:A,6977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[24]:B,-2426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[24]:C,16721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[24]:D,15729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[24]:Y,-2426
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[31]:A,12151
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[31]:B,12097
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[31]:C,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[31]:Y,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un3_mtvec_warl_wr_en_3[0]:A,8378
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un3_mtvec_warl_wr_en_3[0]:B,8296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un3_mtvec_warl_wr_en_3[0]:C,8967
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un3_mtvec_warl_wr_en_3[0]:D,8850
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un3_mtvec_warl_wr_en_3[0]:Y,8296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[19]:A,17002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[19]:B,16971
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[19]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[19]:Y,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[6]:A,-116
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[6]:B,624
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[6]:C,927
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[6]:D,883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[6]:Y,-116
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2112_2:A,5522
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2112_2:B,6334
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2112_2:C,5338
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2112_2:D,4775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2112_2:Y,4775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[8]:A,17080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[8]:B,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[8]:C,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[8]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[8]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_27:A,11281
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_27:B,12484
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_27:C,13248
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_27:CC,11017
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_27:D,13143
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_27:P,11281
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_27:S,11017
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_27:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_27:Y3A,12493
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[13]:CLK,14804
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[13]:D,16413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[13]:Q,14804
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[13]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a4_0_1[1]:A,7277
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a4_0_1[1]:B,6480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a4_0_1[1]:C,7274
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a4_0_1[1]:Y,6480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[13]:A,8560
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[13]:B,8499
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[13]:C,8272
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[13]:D,8168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[13]:Y,8168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_rd_data_sig[9]:A,10943
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_rd_data_sig[9]:B,12878
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_rd_data_sig[9]:Y,10943
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[41]:A,3690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[41]:B,1959
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[41]:C,17755
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[41]:Y,1959
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[23]:CLK,-2963
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[23]:D,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[23]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[23]:Q,-2963
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[23]:SLn,-3470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_16:A,15417
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_16:B,15363
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_16:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_16:P,15363
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_16:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_16:Y3A,15429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46[7]:A,6915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46[7]:B,7511
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46[7]:C,6817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46[7]:Y,6817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[16]:A,658
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[16]:B,450
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[16]:C,740
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[16]:D,696
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[16]:Y,450
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[31]:CLK,2080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[31]:D,16783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[31]:EN,12199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[31]:Q,2080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv[3]:A,10635
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv[3]:B,-4027
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv[3]:C,-5158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv[3]:D,-5231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv[3]:Y,-5231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIQJUKGB[25]:B,6693
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIQJUKGB[25]:C,11454
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIQJUKGB[25]:CC,6536
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIQJUKGB[25]:D,11360
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIQJUKGB[25]:P,6693
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIQJUKGB[25]:S,6536
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIQJUKGB[25]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIQJUKGB[25]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/un1_penable_0_sqmuxa_0:A,16941
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/un1_penable_0_sqmuxa_0:B,17336
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/un1_penable_0_sqmuxa_0:C,-6111
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/un1_penable_0_sqmuxa_0:D,13192
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/un1_penable_0_sqmuxa_0:Y,-6111
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[7]:A,7381
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[7]:B,6992
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[7]:C,7278
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[7]:Y,6992
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[2]:A,9521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[2]:B,11394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[2]:Y,9521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[10]:CLK,1600
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[10]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[10]:EN,12162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[10]:Q,1600
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[12]:A,5558
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[12]:B,7263
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[12]:C,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[12]:D,5455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[12]:Y,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[13]:CLK,1500
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[13]:D,10942
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[13]:EN,6487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[13]:Q,1500
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[13]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[12]:A,10142
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[12]:B,7818
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[12]:C,14428
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[12]:D,12418
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[12]:Y,7818
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[35]:CLK,12098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[35]:D,2005
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[35]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[35]:Q,12098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[35]:SLn,-313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_RNO:A,-1294
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_RNO:B,-1700
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_RNO:C,-2159
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_RNO:D,-12854
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_RNO:Y,-12854
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[15]:CLK,2254
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[15]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[15]:EN,12096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[15]:Q,2254
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[18]:A,10225
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[18]:B,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[18]:C,14487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[18]:D,10986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[18]:Y,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[15]:CLK,14890
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[15]:D,16415
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[15]:Q,14890
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[15]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIO9U0NT[51]:B,12723
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIO9U0NT[51]:C,11693
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIO9U0NT[51]:CC,11622
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIO9U0NT[51]:D,17212
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIO9U0NT[51]:P,11693
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIO9U0NT[51]:S,11622
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIO9U0NT[51]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIO9U0NT[51]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[8]:A,11223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[8]:B,11036
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[8]:C,14518
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[8]:D,11070
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[8]:Y,11036
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIGU4V2D[17]:B,1940
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIGU4V2D[17]:C,2715
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIGU4V2D[17]:CC,2502
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIGU4V2D[17]:D,3024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIGU4V2D[17]:P,1940
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIGU4V2D[17]:S,2502
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIGU4V2D[17]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIGU4V2D[17]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_47:B,14602
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_47:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_47:P,14602
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_47:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_47:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[28]:A,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[28]:B,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[28]:Y,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_12_sx:A,5143
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_12_sx:B,2789
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_12_sx:C,2031
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_12_sx:D,-12770
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_12_sx:Y,-12770
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_op_sel_0_.m3_1:A,-1911
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_op_sel_0_.m3_1:B,-1905
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_op_sel_0_.m3_1:Y,-1911
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_8:A,15393
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_8:B,15339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_8:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_8:P,15339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_8:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_8:Y3A,15389
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[1].buff_valid[1]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[1].buff_valid[1]:CLK,-13539
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[1].buff_valid[1]:D,1123
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[1].buff_valid[1]:Q,-13539
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[29]:A,5544
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[29]:B,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[29]:C,7195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[29]:D,6238
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[29]:Y,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_2:A,-8470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_2:B,-8513
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_2:C,-8614
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_2:D,-8712
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_2:Y,-8712
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4913_2:A,-708
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4913_2:B,-649
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4913_2:Y,-708
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[22]:CLK,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[22]:D,11388
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[22]:EN,-12966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[22]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[22]:SLn,-12088
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_9_RNO:A,11125
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_9_RNO:Y,11125
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_0[1]:A,5582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_0[1]:B,6535
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_0[1]:Y,5582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_20:A,-3376
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_20:B,-2910
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_20:C,-2153
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_20:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_20:D,-2251
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_20:P,-3376
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_20:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_20:Y3A,-2860
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_rs2_rd_hzd_2:A,-6793
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_rs2_rd_hzd_2:B,-6836
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_rs2_rd_hzd_2:C,-6925
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_rs2_rd_hzd_2:D,-7029
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_rs2_rd_hzd_2:Y,-7029
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_32:A,15601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_32:B,15541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_32:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_32:P,15541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_32:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_32:Y3A,15591
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[6]:A,4990
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[6]:B,2741
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[6]:C,2092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[6]:D,-12923
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[6]:Y,-12923
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs2_rd_hzd_3_0:A,-8573
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs2_rd_hzd_3_0:B,-8616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs2_rd_hzd_3_0:C,-8693
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs2_rd_hzd_3_0:D,-8787
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs2_rd_hzd_3_0:Y,-8787
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[23]:A,-837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[23]:B,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[23]:C,14469
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[23]:Y,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[3]:CLK,996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[3]:D,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[3]:EN,6547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[3]:Q,996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid34:A,6967
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid34:B,6913
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid34:C,6852
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid34:D,6782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid34:Y,6782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[14]:A,10143
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[14]:B,7819
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[14]:C,14434
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[14]:D,12424
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0[14]:Y,7819
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_2_RNO:A,8186
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_2_RNO:B,-5870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_2_RNO:C,8169
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_2_RNO:Y,-5870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/dbreak_retr:A,12387
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/dbreak_retr:B,12493
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/dbreak_retr:Y,12387
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[1]:A,3355
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[1]:B,3482
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[1]:C,-1901
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[1]:D,663
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[1]:Y,-1901
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[6]:A,8921
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[6]:B,13380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[6]:C,7834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[6]:D,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[6]:Y,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[10]:A,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[10]:B,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[10]:Y,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/wr_en_data_or:A,9456
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/wr_en_data_or:B,5048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/wr_en_data_or:C,15026
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/wr_en_data_or:D,14244
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/wr_en_data_or:Y,5048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug.step_debug_enter_pending6:A,16590
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug.step_debug_enter_pending6:B,16077
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug.step_debug_enter_pending6:C,-12891
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug.step_debug_enter_pending6:D,-3633
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug.step_debug_enter_pending6:Y,-12891
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[10]:A,-3128
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[10]:B,-3165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[10]:C,-3569
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[10]:D,-3674
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[10]:Y,-3674
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_3_inst:CLK,-2360
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_3_inst:D,16317
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_3_inst:EN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_3_inst:Q,-2360
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_3_inst:SLn,16763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_49[9]:A,9253
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_49[9]:B,7255
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_49[9]:C,9150
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_49[9]:Y,7255
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[13]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[13]:CLK,11591
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[13]:D,-6975
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[13]:EN,-5440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[13]:Q,11591
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNI7CN9P[31]:A,1307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNI7CN9P[31]:B,457
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNI7CN9P[31]:C,2080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNI7CN9P[31]:Y,457
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[6]:A,1189
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[6]:B,1080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[6]:C,225
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[6]:D,-1016
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[6]:Y,-1016
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns_i_o3_0[3]:A,8615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns_i_o3_0[3]:B,15262
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns_i_o3_0[3]:C,-8607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns_i_o3_0[3]:D,8408
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns_i_o3_0[3]:Y,-8607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][12]:CLK,2310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][12]:D,-308
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][12]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][12]:Q,2310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[20]:A,6903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[20]:B,10641
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[20]:C,7797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[20]:Y,6903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[6]:CLK,-2581
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[6]:D,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[6]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[6]:Q,-2581
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[3]:CLK,-10996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[3]:D,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[3]:EN,-11601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[3]:Q,-10996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[3]:SLn,17661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_53:B,14647
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_53:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_53:P,14647
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_53:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_53:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[17]:A,6397
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[17]:B,10641
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[17]:C,7731
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[17]:Y,6397
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_0_0_a2[6]:A,15743
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_0_0_a2[6]:B,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_0_0_a2[6]:C,15935
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_0_0_a2[6]:Y,15743
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[62]:A,11976
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[62]:B,16748
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[62]:C,16682
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[62]:Y,11976
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[17]:CLK,13821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[17]:D,12389
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[17]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[17]:Q,13821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[17]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp[11]:A,-1366
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp[11]:B,629
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp[11]:Y,-1366
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[11]:CLK,15445
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[11]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[11]:EN,13092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[11]:Q,15445
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[11]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_22:A,-12493
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_22:B,-11380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_22:C,-11752
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_22:Y,-12493
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[27]:A,9583
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[27]:B,15574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[27]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[27]:Y,9583
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/res_pos_neg:CLK,-1107
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/res_pos_neg:D,12041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/res_pos_neg:EN,4536
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/res_pos_neg:Q,-1107
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[29]:A,11528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[29]:B,11651
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[29]:C,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[29]:D,7861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[29]:Y,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[13]:A,13479
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[13]:B,8946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[13]:C,8422
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[13]:D,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[13]:Y,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[21]:A,6903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[21]:B,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[21]:C,16041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[21]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/is_locked_2:A,-2693
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/is_locked_2:B,-3491
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/is_locked_2:C,17743
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/is_locked_2:D,17658
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/is_locked_2:Y,-3491
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_fence_op_os:A,2393
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_fence_op_os:B,2350
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_fence_op_os:C,1465
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_fence_op_os:D,630
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_fence_op_os:Y,630
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[30]:A,139
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[30]:B,-861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[30]:C,1027
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[30]:Y,-861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_43[8]:A,9189
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_43[8]:B,7201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_43[8]:C,9090
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_43[8]:Y,7201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_8[11]:A,14572
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_8[11]:B,11240
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_8[11]:C,10099
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_8[11]:D,9939
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_8[11]:Y,9939
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[4]:CLK,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[4]:D,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[4]:Q,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[4]:SLn,12296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_4:A,-7711
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_4:B,-8589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_4:C,-7773
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_4:D,-7883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_4:Y,-8589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_8_RNO_0:A,8633
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_8_RNO_0:B,-2375
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_8_RNO_0:C,9294
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_8_RNO_0:D,8441
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_8_RNO_0:Y,-2375
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_valid_6_i_0_a2_0_7:A,-2627
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_valid_6_i_0_a2_0_7:B,-2876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_valid_6_i_0_a2_0_7:C,-2624
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_valid_6_i_0_a2_0_7:D,-2759
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_valid_6_i_0_a2_0_7:Y,-2876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[4]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[4]:CLK,16304
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[4]:D,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[4]:EN,-6339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[4]:Q,16304
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_rs1_rd_hzd_0:A,-7486
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_rs1_rd_hzd_0:B,-7539
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_rs1_rd_hzd_0:C,-7627
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_rs1_rd_hzd_0:Y,-7627
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[7]:A,12975
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[7]:B,12932
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[7]:C,9406
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[7]:D,10043
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[7]:Y,9406
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[27]:A,7866
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[27]:B,8417
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[27]:Y,7866
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[25]:A,14524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[25]:B,12061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[25]:C,804
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[25]:D,762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[25]:Y,762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[23]:CLK,1474
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[23]:D,10324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[23]:EN,6487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[23]:Q,1474
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[23]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIK5C2CM[39]:B,12619
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIK5C2CM[39]:C,11589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIK5C2CM[39]:CC,11719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIK5C2CM[39]:D,17108
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIK5C2CM[39]:P,11589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIK5C2CM[39]:S,11719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIK5C2CM[39]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIK5C2CM[39]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_21:A,5522
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_21:B,6455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_21:Y,5522
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a17_0:A,-81
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a17_0:B,-135
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a17_0:C,-996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a17_0:D,-1920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a17_0:Y,-1920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4915_1_3:A,2168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4915_1_3:B,2987
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4915_1_3:C,2811
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4915_1_3:D,2932
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4915_1_3:Y,2168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[9]:A,102
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[9]:B,844
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[9]:C,1134
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[9]:D,1090
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[9]:Y,102
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[7]:A,16535
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[7]:B,14790
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[7]:C,9518
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[7]:D,8506
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[7]:Y,8506
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[11]:A,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[11]:B,12721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[11]:C,6985
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[11]:D,6657
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[11]:Y,6657
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[5]:A,17042
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[5]:B,16622
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[5]:C,16544
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[5]:D,6870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[5]:Y,6870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[53]:CLK,15800
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[53]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[53]:EN,12359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[53]:Q,15800
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[53]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_11:A,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_11:B,-13541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_11:Y,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[2]:A,8512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[2]:B,10939
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[2]:C,9967
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[2]:D,9894
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[2]:Y,8512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[17]:A,11528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[17]:B,11651
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[17]:C,6397
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[17]:D,7986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[17]:Y,6397
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[16]:A,17014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[16]:B,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[16]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[16]:D,15690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[16]:Y,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_9[0]:A,15800
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_9[0]:B,13206
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_9[0]:C,13146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_9[0]:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_9[0]:D,15606
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_9[0]:P,13146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_9[0]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_9[0]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[7]:A,12779
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[7]:B,12759
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[7]:C,9145
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[7]:D,9051
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[7]:Y,9051
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_3_7:A,707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_3_7:B,721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_3_7:C,619
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_3_7:D,484
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_3_7:Y,484
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[29]:A,9024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[29]:B,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[29]:C,13413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[29]:D,13199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[29]:Y,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[25]:CLK,2080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[25]:D,16783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[25]:EN,12199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[25]:Q,2080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[22]:A,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[22]:B,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[22]:C,15209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[22]:Y,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_1[0]:A,122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_1[0]:B,157
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_1[0]:C,-764
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_1[0]:D,-25
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_1[0]:Y,-764
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[48]:A,15288
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[48]:B,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[48]:C,16296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[48]:D,15601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[48]:Y,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_4_inst:CLK,-2417
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_4_inst:D,16319
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_4_inst:EN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_4_inst:Q,-2417
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_4_inst:SLn,16763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[50]:CLK,14602
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[50]:D,11673
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[50]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[50]:Q,14602
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[50]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dcsr_debugger_rd_sel_2_0:A,10281
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dcsr_debugger_rd_sel_2_0:B,11038
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dcsr_debugger_rd_sel_2_0:Y,10281
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNINH5N8I[23]:B,2000
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNINH5N8I[23]:C,2775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNINH5N8I[23]:CC,2754
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNINH5N8I[23]:D,3084
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNINH5N8I[23]:P,2000
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNINH5N8I[23]:S,2754
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNINH5N8I[23]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNINH5N8I[23]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[28]:A,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[28]:B,12677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[28]:C,6941
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[28]:D,6509
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[28]:Y,6509
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep1_rep1_RNI3H77O:A,-12949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep1_rep1_RNI3H77O:B,-12833
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep1_rep1_RNI3H77O:Y,-12949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33[9]:A,8366
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33[9]:B,6385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33[9]:C,8267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33[9]:Y,6385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[19]:CLK,15730
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[19]:D,10252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[19]:EN,11117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[19]:Q,15730
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[19]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_o17:A,-2542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_o17:B,-919
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_o17:C,-1739
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_o17:Y,-2542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[6]:CLK,11353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[6]:D,8663
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[6]:EN,4719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[6]:Q,11353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a2_1:A,3670
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a2_1:B,-10114
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a2_1:C,-10180
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a2_1:D,-10307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a2_1:Y,-10307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[11]:A,3562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[11]:B,11554
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[11]:C,4372
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[11]:Y,3562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[4]:A,168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[4]:B,-39
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[4]:C,244
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[4]:D,206
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[4]:Y,-39
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[18]:A,8218
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[18]:B,6577
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[18]:C,-67
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[18]:D,-2329
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[18]:Y,-2329
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[26]:A,14597
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[26]:B,14581
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[26]:C,10970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[26]:D,10876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[26]:Y,10876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_10_inst:CLK,-3165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_10_inst:D,16306
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_10_inst:Q,-3165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_10_inst:SLn,16775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_0_0[4]:A,7357
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_0_0[4]:B,6366
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_0_0[4]:C,5583
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_0_0[4]:D,5522
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_0_0[4]:Y,5522
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_m17:A,-779
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_m17:B,-816
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_m17:C,-942
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_m17:D,-980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_m17:Y,-980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[61]:A,3690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[61]:B,1831
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[61]:C,17755
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[61]:Y,1831
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[52]:CLK,14554
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[52]:D,11593
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[52]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[52]:Q,14554
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[52]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54[9]:A,7639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54[9]:B,6969
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54[9]:C,7961
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54[9]:D,7616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54[9]:Y,6969
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[21]:A,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[21]:B,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[21]:C,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[21]:D,9291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[21]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_27_RNO:A,-2189
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_27_RNO:B,9916
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_27_RNO:C,-1501
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_27_RNO:Y,-2189
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0[1]:A,5653
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0[1]:B,7224
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0[1]:C,5762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0[1]:D,7066
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0[1]:Y,5653
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[1].buff_data[1][0]:CLK,7638
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[1].buff_data[1][0]:D,-4431
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[1].buff_data[1][0]:EN,-7060
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[1].buff_data[1][0]:Q,7638
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2115_3:A,5697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2115_3:B,5521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2115_3:C,5610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2115_3:Y,5521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[21]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[21]:B,17821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[21]:Y,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[2]:A,1403
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[2]:B,1359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[2]:C,142
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[2]:D,-882
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[2]:Y,-882
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_11:A,-2315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_11:B,10895
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_11:C,12174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_11:CC,-2335
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_11:D,192
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_11:P,-2315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_11:S,-2335
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_11:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_11:Y3A,251
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[10]:A,12385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[10]:B,11980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[10]:C,-11
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[10]:D,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[10]:Y,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[1]:CLK,998
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[1]:D,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[1]:EN,6547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[1]:Q,998
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2124:A,2212
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2124:B,2093
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2124:C,1925
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2124:D,1964
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2124:Y,1925
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[9]:CLK,14298
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[9]:D,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[9]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[9]:Q,14298
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[56]:A,3690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[56]:B,1836
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[56]:C,17755
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[56]:Y,1836
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:CC[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:CC[10],8444
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:CC[11],8475
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:CC[1],8593
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:CC[2],8648
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:CC[3],8517
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:CC[4],8406
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:CC[5],8462
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:CC[6],8485
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:CC[7],8410
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:CC[8],8441
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:CC[9],8528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:CO,8366
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:P[0],8429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:P[10],8524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:P[11],8585
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:P[1],8366
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:P[2],8460
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:P[3],8499
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:P[4],8439
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:P[5],8529
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:P[6],8487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:P[7],8458
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:P[8],8525
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:P[9],8559
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:Y3A[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:Y3A[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:Y3A[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:Y3A[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:Y3A[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:Y3A[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:Y3A[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:Y3A[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:Y3A[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:Y3A[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:Y3A[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:Y3A[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:Y3[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:Y3[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:Y3[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA[0]_CC_0:Y3[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un13_lsu_op_str_ex:A,4126
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un13_lsu_op_str_ex:B,4093
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un13_lsu_op_str_ex:C,386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un13_lsu_op_str_ex:D,3914
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un13_lsu_op_str_ex:Y,386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[31]:A,17080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[31]:B,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[31]:C,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[31]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[31]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_cZ[1]:A,5910
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_cZ[1]:B,5636
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_cZ[1]:C,-1272
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_cZ[1]:D,-8371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_cZ[1]:Y,-8371
FUNCTIONAL_OUTPUTS/led_pattern[0]:ALn,
FUNCTIONAL_OUTPUTS/led_pattern[0]:CLK,2048
FUNCTIONAL_OUTPUTS/led_pattern[0]:D,18610
FUNCTIONAL_OUTPUTS/led_pattern[0]:Q,2048
FUNCTIONAL_OUTPUTS/led_pattern[0]:SLn,18519
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un8_gpr_rd_rs2_completing_ex_0_RNIBOBSD:A,139
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un8_gpr_rd_rs2_completing_ex_0_RNIBOBSD:B,-3057
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un8_gpr_rd_rs2_completing_ex_0_RNIBOBSD:C,-7021
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un8_gpr_rd_rs2_completing_ex_0_RNIBOBSD:Y,-7021
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0_RNO_1:A,-8078
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0_RNO_1:B,-9449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0_RNO_1:C,-8154
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0_RNO_1:Y,-9449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_17_RNO:A,11198
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_17_RNO:Y,11198
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[23]:A,9479
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[23]:B,9418
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[23]:C,9191
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[23]:D,9090
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[23]:Y,9090
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[3]:A,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[3]:B,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[3]:Y,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count[0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count[0]:CLK,837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count[0]:D,-11066
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count[0]:Q,837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][13]:CLK,2358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][13]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][13]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][13]:Q,2358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNI79K9P[22]:A,1075
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNI79K9P[22]:B,225
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNI79K9P[22]:C,1848
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNI79K9P[22]:Y,225
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[20]:A,9357
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[20]:B,15574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[20]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[20]:Y,9357
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[22]:A,17057
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[22]:B,16637
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[22]:C,16559
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[22]:D,7748
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3[22]:Y,7748
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[6]:CLK,1458
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[6]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[6]:EN,12199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[6]:Q,1458
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_addr_align[1][1]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_addr_align[1][1]:CLK,7860
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_addr_align[1][1]:D,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_addr_align[1][1]:EN,-6315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_addr_align[1][1]:Q,7860
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_req_op_cZ[3]:A,-2218
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_req_op_cZ[3]:B,1392
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_req_op_cZ[3]:Y,-2218
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[13]:A,10252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[13]:B,11394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[13]:Y,10252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_state_valid[1]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_state_valid[1]:CLK,-12377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_state_valid[1]:D,-6970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_state_valid[1]:Q,-12377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI0NA306[14]:B,6533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI0NA306[14]:C,11294
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI0NA306[14]:CC,6638
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI0NA306[14]:D,11200
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI0NA306[14]:P,6533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI0NA306[14]:S,6638
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI0NA306[14]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI0NA306[14]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[58]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[58]:B,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[58]:C,17760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[58]:Y,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[13]:A,11807
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[13]:B,7821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[13]:C,15204
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[13]:D,13202
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0[13]:Y,7821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/soft_reset_taken_retr:A,-8855
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/soft_reset_taken_retr:B,-3354
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/soft_reset_taken_retr:C,-3667
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/soft_reset_taken_retr:Y,-8855
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_14_RNO:A,11130
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_14_RNO:Y,11130
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[30]:CLK,-2800
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[30]:D,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[30]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[30]:Q,-2800
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[30]:SLn,-3470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/hipri_req_ptr[0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/hipri_req_ptr[0]:CLK,8228
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/hipri_req_ptr[0]:D,-5116
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/hipri_req_ptr[0]:Q,8228
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_60:B,14644
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_60:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_60:P,14644
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_60:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_60:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[7]:A,-1462
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[7]:B,2124
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[7]:C,48
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[7]:Y,-1462
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[25]:A,683
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[25]:B,475
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[25]:C,765
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[25]:D,721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[25]:Y,475
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_rd_data_sig[26]:A,10587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_rd_data_sig[26]:B,12522
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_rd_data_sig[26]:Y,10587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_sel_reg_Z[0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_sel_reg_Z[0]:CLK,-8513
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_sel_reg_Z[0]:D,18564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_sel_reg_Z[0]:EN,12504
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_sel_reg_Z[0]:Q,-8513
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/fence_i_hold:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/fence_i_hold:CLK,6011
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/fence_i_hold:D,120
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/fence_i_hold:Q,6011
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex9:A,11781
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex9:B,-7816
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex9:C,-10145
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex9:D,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex9:Y,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[12]:A,16066
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[12]:B,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[12]:C,16713
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[12]:D,15947
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[12]:Y,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:CC[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:CC[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:CC[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:CC[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:CC[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:CC[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:CC[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:CC[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:CC[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:CC[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:CC[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:CC[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:CO,-3637
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:P[0],-3587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:P[10],-3489
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:P[11],-3428
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:P[1],-3637
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:P[2],-3557
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:P[3],-3509
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:P[4],-3560
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:P[5],-3487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:P[6],-3521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:P[7],-3553
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:P[8],-3480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:P[9],-3458
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:Y3A[0],-3108
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:Y3A[10],-2974
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:Y3A[11],-2912
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:Y3A[1],-3099
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:Y3A[2],-3030
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:Y3A[3],-3035
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:Y3A[4],-3028
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:Y3A[5],-2965
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:Y3A[6],-3056
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:Y3A[7],-3037
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:Y3A[8],-2964
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:Y3A[9],-2997
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:Y3[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:Y3[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:Y3[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0:Y3[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[9]:A,4237
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[9]:B,12235
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[9]:C,5047
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[9]:Y,4237
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[12]:CLK,1204
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[12]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[12]:EN,12162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[12]:Q,1204
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_access_misalign_error:A,5659
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_access_misalign_error:B,4524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_access_misalign_error:C,7020
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_access_misalign_error:Y,4524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_op_sel_0_.m9_e:A,6738
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_op_sel_0_.m9_e:B,7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_op_sel_0_.m9_e:C,7261
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_op_sel_0_.m9_e:D,6484
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_op_sel_0_.m9_e:Y,6484
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_20_0_RNO:A,1738
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_20_0_RNO:B,1701
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_20_0_RNO:C,1486
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_20_0_RNO:Y,1486
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un16_gpr_rd_rs1_completing_ex_1:A,10866
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un16_gpr_rd_rs1_completing_ex_1:B,10871
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un16_gpr_rd_rs1_completing_ex_1:C,6249
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un16_gpr_rd_rs1_completing_ex_1:D,6310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un16_gpr_rd_rs1_completing_ex_1:Y,6249
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[31]:CLK,12641
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[31]:D,10174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[31]:EN,5048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[31]:Q,12641
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[31]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0:A,9269
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0:B,17087
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0:C,10112
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0:CC,9709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0:D,16229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0:P,9269
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0:S,9709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0:Y3A,10185
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_0_iv[10]:A,5517
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_0_iv[10]:B,4922
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_0_iv[10]:C,6286
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_0_iv[10]:Y,4922
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[31]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[31]:B,16482
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[31]:C,17760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[31]:Y,16482
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[5]:A,6414
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[5]:B,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[5]:C,10509
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[5]:D,5296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[5]:Y,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2122_2:A,6734
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2122_2:B,6808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2122_2:C,5806
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2122_2:D,5206
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2122_2:Y,5206
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[4]:A,1785
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[4]:B,15355
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[4]:C,-2259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[4]:D,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[4]:Y,-2259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[7]:A,15778
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[7]:B,15735
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[7]:C,7317
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[7]:D,8630
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2[7]:Y,7317
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[4]:CLK,13762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[4]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[4]:EN,6541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[4]:Q,13762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:BLK_EN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:BUSY_FB,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[0],-13089
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_ADDR[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[0],-12102
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[1],-12797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[2],-12748
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[3],-13089
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[4],-12945
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:R_DATA[5],-12910
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_ADDR[0],18532
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_CLK,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[0],11685
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[1],260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[2],260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[3],257
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[4],215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[5],1060
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_DATA[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_EN,1949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[30]:A,813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[30]:B,10993
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[30]:C,-2477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[30]:D,-209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[30]:Y,-2477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[19]:CLK,14307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[19]:D,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[19]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[19]:Q,14307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex[1]:CLK,-6590
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex[1]:D,-5312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex[1]:EN,-13476
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex[1]:Q,-6590
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex[1]:SLn,-11886
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_63_1[16]:A,8718
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_63_1[16]:B,8914
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_63_1[16]:C,9240
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_63_1[16]:D,8571
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_63_1[16]:Y,8571
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[25]:A,9583
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[25]:B,15574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[25]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[25]:Y,9583
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[29]:A,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[29]:B,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[29]:C,16041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[29]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[20]:A,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[20]:B,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[20]:C,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[20]:D,9210
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[20]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/CFG_7:B,7677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/CFG_7:C,8508
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/CFG_7:D,16312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/CFG_7:IPB,7677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/CFG_7:IPC,8508
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0/CFG_7:IPD,16312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[16]:A,2538
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[16]:B,3553
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[16]:Y,2538
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[19]:A,8240
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[19]:B,6655
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[19]:C,-45
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[19]:D,-2354
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[19]:Y,-2354
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[23]:CLK,13837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[23]:D,10042
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[23]:EN,5048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[23]:Q,13837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[23]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_data_i_i_a2[2]:A,7651
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_data_i_i_a2[2]:B,16928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_data_i_i_a2[2]:Y,7651
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_next_div_divisor:A,14689
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_next_div_divisor:B,10356
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_next_div_divisor:C,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_next_div_divisor:Y,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places57_RNIJG8:A,-2800
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places57_RNIJG8:B,-2812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places57_RNIJG8:Y,-2812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][17]:CLK,3024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][17]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][17]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][17]:Q,3024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[1]:CLK,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[1]:D,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[1]:Q,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[1]:SLn,12296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNINQ8KA:A,12296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNINQ8KA:B,12434
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNINQ8KA:Y,12296
FAULT_LEDS_obuf[0]/U_IOTRI:DOUT,
FAULT_LEDS_obuf[0]/U_IOTRI:EOUT,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[46]:A,3690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[46]:B,1959
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[46]:C,17755
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[46]:Y,1959
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0[25]:A,16089
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0[25]:B,16145
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0[25]:Y,16089
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_valid_cZ:A,-4803
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_valid_cZ:B,-4674
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_valid_cZ:C,-12490
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_valid_cZ:D,-11162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_valid_cZ:Y,-12490
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[35]:CLK,14498
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[35]:D,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[35]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[35]:Q,14498
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958_5:A,-831
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958_5:B,-868
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958_5:C,-957
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958_5:D,-966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958_5:Y,-966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[8]:A,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[8]:B,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[8]:C,10148
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[8]:D,9291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[8]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[13]:CLK,619
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[13]:D,10258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[13]:EN,5697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[13]:Q,619
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[13]:SLn,11215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[12]:A,13479
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[12]:B,8946
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[12]:C,8422
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[12]:D,6949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[12]:Y,6949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_45:A,15727
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_45:B,15662
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_45:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_45:P,15667
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_45:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_45:Y3A,15662
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_2:A,14199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_2:B,14150
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_2:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_2:P,14150
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_2:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_2:Y3A,14211
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[8]:A,-1646
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[8]:B,1940
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[8]:C,-127
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[8]:Y,-1646
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI8BBB501[55]:B,12809
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI8BBB501[55]:C,11777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI8BBB501[55]:CC,11567
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI8BBB501[55]:D,17281
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI8BBB501[55]:P,11777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI8BBB501[55]:S,11567
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI8BBB501[55]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI8BBB501[55]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI1HQEP[11]:A,2272
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI1HQEP[11]:B,1422
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI1HQEP[11]:C,3039
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI1HQEP[11]:Y,1422
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_39[9]:A,6033
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_39[9]:B,6686
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_39[9]:C,5996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_39[9]:Y,5996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1[21]:A,10995
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1[21]:B,8997
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1[21]:C,10892
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1[21]:Y,8997
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_0_a1:A,-3586
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_0_a1:B,2836
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_0_a1:Y,-3586
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNISSN1AB[20]:B,17128
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNISSN1AB[20]:C,12241
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNISSN1AB[20]:CC,12364
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNISSN1AB[20]:D,17026
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNISSN1AB[20]:P,12241
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNISSN1AB[20]:S,12364
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNISSN1AB[20]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNISSN1AB[20]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIK3FOTJ[35]:B,12609
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIK3FOTJ[35]:C,11579
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIK3FOTJ[35]:CC,11858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIK3FOTJ[35]:D,17098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIK3FOTJ[35]:P,11579
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIK3FOTJ[35]:S,11858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIK3FOTJ[35]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIK3FOTJ[35]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv[1]:A,4808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv[1]:B,5702
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv[1]:C,-5121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv[1]:D,-4424
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv[1]:Y,-5121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[5]:CLK,11169
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[5]:EN,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[5]:Q,11169
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[5]:SLn,4615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1[1]:A,14626
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1[1]:B,14589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1[1]:C,14194
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1[1]:D,14267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1[1]:Y,14194
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_22:A,-3570
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_22:B,-3104
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_22:C,-2340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_22:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_22:D,-2445
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_22:P,-3570
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_22:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_22:Y3A,-3055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex[2]:CLK,-6173
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex[2]:D,-5165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex[2]:EN,-13476
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex[2]:Q,-6173
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex[2]:SLn,-11886
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[24]:A,2786
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[24]:B,922
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[24]:C,3412
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[24]:Y,922
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[60]:CLK,15798
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[60]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[60]:EN,12359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[60]:Q,15798
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[60]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][28]:CLK,2408
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][28]:D,-308
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][28]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][28]:Q,2408
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[28]:A,10974
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[28]:B,7739
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[28]:C,12396
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[28]:D,11533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[28]:Y,7739
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[25]:A,15392
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[25]:B,1752
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[25]:C,762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[25]:D,-2472
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[25]:Y,-2472
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[6]:A,11528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[6]:B,11651
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[6]:C,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[6]:D,8676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[6]:Y,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/ahb_st[0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/ahb_st[0]:CLK,-13290
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/ahb_st[0]:D,-3557
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/ahb_st[0]:Q,-13290
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[3]:A,9390
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[3]:B,7349
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[3]:C,11038
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[3]:D,9934
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[3]:Y,7349
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_operand1_mux_sel_ex[0]:CLK,-4031
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_operand1_mux_sel_ex[0]:D,-5268
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_operand1_mux_sel_ex[0]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_operand1_mux_sel_ex[0]:Q,-4031
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[26]:CLK,2187
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[26]:D,16783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[26]:EN,12199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[26]:Q,2187
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[19]:A,14031
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[19]:B,13994
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[19]:C,13068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[19]:D,13375
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[19]:Y,13068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33[8]:A,9257
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33[8]:B,7271
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33[8]:C,9158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33[8]:Y,7271
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[10]:A,465
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[10]:B,258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[10]:C,547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[10]:D,503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[10]:Y,258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_18:A,14339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_18:B,14289
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_18:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_18:P,14290
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_18:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_18:Y3A,14289
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2130_1:A,4630
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2130_1:B,4760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2130_1:Y,4630
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[49]:CLK,12217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[49]:D,1935
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[49]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[49]:Q,12217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[49]:SLn,-313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv_RNO[1]:A,5707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv_RNO[1]:B,5659
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv_RNO[1]:C,5510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv_RNO[1]:D,-5231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv_RNO[1]:Y,-5231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_29_RNO:A,11302
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_29_RNO:Y,11302
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[6]:A,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[6]:B,-2228
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[6]:C,16721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[6]:D,15729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[6]:Y,-2228
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mscratch_sw_rd_sel_1:A,10238
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mscratch_sw_rd_sel_1:B,10205
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mscratch_sw_rd_sel_1:C,8495
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mscratch_sw_rd_sel_1:D,8514
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mscratch_sw_rd_sel_1:Y,8495
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[16]:CLK,12951
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[16]:D,9357
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[16]:EN,5048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[16]:Q,12951
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[16]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[11]:A,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[11]:B,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[11]:C,9939
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[11]:D,9291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[11]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic850:A,4692
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic850:B,5339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic850:C,3847
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic850:D,4342
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic850:Y,3847
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[29]:A,17080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[29]:B,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[29]:C,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[29]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[29]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[9]:A,11255
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[9]:B,822
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[9]:C,-2252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[9]:Y,-2252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[11]:CLK,-2624
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[11]:D,18604
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[11]:EN,-11601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[11]:Q,-2624
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[11]:SLn,17661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_pipe_lsu_op_retr_1_cZ[0]:A,-12133
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_pipe_lsu_op_retr_1_cZ[0]:B,-12205
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_pipe_lsu_op_retr_1_cZ[0]:C,17749
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_pipe_lsu_op_retr_1_cZ[0]:Y,-12205
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[15]:CLK,-3044
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[15]:D,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[15]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[15]:Q,-3044
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[15]:SLn,-3470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8[30]:A,12061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8[30]:B,12413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8[30]:Y,12061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_branch_cond_1[0]:A,6602
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_branch_cond_1[0]:B,5835
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_branch_cond_1[0]:C,5444
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_branch_cond_1[0]:Y,5444
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[3]:A,-3154
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[3]:B,-3191
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[3]:C,-3589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[3]:D,-3694
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[3]:Y,-3694
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_2_inst:CLK,-2418
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_2_inst:D,16322
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_2_inst:EN,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_2_inst:Q,-2418
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_2_inst:SLn,16763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[58]:A,11837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[58]:B,16607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[58]:C,16541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[58]:Y,11837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[29]:A,16830
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[29]:B,16108
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[29]:C,15963
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[29]:D,3058
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[29]:Y,3058
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[20]:A,10826
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[20]:B,9210
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[20]:C,15209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[20]:D,11726
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[20]:Y,9210
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_1[25]:A,9561
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_1[25]:B,9289
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_1[25]:C,10086
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_1[25]:D,9414
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_1[25]:Y,9289
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_26:A,11020
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_26:B,10626
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_26:C,10567
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_26:CC,10226
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_26:D,10824
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_26:P,10567
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_26:S,10226
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_26:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_26:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:CC[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:CC[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:CC[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:CC[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:CC[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:CC[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:CC[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:CC[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:CC[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:CC[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:CC[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:CC[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:CI,14076
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:CO,14076
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:P[0],14547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:P[10],14645
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:P[11],14706
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:P[1],14497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:P[2],14577
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:P[3],14625
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:P[4],14574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:P[5],14647
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:P[6],14613
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:P[7],14581
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:P[8],14654
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:P[9],14676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:Y3A[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:Y3A[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:Y3A[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:Y3A[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:Y3A[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:Y3A[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:Y3A[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:Y3A[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:Y3A[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:Y3A[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:Y3A[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:Y3A[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:Y3[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:Y3[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:Y3[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4:Y3[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[14]:A,10258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[14]:B,15574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[14]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[14]:Y,10258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[23]:A,17014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[23]:B,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[23]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[23]:D,15690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[23]:Y,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un8_req_addr_mux[1]:A,15652
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un8_req_addr_mux[1]:B,-6865
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un8_req_addr_mux[1]:C,16880
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un8_req_addr_mux[1]:Y,-6865
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[13]:A,10876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[13]:B,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[13]:C,15257
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[13]:D,11776
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[13]:Y,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m4:A,6402
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m4:B,5575
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m4:C,4621
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m4:Y,4621
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_0[4]:A,-4878
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_0[4]:B,-5165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_0[4]:C,9691
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_0[4]:D,2677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_0[4]:Y,-5165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNIV0LO01[4]:B,16743
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNIV0LO01[4]:CC,16483
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNIV0LO01[4]:P,16743
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNIV0LO01[4]:S,16483
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNIV0LO01[4]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNIV0LO01[4]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[55]:CLK,13673
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[55]:D,11567
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[55]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[55]:Q,13673
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[55]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[4]:A,10682
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[4]:B,6823
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[4]:C,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO[4]:Y,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[27]:A,2810
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[27]:B,3813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[27]:Y,2810
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[20]:A,17068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[20]:B,17037
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[20]:C,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[20]:D,16861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[20]:Y,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[16]:A,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[16]:B,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[16]:Y,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3_RNI5UGHD[16]:A,10993
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3_RNI5UGHD[16]:B,8507
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3_RNI5UGHD[16]:C,13285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3_RNI5UGHD[16]:Y,8507
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[38]:A,3690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[38]:B,1990
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[38]:C,17755
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[38]:Y,1990
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[3]:CLK,1023
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[3]:D,10324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[3]:EN,6487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[3]:Q,1023
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[3]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug.trigger_debug_enter_pending6:A,7557
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug.trigger_debug_enter_pending6:B,-3252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug.trigger_debug_enter_pending6:C,-3384
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug.trigger_debug_enter_pending6:Y,-3384
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0[0]:A,8206
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0[0]:B,7343
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0[0]:C,7372
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0[0]:D,7103
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0[0]:Y,7103
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_18_0:A,8537
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_18_0:B,17270
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_18_0:C,10300
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_18_0:CC,8559
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_18_0:D,16417
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_18_0:P,8537
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_18_0:S,8559
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_18_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_18_0:Y3A,10356
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1_RNIF80EI[0]:A,15186
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1_RNIF80EI[0]:B,-1621
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1_RNIF80EI[0]:C,16261
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1_RNIF80EI[0]:D,15866
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1_RNIF80EI[0]:Y,-1621
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_0[1]:A,15727
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_0[1]:B,13129
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_0[1]:C,13065
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_0[1]:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_0[1]:D,15531
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_0[1]:P,13065
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_0[1]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_0[1]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_RNO[1]:A,9283
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_RNO[1]:B,7324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_RNO[1]:C,6300
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_RNO[1]:D,4808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_RNO[1]:Y,4808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[8]:CLK,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[8]:D,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[8]:Q,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[8]:SLn,12296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI8RS4G6[15]:B,6633
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI8RS4G6[15]:C,11394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI8RS4G6[15]:CC,6604
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI8RS4G6[15]:D,11300
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI8RS4G6[15]:P,6633
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI8RS4G6[15]:S,6604
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI8RS4G6[15]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI8RS4G6[15]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[31]:CLK,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[31]:D,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[31]:Q,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[31]:SLn,12296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3_0_0[2]:A,12516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3_0_0[2]:B,12419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3_0_0[2]:C,10637
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3_0_0[2]:D,10587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3_0_0[2]:Y,10587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/CFG_9:B,8502
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/CFG_9:C,7748
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/CFG_9:D,16309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/CFG_9:IPB,8502
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/CFG_9:IPC,7748
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/CFG_9:IPD,16309
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/CFG_9:Y,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_cZ[0]:A,-10261
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_cZ[0]:B,-10649
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_cZ[0]:C,-12983
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_cZ[0]:D,-12799
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_cZ[0]:Y,-12983
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[27]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[27]:CLK,3813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[27]:D,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[27]:Q,3813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[14]:A,5558
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[14]:B,7221
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[14]:C,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[14]:D,5455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[14]:Y,-4380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_flush_RNIEIA5L:A,5912
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_flush_RNIEIA5L:B,-8582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_flush_RNIEIA5L:C,15872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_flush_RNIEIA5L:D,12290
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_flush_RNIEIA5L:Y,-8582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[14]:A,11149
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[14]:B,822
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[14]:C,-2358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[14]:Y,-2358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_gpr_rs2_rd_data_valid_3:A,-7822
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_gpr_rs2_rd_data_valid_3:B,-7819
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_gpr_rs2_rd_data_valid_3:Y,-7822
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/CFG_7:B,6782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/CFG_7:C,7756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/CFG_7:D,16312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/CFG_7:IPB,6782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/CFG_7:IPC,7756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/CFG_7:IPD,16312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[5]:CLK,2005
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[5]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[5]:EN,12162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[5]:Q,2005
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_hword_high_only_req[1]:CLK,-1619
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_hword_high_only_req[1]:D,-879
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_hword_high_only_req[1]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_hword_high_only_req[1]:Q,-1619
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[12]:A,15251
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[12]:B,16146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[12]:C,10104
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[12]:D,14087
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[12]:Y,10104
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_s_31:A,2670
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_s_31:B,1707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_s_31:C,1740
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_s_31:CC,353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_s_31:D,781
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_s_31:P,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_s_31:S,353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_s_31:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_s_31:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_valid_fast[0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_valid_fast[0]:CLK,-13528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_valid_fast[0]:D,-7604
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_valid_fast[0]:Q,-13528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[4]:A,2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[4]:B,3631
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[4]:Y,2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_6_inst:CLK,-3197
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_6_inst:D,16312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_6_inst:Q,-3197
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/R_DATA_6_inst:SLn,16775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_12:A,11100
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_12:B,12303
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_12:C,13067
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_12:CC,11229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_12:D,12962
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_12:P,11100
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_12:S,11229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_12:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_12:Y3A,12316
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_10_RNO_0:A,8632
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_10_RNO_0:B,-2376
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_10_RNO_0:C,9292
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_10_RNO_0:D,8444
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_10_RNO_0:Y,-2376
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data[0][3]:CLK,5808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data[0][3]:D,8970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data[0][3]:EN,-6943
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data[0][3]:Q,5808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4911:A,5341
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4911:B,5190
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4911:C,2763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4911:D,2677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4911:Y,2677
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[12]:CLK,14273
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[12]:D,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[12]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[12]:Q,14273
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/CFG_11:B,7733
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/CFG_11:D,16310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/CFG_11:IPB,7733
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/CFG_11:IPC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/CFG_11:IPD,16310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0/CFG_11:Y,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_28_0:A,8707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_28_0:B,17440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_28_0:C,10458
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_28_0:CC,8448
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_28_0:D,16587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_28_0:P,8707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_28_0:S,8448
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_28_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_28_0:Y3A,10531
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux[18]:A,-6828
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux[18]:B,-6856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux[18]:C,13814
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux[18]:D,-1195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux[18]:Y,-6856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[10]:A,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[10]:B,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[10]:C,10098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[10]:D,9291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[10]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[28]:A,12151
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[28]:B,12097
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[28]:C,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[28]:Y,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[17]:CLK,14371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[17]:D,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[17]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[17]:Q,14371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_11:A,15037
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_11:B,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_11:C,14951
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_11:D,14853
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_11:Y,14853
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI5F6BJ[25]:A,2462
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI5F6BJ[25]:B,2425
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI5F6BJ[25]:C,2026
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI5F6BJ[25]:D,2099
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI5F6BJ[25]:Y,2026
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:CC[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:CC[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:CC[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:CC[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:CC[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:CC[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:CC[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:CC[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:CC[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:CC[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:CC[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:CC[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:CI,15182
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:CO,15182
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:P[0],15538
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:P[10],15636
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:P[11],15697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:P[1],15488
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:P[2],15568
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:P[3],15616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:P[4],15565
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:P[5],15638
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:P[6],15604
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:P[7],15572
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:P[8],15645
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:P[9],15667
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:Y3A[0],15551
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:Y3A[10],15685
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:Y3A[11],15747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:Y3A[1],15560
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:Y3A[2],15629
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:Y3A[3],15624
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:Y3A[4],15631
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:Y3A[5],15694
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:Y3A[6],15603
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:Y3A[7],15622
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:Y3A[8],15695
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:Y3A[9],15662
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:Y3[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:Y3[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:Y3[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3:Y3[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_inhibit_ex_RNITJNU82:A,-11369
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_inhibit_ex_RNITJNU82:B,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_inhibit_ex_RNITJNU82:C,13302
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_inhibit_ex_RNITJNU82:Y,-11369
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mtvec_rd_data[30]:A,9204
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mtvec_rd_data[30]:B,12603
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mtvec_rd_data[30]:Y,9204
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[0]:A,10966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[0]:B,10107
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[0]:C,15237
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[0]:D,11613
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[0]:Y,10107
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[25]:A,2127
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[25]:B,263
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[25]:C,2753
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[25]:Y,263
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_29_1_0:A,3399
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_29_1_0:B,3997
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_29_1_0:Y,3399
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_0:A,1544
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_0:B,1658
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_0:C,-147
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_0:D,392
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_0:Y,-147
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_21:A,-12922
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_21:B,-13001
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_21:C,-12140
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_21:D,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_21:Y,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[1]:A,12532
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[1]:B,7986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[1]:C,6837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[1]:D,5353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[1]:Y,5353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[20]:CLK,11386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[20]:D,8587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[20]:EN,4719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[20]:Q,11386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[26]:A,17002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[26]:B,16965
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[26]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1[26]:Y,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_5_RNO_0:A,8632
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_5_RNO_0:B,-2376
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_5_RNO_0:C,9294
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_5_RNO_0:D,8462
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_5_RNO_0:Y,-2376
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_0_a1_RNIDFE1M:A,10656
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_0_a1_RNIDFE1M:B,8668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_0_a1_RNIDFE1M:C,16880
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_0_a1_RNIDFE1M:D,16575
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_0_a1_RNIDFE1M:Y,8668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_0_0_a2[2]:A,15821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_0_0_a2[2]:B,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_0_0_a2[2]:C,15935
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_0_0_a2[2]:Y,15821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st[2]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st[2]:CLK,16797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st[2]:D,13419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st[2]:Q,16797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_1_0:A,1790
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_1_0:B,1834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_1_0:Y,1790
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[19]:A,2913
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[19]:B,1049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[19]:C,3527
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[19]:Y,1049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[3]:CLK,14951
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[3]:D,16511
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[3]:Q,14951
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[3]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[29]:CLK,15727
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[29]:D,9461
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[29]:EN,11117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[29]:Q,15727
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[29]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_13_0:A,1329
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_13_0:B,2124
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_13_0:C,373
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_13_0:CC,1755
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_13_0:P,373
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_13_0:S,1755
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_13_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_13_0:Y3A,449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[20]:A,14524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[20]:B,12061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[20]:C,804
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[20]:D,762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[20]:Y,762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_soft_reset_reg/gen_bit_reset.state_val_RNIS2437[0]:A,17854
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_soft_reset_reg/gen_bit_reset.state_val_RNIS2437[0]:Y,17854
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[20]:A,17080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[20]:B,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[20]:C,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[20]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[20]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[20]:A,9024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[20]:B,6903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[20]:C,13413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[20]:D,13199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[20]:Y,6903
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[14]:A,1785
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[14]:B,15355
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[14]:C,-2358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[14]:D,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[14]:Y,-2358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[14]:A,13830
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[14]:B,13812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[14]:C,10258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[14]:D,10225
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[14]:Y,10225
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[36]:CLK,15598
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[36]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[36]:EN,12359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[36]:Q,15598
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[36]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[25]:A,8711
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[25]:B,9289
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[25]:C,9633
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[25]:D,7780
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[25]:Y,7780
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[20]:CLK,13615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[20]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[20]:EN,6541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[20]:Q,13615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[20]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[20]:CLK,3528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[20]:D,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[20]:Q,3528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/CFG_11:B,1060
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/CFG_11:D,-13089
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/CFG_11:IPB,1060
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/CFG_11:IPC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/CFG_11:IPD,-13089
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/CFG_11:Y,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_expipe_req_op_2:A,-269
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_expipe_req_op_2:B,-318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_expipe_req_op_2:C,-368
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_expipe_req_op_2:D,-459
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_expipe_req_op_2:Y,-459
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[1]:A,15121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[1]:B,15048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[1]:C,-1873
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[1]:D,13883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[1]:Y,-1873
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][27]:CLK,2357
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][27]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][27]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][27]:Q,2357
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[19]:CLK,13769
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[19]:D,10252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[19]:EN,5048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[19]:Q,13769
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[19]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[10]:CLK,15384
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[10]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[10]:EN,13092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[10]:Q,15384
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[10]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_stall_exu_1:A,-11040
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_stall_exu_1:B,-9246
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_stall_exu_1:C,-9410
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_stall_exu_1:Y,-11040
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIB5GH4[0]:A,-571
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIB5GH4[0]:B,-608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIB5GH4[0]:C,-720
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIB5GH4[0]:Y,-720
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIM0HRF3[9]:B,6587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIM0HRF3[9]:C,11349
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIM0HRF3[9]:CC,6653
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIM0HRF3[9]:D,11255
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIM0HRF3[9]:P,6587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIM0HRF3[9]:S,6653
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIM0HRF3[9]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIM0HRF3[9]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/dealloc_resp_buff_0:A,12492
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/dealloc_resp_buff_0:B,10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/dealloc_resp_buff_0:C,15128
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/dealloc_resp_buff_0:D,14876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/dealloc_resp_buff_0:Y,10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_1_2_1_RNIOMAM83:A,-8970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_1_2_1_RNIOMAM83:B,-6604
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_1_2_1_RNIOMAM83:C,-12674
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_1_2_1_RNIOMAM83:D,-11657
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_1_2_1_RNIOMAM83:Y,-12674
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_4:A,-3751
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_4:B,-3285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_4:C,-2521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_4:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_4:D,-2626
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_4:P,-3751
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_4:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_4:Y3A,-3213
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[10]:CLK,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[10]:D,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[10]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[10]:Q,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[24]:A,9217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[24]:B,13380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[24]:C,7834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[24]:D,8737
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[24]:Y,7834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_1[0]:A,6201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_1[0]:B,6220
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_1[0]:Y,6201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/machine_implicit_wr_mcause_excpt_code_wr_data_0[1]:A,16272
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/machine_implicit_wr_mcause_excpt_code_wr_data_0[1]:B,16236
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/machine_implicit_wr_mcause_excpt_code_wr_data_0[1]:C,11322
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/machine_implicit_wr_mcause_excpt_code_wr_data_0[1]:D,13314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/machine_implicit_wr_mcause_excpt_code_wr_data_0[1]:Y,11322
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[62]:CLK,15828
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[62]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[62]:EN,12359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[62]:Q,15828
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[62]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m17_1_1:A,7423
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m17_1_1:B,7210
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m17_1_1:C,7164
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m17_1_1:D,4621
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m17_1_1:Y,4621
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.tdata1_sw_rd_sel_7:A,10140
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.tdata1_sw_rd_sel_7:B,9370
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.tdata1_sw_rd_sel_7:C,10082
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.tdata1_sw_rd_sel_7:Y,9370
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[23]:A,17858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[23]:B,9326
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[23]:C,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[23]:Y,9326
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr[1]:CLK,-11301
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr[1]:D,14118
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr[1]:EN,-11601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr[1]:Q,-11301
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/alloc_resp_qual:A,10949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/alloc_resp_qual:B,14666
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/alloc_resp_qual:Y,10949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_10[0]:A,15729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_10[0]:B,13139
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_10[0]:C,13073
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_10[0]:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_10[0]:D,15533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_10[0]:P,13073
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_10[0]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_10[0]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/soft_reset_pending:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/soft_reset_pending:CLK,-9091
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/soft_reset_pending:D,11443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/soft_reset_pending:Q,-9091
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948_12:A,-1575
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948_12:B,-776
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948_12:Y,-1575
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[28]:A,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[28]:B,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[28]:C,10149
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[28]:D,9291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[28]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/debug_mode_enter_req:A,-9797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/debug_mode_enter_req:B,-9824
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/debug_mode_enter_req:Y,-9824
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[59]:CLK,15861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[59]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[59]:EN,12359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[59]:Q,15861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[59]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[6]:A,2730
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[6]:B,-10307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[6]:C,4519
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[6]:Y,-10307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[26]:A,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[26]:B,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[26]:C,9260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[26]:D,9291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[26]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[31]:A,-1722
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[31]:B,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[31]:C,15209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[31]:Y,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_1:CC[0],16492
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_1:CC[1],16441
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_1:CC[2],16413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_1:CC[3],16466
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_1:CC[4],16415
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_1:CI,16413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_1:P[0],17425
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_1:P[1],17363
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_1:P[2],17443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_1:P[3],17609
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_1:P[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_1:Y3A[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_1:Y3A[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_1:Y3A[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_1:Y3A[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_1:Y3A[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_1:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_1:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_1:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_1:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_1:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[28]:A,6573
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[28]:B,4150
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[28]:C,3373
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[28]:D,-11336
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[28]:Y,-11336
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un3_alu_op_sel_int_2_0:A,1752
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un3_alu_op_sel_int_2_0:B,9900
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un3_alu_op_sel_int_2_0:C,7729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un3_alu_op_sel_int_2_0:Y,1752
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIB0VIU[0]:A,2149
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIB0VIU[0]:B,1299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIB0VIU[0]:C,2916
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIB0VIU[0]:Y,1299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[12]:A,14497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[12]:B,14477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[12]:C,10863
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[12]:D,10769
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[12]:Y,10769
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[13]:A,373
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[13]:B,1113
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[13]:C,1416
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[13]:D,1372
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux_0[13]:Y,373
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_rd_data_sig[15]:A,9193
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_rd_data_sig[15]:B,11128
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_rd_data_sig[15]:Y,9193
FUNCTIONAL_OUTPUTS/led_pattern[2]:ALn,
FUNCTIONAL_OUTPUTS/led_pattern[2]:CLK,2048
FUNCTIONAL_OUTPUTS/led_pattern[2]:D,18610
FUNCTIONAL_OUTPUTS/led_pattern[2]:Q,2048
FUNCTIONAL_OUTPUTS/led_pattern[2]:SLn,18519
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54[7]:A,7022
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54[7]:B,7684
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54[7]:C,6985
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54[7]:Y,6985
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[46]:CLK,14541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[46]:D,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[46]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[46]:Q,14541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[9]:CLK,344
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[9]:D,10245
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[9]:EN,5697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[9]:Q,344
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[9]:SLn,11215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[4]:A,14210
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[4]:B,9971
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[4]:C,9217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[4]:D,9537
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31[4]:Y,9217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[6]:CLK,12931
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[6]:D,10324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[6]:EN,6578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[6]:Q,12931
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[25]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[25]:B,17821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[25]:Y,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_28_0:A,1510
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_28_0:B,2305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_28_0:C,554
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_28_0:CC,535
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_28_0:P,554
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_28_0:S,535
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_28_0:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_28_0:Y3A,623
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4916_1:A,7201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4916_1:B,6407
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4916_1:C,7879
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4916_1:D,7714
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4916_1:Y,6407
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/mnemonic537:A,7066
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/mnemonic537:B,8071
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/mnemonic537:Y,7066
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[14]:A,-837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[14]:B,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[14]:C,14469
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[14]:Y,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[22]:A,10223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[22]:B,9945
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[22]:C,15253
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[22]:D,11770
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[22]:Y,9945
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI0VGJMI[33]:B,12600
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI0VGJMI[33]:C,11570
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI0VGJMI[33]:CC,11972
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI0VGJMI[33]:D,17085
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI0VGJMI[33]:P,11570
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI0VGJMI[33]:S,11972
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI0VGJMI[33]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNI0VGJMI[33]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[4]:A,-1054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[4]:B,14768
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[4]:C,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[4]:D,-6966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[4]:Y,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/gnt_0[0]:A,-6966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/gnt_0[0]:B,15955
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/gnt_0[0]:C,-729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/gnt_0[0]:Y,-6966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_22:A,12501
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_22:B,14417
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_22:C,12391
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_22:Y,12391
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mscratch_sw_wr_sel:A,6578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mscratch_sw_wr_sel:B,17479
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mscratch_sw_wr_sel:C,14928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mscratch_sw_wr_sel:Y,6578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[6]:CLK,14487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[6]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[6]:EN,6541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[6]:Q,14487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[27]:A,17014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[27]:B,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[27]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[27]:D,15690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[27]:Y,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[30]:A,10166
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[30]:B,13442
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[30]:C,9839
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[30]:D,9941
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[30]:Y,9839
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[6]:A,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[6]:B,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[6]:Y,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[25]:CLK,1368
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[25]:D,16783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[25]:EN,12162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[25]:Q,1368
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[15]:A,1478
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[15]:B,1430
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[15]:C,212
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[15]:D,-812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[15]:Y,-812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_completing_retr_3_0_d:A,-11456
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_completing_retr_3_0_d:B,-11400
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_completing_retr_3_0_d:C,-10133
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_completing_retr_3_0_d:D,-10241
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_completing_retr_3_0_d:Y,-11456
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[3]:A,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[3]:B,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[3]:C,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[3]:D,720
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[3]:Y,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[5]:A,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[5]:B,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[5]:C,9480
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[5]:D,9291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[5]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[21]:A,10252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[21]:B,11394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[21]:Y,10252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[27]:A,17858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[27]:B,10215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[27]:C,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[27]:Y,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_16:A,10199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_16:B,9805
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_16:C,9759
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_16:CC,10266
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_16:D,10003
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_16:P,9759
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_16:S,10266
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_16:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_16:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[10]:CLK,13696
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[10]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[10]:EN,6541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[10]:Q,13696
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_4[0]:A,15800
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_4[0]:B,13210
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_4[0]:C,13144
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_4[0]:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_4[0]:D,15604
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_4[0]:P,13144
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_4[0]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_4[0]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_34:A,12516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_34:B,14441
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_34:C,12412
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_34:Y,12412
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[0]:A,-1621
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[0]:B,14529
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[0]:C,-940
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[0]:Y,-1621
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_complete_qual_0_1_RNIJLD86:A,-7
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_complete_qual_0_1_RNIJLD86:B,-10343
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_complete_qual_0_1_RNIJLD86:C,9833
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_complete_qual_0_1_RNIJLD86:Y,-10343
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[18]:A,12385
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[18]:B,11980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[18]:C,-11
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[18]:D,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3[18]:Y,-101
VOTER_TIME_COUNT/voted_output[24]:ALn,
VOTER_TIME_COUNT/voted_output[24]:CLK,18610
VOTER_TIME_COUNT/voted_output[24]:D,18587
VOTER_TIME_COUNT/voted_output[24]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[2]:A,1124
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[2]:B,1957
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[2]:Y,1124
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[26]:A,11528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[26]:B,11651
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[26]:C,7742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[26]:D,7670
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[26]:Y,7670
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[10]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[10]:B,16928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[10]:C,-2305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[10]:D,4707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[10]:Y,-2305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[0]:CLK,-105
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[0]:D,17665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[0]:EN,12199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[0]:Q,-105
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/fence_0_5:A,4889
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/fence_0_5:B,4670
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/fence_0_5:C,3084
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/fence_0_5:D,3669
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/fence_0_5:Y,3084
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[29]:A,16890
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[29]:B,14535
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[29]:C,-940
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[29]:D,-1722
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[29]:Y,-1722
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/force_debug_nop_de:A,11770
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/force_debug_nop_de:B,11616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/force_debug_nop_de:C,11568
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/force_debug_nop_de:D,-6968
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/force_debug_nop_de:Y,-6968
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2120:A,3098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2120:B,2986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2120:C,2757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2120:D,2761
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2120:Y,2757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i_a3_0_0[7]:A,12467
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i_a3_0_0[7]:B,12488
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i_a3_0_0[7]:C,10629
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i_a3_0_0[7]:D,10587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i_a3_0_0[7]:Y,10587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un5_alu_op_sel_ex_cZ[4]:A,-9742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un5_alu_op_sel_ex_cZ[4]:B,-6111
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un5_alu_op_sel_ex_cZ[4]:Y,-9742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[2]:A,7566
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[2]:B,6987
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[2]:C,6812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[2]:D,7343
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47[2]:Y,6812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[31]:A,9273
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[31]:B,8608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[31]:C,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14[31]:Y,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIULO7E[6]:A,-13492
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIULO7E[6]:B,-13529
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIULO7E[6]:C,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram0__RNIULO7E[6]:Y,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIMLH9P[18]:A,1010
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIMLH9P[18]:B,160
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIMLH9P[18]:C,1783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIMLH9P[18]:Y,160
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[18]:A,-837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[18]:B,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[18]:C,14469
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr[18]:Y,-1827
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[9]:CLK,2254
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[9]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[9]:EN,12096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[9]:Q,2254
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m11_2_0:A,5788
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m11_2_0:B,5708
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m11_2_0:C,6443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m11_2_0:D,6388
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m11_2_0:Y,5708
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_6:A,-3706
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_6:B,-3241
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_6:C,-2476
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_6:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_6:D,-2581
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_6:P,-3706
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_6:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_6:Y3A,-3241
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[9]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[9]:B,16928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[9]:C,-2252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[9]:D,4707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[9]:Y,-2252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[11]:A,11528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[11]:B,11651
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[11]:C,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[11]:D,8487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[11]:Y,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[8]:A,14457
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[8]:B,14437
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[8]:C,10823
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[8]:D,10729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6[8]:Y,10729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_access_mem_error_1_N_5L8:A,-12748
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_access_mem_error_1_N_5L8:B,-12797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_access_mem_error_1_N_5L8:C,-12214
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_access_mem_error_1_N_5L8:D,-12414
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_access_mem_error_1_N_5L8:Y,-12797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_1[4]:A,7029
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_1[4]:B,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_1[4]:C,7554
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_1[4]:D,6882
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_1[4]:Y,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2116_0_0:A,2575
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2116_0_0:B,2556
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2116_0_0:Y,2556
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[41]:A,15368
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[41]:B,16344
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[41]:C,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[41]:D,15601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[41]:Y,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[35]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[35]:B,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[35]:C,17760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[35]:Y,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_access_mem_error_1_N_2L1:A,-12377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_access_mem_error_1_N_2L1:B,-12414
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_access_mem_error_1_N_2L1:Y,-12414
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[8]:A,15251
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[8]:B,16146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[8]:C,10148
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[8]:D,14087
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[8]:Y,10148
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[9]:CLK,-2518
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[9]:D,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[9]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[9]:Q,-2518
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_2[5]:A,13119
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_2[5]:B,15390
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_2[5]:C,13478
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_2[5]:Y,13119
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid37_0:A,-11597
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid37_0:B,-11651
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid37_0:Y,-11651
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIQL1SG[19]:A,1248
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIQL1SG[19]:B,1211
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIQL1SG[19]:C,300
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIQL1SG[19]:D,614
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIQL1SG[19]:Y,300
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[17]:A,14002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[17]:B,13965
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[17]:C,13046
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[17]:D,13353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[17]:Y,13046
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_m2_i_c:A,-7953
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_m2_i_c:B,-7721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_m2_i_c:Y,-7953
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_62[0]:A,8364
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_62[0]:B,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_62[0]:C,12488
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_62[0]:Y,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958_6:A,-1553
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958_6:B,-1625
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958_6:C,-1632
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958_6:D,-1737
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958_6:Y,-1737
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_31_FCINST1:CC,-3824
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_31_FCINST1:CO,-3824
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_31_FCINST1:P,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_31_FCINST1:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_31_FCINST1:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[15]:A,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[15]:B,12721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[15]:C,6985
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[15]:D,6604
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26[15]:Y,6604
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1__RNIGFPVH[1]:A,-11876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1__RNIGFPVH[1]:B,-11870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1__RNIGFPVH[1]:C,-12708
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1__RNIGFPVH[1]:D,-12118
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1__RNIGFPVH[1]:Y,-12708
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[3]:A,11528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[3]:B,11651
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[3]:C,6817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[3]:D,9217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[3]:Y,6817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[43]:CLK,15632
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[43]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[43]:EN,12359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[43]:Q,15632
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[43]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/lsu_op_ex_pipe_reg[1]:CLK,-9254
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/lsu_op_ex_pipe_reg[1]:D,-4283
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/lsu_op_ex_pipe_reg[1]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/lsu_op_ex_pipe_reg[1]:Q,-9254
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_complete_qual_0_1_RNILSN48:A,9215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_complete_qual_0_1_RNILSN48:B,-7790
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_complete_qual_0_1_RNILSN48:C,-11126
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_complete_qual_0_1_RNILSN48:Y,-11126
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.un1_instruction_19_m_4:A,3914
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.un1_instruction_19_m_4:B,4068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.un1_instruction_19_m_4:Y,3914
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[15]:A,15121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[15]:B,15048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[15]:C,-2305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[15]:D,12915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[15]:Y,-2305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[8]:CLK,15432
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[8]:D,10245
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[8]:EN,11117
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[8]:Q,15432
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[8]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid32:A,7869
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid32:B,7826
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid32:C,7778
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid32:Y,7778
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][11]:CLK,2980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][11]:D,-308
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][11]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][11]:Q,2980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_1_2_1_RNIVA1JI:A,-8787
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_1_2_1_RNIVA1JI:B,-8856
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_1_2_1_RNIVA1JI:C,-7421
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_1_2_1_RNIVA1JI:D,-8970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_1_2_1_RNIVA1JI:Y,-8970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_6_0_m3_i_a3:A,-3624
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_6_0_m3_i_a3:B,-863
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_6_0_m3_i_a3:C,-6587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_6_0_m3_i_a3:D,-6674
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_6_0_m3_i_a3:Y,-6674
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[9]:A,13413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[9]:B,8880
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[9]:C,7900
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[9]:D,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[9]:Y,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/lsu_req_valid_3:A,630
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/lsu_req_valid_3:B,1340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/lsu_req_valid_3:C,-2359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/lsu_req_valid_3:D,-1409
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/lsu_req_valid_3:Y,-2359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_9_0_RNO:A,1311
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_9_0_RNO:B,1274
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_9_0_RNO:C,1059
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_9_0_RNO:Y,1059
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[7]:CLK,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[7]:D,-2274
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[7]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[7]:Q,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[7]:SLn,4675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[17]:A,724
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[17]:B,520
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[17]:C,806
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[17]:D,762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[17]:Y,520
LED_PATTERN_obuf[5]/U_IOPAD:D,2048
LED_PATTERN_obuf[5]/U_IOPAD:E,
LED_PATTERN_obuf[5]/U_IOPAD:PAD,2048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[16]:CLK,-456
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[16]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[16]:EN,12199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[16]:Q,-456
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[16]:A,12195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[16]:B,12141
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[16]:C,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[16]:Y,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/CFG_11:B,8496
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/CFG_11:C,8455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/CFG_11:D,16306
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/CFG_11:IPB,8496
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/CFG_11:IPC,8455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/CFG_11:IPD,16306
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0/CFG_11:Y,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.un3_apb_int_sel_0_a2_0:A,11784
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.un3_apb_int_sel_0_a2_0:B,11733
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.un3_apb_int_sel_0_a2_0:C,11698
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.un3_apb_int_sel_0_a2_0:D,11593
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.un3_apb_int_sel_0_a2_0:Y,11593
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[4]:A,13782
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[4]:B,13762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[4]:C,10239
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[4]:D,10175
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1[4]:Y,10175
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[16]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[16]:CLK,3553
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[16]:D,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[16]:Q,3553
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[7]:A,3721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[7]:B,2967
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[7]:C,1080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[7]:D,-1462
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3[7]:Y,-1462
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/iab_resp_complete_0:A,10664
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/iab_resp_complete_0:B,9032
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/iab_resp_complete_0:C,11422
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/iab_resp_complete_0:Y,9032
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[26]:A,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[26]:B,3758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[26]:Y,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[9]:A,12195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[9]:B,12141
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[9]:C,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1[9]:Y,7267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0[1]:A,9904
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0[1]:B,11322
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0[1]:C,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0[1]:D,10038
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0[1]:Y,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mstatus_rd_data[3]:A,9661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mstatus_rd_data[3]:B,12927
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mstatus_rd_data[3]:Y,9661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/CFG_11:B,7733
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/CFG_11:D,16310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/CFG_11:IPB,7733
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/CFG_11:IPC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/CFG_11:IPD,16310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0/CFG_11:Y,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[12]:CLK,15390
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[12]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[12]:EN,13092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[12]:Q,15390
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[12]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[51]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[51]:B,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[51]:C,17760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[51]:Y,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[13]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[13]:B,15808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[13]:C,14562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[13]:Y,14562
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/bcu_op_completing_ex_2_a0_0:A,-6978
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/bcu_op_completing_ex_2_a0_0:B,-3217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/bcu_op_completing_ex_2_a0_0:Y,-6978
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_16_RNO:A,-2356
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_16_RNO:B,9749
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_16_RNO:C,-1668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_16_RNO:Y,-2356
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mip_sw_rd_sel_2:A,12923
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mip_sw_rd_sel_2:B,12872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mip_sw_rd_sel_2:C,12892
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mip_sw_rd_sel_2:D,12799
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mip_sw_rd_sel_2:Y,12799
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_55:A,15736
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_55:B,15676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_55:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_55:P,15676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_55:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_55:Y3A,15726
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIODPLJ21[59]:B,12811
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIODPLJ21[59]:C,11781
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIODPLJ21[59]:CC,11596
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIODPLJ21[59]:D,17300
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIODPLJ21[59]:P,11781
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIODPLJ21[59]:S,11596
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIODPLJ21[59]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIODPLJ21[59]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUDEG9[21]:B,6691
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUDEG9[21]:C,11453
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUDEG9[21]:CC,6507
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUDEG9[21]:D,11359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUDEG9[21]:P,6691
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUDEG9[21]:S,6507
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUDEG9[21]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUDEG9[21]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[26]:CLK,12955
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[26]:D,9357
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[26]:EN,5048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[26]:Q,12955
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[26]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_7[12]:A,10100
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_7[12]:B,14433
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_7[12]:C,10928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_7[12]:Y,10100
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[3]:CLK,14247
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[3]:D,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[3]:EN,5639
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[3]:Q,14247
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data[0][4]:CLK,7663
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data[0][4]:D,-1270
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data[0][4]:EN,-7060
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data[0][4]:Q,7663
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNI8PQGL[0]:A,2241
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNI8PQGL[0]:B,2204
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNI8PQGL[0]:C,1299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNI8PQGL[0]:D,1609
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNI8PQGL[0]:Y,1299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_a0_2:A,9895
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_a0_2:B,535
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_a0_2:C,-4629
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_a0_2:Y,-4629
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[12]:A,1333
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[12]:B,1285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[12]:C,67
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[12]:D,-957
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[12]:Y,-957
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[13]:A,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[13]:B,3758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[13]:Y,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_iv_RNO_2:A,5925
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_iv_RNO_2:B,5592
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_iv_RNO_2:C,4721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_iv_RNO_2:D,4733
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_iv_RNO_2:Y,4721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/wr_en_data:A,9178
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/wr_en_data:B,6541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/wr_en_data:C,17413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/wr_en_data:D,14955
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/wr_en_data:Y,6541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][11]:CLK,2348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][11]:D,-308
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][11]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][11]:Q,2348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[11]:A,17080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[11]:B,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[11]:C,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[11]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[11]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO[0]:A,6419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO[0]:B,-5158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO[0]:C,8878
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO[0]:Y,-5158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux_0[29]:A,624
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux_0[29]:B,1366
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux_0[29]:C,1656
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux_0[29]:D,1612
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux_0[29]:Y,624
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_a2_2:A,-10003
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_a2_2:B,-10233
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_a2_2:C,-9576
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_a2_2:D,-12979
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_a2_2:Y,-12979
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_a2_0_1[16]:A,11923
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_a2_0_1[16]:B,10899
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_a2_0_1[16]:C,10085
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_a2_0_1[16]:Y,10085
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[2]:A,15239
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[2]:B,16134
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[2]:C,9424
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[2]:D,14075
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[2]:Y,9424
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[18]:A,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[18]:B,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[18]:C,10155
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[18]:D,9291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[18]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.un3_branch_cond_ex[1]:A,-114
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.un3_branch_cond_ex[1]:B,-14
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.un3_branch_cond_ex[1]:Y,-114
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[24]:A,-1054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[24]:B,14576
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[24]:C,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[24]:D,-6966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[24]:Y,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid33:A,7752
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid33:B,7711
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid33:C,7632
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid33:Y,7632
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[16]:A,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[16]:B,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[16]:C,9260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[16]:D,9291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[16]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_count_RNO[1]:A,13304
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_count_RNO[1]:B,-6944
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_count_RNO[1]:C,17743
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_count_RNO[1]:D,17652
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_count_RNO[1]:Y,-6944
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[7]:A,1488
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[7]:B,1374
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[7]:C,524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[7]:D,-717
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[7]:Y,-717
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_17:A,14371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_17:B,14324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_17:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_17:P,14324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_17:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_17:Y3A,14380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul_ack_RNI6I7RD_0:A,7743
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul_ack_RNI6I7RD_0:B,16913
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul_ack_RNI6I7RD_0:C,-1011
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul_ack_RNI6I7RD_0:D,3842
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul_ack_RNI6I7RD_0:Y,-1011
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[28]:A,9094
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[28]:B,8378
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[28]:C,13461
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[28]:D,9987
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[28]:Y,8378
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[15]:A,6892
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[15]:B,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[15]:C,16041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux[15]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[11]:CLK,1372
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[11]:D,10999
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[11]:EN,6487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[11]:Q,1372
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[11]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIOJ1SG[18]:A,1108
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIOJ1SG[18]:B,1071
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIOJ1SG[18]:C,160
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIOJ1SG[18]:D,474
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIOJ1SG[18]:Y,160
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_valid_6_i_0_o3_1:A,-2858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_valid_6_i_0_o3_1:B,-2726
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_valid_6_i_0_o3_1:Y,-2858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[1]:CLK,-8573
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[1]:D,-5231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[1]:EN,-12735
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[1]:Q,-8573
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[1]:SLn,17661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[3]:CLK,-2668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[3]:D,18604
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[3]:EN,-11601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[3]:Q,-2668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[3]:SLn,17661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un29_csr_trigger_wr_hzd_de_3:A,7865
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un29_csr_trigger_wr_hzd_de_3:B,8478
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un29_csr_trigger_wr_hzd_de_3:C,8527
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un29_csr_trigger_wr_hzd_de_3:D,8409
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un29_csr_trigger_wr_hzd_de_3:Y,7865
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[4]:A,2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[4]:B,1773
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[4]:C,2519
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[4]:Y,1773
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[2]:CLK,-10852
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[2]:D,-5165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[2]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[2]:Q,-10852
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_fault[1][0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_fault[1][0]:CLK,-10871
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_fault[1][0]:D,12284
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_fault[1][0]:EN,-6253
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_fault[1][0]:Q,-10871
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[24]:A,14890
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[24]:B,13983
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[24]:C,13101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[24]:Y,13101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[11]:A,13479
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[11]:B,8549
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[11]:C,8901
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[11]:D,6949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[11]:Y,6949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[17]:A,10274
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[17]:B,10320
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[17]:C,3496
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[17]:D,9781
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2[17]:Y,3496
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_iv_1_RNO_1:A,5192
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_iv_1_RNO_1:B,5002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_iv_1_RNO_1:Y,5002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[15]:A,7140
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[15]:B,6817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[15]:C,7103
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[15]:Y,6817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[14]:CLK,1872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[14]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[14]:EN,12199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[14]:Q,1872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[14]:A,16089
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[14]:B,16779
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[14]:C,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[14]:D,15981
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[14]:Y,3156
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_mux_1:A,-7024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_mux_1:B,-8441
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_mux_1:C,-9313
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_mux_1:D,-11040
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_mux_1:Y,-11040
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[25]:A,17014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[25]:B,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[25]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[25]:D,15690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2[25]:Y,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[43]:A,11673
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[43]:B,16443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[43]:C,16377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[43]:Y,11673
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_3:A,626
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_3:B,484
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_3:C,353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_3:D,457
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_3:Y,353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_a2_1_1[0]:A,-3192
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_a2_1_1[0]:B,-4524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_a2_1_1[0]:C,-4590
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_a2_1_1[0]:D,-5030
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_a2_1_1[0]:Y,-5030
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_exu_result_mux_sel_ex[2]:CLK,-982
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_exu_result_mux_sel_ex[2]:D,-5224
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_exu_result_mux_sel_ex[2]:EN,-12014
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_exu_result_mux_sel_ex[2]:Q,-982
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_56:B,14654
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_56:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_56:P,14654
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_56:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_56:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stoptime/gen_bit_reset.state_val[0]:CLK,14547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stoptime/gen_bit_reset.state_val[0]:D,9817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stoptime/gen_bit_reset.state_val[0]:EN,6697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stoptime/gen_bit_reset.state_val[0]:Q,14547
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stoptime/gen_bit_reset.state_val[0]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIM9GRGD[29]:B,6769
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIM9GRGD[29]:C,11530
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIM9GRGD[29]:CC,6458
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIM9GRGD[29]:D,11436
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIM9GRGD[29]:P,6769
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIM9GRGD[29]:S,6458
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIM9GRGD[29]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIM9GRGD[29]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[25]:A,9024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[25]:B,6397
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[25]:C,13413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[25]:D,13199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0[25]:Y,6397
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[15]:A,5506
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[15]:B,3192
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[15]:C,2445
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[15]:D,-12407
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[15]:Y,-12407
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[11]:A,13667
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[11]:B,13647
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[11]:C,10033
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[11]:D,9939
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5[11]:Y,9939
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[1]:A,11257
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[1]:B,14546
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[1]:C,11179
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[1]:D,11026
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3[1]:Y,11026
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[15]:A,15245
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[15]:B,16140
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[15]:C,10098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[15]:D,14081
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0[15]:Y,10098
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_wr_op_ex_RNIN019D2[1]:A,-11369
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_wr_op_ex_RNIN019D2[1]:B,13438
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_wr_op_ex_RNIN019D2[1]:Y,-11369
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[11]:A,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[11]:B,-2335
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[11]:C,16721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[11]:D,15729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[11]:Y,-2335
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_6_inst:CLK,-3093
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_6_inst:D,16312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_6_inst:Q,-3093
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/R_DATA_6_inst:SLn,16775
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[5]:CLK,-12757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[5]:D,11750
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[5]:EN,-6943
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop[0].buff_data_ram1_[5]:Q,-12757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_rd_data_sig[31]:A,9934
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_rd_data_sig[31]:B,11869
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_rd_data_sig[31]:Y,9934
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr_2_f0[1]:A,17869
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr_2_f0[1]:B,16932
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr_2_f0[1]:C,14118
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr_2_f0[1]:Y,14118
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_rd_ptr_0_fast[0]:A,10950
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_rd_ptr_0_fast[0]:B,17817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_rd_ptr_0_fast[0]:Y,10950
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_taken_0_4:A,-10778
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_taken_0_4:B,-11607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_taken_0_4:C,-9757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_taken_0_4:D,-9742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_taken_0_4:Y,-11607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[13]:CLK,1262
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[13]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[13]:EN,12096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[13]:Q,1262
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_1_RNO[4]:A,6419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_1_RNO[4]:B,8172
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_1_RNO[4]:Y,6419
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33[7]:A,8264
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33[7]:B,6281
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33[7]:C,8165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33[7]:Y,6281
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/un1_irq_stall_lsu_req:A,-8377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/un1_irq_stall_lsu_req:B,-8410
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/un1_irq_stall_lsu_req:C,-10158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/un1_irq_stall_lsu_req:D,-10200
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/un1_irq_stall_lsu_req:Y,-10200
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[11]:CLK,612
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[11]:D,10042
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[11]:EN,5697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[11]:Q,612
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[11]:SLn,11215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[11]:CLK,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[11]:D,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[11]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[11]:Q,17025
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_resp_state[1]:A,-11695
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_resp_state[1]:B,-11732
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_resp_state[1]:C,-11804
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_resp_state[1]:Y,-11804
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[10]:A,3007
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[10]:B,2164
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[10]:C,2910
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[10]:Y,2164
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[16]:A,-3101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[16]:B,-3138
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[16]:C,-3542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[16]:D,-3647
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[16]:Y,-3647
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[12]:A,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[12]:B,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[12]:Y,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]2:A,17534
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]2:B,7405
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]2:C,-258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]2:D,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]2:Y,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[39]:A,11589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[39]:B,16377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[39]:C,16311
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6[39]:Y,11589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/step_debug_enter_taken:A,-11521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/step_debug_enter_taken:B,-11553
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/step_debug_enter_taken:C,-11607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/step_debug_enter_taken:Y,-11607
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/lsu_req_valid:A,-403
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/lsu_req_valid:B,386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/lsu_req_valid:C,-8371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/lsu_req_valid:D,-7114
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/lsu_req_valid:Y,-8371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state_valid[0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state_valid[0]:CLK,-12280
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state_valid[0]:D,-6970
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state_valid[0]:Q,-12280
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_iv:A,5731
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_iv:B,-4027
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_iv:C,-5187
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_iv:D,-5312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_iv:Y,-5312
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2125_1:A,1899
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2125_1:B,1972
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2125_1:Y,1899
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/gen_ahb_d_decode.un8_cpu_d_req_is_ahblto18_i_a2_RNIIS0QT:A,16952
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/gen_ahb_d_decode.un8_cpu_d_req_is_ahblto18_i_a2_RNIIS0QT:B,14430
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/gen_ahb_d_decode.un8_cpu_d_req_is_ahblto18_i_a2_RNIIS0QT:C,13580
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/gen_ahb_d_decode.un8_cpu_d_req_is_ahblto18_i_a2_RNIIS0QT:D,11363
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/gen_ahb_d_decode.un8_cpu_d_req_is_ahblto18_i_a2_RNIIS0QT:Y,11363
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid38:A,-11767
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid38:B,-11804
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid38:C,-11831
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid38:D,-11934
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid38:Y,-11934
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2[30]:A,15778
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2[30]:B,15745
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2[30]:C,10104
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2[30]:D,7747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2[30]:Y,7747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[17]:A,10052
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[17]:B,8054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[17]:C,9949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[17]:Y,8054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[19]:A,2646
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[19]:B,3655
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[19]:Y,2646
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[25]:A,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[25]:B,13325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[25]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[25]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIVIE8731[60]:B,12749
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIVIE8731[60]:C,11719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIVIE8731[60]:CC,11550
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIVIE8731[60]:D,17238
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIVIE8731[60]:P,11719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIVIE8731[60]:S,11550
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIVIE8731[60]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIVIE8731[60]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_s[5]:A,11920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_s[5]:B,12464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_s[5]:C,14459
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_s[5]:D,13358
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_s[5]:Y,11920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2112:A,3627
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2112:B,2630
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2112:C,3560
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2112:D,3399
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2112:Y,2630
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[29]:CLK,11767
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[29]:D,9461
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[29]:EN,5048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[29]:Q,11767
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[29]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[21]:CLK,1578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[21]:D,10789
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[21]:EN,6487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[21]:Q,1578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[21]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/sel_reg[0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/sel_reg[0]:CLK,1049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/sel_reg[0]:D,-2704
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/sel_reg[0]:EN,18470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/sel_reg[0]:Q,1049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_a0:A,8718
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_a0:B,9986
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_a0:C,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_a0:D,3989
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_a0:Y,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[30]:A,-1054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[30]:B,14499
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[30]:C,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[30]:D,-6966
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0[30]:Y,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_wr_ptr_0[0]:A,17846
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_wr_ptr_0[0]:B,1982
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_wr_ptr_0[0]:C,-6114
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_wr_ptr_0[0]:Y,-6114
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mpie/wr_en_data:A,5258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mpie/wr_en_data:B,8525
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mpie/wr_en_data:Y,5258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[31]:A,17068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[31]:B,17043
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[31]:C,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[31]:D,16861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[31]:Y,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIGGDT4L[37]:B,12641
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIGGDT4L[37]:C,11611
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIGGDT4L[37]:CC,11778
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIGGDT4L[37]:D,17116
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIGGDT4L[37]:P,11611
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIGGDT4L[37]:S,11778
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIGGDT4L[37]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6_RNIGGDT4L[37]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIA73SG[20]:A,1121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIA73SG[20]:B,1084
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIA73SG[20]:C,173
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIA73SG[20]:D,487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIA73SG[20]:Y,173
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_bcu_op_sel_ex7_0_RNO:A,-11735
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_bcu_op_sel_ex7_0_RNO:B,-12623
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_bcu_op_sel_ex7_0_RNO:C,4267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_bcu_op_sel_ex7_0_RNO:D,-11962
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_bcu_op_sel_ex7_0_RNO:Y,-12623
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]:B,1766
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]:C,2541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]:D,2850
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]:P,1766
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]:Y,14186
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_16:A,-2356
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_16:B,10858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_16:C,12145
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_16:CC,-2356
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_16:D,151
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_16:P,-2356
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_16:S,-2356
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_16:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_16:Y3A,239
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[11]:A,-3067
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[11]:B,-3104
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[11]:C,-3508
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[11]:D,-3613
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[11]:Y,-3613
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[3]:A,5033
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[3]:B,3044
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[3]:C,2169
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[3]:D,-12880
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[3]:Y,-12880
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_2:A,-8524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_2:B,-7648
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_2:C,-8642
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_2:D,-8673
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_2:Y,-8673
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[25]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[25]:B,16928
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[25]:C,-2472
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[25]:D,4707
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int[25]:Y,-2472
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIUF96NP[31]:A,-13541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIUF96NP[31]:B,1703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIUF96NP[31]:C,927
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIUF96NP[31]:Y,-13541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[4]:CLK,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[4]:D,14702
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[4]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[4]:Q,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[33]:A,15641
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[33]:B,16344
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[33]:C,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[33]:D,15601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[33]:Y,10305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[13]:CLK,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[13]:D,-2324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[13]:EN,-589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[13]:Q,14377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[13]:SLn,4675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[30]:A,8174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[30]:B,6429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[30]:C,-111
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[30]:D,-2477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[30]:Y,-2477
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[4]:A,17858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[4]:B,9546
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[4]:C,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[4]:Y,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/N_230_i:A,12450
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/N_230_i:B,12427
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/N_230_i:Y,12427
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[29]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[29]:B,15808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[29]:C,14391
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[29]:Y,14391
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_gpr_wr_valid_1:A,3779
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_gpr_wr_valid_1:B,3847
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_gpr_wr_valid_1:Y,3779
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[28]:CLK,11488
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[28]:EN,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[28]:Q,11488
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[28]:SLn,4615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[15]:A,16559
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[15]:B,14814
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[15]:C,9542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[15]:D,8530
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[15]:Y,8530
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[28]:CLK,392
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[28]:D,16783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[28]:EN,12096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[28]:Q,392
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_iv_RNO:A,5788
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_iv_RNO:B,7410
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_iv_RNO:C,-5187
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_iv_RNO:D,2212
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_iv_RNO:Y,-5187
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[16]:A,17122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[16]:B,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[16]:C,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0[16]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/bcu_op_completing_ex_3_0_RNO:A,8264
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/bcu_op_completing_ex_3_0_RNO:B,-2567
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/bcu_op_completing_ex_3_0_RNO:C,-4287
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/bcu_op_completing_ex_3_0_RNO:D,-12810
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/bcu_op_completing_ex_3_0_RNO:Y,-12810
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[26]:A,8174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[26]:B,6490
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[26]:C,-111
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[26]:D,-2506
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[26]:Y,-2506
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[11]:CLK,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[11]:D,14516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[11]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[11]:Q,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m[16]:A,8975
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m[16]:B,8949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m[16]:C,7263
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m[16]:D,7374
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m[16]:Y,7263
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[29]:A,16857
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[29]:B,15112
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[29]:C,9840
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[29]:D,8828
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend[29]:Y,8828
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[2]:A,17080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[2]:B,17019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[2]:C,7223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[2]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[2]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[26]:A,2120
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[26]:B,256
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[26]:C,2738
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2[26]:Y,256
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_31:A,-1242
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_31:B,11256
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_31:C,12583
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_31:CC,-2524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_31:D,589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_31:P,2955
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_31:S,-2524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_31:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_31:Y3A,4844
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[28]:A,14524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[28]:B,12061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[28]:C,804
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[28]:D,762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[28]:Y,762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[28]:A,9310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[28]:B,8717
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[28]:C,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[28]:D,9080
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[28]:Y,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_2[3]:A,7217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_2[3]:B,7450
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_2[3]:Y,7217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[4]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[4]:CLK,11516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[4]:D,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[4]:EN,-5440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[4]:Q,11516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[10]:A,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[10]:B,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[10]:C,12340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m[10]:Y,88
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[20]:CLK,-3016
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[20]:D,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[20]:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[20]:Q,-3016
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex[20]:SLn,-3470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m27:A,5482
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m27:B,6449
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m27:C,4678
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m27:D,4579
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m27:Y,4579
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[6]:A,17068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[6]:B,17043
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[6]:C,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[6]:D,16861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[6]:Y,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_14:A,-3453
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_14:B,-2987
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_14:C,-2233
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_14:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_14:D,-2328
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_14:P,-3453
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_14:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_14:Y3A,-2926
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_7:A,-3738
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_7:B,-3272
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_7:C,-2508
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_7:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_7:D,-2613
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_7:P,-3738
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_7:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_7:Y3A,-3222
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI85DLL4[8]:B,17024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI85DLL4[8]:C,12137
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI85DLL4[8]:CC,12466
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI85DLL4[8]:D,16922
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI85DLL4[8]:P,12137
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI85DLL4[8]:S,12466
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI85DLL4[8]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNI85DLL4[8]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][8]:CLK,2908
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][8]:D,-314
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][8]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][8]:Q,2908
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a17_3_0:A,142
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a17_3_0:B,122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a17_3_0:C,-728
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a17_3_0:D,-758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a17_3_0:Y,-758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_timer/interrupt_taken_0:A,-10862
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_timer/interrupt_taken_0:B,-9765
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_timer/interrupt_taken_0:C,-13665
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_timer/interrupt_taken_0:D,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_timer/interrupt_taken_0:Y,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv[8]:A,8865
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv[8]:B,6371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv[8]:C,5334
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv[8]:D,5565
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv[8]:Y,5334
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_8:A,11095
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_8:B,12299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_8:C,13050
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_8:CC,11198
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_8:D,12958
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_8:P,11095
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_8:S,11198
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_8:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_8:Y3A,12354
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[22]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[22]:CLK,3024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[22]:D,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[22]:Q,3024
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_lsu_op_cnst_0_a2_0[0]:A,5522
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_lsu_op_cnst_0_a2_0[0]:B,5613
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_lsu_op_cnst_0_a2_0[0]:Y,5522
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[1]:A,17068
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[1]:B,17043
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[1]:C,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[1]:D,16861
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2[1]:Y,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[10]:A,655
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[10]:B,610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[10]:C,-608
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[10]:D,-1632
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0[10]:Y,-1632
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[0]:A,13742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[0]:B,13705
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[0]:C,10338
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[0]:D,10107
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4[0]:Y,10107
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[26]:A,17503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[26]:B,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[26]:C,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[26]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[14]:CLK,1872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[14]:D,16777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[14]:EN,12096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[14]:Q,1872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2125:A,2836
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2125:B,2797
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2125:C,2580
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2125:D,1899
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2125:Y,1899
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[25]:A,9217
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[25]:B,13380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[25]:C,7900
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[25]:D,8737
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[25]:Y,7900
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[34]:CLK,13740
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[34]:D,11939
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[34]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[34]:Q,13740
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[34]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_req_accepted_1:A,6967
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_req_accepted_1:B,5535
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_req_accepted_1:C,12177
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_req_accepted_1:D,7595
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_req_accepted_1:Y,5535
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:CC[0],11229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:CC[10],11018
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:CC[11],10988
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:CC[1],11183
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:CC[2],11149
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:CC[3],11202
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:CC[4],11151
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:CC[5],11122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:CC[6],11178
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:CC[7],10984
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:CC[8],11015
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:CC[9],11072
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:CI,10937
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:CO,10937
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:P[0],11100
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:P[10],11198
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:P[11],11259
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:P[1],11041
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:P[2],11130
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:P[3],11174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:P[4],11114
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:P[5],11198
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:P[6],11162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:P[7],11133
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:P[8],11199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:P[9],11229
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:Y3A[0],12316
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:Y3A[10],12450
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:Y3A[11],12512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:Y3A[1],12323
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:Y3A[2],12394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:Y3A[3],12389
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:Y3A[4],12391
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:Y3A[5],12459
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:Y3A[6],12364
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:Y3A[7],12387
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:Y3A[8],12458
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:Y3A[9],12427
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:Y3[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:Y3[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:Y3[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1:Y3[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns_i_o3_1_0[3]:A,8767
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns_i_o3_1_0[3]:B,8664
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns_i_o3_1_0[3]:C,-8443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns_i_o3_1_0[3]:Y,-8443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[8]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[8]:CLK,11657
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[8]:D,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[8]:EN,-5440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[8]:Q,11657
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_0_iv_tz[0]:A,6256
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_0_iv_tz[0]:B,6247
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_0_iv_tz[0]:Y,6247
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[30]:CLK,11509
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[30]:EN,3058
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[30]:Q,11509
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient[30]:SLn,4615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[11]:CLK,-2488
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[11]:D,-2616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[11]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[11]:Q,-2488
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[15]:A,17503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[15]:B,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[15]:C,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[15]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic846_0_0:A,4379
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic846_0_0:B,4248
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic846_0_0:Y,4248
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[17]:A,8931
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[17]:B,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[17]:C,8828
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3[17]:Y,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[26]:A,813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[26]:B,10964
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[26]:C,-2506
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[26]:D,-209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[26]:Y,-2506
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[22]:CLK,767
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[22]:D,10048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[22]:EN,5697
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[22]:Q,767
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[22]:SLn,11215
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIVCA3GA[14]:B,1870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIVCA3GA[14]:C,2645
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIVCA3GA[14]:CC,2748
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIVCA3GA[14]:D,2954
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIVCA3GA[14]:P,1870
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIVCA3GA[14]:S,2748
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIVCA3GA[14]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNIVCA3GA[14]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_2:CC[0],2645
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_2:CC[1],2647
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_2:CC[2],3000
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_2:CC[3],3095
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_2:CC[4],1776
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_2:CC[5],1703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_2:CI,1703
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_2:P[0],1967
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_2:P[1],1905
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_2:P[2],2005
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_2:P[3],2161
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_2:P[4],2194
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_2:P[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_2:Y3A[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_2:Y3A[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_2:Y3A[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_2:Y3A[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_2:Y3A[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_2:Y3A[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_2:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_2:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_2:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_2:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_2:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]_RNISAUNO[2]_CC_2:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/set_wfi_waiting_1:A,-349
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/set_wfi_waiting_1:B,-401
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/set_wfi_waiting_1:C,-435
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/set_wfi_waiting_1:D,-533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/set_wfi_waiting_1:Y,-533
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_1[2]:A,10020
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_1[2]:B,9894
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_1[2]:C,11579
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_1[2]:D,10587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_1[2]:Y,9894
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[11]:A,8218
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[11]:B,6657
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[11]:C,-67
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[11]:D,-2335
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[11]:Y,-2335
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_6_0_RNO:A,1092
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_6_0_RNO:B,1055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_6_0_RNO:C,840
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_6_0_RNO:Y,840
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shifter_unit_places_0[0]:A,7213
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shifter_unit_places_0[0]:B,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shifter_unit_places_0[0]:C,9678
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shifter_unit_places_0[0]:D,8047
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shifter_unit_places_0[0]:Y,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[8]:CLK,13746
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[8]:D,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[8]:EN,6541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[8]:Q,13746
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_psel_int:A,12347
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_psel_int:B,15166
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_psel_int:Y,12347
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_3:A,-1730
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_3:B,-1911
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_3:C,-980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_3:D,-1920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_3:Y,-1920
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[22]:A,13869
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[22]:B,13837
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[22]:C,10223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[22]:D,10937
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0[22]:Y,10223
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[8]:A,1304
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[8]:B,1195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[8]:C,340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[8]:D,-901
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[8]:Y,-901
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_rs2_rd_hzd_3:A,-6800
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_rs2_rd_hzd_3:B,-7769
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_rs2_rd_hzd_3:C,-6849
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_rs2_rd_hzd_3:D,-6956
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_rs2_rd_hzd_3:Y,-7769
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mip_sw_rd_sel_2_0:A,8589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mip_sw_rd_sel_2_0:B,9323
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mip_sw_rd_sel_2_0:C,8495
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mip_sw_rd_sel_2_0:Y,8495
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/i_access_misalign_error_retr:A,-10731
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/i_access_misalign_error_retr:B,-10745
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/i_access_misalign_error_retr:Y,-10745
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[7]:A,13980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[7]:B,13943
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[7]:C,13017
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[7]:D,13324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[7]:Y,13017
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dcsr_debugger_rd_sel_10:A,9317
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dcsr_debugger_rd_sel_10:B,8514
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dcsr_debugger_rd_sel_10:C,9226
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dcsr_debugger_rd_sel_10:Y,8514
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_10_inst:CLK,-2340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_10_inst:D,16306
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_10_inst:Q,-2340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/R_DATA_10_inst:SLn,16763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic853_1:A,4972
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic853_1:B,4869
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic853_1:C,5722
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic853_1:D,4916
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic853_1:Y,4869
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_19:A,2858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_19:B,2821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_19:C,14360
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_19:D,14260
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_19:Y,2821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[1]:A,6247
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[1]:B,-1873
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[1]:C,16721
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[1]:D,15729
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ[1]:Y,-1873
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug.set_step_debug_enter_pending_0:A,16077
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug.set_step_debug_enter_pending_0:B,16915
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug.set_step_debug_enter_pending_0:Y,16077
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_12[0]:A,15732
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_12[0]:B,13140
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_12[0]:C,13076
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_12[0]:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_12[0]:D,15536
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_12[0]:P,13076
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_12[0]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_12[0]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[29]:CLK,13493
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[29]:D,10208
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[29]:EN,6578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[29]:Q,13493
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/dpc_rd_data[9]:A,10944
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/dpc_rd_data[9]:B,13692
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/dpc_rd_data[9]:Y,10944
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[29]:CLK,12664
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[29]:D,12285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[29]:EN,12054
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[29]:Q,12664
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out[29]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[7]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[7]:CLK,11662
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[7]:D,-7004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[7]:EN,-5440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr[7]:Q,11662
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[14]:A,-1911
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[14]:B,1670
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[14]:C,-411
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[14]:Y,-1911
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[28]:A,7195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[28]:B,9731
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO[28]:Y,7195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[1]:CLK,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[1]:D,10601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[1]:EN,-13015
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[1]:Q,18610
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[1]:SLn,-12088
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_1_RNO_0:A,7847
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_1_RNO_0:B,8640
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_1_RNO_0:Y,7847
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[30]:A,14524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[30]:B,12061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[30]:C,804
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[30]:D,762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[30]:Y,762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[6]:A,-3160
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[6]:B,-3197
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[6]:C,-3601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[6]:D,-3706
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[6]:Y,-3706
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/CFG_3:B,7489
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/CFG_3:C,7317
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/CFG_3:D,16333
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/CFG_3:IPB,7489
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/CFG_3:IPC,7317
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0/CFG_3:IPD,16333
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[14]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[14]:B,17821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[14]:Y,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[3]:A,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[3]:B,3758
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO[3]:Y,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[11]:A,8280
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[11]:B,7961
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[11]:C,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1[11]:Y,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[29]:A,14524
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[29]:B,12061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[29]:C,804
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[29]:D,762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1[29]:Y,762
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m6_2_1:A,3265
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m6_2_1:B,3252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m6_2_1:Y,3252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[44]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[44]:B,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[44]:C,17760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[44]:Y,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_4_0:A,-7705
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_4_0:B,-7732
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_4_0:C,-7876
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_4_0:D,-8589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_4_0:Y,-8589
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIOC0KA2[3]:B,16904
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIOC0KA2[3]:C,12017
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIOC0KA2[3]:CC,12459
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIOC0KA2[3]:D,16802
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIOC0KA2[3]:P,12017
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIOC0KA2[3]:S,12459
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIOC0KA2[3]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIOC0KA2[3]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI8HPD33[8]:B,6521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI8HPD33[8]:C,11282
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI8HPD33[8]:CC,6688
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI8HPD33[8]:D,11188
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI8HPD33[8]:P,6521
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI8HPD33[8]:S,6688
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI8HPD33[8]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNI8HPD33[8]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[26]:A,16118
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[26]:B,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[26]:C,16744
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[26]:D,15936
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce[26]:Y,3201
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:CC[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:CC[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:CC[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:CC[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:CC[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:CC[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:CC[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:CC[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:CC[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:CC[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:CC[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:CC[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:CI,15182
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:CO,15182
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:P[0],15434
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:P[10],15532
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:P[11],15593
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:P[1],15384
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:P[2],15464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:P[3],15512
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:P[4],15461
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:P[5],15534
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:P[6],15500
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:P[7],15468
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:P[8],15541
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:P[9],15563
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:Y3A[0],15447
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:Y3A[10],15581
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:Y3A[11],15643
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:Y3A[1],15456
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:Y3A[2],15525
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:Y3A[3],15520
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:Y3A[4],15527
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:Y3A[5],15590
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:Y3A[6],15499
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:Y3A[7],15518
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:Y3A[8],15591
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:Y3A[9],15558
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:Y3[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:Y3[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:Y3[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2:Y3[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIC4FL7F[27]:B,17112
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIC4FL7F[27]:C,12225
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIC4FL7F[27]:CC,12258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIC4FL7F[27]:D,17004
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIC4FL7F[27]:P,12225
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIC4FL7F[27]:S,12258
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIC4FL7F[27]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_RNIC4FL7F[27]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state[0][0]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state[0][0]:CLK,-11760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state[0][0]:D,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state[0][0]:EN,-6315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state[0][0]:Q,-11760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_valid_3_0_1_0_1:A,2941
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_valid_3_0_1_0_1:B,1938
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_valid_3_0_1_0_1:C,1130
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_valid_3_0_1_0_1:Y,1130
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[20]:A,17858
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[20]:B,10221
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[20]:C,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17[20]:Y,9382
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[24]:A,10167
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[24]:B,8169
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[24]:C,10064
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[24]:Y,8169
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_2:A,15121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_2:B,14310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_2:C,15046
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_2:Y,14310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[31]:A,3000
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[31]:B,3683
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[31]:C,-616
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[31]:D,-812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1[31]:Y,-812
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[25]:A,10211
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[25]:B,8213
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[25]:C,10108
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11[25]:Y,8213
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m7:A,8165
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m7:B,8122
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m7:C,6369
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m7:D,7909
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m7:Y,6369
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2119_3:A,-1486
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2119_3:B,-1310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2119_3:Y,-1486
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[26]:A,10977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[26]:B,7742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[26]:C,11747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[26]:D,11536
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data[26]:Y,7742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_63_RNI6E744:A,15182
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_63_RNI6E744:Y,15182
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[16]:A,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[16]:B,13325
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[16]:C,13348
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2[16]:Y,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un20_emi_req_os_at_flush_RNO[1]:A,-1443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un20_emi_req_os_at_flush_RNO[1]:B,-8464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un20_emi_req_os_at_flush_RNO[1]:C,-885
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un20_emi_req_os_at_flush_RNO[1]:D,-977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un20_emi_req_os_at_flush_RNO[1]:Y,-8464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_9:C,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46[5]:A,7614
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46[5]:B,6949
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46[5]:C,6817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46[5]:Y,6817
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[21]:CLK,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[21]:D,14530
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[21]:EN,-10756
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[21]:Q,16977
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[28]:A,5544
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[28]:B,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[28]:C,7195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[28]:D,6238
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0[28]:Y,-4318
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/un1_req_complete_reg11_3_0:A,17718
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/un1_req_complete_reg11_3_0:B,17675
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/un1_req_complete_reg11_3_0:C,13236
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/un1_req_complete_reg11_3_0:Y,13236
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[16]:A,1785
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[16]:B,15355
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[16]:C,-2356
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[16]:D,-101
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv[16]:Y,-2356
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[30]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[30]:CLK,16748
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[30]:D,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[30]:EN,-6339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[30]:Q,16748
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[15]:A,709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[15]:B,501
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[15]:C,791
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[15]:D,747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux[15]:Y,501
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[16]:A,8838
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[16]:B,8777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[16]:C,8550
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[16]:D,8438
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[16]:Y,8438
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[9]:CLK,11349
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[9]:D,8628
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[9]:EN,4719
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend[9]:Q,11349
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_shifter_unit_operand_sel_ex[1]:CLK,-1164
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_shifter_unit_operand_sel_ex[1]:D,-4424
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_shifter_unit_operand_sel_ex[1]:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_shifter_unit_operand_sel_ex[1]:Q,-1164
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[22]:A,8174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[22]:B,6564
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[22]:C,-111
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[22]:D,-2452
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[22]:Y,-2452
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/exception_taken_a1_RNINIILT1:A,-13628
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/exception_taken_a1_RNINIILT1:B,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/exception_taken_a1_RNINIILT1:C,-13628
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/exception_taken_a1_RNINIILT1:D,-12979
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/exception_taken_a1_RNINIILT1:Y,-13676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs2_rd_valid.m6:A,6765
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs2_rd_valid.m6:B,4961
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs2_rd_valid.m6:C,6691
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs2_rd_valid.m6:Y,4961
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:CC[0],12440
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:CC[10],12310
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:CC[11],12280
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:CC[1],12394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:CC[2],12360
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:CC[3],12413
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:CC[4],12362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:CC[5],12333
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:CC[6],12389
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:CC[7],12340
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:CC[8],12307
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:CC[9],12364
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:CI,11944
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:CO,11944
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:P[0],12111
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:P[10],12206
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:P[11],12267
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:P[1],12048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:P[2],12143
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:P[3],12181
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:P[4],12121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:P[5],12211
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:P[6],12169
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:P[7],12140
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:P[8],12207
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:P[9],12241
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:Y3A[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:Y3A[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:Y3A[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:Y3A[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:Y3A[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:Y3A[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:Y3A[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:Y3A[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:Y3A[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:Y3A[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:Y3A[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:Y3A[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:Y3[0],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:Y3[10],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:Y3[11],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:Y3[1],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:Y3[2],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:Y3[3],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:Y3[4],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:Y3[5],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:Y3[6],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:Y3[7],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:Y3[8],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1:Y3[9],
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[11]:A,15121
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[11]:B,15048
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[11]:C,-2335
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[11]:D,12850
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0[11]:Y,-2335
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/de_ex_pipe_shifter_unit_op_sel_ex_1_cZ[0]:A,-12660
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/de_ex_pipe_shifter_unit_op_sel_ex_1_cZ[0]:B,-5202
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/de_ex_pipe_shifter_unit_op_sel_ex_1_cZ[0]:Y,-12660
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_2[0]:A,7704
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_2[0]:B,7663
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_2[0]:C,7595
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_2[0]:D,7497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_2[0]:Y,7497
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_hword_high_only_req[2]:CLK,-738
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_hword_high_only_req[2]:D,-879
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_hword_high_only_req[2]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_hword_high_only_req[2]:Q,-738
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un4_exception_taken_1_RNIBMT3D:A,-9036
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un4_exception_taken_1_RNIBMT3D:B,-8952
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un4_exception_taken_1_RNIBMT3D:C,-11579
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un4_exception_taken_1_RNIBMT3D:D,-10777
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un4_exception_taken_1_RNIBMT3D:Y,-11579
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[16]:A,10872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[16]:B,9256
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[16]:C,15252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[16]:D,11772
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data[16]:Y,9256
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[30]:CLK,1698
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[30]:D,16783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[30]:EN,12199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[30]:Q,1698
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_status_mpie_wr_en:A,14363
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_status_mpie_wr_en:B,7821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_status_mpie_wr_en:C,16139
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_status_mpie_wr_en:Y,7821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[4]:CLK,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[4]:D,16483
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[4]:Q,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count[4]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[17]:CLK,13803
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[17]:D,10999
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[17]:EN,6578
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[17]:Q,13803
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][7]:CLK,2270
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][7]:D,-302
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][7]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][7]:Q,2270
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/tdata2_rd_data[7]:A,9329
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/tdata2_rd_data[7]:B,12840
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/tdata2_rd_data[7]:Y,9329
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_13:A,-2429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_13:B,10785
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_13:C,12072
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_13:CC,-2324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_13:D,78
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_13:P,-2429
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_13:S,-2324
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_13:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_13:Y3A,168
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_bcu_op_sel_ex_RNO:A,-12634
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_bcu_op_sel_ex_RNO:B,-10925
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_bcu_op_sel_ex_RNO:Y,-12634
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIOL3SG[27]:A,1412
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIOL3SG[27]:B,1375
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIOL3SG[27]:C,464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIOL3SG[27]:D,771
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0__RNIOL3SG[27]:Y,464
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_4[5]:A,12246
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_4[5]:B,12327
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_4[5]:C,12184
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_4[5]:D,12125
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_4[5]:Y,12125
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[55]:A,17158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[55]:B,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[55]:C,17760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5[55]:Y,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_ready_reg:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_ready_reg:CLK,6927
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_ready_reg:D,-8498
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_ready_reg:Q,6927
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[19]:A,12443
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[19]:B,12017
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[19]:C,22
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[19]:D,-20
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[19]:Y,-20
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[29]:A,9461
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[29]:B,11394
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_33[29]:Y,9461
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[61]:A,15240
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[61]:B,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[61]:C,16296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[61]:D,15601
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1[61]:Y,10371
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_5_0_RNO:A,1038
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_5_0_RNO:B,1001
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_5_0_RNO:C,786
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_5_0_RNO:Y,786
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_2_RNO[6]:A,7455
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_2_RNO[6]:B,6475
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_2_RNO[6]:C,7386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_2_RNO[6]:Y,6475
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_21_0_RNO:A,1760
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_21_0_RNO:B,1723
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_21_0_RNO:C,1508
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_21_0_RNO:Y,1508
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[49]:CLK,15652
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[49]:D,18587
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[49]:EN,12359
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[49]:Q,15652
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp[49]:SLn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_28_RNO:A,11231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_28_RNO:Y,11231
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram1_[0]:CLK,4199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram1_[0]:D,17685
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram1_[0]:EN,12162
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram1_[0]:Q,4199
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux_0[30]:A,747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux_0[30]:B,1487
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux_0[30]:C,1790
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux_0[30]:D,1746
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux_0[30]:Y,747
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[4]:A,7418
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[4]:B,7029
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[4]:C,7315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35[4]:Y,7029
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[13]:A,1908
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[13]:B,2917
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[13]:Y,1908
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_16:A,14013
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_16:B,13980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_16:C,13914
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_16:D,13872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_16:Y,13872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[7]:A,8921
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[7]:B,13380
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[7]:C,7829
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[7]:D,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2[7]:Y,6757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[10]:A,11528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[10]:B,11651
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[10]:C,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[10]:D,8492
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[10]:Y,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[8]:A,3780
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[8]:B,-9252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[8]:C,5534
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[8]:Y,-9252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[22]:A,813
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[22]:B,11018
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[22]:C,-2452
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[22]:D,-209
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5[22]:Y,-2452
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_rd_op_ex:CLK,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_rd_op_ex:D,-4349
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_rd_op_ex:EN,-12049
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_rd_op_ex:Q,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_21:A,-2470
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_21:B,-2877
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_21:C,-2938
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_21:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_21:D,-2651
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_21:P,-2938
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_21:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_21:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[19]:A,-3088
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[19]:B,-3125
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[19]:C,-3529
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[19]:D,-3634
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[19]:Y,-3634
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un7_next_iab_rd_alignment:A,9032
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un7_next_iab_rd_alignment:B,10723
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un7_next_iab_rd_alignment:Y,9032
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/utimeh_rd_data[30]:A,9857
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/utimeh_rd_data[30]:B,13392
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/utimeh_rd_data[30]:Y,9857
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[23]:A,-555
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[23]:B,-1553
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[23]:C,335
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[23]:Y,-1553
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[7]:A,7959
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[7]:B,8542
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15[7]:Y,7959
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][28]:CLK,2445
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][28]:D,-308
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][28]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][28]:Q,2445
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI2OS7M[2]:B,16736
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI2OS7M[2]:CC,15821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI2OS7M[2]:P,16736
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI2OS7M[2]:S,15821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI2OS7M[2]:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_RNI2OS7M[2]:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[8]:A,2137
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[8]:B,2100
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[8]:C,1195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[8]:D,1509
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[8]:Y,1195
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.un1_instruction_15_1:A,-1514
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.un1_instruction_15_1:B,-1516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.un1_instruction_15_1:Y,-1516
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[20]:A,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[20]:B,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net[20]:Y,14996
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[2]:A,9527
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[2]:B,15574
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[2]:C,14668
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0[2]:Y,9527
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[57]:A,3690
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[57]:B,1802
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[57]:C,17755
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4[57]:Y,1802
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state[0][1]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state[0][1]:CLK,-11732
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state[0][1]:D,7681
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state[0][1]:EN,-6315
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state[0][1]:Q,-11732
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][9]:CLK,2207
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][9]:D,-308
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][9]:EN,-7362
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][9]:Q,2207
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_28:A,14013
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_28:B,13980
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_28:C,13914
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_28:D,13872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_28:Y,13872
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/irq_timer_enable:A,-9990
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/irq_timer_enable:B,-10158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/irq_timer_enable:C,-9321
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/irq_timer_enable:D,-9363
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/irq_timer_enable:Y,-10158
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/stage_ready_ex_2:A,-11995
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/stage_ready_ex_2:B,6632
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/stage_ready_ex_2:Y,-11995
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_1:A,-5763
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_1:B,159
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_1:C,-4191
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_1:Y,-5763
FAULT_LEDS_obuf[0]/U_IOPAD:D,
FAULT_LEDS_obuf[0]/U_IOPAD:E,
FAULT_LEDS_obuf[0]/U_IOPAD:PAD,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/buff_ready_reg_RNO:A,-8343
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/buff_ready_reg_RNO:B,-8386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/buff_ready_reg_RNO:Y,-8386
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_resp_state_valid:A,-12280
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_resp_state_valid:B,-12305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_resp_state_valid:C,-12377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_resp_state_valid:Y,-12377
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_op_abort_ex:A,-8855
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_op_abort_ex:B,-10061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_op_abort_ex:C,-2877
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_op_abort_ex:D,-3748
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_op_abort_ex:Y,-10061
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[14]:CLK,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[14]:D,12661
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[14]:Q,17832
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata[14]:SLn,12296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_1_i_m4_i_m3[0]:A,882
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_1_i_m4_i_m3[0]:B,1012
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_1_i_m4_i_m3[0]:C,964
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_1_i_m4_i_m3[0]:Y,882
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_11:A,13522
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_11:B,13484
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_11:C,3496
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_11:D,3496
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux_11:Y,3496
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr_4[1]:A,127
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr_4[1]:B,-1582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr_4[1]:C,16968
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr_4[1]:D,12317
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr_4[1]:Y,-1582
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un2_instr_inhibit_ex:A,-8448
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un2_instr_inhibit_ex:B,-9275
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un2_instr_inhibit_ex:C,-9353
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un2_instr_inhibit_ex:D,-10360
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un2_instr_inhibit_ex:Y,-10360
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp[4]:A,-1655
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp[4]:B,342
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp[4]:Y,-1655
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[29]:A,7285
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[29]:B,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[29]:C,9364
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[29]:D,9291
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24[29]:Y,6146
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_2:A,1735
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_2:B,1658
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_2:Y,1658
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[1].buff_data[1][4]:CLK,7704
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[1].buff_data[1][4]:D,-1270
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[1].buff_data[1][4]:EN,-7060
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[1].buff_data[1][4]:Q,7704
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[18]:A,17503
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[18]:B,16620
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[18]:C,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8[18]:Y,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[27]:A,8174
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[27]:B,6456
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[27]:C,-111
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[27]:D,-2453
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[27]:Y,-2453
VOTER_EXT_RESETN/voted_output:ALn,
VOTER_EXT_RESETN/voted_output:CLK,18519
VOTER_EXT_RESETN/voted_output:D,
VOTER_EXT_RESETN/voted_output:Q,18519
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid48_RNICJ0OA:A,10379
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid48_RNICJ0OA:B,10002
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid48_RNICJ0OA:C,6824
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid48_RNICJ0OA:Y,6824
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3_0[10]:A,10929
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3_0[10]:B,11676
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3_0[10]:Y,10929
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[29]:A,13994
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[29]:B,8296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[29]:C,15750
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[29]:D,13694
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ[29]:Y,8296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[13]:A,8346
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[13]:B,8027
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[13]:C,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0[13]:Y,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/CFG_7:B,257
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/CFG_7:IPB,257
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/CFG_7:IPC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/RAM64x12_PHYS_0/CFG_7:IPD,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[10]:A,5914
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[10]:B,3615
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[10]:C,2824
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[10]:D,-11999
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[10]:Y,-11999
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_RNO[0]:A,4802
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_RNO[0]:B,4757
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_RNO[0]:C,-5224
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_RNO[0]:D,4518
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_RNO[0]:Y,-5224
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[9]:A,11528
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[9]:B,11651
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[9]:C,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[9]:D,8602
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96[9]:Y,6883
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[18]:CLK,1108
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[18]:D,16783
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[18]:EN,12096
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[18]:Q,1108
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un24_lsu_emi_req_rd_byte_en:A,9252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un24_lsu_emi_req_rd_byte_en:B,9556
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un24_lsu_emi_req_rd_byte_en:Y,9252
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_50:B,14577
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_50:CC,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_50:P,14577
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_50:Y3,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_50:Y3A,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[2]:A,-3202
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[2]:B,-3239
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[2]:C,-3650
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[2]:D,-3742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1[2]:Y,-3742
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul.un5_mul_mc_0_a2:A,-8909
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul.un5_mul_mc_0_a2:B,-8944
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul.un5_mul_mc_0_a2:C,-10200
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul.un5_mul_mc_0_a2:Y,-10200
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[24]:A,2686
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[24]:B,3701
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data[24]:Y,2686
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp_1.ramout_2_1[0]:A,4278
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp_1.ramout_2_1[0]:B,4241
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp_1.ramout_2_1[0]:C,3336
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp_1.ramout_2_1[0]:D,3650
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp_1.ramout_2_1[0]:Y,3336
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[3]:A,2821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[3]:B,10808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[3]:C,3628
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp[3]:Y,2821
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_m_env_call_ex:CLK,-10213
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_m_env_call_ex:D,-4240
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_m_env_call_ex:EN,-12055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_m_env_call_ex:Q,-10213
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_rd_ptr_0_rep1:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_rd_ptr_0_rep1:CLK,-12305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_rd_ptr_0_rep1:D,10950
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_rd_ptr_0_rep1:Q,-12305
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[29]:A,8539
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[29]:B,8296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[29]:C,11767
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[29]:D,8332
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2[29]:Y,8296
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI9H4BJ[18]:A,2332
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI9H4BJ[18]:B,2299
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI9H4BJ[18]:C,1880
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI9H4BJ[18]:D,1953
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]_RNI9H4BJ[18]:Y,1880
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[20]:ALn,
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[20]:CLK,16552
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[20]:D,-7709
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[20]:EN,-6339
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata[20]:Q,16552
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2130_2:A,2000
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2130_2:B,2019
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2130_2:Y,2000
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[10]:A,-2018
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[10]:B,-2055
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[10]:C,-2933
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0[10]:Y,-2933
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[16]:A,17834
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[16]:B,15808
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[16]:C,14530
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3[16]:Y,14530
FAULT_LEDS[2],
FAULT_LEDS[1],
FAULT_LEDS[0],
LED_PATTERN[7],2048
LED_PATTERN[6],2048
LED_PATTERN[5],2048
LED_PATTERN[4],2048
LED_PATTERN[3],2048
LED_PATTERN[2],2048
LED_PATTERN[1],2042
LED_PATTERN[0],2048
CLK_IN,
RST_N_IN,
DISAGREE_LED,
HEARTBEAT_LED,-7051
STATUS_LED,2042
