
---------- Begin Simulation Statistics ----------
final_tick                                  314019500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 174942                       # Simulator instruction rate (inst/s)
host_mem_usage                                 718424                       # Number of bytes of host memory used
host_op_rate                                   189645                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    10.97                       # Real time elapsed on the host
host_tick_rate                               28633035                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1918569                       # Number of instructions simulated
sim_ops                                       2079840                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000314                       # Number of seconds simulated
sim_ticks                                   314019500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.712859                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                  79469                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups               87605                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect             4172                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted           163745                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              3206                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups           3366                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses             160                       # Number of indirect misses.
system.cpu0.branchPred.lookups                 210515                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                  13754                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           65                       # Number of mispredicted indirect branches.
system.cpu0.cc_regfile_reads                  3680537                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                  608591                       # number of cc regfile writes
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts             2855                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                    186876                       # Number of branches committed
system.cpu0.commit.bw_lim_events                24724                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2226                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts          36463                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts              918567                       # Number of instructions committed
system.cpu0.commit.committedOps               1012439                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples       586456                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.726368                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.135228                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       216522     36.92%     36.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       149821     25.55%     62.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        68022     11.60%     74.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        57076      9.73%     83.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        28751      4.90%     88.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        17596      3.00%     91.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        13038      2.22%     93.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        10906      1.86%     95.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        24724      4.22%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       586456                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               11300                       # Number of function calls committed.
system.cpu0.commit.int_insts                   825399                       # Number of committed integer instructions.
system.cpu0.commit.loads                       199273                       # Number of loads committed
system.cpu0.commit.membars                       1102                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          646676     63.87%     63.87% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           3182      0.31%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         199273     19.68%     83.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        163308     16.13%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          1012439                       # Class of committed instruction
system.cpu0.commit.refs                        362581                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                     918567                       # Number of Instructions Simulated
system.cpu0.committedOps                      1012439                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.683717                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.683717                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles               125391                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1317                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved               78497                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts               1072547                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                   47530                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                   379701                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                  2909                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                22042                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles                36960                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                     210515                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                   254505                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                       575035                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                  251                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          426                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                       1033055                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  49                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           47                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                   8452                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.335194                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles             12708                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches             96429                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       1.644887                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples            592491                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.918622                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.199327                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  121221     20.46%     20.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   88521     14.94%     35.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  100002     16.88%     52.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  282747     47.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              592491                       # Number of instructions fetched each cycle (Total)
system.cpu0.idleCycles                          35549                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts                2899                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                  188889                       # Number of branches executed
system.cpu0.iew.exec_nop                           38                       # number of nop insts executed
system.cpu0.iew.exec_rate                    1.647505                       # Inst execution rate
system.cpu0.iew.exec_refs                      372368                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    164172                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                   3431                       # Number of cycles IEW is blocking
system.cpu0.iew.iewBranchMispredictRate      1.534764                       # Percentage of branch mispredicts
system.cpu0.iew.iewBranchPercentage         18.255454                       # Percentage of branches executed
system.cpu0.iew.iewDispLoadInsts               208557                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              1148                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts              166457                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts            1053983                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts               208196                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             5990                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts              1034699                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                     3                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                 3254                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                  2909                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles                 3258                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked          158                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           17835                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         2118                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads         9282                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores         3146                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents            39                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect         2887                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect            12                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                   908576                       # num instructions consuming a value
system.cpu0.iew.wb_count                      1028885                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.593035                       # average fanout of values written-back
system.cpu0.iew.wb_producers                   538817                       # num instructions producing a value
system.cpu0.iew.wb_rate                      1.638248                       # insts written-back per cycle
system.cpu0.iew.wb_sent                       1029611                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                 1054679                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 527314                       # number of integer regfile writes
system.cpu0.ipc                              1.462593                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.462593                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               663396     63.75%     63.75% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                3183      0.31%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   9      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                2      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 4      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              209726     20.15%     84.21% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             164373     15.79%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               1040693                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     335853                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.322721                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 177922     52.98%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     52.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 90075     26.82%     79.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                67856     20.20%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses               1376546                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads           3013923                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses      1028885                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes          1095457                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                   1051688                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                  1040693                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               2257                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined          41478                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued             4197                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved            31                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined        94237                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples       592491                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.756471                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.176351                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             127774     21.57%     21.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              88986     15.02%     36.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             201783     34.06%     70.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             148704     25.10%     95.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4              24191      4.08%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5               1053      0.18%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         592491                       # Number of insts issued each cycle
system.cpu0.iq.rate                          1.657049                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            15126                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           10626                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads              208557                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             166457                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                 395636                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  4405                       # number of misc regfile writes
system.cpu0.numCycles                          628040                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.rename.BlockCycles                  13586                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps              1125170                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                    70                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                   79036                       # Number of cycles rename is idle
system.cpu0.rename.ROBFullEvents                10057                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups              4668960                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts               1058477                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands            1182814                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                   384021                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                 45008                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                  2909                       # Number of cycles rename is squashing
system.cpu0.rename.SquashedInsts                 5980                       # Number of squashed instructions processed by rename
system.cpu0.rename.UnblockCycles                74368                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                   57600                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.int_rename_lookups         1100951                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         38571                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1160                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                    67549                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1154                       # count of temporary serializing insts renamed
system.cpu0.rename.vec_rename_lookups            1246                       # Number of vector rename lookups
system.cpu0.rob.rob_reads                     1610322                       # The number of ROB reads
system.cpu0.rob.rob_writes                    2103869                       # The number of ROB writes
system.cpu0.timesIdled                            310                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.vec_regfile_reads                    1174                       # number of vector regfile reads
system.cpu0.vec_regfile_writes                   1138                       # number of vector regfile writes
system.cpu0.workload.numSyscalls                   23                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            87.007242                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                  66678                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups               76635                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                60                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect             3452                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted            96635                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              6479                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups           6972                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             493                       # Number of indirect misses.
system.cpu1.branchPred.lookups                 155426                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                  25449                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          975                       # Number of mispredicted indirect branches.
system.cpu1.cc_regfile_reads                  3657504                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                  538834                       # number of cc regfile writes
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts             3158                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                    144519                       # Number of branches committed
system.cpu1.commit.bw_lim_events                22889                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls             50                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts          45132                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts             1000002                       # Number of instructions committed
system.cpu1.commit.committedOps               1067401                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples       577188                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.849313                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.951984                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0       125676     21.77%     21.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       215830     37.39%     59.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        99901     17.31%     76.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        38263      6.63%     83.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        40861      7.08%     90.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        18725      3.24%     93.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         8502      1.47%     94.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         6541      1.13%     96.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        22889      3.97%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       577188                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               28447                       # Number of function calls committed.
system.cpu1.commit.int_insts                   988218                       # Number of committed integer instructions.
system.cpu1.commit.loads                       121110                       # Number of loads committed
system.cpu1.commit.membars                         20                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          859673     80.54%     80.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          12478      1.17%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            4      0.00%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     81.71% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         121110     11.35%     93.05% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         74136      6.95%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          1067401                       # Class of committed instruction
system.cpu1.commit.refs                        195246                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                    1000002                       # Number of Instructions Simulated
system.cpu1.committedOps                      1067401                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.628039                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.628039                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles                33088                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  314                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved               68292                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts               1136890                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                   35234                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                   492024                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                  3210                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                13092                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles                20857                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                     155426                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   345668                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                       565769                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                  348                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles          504                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                       1088048                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                 687                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          131                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                   7020                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.247478                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles             13812                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches             98606                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       1.732450                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples            584413                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.983123                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.032548                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                   22748      3.89%      3.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  248308     42.49%     46.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                   29416      5.03%     51.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  283941     48.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              584413                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                          43627                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts                3217                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                  146456                       # Number of branches executed
system.cpu1.iew.exec_nop                            2                       # number of nop insts executed
system.cpu1.iew.exec_rate                    1.732035                       # Inst execution rate
system.cpu1.iew.exec_refs                      199172                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                     74509                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                   4436                       # Number of cycles IEW is blocking
system.cpu1.iew.iewBranchMispredictRate      2.196564                       # Percentage of branch mispredicts
system.cpu1.iew.iewBranchPercentage         13.463665                       # Percentage of branches executed
system.cpu1.iew.iewDispLoadInsts               127246                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts                34                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts               76221                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts            1118530                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts               124663                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             4182                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts              1087787                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                     3                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                   48                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                  3210                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles                   57                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked           47                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           12010                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           41                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          127                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads         6132                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores         2084                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            41                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect         1762                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect          1455                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                  1709812                       # num instructions consuming a value
system.cpu1.iew.wb_count                      1086232                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.476938                       # average fanout of values written-back
system.cpu1.iew.wb_producers                   815474                       # num instructions producing a value
system.cpu1.iew.wb_rate                      1.729559                       # insts written-back per cycle
system.cpu1.iew.wb_sent                       1086461                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                 1312746                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 768774                       # number of integer regfile writes
system.cpu1.ipc                              1.592258                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.592258                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass                9      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               878417     80.44%     80.44% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               12877      1.18%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             4      0.00%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     81.62% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              125846     11.52%     93.15% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              74819      6.85%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               1091972                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     304647                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.278988                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 253674     83.27%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     83.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 36788     12.08%     95.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                14185      4.66%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses               1396610                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads           3075788                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses      1086232                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes          1169679                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                   1118474                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                  1091972                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded                 54                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined          51110                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued             2787                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved             4                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       138412                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples       584413                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.868494                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.872908                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0              52970      9.06%      9.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             101976     17.45%     26.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             303651     51.96%     78.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             120570     20.63%     99.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4               5246      0.90%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         584413                       # Number of insts issued each cycle
system.cpu1.iq.rate                          1.738698                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads            10832                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              21                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads              127246                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores              76221                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 198233                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    78                       # number of misc regfile writes
system.cpu1.numCycles                          628040                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.rename.BlockCycles                   8715                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps              1298601                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                  1181                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                   57087                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                     2                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 9294                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups              5095094                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts               1124524                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands            1370201                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                   490572                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                  1095                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                  3210                       # Number of cycles rename is squashing
system.cpu1.rename.SquashedInsts                 6007                       # Number of squashed instructions processed by rename
system.cpu1.rename.UnblockCycles                22471                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                   71577                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups         1454315                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          2358                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts                37                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                    37442                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts            33                       # count of temporary serializing insts renamed
system.cpu1.rename.vec_rename_lookups              32                       # Number of vector rename lookups
system.cpu1.rob.rob_reads                     1666701                       # The number of ROB reads
system.cpu1.rob.rob_writes                    2232321                       # The number of ROB writes
system.cpu1.timesIdled                            414                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.vec_regfile_reads                      32                       # number of vector regfile reads
system.cpu1.workload.numSyscalls                   10                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued             9698                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                   14                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                9715                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  1925                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           39                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3169                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           31                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1223                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           53                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         4357                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             53                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    314019500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2945                       # Transaction distribution
system.membus.trans_dist::ReadExReq               224                       # Transaction distribution
system.membus.trans_dist::ReadExResp              224                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2945                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6338                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6338                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       202816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  202816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3169                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3169    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3169                       # Request fanout histogram
system.membus.respLayer1.occupancy           16557791                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             4093852                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.pwrStateResidencyTicks::ON      314019500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED    314019500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       253984                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          253984                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       253984                       # number of overall hits
system.cpu0.icache.overall_hits::total         253984                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          520                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           520                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          520                       # number of overall misses
system.cpu0.icache.overall_misses::total          520                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     36287994                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     36287994                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     36287994                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     36287994                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       254504                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       254504                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       254504                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       254504                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002043                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002043                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002043                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002043                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 69784.603846                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 69784.603846                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 69784.603846                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 69784.603846                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        11529                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           55                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              113                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs   102.026549                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets    27.500000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           99                       # number of writebacks
system.cpu0.icache.writebacks::total               99                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst          107                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          107                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst          107                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          107                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          413                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          413                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          413                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          413                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     30325996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     30325996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     30325996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     30325996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001623                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001623                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001623                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001623                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 73428.561743                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 73428.561743                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 73428.561743                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 73428.561743                       # average overall mshr miss latency
system.cpu0.icache.replacements                    99                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       253984                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         253984                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          520                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          520                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     36287994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     36287994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       254504                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       254504                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002043                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002043                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 69784.603846                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 69784.603846                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst          107                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          107                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          413                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          413                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     30325996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     30325996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001623                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001623                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 73428.561743                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 73428.561743                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED    314019500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          300.667869                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             254397                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              413                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           615.973366                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   300.667869                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.587242                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.587242                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          314                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          314                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.613281                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           509421                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          509421                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED    314019500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    314019500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    314019500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    314019500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED    314019500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    314019500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    314019500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    314019500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED    314019500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data       332093                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          332093                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data       332115                       # number of overall hits
system.cpu0.dcache.overall_hits::total         332115                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data         7625                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          7625                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data         7639                       # number of overall misses
system.cpu0.dcache.overall_misses::total         7639                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data    139854999                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    139854999                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data    139854999                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    139854999                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data       339718                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       339718                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data       339754                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       339754                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.022445                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.022445                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.022484                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.022484                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 18341.639213                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 18341.639213                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 18308.024480                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 18308.024480                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         4603                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            162                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    28.413580                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks          936                       # number of writebacks
system.cpu0.dcache.writebacks::total              936                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         5677                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         5677                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         5677                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         5677                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data         1948                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         1948                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data         1958                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         1958                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data     42115500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     42115500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data     42921000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     42921000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.005734                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005734                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.005763                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005763                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21619.866530                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21619.866530                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21920.837589                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21920.837589                       # average overall mshr miss latency
system.cpu0.dcache.replacements                   936                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       184662                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         184662                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data          836                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          836                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data     26031000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     26031000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       185498                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       185498                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.004507                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.004507                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 31137.559809                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31137.559809                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          412                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          412                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data          424                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          424                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data     16881500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     16881500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.002286                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002286                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 39814.858491                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 39814.858491                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       147431                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        147431                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         6789                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         6789                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data    113823999                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    113823999                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       154220                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       154220                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.044022                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.044022                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 16765.944764                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 16765.944764                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         5265                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         5265                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         1524                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1524                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     25234000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     25234000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.009882                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.009882                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 16557.742782                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 16557.742782                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data           22                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           22                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data           14                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           14                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.388889                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.388889                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data           10                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           10                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data       805500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       805500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.277778                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.277778                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data        80550                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total        80550                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1103                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1103                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data       318000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       318000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.003613                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.003613                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data        79500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        79500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data            2                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       159000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       159000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001807                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001807                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        79500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        79500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1101                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1101                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1101                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1101                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED    314019500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          683.432035                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             336279                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             1960                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           171.570918                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           214500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   683.432035                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.667414                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.667414                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          560                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          405                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           685884                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          685884                       # Number of data accesses
system.cpu1.pwrStateResidencyTicks::ON      314019500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED    314019500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       344967                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          344967                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       344967                       # number of overall hits
system.cpu1.icache.overall_hits::total         344967                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          694                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           694                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          694                       # number of overall misses
system.cpu1.icache.overall_misses::total          694                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     46050986                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     46050986                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     46050986                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     46050986                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       345661                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       345661                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       345661                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       345661                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002008                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002008                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002008                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002008                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 66355.887608                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 66355.887608                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 66355.887608                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 66355.887608                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs        15535                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets           54                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs              150                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   103.566667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets           54                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          159                       # number of writebacks
system.cpu1.icache.writebacks::total              159                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          171                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          171                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          171                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          171                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst          523                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          523                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst          523                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          523                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     37736991                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     37736991                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     37736991                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     37736991                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001513                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001513                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001513                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001513                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 72154.858509                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 72154.858509                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 72154.858509                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 72154.858509                       # average overall mshr miss latency
system.cpu1.icache.replacements                   159                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       344967                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         344967                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          694                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          694                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     46050986                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     46050986                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       345661                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       345661                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002008                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002008                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 66355.887608                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 66355.887608                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          171                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          171                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst          523                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          523                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     37736991                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     37736991                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001513                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001513                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 72154.858509                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 72154.858509                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED    314019500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          345.317753                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             345490                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              523                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           660.592734                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   345.317753                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.674449                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.674449                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          364                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          364                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           691845                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          691845                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED    314019500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    314019500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    314019500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    314019500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED    314019500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    314019500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    314019500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    314019500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED    314019500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data       179939                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          179939                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data       179939                       # number of overall hits
system.cpu1.dcache.overall_hits::total         179939                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data          879                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           879                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data          879                       # number of overall misses
system.cpu1.dcache.overall_misses::total          879                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data     41450500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     41450500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data     41450500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     41450500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data       180818                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       180818                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data       180818                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       180818                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.004861                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004861                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.004861                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004861                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 47156.427759                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 47156.427759                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 47156.427759                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 47156.427759                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          137                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         2644                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             48                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          137                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    55.083333                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks            6                       # number of writebacks
system.cpu1.dcache.writebacks::total                6                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data          618                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          618                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data          618                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          618                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data          261                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          261                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data          261                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          261                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data     16223000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     16223000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data     16223000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     16223000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.001443                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001443                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.001443                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001443                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 62157.088123                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 62157.088123                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 62157.088123                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 62157.088123                       # average overall mshr miss latency
system.cpu1.dcache.replacements                     6                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       111883                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         111883                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data          353                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          353                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data     18813000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     18813000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       112236                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       112236                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.003145                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.003145                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 53294.617564                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 53294.617564                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          207                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          207                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data          146                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          146                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data     10352000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     10352000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.001301                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001301                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 70904.109589                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 70904.109589                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data        68056                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         68056                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data          526                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          526                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data     22637500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     22637500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data        68582                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        68582                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.007670                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.007670                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 43037.072243                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 43037.072243                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data          411                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          411                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data          115                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          115                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data      5871000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      5871000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.001677                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001677                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 51052.173913                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 51052.173913                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data           18                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data            2                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data       144000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       144000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data        72000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        72000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data            2                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           19                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data           19                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           19                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED    314019500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          239.070338                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             180237                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              261                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           690.563218                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           225000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   239.070338                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.233467                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.233467                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          255                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.249023                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           361975                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          361975                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED    314019500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                  21                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                1612                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                  10                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                  81                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1724                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst                 21                       # number of overall hits
system.l2.overall_hits::.cpu0.data               1612                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                 10                       # number of overall hits
system.l2.overall_hits::.cpu1.data                 81                       # number of overall hits
system.l2.overall_hits::total                    1724                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               392                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data               348                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               513                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data               180                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1433                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              392                       # number of overall misses
system.l2.overall_misses::.cpu0.data              348                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              513                       # number of overall misses
system.l2.overall_misses::.cpu1.data              180                       # number of overall misses
system.l2.overall_misses::total                  1433                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     29767000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data     29557500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     37127000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data     15294500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        111746000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     29767000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data     29557500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     37127000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data     15294500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       111746000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             413                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data            1960                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst             523                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data             261                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3157                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            413                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data           1960                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst            523                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data            261                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3157                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.949153                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.177551                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.980880                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.689655                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.453912                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.949153                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.177551                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.980880                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.689655                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.453912                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 75936.224490                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84935.344828                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 72372.319688                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 84969.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77980.460572                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 75936.224490                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84935.344828                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 72372.319688                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 84969.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77980.460572                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      1675                       # number of HardPF blocks evicted w/o reference
system.l2.demand_mshr_hits::.cpu0.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  17                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 17                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst          391                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data          343                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          513                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data          169                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1416                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          391                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data          343                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          513                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data          169                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         1806                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3222                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     27377500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data     27146500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     34049000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data     13412000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    101985000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     27377500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data     27146500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     34049000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data     13412000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    120605249                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    222590249                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.946731                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.175000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.980880                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.647510                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.448527                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.946731                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.175000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.980880                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.647510                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.020589                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70019.181586                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 79144.314869                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 66372.319688                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 79360.946746                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72023.305085                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70019.181586                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 79144.314869                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 66372.319688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 79360.946746                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 66780.315061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69084.496896                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          835                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              835                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          835                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          835                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          334                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              334                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          334                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          334                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         1806                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           1806                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    120605249                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    120605249                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 66780.315061                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 66780.315061                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             1362                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data               54                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1416                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            164                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data             61                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 225                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     14189000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data      5345500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      19534500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         1526                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data          115                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1641                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.107471                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.530435                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.137112                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 86518.292683                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 87631.147541                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        86820                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu1.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data          164                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data           60                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            224                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     13205000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data      4956000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     18161000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.107471                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.521739                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.136502                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 80518.292683                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data        82600                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81075.892857                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst            21                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst            10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 31                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          392                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          513                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              905                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     29767000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     37127000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66894000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          413                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst          523                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            936                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.949153                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.980880                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.966880                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 75936.224490                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 72372.319688                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73916.022099                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          391                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          513                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          904                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     27377500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     34049000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     61426500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.946731                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.980880                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.965812                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70019.181586                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 66372.319688                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67949.668142                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data          250                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data           27                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               277                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data          184                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data          119                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             303                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data     15368500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data      9949000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     25317500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data          434                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data          146                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           580                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.423963                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.815068                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.522414                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 83524.456522                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 83605.042017                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83556.105611                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           15                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data          179                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data          109                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          288                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data     13941500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data      8456000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     22397500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.412442                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.746575                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.496552                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 77885.474860                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 77577.981651                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77769.097222                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED    314019500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    314019500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   508.101427                       # Cycle average of tags in use
system.l2.tags.total_refs                        4646                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2922                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.590007                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   2563000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     441.407241                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    66.694186                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.013471                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.002035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.015506                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            78                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1119                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          545                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          513                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.002380                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.034149                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     20226                       # Number of tag accesses
system.l2.tags.data_accesses                    20226                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    314019500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         25024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data         21952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         32832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data         10816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher       112192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             202816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        25024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        32832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         57856                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu0.inst            391                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data            343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data            169                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher         1753                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3169                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         79689319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         69906487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        104554017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         34443721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    357277175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             645870718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     79689319                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    104554017                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        184243335                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        79689319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        69906487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       104554017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        34443721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    357277175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            645870718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu0.inst::samples       391.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples       343.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       513.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples       169.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      1753.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000590238                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                5968                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3169                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3169                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                91                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     55117206                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   15845000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               114535956                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17392.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36142.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2601                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3169                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1068                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          564                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    358.354610                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   216.718665                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   342.112736                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          167     29.61%     29.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          130     23.05%     52.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           68     12.06%     64.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           36      6.38%     71.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           24      4.26%     75.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           21      3.72%     79.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           28      4.96%     84.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           25      4.43%     88.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           65     11.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          564                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 202816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  202816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       645.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    645.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     313572006                       # Total gap between requests
system.mem_ctrls.avgGap                      98949.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        25024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data        21952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        32832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data        10816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher       112192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu0.inst 79689318.656962379813                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 69906486.699074417353                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 104554016.549927622080                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 34443720.851730540395                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 357277175.462033390999                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          391                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data          343                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          513                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data          169                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher         1753                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     12831750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data     14308899                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     14960763                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data      7086250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher     65348294                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32817.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     41716.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29163.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     41930.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     37277.98                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    82.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1813560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               956340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             8368080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     24585600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        131464800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          9876480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          177064860                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        563.865811                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     24601536                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     10400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    279017964                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2241960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1184040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            14258580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     24585600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        138395430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          4040160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          184705770                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        588.198408                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      9394070                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     10400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    294225430                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    314019500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1516                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          835                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          365                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             2707                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1641                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1641                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           936                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          580                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          925                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         4856                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         1205                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          528                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  7514                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        32768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       185344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        43648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        17088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 278848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2707                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             5864                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.018247                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.133855                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   5757     98.18%     98.18% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    107      1.82%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               5864                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            3378500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            395991                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            784500                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2942495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            619999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
