\hypertarget{group___u_a_r_t0___peripheral}{}\section{U\+A\+R\+T0}
\label{group___u_a_r_t0___peripheral}\index{U\+A\+R\+T0@{U\+A\+R\+T0}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___u_a_r_t0___register___accessor___macros}{U\+A\+R\+T0 -\/ Register accessor macros}
\item 
\hyperlink{group___u_a_r_t0___register___masks}{U\+A\+R\+T0 Register Masks}
\end{DoxyCompactItemize}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_u_a_r_t0___mem_map}{U\+A\+R\+T0\+\_\+\+Mem\+Map}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___u_a_r_t0___peripheral_ga50a02c91ffbd11fa7b4f0c33fe585199}{U\+A\+R\+T0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}~((\hyperlink{group___u_a_r_t0___peripheral_gae795171499e041fb9b8f6ad5b97f896b}{U\+A\+R\+T0\+\_\+\+Mem\+Map\+Ptr})0x4006\+A000u)
\item 
\#define \hyperlink{group___u_a_r_t0___peripheral_ga9416d89d2bc04eb37311da5910f1c701}{U\+A\+R\+T0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S}~\{ \hyperlink{group___u_a_r_t0___peripheral_ga50a02c91ffbd11fa7b4f0c33fe585199}{U\+A\+R\+T0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R} \}
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \hyperlink{struct_u_a_r_t0___mem_map}{U\+A\+R\+T0\+\_\+\+Mem\+Map} $\ast$ \hyperlink{group___u_a_r_t0___peripheral_gae795171499e041fb9b8f6ad5b97f896b}{U\+A\+R\+T0\+\_\+\+Mem\+Map\+Ptr}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\hypertarget{group___u_a_r_t0___peripheral_ga50a02c91ffbd11fa7b4f0c33fe585199}{}\index{U\+A\+R\+T0@{U\+A\+R\+T0}!U\+A\+R\+T0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R@{U\+A\+R\+T0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}}
\index{U\+A\+R\+T0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R@{U\+A\+R\+T0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}!U\+A\+R\+T0@{U\+A\+R\+T0}}
\subsubsection[{U\+A\+R\+T0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R~(({\bf U\+A\+R\+T0\+\_\+\+Mem\+Map\+Ptr})0x4006\+A000u)}\label{group___u_a_r_t0___peripheral_ga50a02c91ffbd11fa7b4f0c33fe585199}
Peripheral U\+A\+R\+T0 base pointer \hypertarget{group___u_a_r_t0___peripheral_ga9416d89d2bc04eb37311da5910f1c701}{}\index{U\+A\+R\+T0@{U\+A\+R\+T0}!U\+A\+R\+T0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S@{U\+A\+R\+T0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S}}
\index{U\+A\+R\+T0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S@{U\+A\+R\+T0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S}!U\+A\+R\+T0@{U\+A\+R\+T0}}
\subsubsection[{U\+A\+R\+T0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S~\{ {\bf U\+A\+R\+T0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R} \}}\label{group___u_a_r_t0___peripheral_ga9416d89d2bc04eb37311da5910f1c701}
Array initializer of U\+A\+R\+T0 peripheral base pointers 

\subsection{Typedef Documentation}
\hypertarget{group___u_a_r_t0___peripheral_gae795171499e041fb9b8f6ad5b97f896b}{}\index{U\+A\+R\+T0@{U\+A\+R\+T0}!U\+A\+R\+T0\+\_\+\+Mem\+Map\+Ptr@{U\+A\+R\+T0\+\_\+\+Mem\+Map\+Ptr}}
\index{U\+A\+R\+T0\+\_\+\+Mem\+Map\+Ptr@{U\+A\+R\+T0\+\_\+\+Mem\+Map\+Ptr}!U\+A\+R\+T0@{U\+A\+R\+T0}}
\subsubsection[{U\+A\+R\+T0\+\_\+\+Mem\+Map\+Ptr}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf U\+A\+R\+T0\+\_\+\+Mem\+Map}$\ast$ {\bf U\+A\+R\+T0\+\_\+\+Mem\+Map\+Ptr}}\label{group___u_a_r_t0___peripheral_gae795171499e041fb9b8f6ad5b97f896b}
U\+A\+R\+T0 -\/ Peripheral register structure 