<stg><name>dut</name>


<trans_list>

<trans id="3742" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3743" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3744" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3745" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3746" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3747" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3748" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3749" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3750" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3751" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3752" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3753" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3754" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3755" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3756" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3757" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3758" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3759" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3760" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3761" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3762" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3763" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3764" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3765" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3766" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3767" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3768" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3769" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3770" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3771" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3772" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3773" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3774" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3775" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3776" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3777" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3778" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3779" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3780" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3781" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3782" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3783" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3792" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3802" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3812" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3822" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3832" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3842" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3852" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3862" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3872" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3874" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3875" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3885" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3895" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3905" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3915" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3925" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3935" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3937" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3938" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3948" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3958" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3968" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3978" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3988" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3998" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4000" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4001" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4011" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4021" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4031" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4041" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4051" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4061" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4063" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4064" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4074" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4084" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4094" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4104" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4114" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4124" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4126" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4127" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4137" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4147" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4157" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4167" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4177" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4187" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4189" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4190" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4200" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4210" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4220" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4230" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4240" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4250" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4252" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4253" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4263" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4273" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4283" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4293" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4303" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4313" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4315" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4316" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4326" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4336" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4346" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4356" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4366" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4376" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4378" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4379" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4389" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4399" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4409" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4419" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4429" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4439" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4441" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4442" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4452" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4462" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4472" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4482" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4492" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4502" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4504" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4505" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4515" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4525" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4535" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4545" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4555" from="138" to="140">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_83" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4556" from="138" to="139">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_83" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4558" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4573" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4575" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="143" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0 %size_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %size

]]></Node>
<StgValue><ssdm name="size_read"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="13" op_0_bw="64">
<![CDATA[
entry:1 %trunc_ln171_10_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="trunc_ln171_10_loc"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="13" op_0_bw="64">
<![CDATA[
entry:2 %trunc_ln171_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="trunc_ln171_loc"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="13" op_0_bw="64">
<![CDATA[
entry:3 %trunc_ln171_9_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="trunc_ln171_9_loc"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="15" op_0_bw="64">
<![CDATA[
entry:4 %trunc_ln171_8_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="trunc_ln171_8_loc"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="13" op_0_bw="64">
<![CDATA[
entry:5 %trunc_ln171_7_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="trunc_ln171_7_loc"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="15" op_0_bw="64">
<![CDATA[
entry:6 %trunc_ln171_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="trunc_ln171_6_loc"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="13" op_0_bw="64">
<![CDATA[
entry:7 %trunc_ln171_5_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="trunc_ln171_5_loc"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="15" op_0_bw="64">
<![CDATA[
entry:8 %trunc_ln171_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="trunc_ln171_4_loc"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="13" op_0_bw="64">
<![CDATA[
entry:9 %trunc_ln171_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="trunc_ln171_3_loc"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="15" op_0_bw="64">
<![CDATA[
entry:10 %trunc_ln171_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="trunc_ln171_2_loc"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="15" op_0_bw="64">
<![CDATA[
entry:11 %trunc_ln171_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="trunc_ln171_1_loc"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="15" op_0_bw="64">
<![CDATA[
entry:12 %trunc_ln_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="trunc_ln_loc"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="64">
<![CDATA[
entry:13 %val_size5_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_size5_4_loc"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="64">
<![CDATA[
entry:14 %val_size4_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_size4_3_loc"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="64">
<![CDATA[
entry:15 %val_size3_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_size3_3_loc"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="64">
<![CDATA[
entry:16 %val_size2_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_size2_3_loc"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="64">
<![CDATA[
entry:17 %val_size1_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_size1_3_loc"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="64">
<![CDATA[
entry:18 %val_size0_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_size0_3_loc"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="64">
<![CDATA[
entry:19 %size5_16_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="size5_16_loc"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="64">
<![CDATA[
entry:20 %size4_15_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="size4_15_loc"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="64">
<![CDATA[
entry:21 %size3_15_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="size3_15_loc"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="64">
<![CDATA[
entry:22 %size2_15_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="size2_15_loc"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="64">
<![CDATA[
entry:23 %size1_15_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="size1_15_loc"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="64">
<![CDATA[
entry:24 %size0_15_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="size0_15_loc"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="64">
<![CDATA[
entry:35 %dst_buf0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf0"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="64">
<![CDATA[
entry:36 %dst_buf0_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf0_8"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="64">
<![CDATA[
entry:37 %dst_buf0_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf0_9"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="64">
<![CDATA[
entry:38 %dst_buf0_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf0_10"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="64">
<![CDATA[
entry:39 %dst_buf0_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf0_11"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="64">
<![CDATA[
entry:40 %dst_buf0_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf0_12"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="64">
<![CDATA[
entry:41 %dst_buf0_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf0_13"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="64">
<![CDATA[
entry:42 %dst_buf0_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf0_14"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="64">
<![CDATA[
entry:43 %dst_buf1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf1"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="64">
<![CDATA[
entry:44 %dst_buf1_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf1_8"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="64">
<![CDATA[
entry:45 %dst_buf1_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf1_9"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="64">
<![CDATA[
entry:46 %dst_buf1_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf1_10"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="64">
<![CDATA[
entry:47 %dst_buf1_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf1_11"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="64">
<![CDATA[
entry:48 %dst_buf1_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf1_12"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="64">
<![CDATA[
entry:49 %dst_buf1_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf1_13"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="64">
<![CDATA[
entry:50 %dst_buf1_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf1_14"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="64">
<![CDATA[
entry:51 %dst_buf2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf2"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="64">
<![CDATA[
entry:52 %dst_buf2_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf2_8"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="64">
<![CDATA[
entry:53 %dst_buf2_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf2_9"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="64">
<![CDATA[
entry:54 %dst_buf2_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf2_10"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="64">
<![CDATA[
entry:55 %dst_buf2_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf2_11"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="64">
<![CDATA[
entry:56 %dst_buf2_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf2_12"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="64">
<![CDATA[
entry:57 %dst_buf2_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf2_13"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="64">
<![CDATA[
entry:58 %dst_buf2_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf2_14"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="64">
<![CDATA[
entry:59 %dst_buf3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf3"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64">
<![CDATA[
entry:60 %dst_buf3_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf3_8"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="64">
<![CDATA[
entry:61 %dst_buf3_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf3_9"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="64">
<![CDATA[
entry:62 %dst_buf3_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf3_10"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="64">
<![CDATA[
entry:63 %dst_buf3_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf3_11"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="64">
<![CDATA[
entry:64 %dst_buf3_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf3_12"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="64">
<![CDATA[
entry:65 %dst_buf3_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf3_13"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="64">
<![CDATA[
entry:66 %dst_buf3_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf3_14"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="64">
<![CDATA[
entry:67 %dst_buf4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf4"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="64">
<![CDATA[
entry:68 %dst_buf4_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf4_8"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="64">
<![CDATA[
entry:69 %dst_buf4_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf4_9"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="64">
<![CDATA[
entry:70 %dst_buf4_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf4_10"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="64">
<![CDATA[
entry:71 %dst_buf4_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf4_11"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="64">
<![CDATA[
entry:72 %dst_buf4_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf4_12"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="64">
<![CDATA[
entry:73 %dst_buf4_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf4_13"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="64">
<![CDATA[
entry:74 %dst_buf4_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf4_14"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="64">
<![CDATA[
entry:75 %dst_buf5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf5"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="64">
<![CDATA[
entry:76 %dst_buf5_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf5_8"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="64">
<![CDATA[
entry:77 %dst_buf5_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf5_9"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="64">
<![CDATA[
entry:78 %dst_buf5_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf5_10"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="64">
<![CDATA[
entry:79 %dst_buf5_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf5_11"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="64">
<![CDATA[
entry:80 %dst_buf5_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf5_12"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="64">
<![CDATA[
entry:81 %dst_buf5_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf5_13"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="64">
<![CDATA[
entry:82 %dst_buf5_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dst_buf5_14"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="64">
<![CDATA[
entry:83 %val_buf0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf0"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="64">
<![CDATA[
entry:84 %val_buf0_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf0_8"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="64">
<![CDATA[
entry:85 %val_buf0_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf0_9"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="64">
<![CDATA[
entry:86 %val_buf0_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf0_10"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="64">
<![CDATA[
entry:87 %val_buf0_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf0_11"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="64">
<![CDATA[
entry:88 %val_buf0_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf0_12"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="64">
<![CDATA[
entry:89 %val_buf0_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf0_13"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="64">
<![CDATA[
entry:90 %val_buf0_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf0_14"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="64">
<![CDATA[
entry:91 %val_buf1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf1"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="64">
<![CDATA[
entry:92 %val_buf1_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf1_8"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="64">
<![CDATA[
entry:93 %val_buf1_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf1_9"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="64">
<![CDATA[
entry:94 %val_buf1_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf1_10"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="64">
<![CDATA[
entry:95 %val_buf1_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf1_11"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="64">
<![CDATA[
entry:96 %val_buf1_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf1_12"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="64">
<![CDATA[
entry:97 %val_buf1_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf1_13"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="64">
<![CDATA[
entry:98 %val_buf1_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf1_14"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="64">
<![CDATA[
entry:99 %val_buf2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf2"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="64">
<![CDATA[
entry:100 %val_buf2_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf2_8"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="64">
<![CDATA[
entry:101 %val_buf2_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf2_9"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="64">
<![CDATA[
entry:102 %val_buf2_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf2_10"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="64">
<![CDATA[
entry:103 %val_buf2_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf2_11"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="64">
<![CDATA[
entry:104 %val_buf2_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf2_12"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="64">
<![CDATA[
entry:105 %val_buf2_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf2_13"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="64">
<![CDATA[
entry:106 %val_buf2_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf2_14"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="64">
<![CDATA[
entry:107 %val_buf3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf3"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="64">
<![CDATA[
entry:108 %val_buf3_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf3_8"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="64">
<![CDATA[
entry:109 %val_buf3_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf3_9"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="64">
<![CDATA[
entry:110 %val_buf3_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf3_10"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="64">
<![CDATA[
entry:111 %val_buf3_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf3_11"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="64">
<![CDATA[
entry:112 %val_buf3_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf3_12"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="64">
<![CDATA[
entry:113 %val_buf3_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf3_13"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="64">
<![CDATA[
entry:114 %val_buf3_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf3_14"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="64">
<![CDATA[
entry:115 %val_buf4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf4"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="64">
<![CDATA[
entry:116 %val_buf4_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf4_8"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="64">
<![CDATA[
entry:117 %val_buf4_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf4_9"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="64">
<![CDATA[
entry:118 %val_buf4_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf4_10"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="64">
<![CDATA[
entry:119 %val_buf4_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf4_11"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="64">
<![CDATA[
entry:120 %val_buf4_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf4_12"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="64">
<![CDATA[
entry:121 %val_buf4_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf4_13"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="64">
<![CDATA[
entry:122 %val_buf4_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf4_14"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="64">
<![CDATA[
entry:123 %val_buf5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf5"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="64">
<![CDATA[
entry:124 %val_buf5_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf5_8"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="64">
<![CDATA[
entry:125 %val_buf5_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf5_9"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="64">
<![CDATA[
entry:126 %val_buf5_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf5_10"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="64">
<![CDATA[
entry:127 %val_buf5_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf5_11"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="64">
<![CDATA[
entry:128 %val_buf5_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf5_12"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="64">
<![CDATA[
entry:129 %val_buf5_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf5_13"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="64">
<![CDATA[
entry:130 %val_buf5_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="val_buf5_14"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="33" op_0_bw="32">
<![CDATA[
entry:131 %sext_ln171 = sext i32 %size_read

]]></Node>
<StgValue><ssdm name="sext_ln171"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:132 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %size_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:133 %add_ln171 = add i33 %sext_ln171, i33 10

]]></Node>
<StgValue><ssdm name="add_ln171"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="267" st_id="2" stage="37" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:134 %srem_ln171 = srem i33 %add_ln171, i33 11

]]></Node>
<StgValue><ssdm name="srem_ln171"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:137 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="269" st_id="3" stage="36" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:134 %srem_ln171 = srem i33 %add_ln171, i33 11

]]></Node>
<StgValue><ssdm name="srem_ln171"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="270" st_id="4" stage="35" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:134 %srem_ln171 = srem i33 %add_ln171, i33 11

]]></Node>
<StgValue><ssdm name="srem_ln171"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="271" st_id="5" stage="34" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:134 %srem_ln171 = srem i33 %add_ln171, i33 11

]]></Node>
<StgValue><ssdm name="srem_ln171"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="272" st_id="6" stage="33" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:134 %srem_ln171 = srem i33 %add_ln171, i33 11

]]></Node>
<StgValue><ssdm name="srem_ln171"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="273" st_id="7" stage="32" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:134 %srem_ln171 = srem i33 %add_ln171, i33 11

]]></Node>
<StgValue><ssdm name="srem_ln171"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="274" st_id="8" stage="31" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:134 %srem_ln171 = srem i33 %add_ln171, i33 11

]]></Node>
<StgValue><ssdm name="srem_ln171"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="275" st_id="9" stage="30" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:134 %srem_ln171 = srem i33 %add_ln171, i33 11

]]></Node>
<StgValue><ssdm name="srem_ln171"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="276" st_id="10" stage="29" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:134 %srem_ln171 = srem i33 %add_ln171, i33 11

]]></Node>
<StgValue><ssdm name="srem_ln171"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="277" st_id="11" stage="28" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:134 %srem_ln171 = srem i33 %add_ln171, i33 11

]]></Node>
<StgValue><ssdm name="srem_ln171"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="278" st_id="12" stage="27" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:134 %srem_ln171 = srem i33 %add_ln171, i33 11

]]></Node>
<StgValue><ssdm name="srem_ln171"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="279" st_id="13" stage="26" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:134 %srem_ln171 = srem i33 %add_ln171, i33 11

]]></Node>
<StgValue><ssdm name="srem_ln171"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="280" st_id="14" stage="25" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:134 %srem_ln171 = srem i33 %add_ln171, i33 11

]]></Node>
<StgValue><ssdm name="srem_ln171"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="281" st_id="15" stage="24" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:134 %srem_ln171 = srem i33 %add_ln171, i33 11

]]></Node>
<StgValue><ssdm name="srem_ln171"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="282" st_id="16" stage="23" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:134 %srem_ln171 = srem i33 %add_ln171, i33 11

]]></Node>
<StgValue><ssdm name="srem_ln171"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="283" st_id="17" stage="22" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:134 %srem_ln171 = srem i33 %add_ln171, i33 11

]]></Node>
<StgValue><ssdm name="srem_ln171"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="284" st_id="18" stage="21" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:134 %srem_ln171 = srem i33 %add_ln171, i33 11

]]></Node>
<StgValue><ssdm name="srem_ln171"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="285" st_id="19" stage="20" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:134 %srem_ln171 = srem i33 %add_ln171, i33 11

]]></Node>
<StgValue><ssdm name="srem_ln171"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="286" st_id="20" stage="19" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:134 %srem_ln171 = srem i33 %add_ln171, i33 11

]]></Node>
<StgValue><ssdm name="srem_ln171"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="287" st_id="21" stage="18" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:134 %srem_ln171 = srem i33 %add_ln171, i33 11

]]></Node>
<StgValue><ssdm name="srem_ln171"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="288" st_id="22" stage="17" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:134 %srem_ln171 = srem i33 %add_ln171, i33 11

]]></Node>
<StgValue><ssdm name="srem_ln171"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="289" st_id="23" stage="16" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:134 %srem_ln171 = srem i33 %add_ln171, i33 11

]]></Node>
<StgValue><ssdm name="srem_ln171"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="290" st_id="24" stage="15" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:134 %srem_ln171 = srem i33 %add_ln171, i33 11

]]></Node>
<StgValue><ssdm name="srem_ln171"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="291" st_id="25" stage="14" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:134 %srem_ln171 = srem i33 %add_ln171, i33 11

]]></Node>
<StgValue><ssdm name="srem_ln171"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="292" st_id="26" stage="13" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:134 %srem_ln171 = srem i33 %add_ln171, i33 11

]]></Node>
<StgValue><ssdm name="srem_ln171"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="293" st_id="27" stage="12" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:134 %srem_ln171 = srem i33 %add_ln171, i33 11

]]></Node>
<StgValue><ssdm name="srem_ln171"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="294" st_id="28" stage="11" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:134 %srem_ln171 = srem i33 %add_ln171, i33 11

]]></Node>
<StgValue><ssdm name="srem_ln171"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="295" st_id="29" stage="10" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:134 %srem_ln171 = srem i33 %add_ln171, i33 11

]]></Node>
<StgValue><ssdm name="srem_ln171"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="296" st_id="30" stage="9" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:134 %srem_ln171 = srem i33 %add_ln171, i33 11

]]></Node>
<StgValue><ssdm name="srem_ln171"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="297" st_id="31" stage="8" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:134 %srem_ln171 = srem i33 %add_ln171, i33 11

]]></Node>
<StgValue><ssdm name="srem_ln171"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="298" st_id="32" stage="7" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:134 %srem_ln171 = srem i33 %add_ln171, i33 11

]]></Node>
<StgValue><ssdm name="srem_ln171"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="299" st_id="33" stage="6" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:134 %srem_ln171 = srem i33 %add_ln171, i33 11

]]></Node>
<StgValue><ssdm name="srem_ln171"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="300" st_id="34" stage="5" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:134 %srem_ln171 = srem i33 %add_ln171, i33 11

]]></Node>
<StgValue><ssdm name="srem_ln171"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="301" st_id="35" stage="4" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:134 %srem_ln171 = srem i33 %add_ln171, i33 11

]]></Node>
<StgValue><ssdm name="srem_ln171"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="302" st_id="36" stage="3" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:134 %srem_ln171 = srem i33 %add_ln171, i33 11

]]></Node>
<StgValue><ssdm name="srem_ln171"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="303" st_id="37" stage="2" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:134 %srem_ln171 = srem i33 %add_ln171, i33 11

]]></Node>
<StgValue><ssdm name="srem_ln171"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="304" st_id="38" stage="1" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:134 %srem_ln171 = srem i33 %add_ln171, i33 11

]]></Node>
<StgValue><ssdm name="srem_ln171"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="305" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:135 %sub_ln171 = sub i33 %add_ln171, i33 %srem_ln171

]]></Node>
<StgValue><ssdm name="sub_ln171"/></StgValue>
</operation>

<operation id="306" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry:136 %select_ln171 = select i1 %tmp_7, i33 0, i33 %sub_ln171

]]></Node>
<StgValue><ssdm name="select_ln171"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="307" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="8" op_84_bw="8" op_85_bw="8" op_86_bw="8" op_87_bw="8" op_88_bw="8" op_89_bw="8" op_90_bw="8" op_91_bw="8" op_92_bw="8" op_93_bw="8" op_94_bw="8" op_95_bw="8" op_96_bw="8" op_97_bw="8" op_98_bw="8" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="15" op_112_bw="15" op_113_bw="15" op_114_bw="13" op_115_bw="15" op_116_bw="13" op_117_bw="15" op_118_bw="13" op_119_bw="15" op_120_bw="13" op_121_bw="13" op_122_bw="13" op_123_bw="0">
<![CDATA[
entry:138 %call_ln171 = call void @dut_Pipeline_OBJ_LOOP, i33 %select_ln171, i8 %val_buf5_14, i8 %val_buf5_13, i8 %val_buf5_12, i8 %val_buf5_11, i8 %val_buf5_10, i8 %val_buf5_9, i8 %val_buf5_8, i8 %val_buf5, i8 %dst_buf5_14, i8 %dst_buf5_13, i8 %dst_buf5_12, i8 %dst_buf5_11, i8 %dst_buf5_10, i8 %dst_buf5_9, i8 %dst_buf5_8, i8 %dst_buf5, i8 %val_buf4_14, i8 %val_buf4_13, i8 %val_buf4_12, i8 %val_buf4_11, i8 %val_buf4_10, i8 %val_buf4_9, i8 %val_buf4_8, i8 %val_buf4, i8 %dst_buf4_14, i8 %dst_buf4_13, i8 %dst_buf4_12, i8 %dst_buf4_11, i8 %dst_buf4_10, i8 %dst_buf4_9, i8 %dst_buf4_8, i8 %dst_buf4, i8 %val_buf3_14, i8 %val_buf3_13, i8 %val_buf3_12, i8 %val_buf3_11, i8 %val_buf3_10, i8 %val_buf3_9, i8 %val_buf3_8, i8 %val_buf3, i8 %dst_buf3_14, i8 %dst_buf3_13, i8 %dst_buf3_12, i8 %dst_buf3_11, i8 %dst_buf3_10, i8 %dst_buf3_9, i8 %dst_buf3_8, i8 %dst_buf3, i8 %val_buf2_14, i8 %val_buf2_13, i8 %val_buf2_12, i8 %val_buf2_11, i8 %val_buf2_10, i8 %val_buf2_9, i8 %val_buf2_8, i8 %val_buf2, i8 %dst_buf2_14, i8 %dst_buf2_13, i8 %dst_buf2_12, i8 %dst_buf2_11, i8 %dst_buf2_10, i8 %dst_buf2_9, i8 %dst_buf2_8, i8 %dst_buf2, i8 %val_buf1_14, i8 %val_buf1_13, i8 %val_buf1_12, i8 %val_buf1_11, i8 %val_buf1_10, i8 %val_buf1_9, i8 %val_buf1_8, i8 %val_buf1, i8 %dst_buf1_14, i8 %dst_buf1_13, i8 %dst_buf1_12, i8 %dst_buf1_11, i8 %dst_buf1_10, i8 %dst_buf1_9, i8 %dst_buf1_8, i8 %dst_buf1, i8 %val_buf0_14, i8 %val_buf0_13, i8 %val_buf0_12, i8 %val_buf0_11, i8 %val_buf0_10, i8 %val_buf0_9, i8 %val_buf0_8, i8 %val_buf0, i8 %dst_buf0_14, i8 %dst_buf0_13, i8 %dst_buf0_12, i8 %dst_buf0_11, i8 %dst_buf0_10, i8 %dst_buf0_9, i8 %dst_buf0_8, i8 %dst_buf0, i8 %src, i16 %size0_15_loc, i16 %size1_15_loc, i16 %size2_15_loc, i16 %size3_15_loc, i16 %size4_15_loc, i16 %size5_16_loc, i16 %val_size0_3_loc, i16 %val_size1_3_loc, i16 %val_size2_3_loc, i16 %val_size3_3_loc, i16 %val_size4_3_loc, i16 %val_size5_4_loc, i15 %trunc_ln_loc, i15 %trunc_ln171_1_loc, i15 %trunc_ln171_2_loc, i13 %trunc_ln171_3_loc, i15 %trunc_ln171_4_loc, i13 %trunc_ln171_5_loc, i15 %trunc_ln171_6_loc, i13 %trunc_ln171_7_loc, i15 %trunc_ln171_8_loc, i13 %trunc_ln171_9_loc, i13 %trunc_ln171_loc, i13 %trunc_ln171_10_loc

]]></Node>
<StgValue><ssdm name="call_ln171"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="308" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="8" op_84_bw="8" op_85_bw="8" op_86_bw="8" op_87_bw="8" op_88_bw="8" op_89_bw="8" op_90_bw="8" op_91_bw="8" op_92_bw="8" op_93_bw="8" op_94_bw="8" op_95_bw="8" op_96_bw="8" op_97_bw="8" op_98_bw="8" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="15" op_112_bw="15" op_113_bw="15" op_114_bw="13" op_115_bw="15" op_116_bw="13" op_117_bw="15" op_118_bw="13" op_119_bw="15" op_120_bw="13" op_121_bw="13" op_122_bw="13" op_123_bw="0">
<![CDATA[
entry:138 %call_ln171 = call void @dut_Pipeline_OBJ_LOOP, i33 %select_ln171, i8 %val_buf5_14, i8 %val_buf5_13, i8 %val_buf5_12, i8 %val_buf5_11, i8 %val_buf5_10, i8 %val_buf5_9, i8 %val_buf5_8, i8 %val_buf5, i8 %dst_buf5_14, i8 %dst_buf5_13, i8 %dst_buf5_12, i8 %dst_buf5_11, i8 %dst_buf5_10, i8 %dst_buf5_9, i8 %dst_buf5_8, i8 %dst_buf5, i8 %val_buf4_14, i8 %val_buf4_13, i8 %val_buf4_12, i8 %val_buf4_11, i8 %val_buf4_10, i8 %val_buf4_9, i8 %val_buf4_8, i8 %val_buf4, i8 %dst_buf4_14, i8 %dst_buf4_13, i8 %dst_buf4_12, i8 %dst_buf4_11, i8 %dst_buf4_10, i8 %dst_buf4_9, i8 %dst_buf4_8, i8 %dst_buf4, i8 %val_buf3_14, i8 %val_buf3_13, i8 %val_buf3_12, i8 %val_buf3_11, i8 %val_buf3_10, i8 %val_buf3_9, i8 %val_buf3_8, i8 %val_buf3, i8 %dst_buf3_14, i8 %dst_buf3_13, i8 %dst_buf3_12, i8 %dst_buf3_11, i8 %dst_buf3_10, i8 %dst_buf3_9, i8 %dst_buf3_8, i8 %dst_buf3, i8 %val_buf2_14, i8 %val_buf2_13, i8 %val_buf2_12, i8 %val_buf2_11, i8 %val_buf2_10, i8 %val_buf2_9, i8 %val_buf2_8, i8 %val_buf2, i8 %dst_buf2_14, i8 %dst_buf2_13, i8 %dst_buf2_12, i8 %dst_buf2_11, i8 %dst_buf2_10, i8 %dst_buf2_9, i8 %dst_buf2_8, i8 %dst_buf2, i8 %val_buf1_14, i8 %val_buf1_13, i8 %val_buf1_12, i8 %val_buf1_11, i8 %val_buf1_10, i8 %val_buf1_9, i8 %val_buf1_8, i8 %val_buf1, i8 %dst_buf1_14, i8 %dst_buf1_13, i8 %dst_buf1_12, i8 %dst_buf1_11, i8 %dst_buf1_10, i8 %dst_buf1_9, i8 %dst_buf1_8, i8 %dst_buf1, i8 %val_buf0_14, i8 %val_buf0_13, i8 %val_buf0_12, i8 %val_buf0_11, i8 %val_buf0_10, i8 %val_buf0_9, i8 %val_buf0_8, i8 %val_buf0, i8 %dst_buf0_14, i8 %dst_buf0_13, i8 %dst_buf0_12, i8 %dst_buf0_11, i8 %dst_buf0_10, i8 %dst_buf0_9, i8 %dst_buf0_8, i8 %dst_buf0, i8 %src, i16 %size0_15_loc, i16 %size1_15_loc, i16 %size2_15_loc, i16 %size3_15_loc, i16 %size4_15_loc, i16 %size5_16_loc, i16 %val_size0_3_loc, i16 %val_size1_3_loc, i16 %val_size2_3_loc, i16 %val_size3_3_loc, i16 %val_size4_3_loc, i16 %val_size5_4_loc, i15 %trunc_ln_loc, i15 %trunc_ln171_1_loc, i15 %trunc_ln171_2_loc, i13 %trunc_ln171_3_loc, i15 %trunc_ln171_4_loc, i13 %trunc_ln171_5_loc, i15 %trunc_ln171_6_loc, i13 %trunc_ln171_7_loc, i15 %trunc_ln171_8_loc, i13 %trunc_ln171_9_loc, i13 %trunc_ln171_loc, i13 %trunc_ln171_10_loc

]]></Node>
<StgValue><ssdm name="call_ln171"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="309" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:25 %spectopmodule_ln145 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6

]]></Node>
<StgValue><ssdm name="spectopmodule_ln145"/></StgValue>
</operation>

<operation id="310" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:26 %specinterface_ln145 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln145"/></StgValue>
</operation>

<operation id="311" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %src, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="312" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:28 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %src

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="313" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %size

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="314" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="315" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="316" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dst, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="317" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:33 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %dst

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="318" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="319" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:139 %size0_15_loc_load = load i16 %size0_15_loc

]]></Node>
<StgValue><ssdm name="size0_15_loc_load"/></StgValue>
</operation>

<operation id="320" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:140 %size1_15_loc_load = load i16 %size1_15_loc

]]></Node>
<StgValue><ssdm name="size1_15_loc_load"/></StgValue>
</operation>

<operation id="321" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:141 %size2_15_loc_load = load i16 %size2_15_loc

]]></Node>
<StgValue><ssdm name="size2_15_loc_load"/></StgValue>
</operation>

<operation id="322" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:142 %size3_15_loc_load = load i16 %size3_15_loc

]]></Node>
<StgValue><ssdm name="size3_15_loc_load"/></StgValue>
</operation>

<operation id="323" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:143 %size4_15_loc_load = load i16 %size4_15_loc

]]></Node>
<StgValue><ssdm name="size4_15_loc_load"/></StgValue>
</operation>

<operation id="324" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:144 %size5_16_loc_load = load i16 %size5_16_loc

]]></Node>
<StgValue><ssdm name="size5_16_loc_load"/></StgValue>
</operation>

<operation id="325" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:145 %val_size0_3_loc_load = load i16 %val_size0_3_loc

]]></Node>
<StgValue><ssdm name="val_size0_3_loc_load"/></StgValue>
</operation>

<operation id="326" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:146 %val_size1_3_loc_load = load i16 %val_size1_3_loc

]]></Node>
<StgValue><ssdm name="val_size1_3_loc_load"/></StgValue>
</operation>

<operation id="327" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:147 %val_size2_3_loc_load = load i16 %val_size2_3_loc

]]></Node>
<StgValue><ssdm name="val_size2_3_loc_load"/></StgValue>
</operation>

<operation id="328" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:148 %val_size3_3_loc_load = load i16 %val_size3_3_loc

]]></Node>
<StgValue><ssdm name="val_size3_3_loc_load"/></StgValue>
</operation>

<operation id="329" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:149 %val_size4_3_loc_load = load i16 %val_size4_3_loc

]]></Node>
<StgValue><ssdm name="val_size4_3_loc_load"/></StgValue>
</operation>

<operation id="330" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:150 %val_size5_4_loc_load = load i16 %val_size5_4_loc

]]></Node>
<StgValue><ssdm name="val_size5_4_loc_load"/></StgValue>
</operation>

<operation id="331" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
entry:151 %trunc_ln_loc_load = load i15 %trunc_ln_loc

]]></Node>
<StgValue><ssdm name="trunc_ln_loc_load"/></StgValue>
</operation>

<operation id="332" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
entry:152 %trunc_ln171_1_loc_load = load i15 %trunc_ln171_1_loc

]]></Node>
<StgValue><ssdm name="trunc_ln171_1_loc_load"/></StgValue>
</operation>

<operation id="333" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
entry:153 %trunc_ln171_2_loc_load = load i15 %trunc_ln171_2_loc

]]></Node>
<StgValue><ssdm name="trunc_ln171_2_loc_load"/></StgValue>
</operation>

<operation id="334" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
entry:154 %trunc_ln171_3_loc_load = load i13 %trunc_ln171_3_loc

]]></Node>
<StgValue><ssdm name="trunc_ln171_3_loc_load"/></StgValue>
</operation>

<operation id="335" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
entry:155 %trunc_ln171_4_loc_load = load i15 %trunc_ln171_4_loc

]]></Node>
<StgValue><ssdm name="trunc_ln171_4_loc_load"/></StgValue>
</operation>

<operation id="336" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
entry:156 %trunc_ln171_5_loc_load = load i13 %trunc_ln171_5_loc

]]></Node>
<StgValue><ssdm name="trunc_ln171_5_loc_load"/></StgValue>
</operation>

<operation id="337" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
entry:157 %trunc_ln171_6_loc_load = load i15 %trunc_ln171_6_loc

]]></Node>
<StgValue><ssdm name="trunc_ln171_6_loc_load"/></StgValue>
</operation>

<operation id="338" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
entry:158 %trunc_ln171_7_loc_load = load i13 %trunc_ln171_7_loc

]]></Node>
<StgValue><ssdm name="trunc_ln171_7_loc_load"/></StgValue>
</operation>

<operation id="339" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
entry:159 %trunc_ln171_8_loc_load = load i15 %trunc_ln171_8_loc

]]></Node>
<StgValue><ssdm name="trunc_ln171_8_loc_load"/></StgValue>
</operation>

<operation id="340" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
entry:160 %trunc_ln171_9_loc_load = load i13 %trunc_ln171_9_loc

]]></Node>
<StgValue><ssdm name="trunc_ln171_9_loc_load"/></StgValue>
</operation>

<operation id="341" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
entry:161 %trunc_ln171_loc_load = load i13 %trunc_ln171_loc

]]></Node>
<StgValue><ssdm name="trunc_ln171_loc_load"/></StgValue>
</operation>

<operation id="342" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
entry:162 %trunc_ln171_10_loc_load = load i13 %trunc_ln171_10_loc

]]></Node>
<StgValue><ssdm name="trunc_ln171_10_loc_load"/></StgValue>
</operation>

<operation id="343" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:163 %icmp_ln64 = icmp_eq  i16 %val_size0_3_loc_load, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="344" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:164 %br_ln64 = br i1 %icmp_ln64, void %if.then.i421, void %_Z10postVectorPcRss.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="345" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="16">
<![CDATA[
if.then.i421:0 %trunc_ln65 = trunc i16 %val_size0_3_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln65"/></StgValue>
</operation>

<operation id="346" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i421:1 %size0 = add i13 %trunc_ln171_10_loc_load, i13 1

]]></Node>
<StgValue><ssdm name="size0"/></StgValue>
</operation>

<operation id="347" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i421:2 %lshr_ln = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %size0_15_loc_load, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="348" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="10">
<![CDATA[
if.then.i421:3 %zext_ln65 = zext i10 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="349" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i421:4 %buf_addr = getelementptr i8 %dst_buf0, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="buf_addr"/></StgValue>
</operation>

<operation id="350" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i421:5 %buf_1_addr = getelementptr i8 %dst_buf0_8, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="buf_1_addr"/></StgValue>
</operation>

<operation id="351" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i421:6 %buf_2_addr = getelementptr i8 %dst_buf0_9, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="buf_2_addr"/></StgValue>
</operation>

<operation id="352" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i421:7 %buf_3_addr = getelementptr i8 %dst_buf0_10, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="buf_3_addr"/></StgValue>
</operation>

<operation id="353" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i421:8 %buf_4_addr = getelementptr i8 %dst_buf0_11, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="buf_4_addr"/></StgValue>
</operation>

<operation id="354" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i421:9 %buf_5_addr = getelementptr i8 %dst_buf0_12, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="buf_5_addr"/></StgValue>
</operation>

<operation id="355" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i421:10 %buf_6_addr = getelementptr i8 %dst_buf0_13, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="buf_6_addr"/></StgValue>
</operation>

<operation id="356" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i421:11 %buf_7_addr = getelementptr i8 %dst_buf0_14, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="buf_7_addr"/></StgValue>
</operation>

<operation id="357" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="3" op_0_bw="16">
<![CDATA[
if.then.i421:12 %trunc_ln65_1 = trunc i16 %size0_15_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln65_1"/></StgValue>
</operation>

<operation id="358" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i421:13 %trunc_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %val_size0_3_loc_load, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="359" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i421:14 %size0_4 = add i13 %trunc_ln171_10_loc_load, i13 2

]]></Node>
<StgValue><ssdm name="size0_4"/></StgValue>
</operation>

<operation id="360" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i421:15 %lshr_ln66_1 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %size0, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln66_1"/></StgValue>
</operation>

<operation id="361" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="10">
<![CDATA[
if.then.i421:16 %zext_ln66 = zext i10 %lshr_ln66_1

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="362" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
if.then.i421:17 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %val_size0_3_loc_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="363" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then.i421:18 %select_ln67 = select i1 %tmp_8, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln67"/></StgValue>
</operation>

<operation id="364" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i421:19 %size0_5 = add i13 %trunc_ln171_10_loc_load, i13 3

]]></Node>
<StgValue><ssdm name="size0_5"/></StgValue>
</operation>

<operation id="365" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i421:20 %lshr_ln1 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %size0_4, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="366" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="10">
<![CDATA[
if.then.i421:21 %zext_ln67 = zext i10 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln67"/></StgValue>
</operation>

<operation id="367" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then.i421:22 %size0_6 = add i16 %size0_15_loc_load, i16 4

]]></Node>
<StgValue><ssdm name="size0_6"/></StgValue>
</operation>

<operation id="368" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i421:23 %lshr_ln2 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %size0_5, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="369" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="10">
<![CDATA[
if.then.i421:24 %zext_ln68 = zext i10 %lshr_ln2

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="370" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i421:25 %switch_ln65 = switch i3 %trunc_ln65_1, void %arrayidx18.i881.case.2, i3 0, void %arrayidx18.i881.case.3, i3 1, void %arrayidx18.i881.case.4, i3 2, void %arrayidx18.i881.case.5, i3 3, void %arrayidx18.i881.case.6, i3 4, void %arrayidx18.i881.case.7, i3 5, void %arrayidx18.i881.case.0, i3 6, void %arrayidx18.i881.case.1

]]></Node>
<StgValue><ssdm name="switch_ln65"/></StgValue>
</operation>

<operation id="371" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i881.case.1:0 %store_ln65 = store i8 %trunc_ln65, i10 %buf_6_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="372" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i881.case.1:1 %buf_7_addr_3 = getelementptr i8 %dst_buf0_14, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="buf_7_addr_3"/></StgValue>
</operation>

<operation id="373" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i881.case.1:2 %store_ln66 = store i8 %trunc_ln4, i10 %buf_7_addr_3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="374" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i881.case.1:3 %buf_addr_3 = getelementptr i8 %dst_buf0, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="buf_addr_3"/></StgValue>
</operation>

<operation id="375" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i881.case.1:4 %store_ln67 = store i8 %select_ln67, i10 %buf_addr_3

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="376" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i881.case.1:5 %buf_1_addr_3 = getelementptr i8 %dst_buf0_8, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="buf_1_addr_3"/></StgValue>
</operation>

<operation id="377" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i881.case.1:6 %store_ln68 = store i8 %select_ln67, i10 %buf_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="378" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i881.case.1:7 %br_ln68 = br void %_Z10postVectorPcRss.exit

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="379" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i881.case.0:0 %store_ln65 = store i8 %trunc_ln65, i10 %buf_5_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="380" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i881.case.0:1 %buf_6_addr_3 = getelementptr i8 %dst_buf0_13, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="buf_6_addr_3"/></StgValue>
</operation>

<operation id="381" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i881.case.0:2 %store_ln66 = store i8 %trunc_ln4, i10 %buf_6_addr_3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="382" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i881.case.0:3 %buf_7_addr_2 = getelementptr i8 %dst_buf0_14, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="buf_7_addr_2"/></StgValue>
</operation>

<operation id="383" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i881.case.0:4 %store_ln67 = store i8 %select_ln67, i10 %buf_7_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="384" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i881.case.0:5 %buf_addr_2 = getelementptr i8 %dst_buf0, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="buf_addr_2"/></StgValue>
</operation>

<operation id="385" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i881.case.0:6 %store_ln68 = store i8 %select_ln67, i10 %buf_addr_2

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="386" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i881.case.0:7 %br_ln68 = br void %_Z10postVectorPcRss.exit

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="387" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i881.case.7:0 %store_ln65 = store i8 %trunc_ln65, i10 %buf_4_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="388" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i881.case.7:1 %buf_5_addr_3 = getelementptr i8 %dst_buf0_12, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="buf_5_addr_3"/></StgValue>
</operation>

<operation id="389" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i881.case.7:2 %store_ln66 = store i8 %trunc_ln4, i10 %buf_5_addr_3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="390" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i881.case.7:3 %buf_6_addr_2 = getelementptr i8 %dst_buf0_13, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="buf_6_addr_2"/></StgValue>
</operation>

<operation id="391" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i881.case.7:4 %store_ln67 = store i8 %select_ln67, i10 %buf_6_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="392" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i881.case.7:5 %buf_7_addr_1 = getelementptr i8 %dst_buf0_14, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="buf_7_addr_1"/></StgValue>
</operation>

<operation id="393" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i881.case.7:6 %store_ln68 = store i8 %select_ln67, i10 %buf_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="394" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i881.case.7:7 %br_ln68 = br void %_Z10postVectorPcRss.exit

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="395" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i881.case.6:0 %store_ln65 = store i8 %trunc_ln65, i10 %buf_3_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="396" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i881.case.6:1 %buf_4_addr_3 = getelementptr i8 %dst_buf0_11, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="buf_4_addr_3"/></StgValue>
</operation>

<operation id="397" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i881.case.6:2 %store_ln66 = store i8 %trunc_ln4, i10 %buf_4_addr_3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="398" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i881.case.6:3 %buf_5_addr_2 = getelementptr i8 %dst_buf0_12, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="buf_5_addr_2"/></StgValue>
</operation>

<operation id="399" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i881.case.6:4 %store_ln67 = store i8 %select_ln67, i10 %buf_5_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="400" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i881.case.6:5 %buf_6_addr_1 = getelementptr i8 %dst_buf0_13, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="buf_6_addr_1"/></StgValue>
</operation>

<operation id="401" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i881.case.6:6 %store_ln68 = store i8 %select_ln67, i10 %buf_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="402" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i881.case.6:7 %br_ln68 = br void %_Z10postVectorPcRss.exit

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="403" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i881.case.5:0 %store_ln65 = store i8 %trunc_ln65, i10 %buf_2_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="404" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i881.case.5:1 %buf_3_addr_3 = getelementptr i8 %dst_buf0_10, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="buf_3_addr_3"/></StgValue>
</operation>

<operation id="405" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i881.case.5:2 %store_ln66 = store i8 %trunc_ln4, i10 %buf_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="406" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i881.case.5:3 %buf_4_addr_2 = getelementptr i8 %dst_buf0_11, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="buf_4_addr_2"/></StgValue>
</operation>

<operation id="407" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i881.case.5:4 %store_ln67 = store i8 %select_ln67, i10 %buf_4_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="408" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i881.case.5:5 %buf_5_addr_1 = getelementptr i8 %dst_buf0_12, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="buf_5_addr_1"/></StgValue>
</operation>

<operation id="409" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i881.case.5:6 %store_ln68 = store i8 %select_ln67, i10 %buf_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="410" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i881.case.5:7 %br_ln68 = br void %_Z10postVectorPcRss.exit

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="411" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i881.case.4:0 %store_ln65 = store i8 %trunc_ln65, i10 %buf_1_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="412" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i881.case.4:1 %buf_2_addr_3 = getelementptr i8 %dst_buf0_9, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="buf_2_addr_3"/></StgValue>
</operation>

<operation id="413" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i881.case.4:2 %store_ln66 = store i8 %trunc_ln4, i10 %buf_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="414" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i881.case.4:3 %buf_3_addr_2 = getelementptr i8 %dst_buf0_10, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="buf_3_addr_2"/></StgValue>
</operation>

<operation id="415" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i881.case.4:4 %store_ln67 = store i8 %select_ln67, i10 %buf_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="416" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i881.case.4:5 %buf_4_addr_1 = getelementptr i8 %dst_buf0_11, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="buf_4_addr_1"/></StgValue>
</operation>

<operation id="417" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i881.case.4:6 %store_ln68 = store i8 %select_ln67, i10 %buf_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="418" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i881.case.4:7 %br_ln68 = br void %_Z10postVectorPcRss.exit

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="419" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i881.case.3:0 %store_ln65 = store i8 %trunc_ln65, i10 %buf_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="420" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i881.case.3:1 %buf_1_addr_2 = getelementptr i8 %dst_buf0_8, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="buf_1_addr_2"/></StgValue>
</operation>

<operation id="421" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i881.case.3:2 %store_ln66 = store i8 %trunc_ln4, i10 %buf_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="422" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i881.case.3:3 %buf_2_addr_2 = getelementptr i8 %dst_buf0_9, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="buf_2_addr_2"/></StgValue>
</operation>

<operation id="423" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i881.case.3:4 %store_ln67 = store i8 %select_ln67, i10 %buf_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="424" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i881.case.3:5 %buf_3_addr_1 = getelementptr i8 %dst_buf0_10, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="buf_3_addr_1"/></StgValue>
</operation>

<operation id="425" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i881.case.3:6 %store_ln68 = store i8 %select_ln67, i10 %buf_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="426" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i881.case.3:7 %br_ln68 = br void %_Z10postVectorPcRss.exit

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="427" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i881.case.2:0 %store_ln65 = store i8 %trunc_ln65, i10 %buf_7_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="428" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i881.case.2:1 %buf_addr_1 = getelementptr i8 %dst_buf0, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="buf_addr_1"/></StgValue>
</operation>

<operation id="429" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i881.case.2:2 %store_ln66 = store i8 %trunc_ln4, i10 %buf_addr_1

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="430" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i881.case.2:3 %buf_1_addr_1 = getelementptr i8 %dst_buf0_8, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="buf_1_addr_1"/></StgValue>
</operation>

<operation id="431" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i881.case.2:4 %store_ln67 = store i8 %select_ln67, i10 %buf_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="432" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i881.case.2:5 %buf_2_addr_1 = getelementptr i8 %dst_buf0_9, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="buf_2_addr_1"/></StgValue>
</operation>

<operation id="433" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i881.case.2:6 %store_ln68 = store i8 %select_ln67, i10 %buf_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="434" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="trunc_ln65_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i881.case.2:7 %br_ln68 = br void %_Z10postVectorPcRss.exit

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="435" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0">
<![CDATA[
_Z10postVectorPcRss.exit:0 %size0_9 = phi i16 %size0_6, void %arrayidx18.i881.case.7, i16 %size0_6, void %arrayidx18.i881.case.6, i16 %size0_6, void %arrayidx18.i881.case.5, i16 %size0_6, void %arrayidx18.i881.case.4, i16 %size0_6, void %arrayidx18.i881.case.3, i16 %size0_6, void %arrayidx18.i881.case.2, i16 %size0_6, void %arrayidx18.i881.case.1, i16 %size0_6, void %arrayidx18.i881.case.0, i16 %size0_15_loc_load, void %entry

]]></Node>
<StgValue><ssdm name="size0_9"/></StgValue>
</operation>

<operation id="436" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="13" op_0_bw="16">
<![CDATA[
_Z10postVectorPcRss.exit:1 %trunc_ln163 = trunc i16 %size0_9

]]></Node>
<StgValue><ssdm name="trunc_ln163"/></StgValue>
</operation>

<operation id="437" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_Z10postVectorPcRss.exit:2 %icmp_ln64_1 = icmp_eq  i16 %val_size1_3_loc_load, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln64_1"/></StgValue>
</operation>

<operation id="438" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z10postVectorPcRss.exit:3 %br_ln64 = br i1 %icmp_ln64_1, void %if.then.i444, void %_Z10postVectorPcRss.exit446

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="439" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="16">
<![CDATA[
if.then.i444:0 %trunc_ln65_2 = trunc i16 %val_size1_3_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln65_2"/></StgValue>
</operation>

<operation id="440" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i444:1 %size1 = add i13 %trunc_ln171_loc_load, i13 1

]]></Node>
<StgValue><ssdm name="size1"/></StgValue>
</operation>

<operation id="441" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i444:2 %lshr_ln65_1 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %size1_15_loc_load, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln65_1"/></StgValue>
</operation>

<operation id="442" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="10">
<![CDATA[
if.then.i444:3 %zext_ln65_1 = zext i10 %lshr_ln65_1

]]></Node>
<StgValue><ssdm name="zext_ln65_1"/></StgValue>
</operation>

<operation id="443" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i444:4 %buf_8_addr = getelementptr i8 %dst_buf1, i64 0, i64 %zext_ln65_1

]]></Node>
<StgValue><ssdm name="buf_8_addr"/></StgValue>
</operation>

<operation id="444" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i444:5 %buf_9_addr = getelementptr i8 %dst_buf1_8, i64 0, i64 %zext_ln65_1

]]></Node>
<StgValue><ssdm name="buf_9_addr"/></StgValue>
</operation>

<operation id="445" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i444:6 %buf_10_addr = getelementptr i8 %dst_buf1_9, i64 0, i64 %zext_ln65_1

]]></Node>
<StgValue><ssdm name="buf_10_addr"/></StgValue>
</operation>

<operation id="446" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i444:7 %buf_11_addr = getelementptr i8 %dst_buf1_10, i64 0, i64 %zext_ln65_1

]]></Node>
<StgValue><ssdm name="buf_11_addr"/></StgValue>
</operation>

<operation id="447" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i444:8 %buf_12_addr = getelementptr i8 %dst_buf1_11, i64 0, i64 %zext_ln65_1

]]></Node>
<StgValue><ssdm name="buf_12_addr"/></StgValue>
</operation>

<operation id="448" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i444:9 %buf_13_addr = getelementptr i8 %dst_buf1_12, i64 0, i64 %zext_ln65_1

]]></Node>
<StgValue><ssdm name="buf_13_addr"/></StgValue>
</operation>

<operation id="449" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i444:10 %buf_14_addr = getelementptr i8 %dst_buf1_13, i64 0, i64 %zext_ln65_1

]]></Node>
<StgValue><ssdm name="buf_14_addr"/></StgValue>
</operation>

<operation id="450" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i444:11 %buf_15_addr = getelementptr i8 %dst_buf1_14, i64 0, i64 %zext_ln65_1

]]></Node>
<StgValue><ssdm name="buf_15_addr"/></StgValue>
</operation>

<operation id="451" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="3" op_0_bw="16">
<![CDATA[
if.then.i444:12 %trunc_ln65_3 = trunc i16 %size1_15_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln65_3"/></StgValue>
</operation>

<operation id="452" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i444:13 %trunc_ln66_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %val_size1_3_loc_load, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln66_1"/></StgValue>
</operation>

<operation id="453" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i444:14 %size1_4 = add i13 %trunc_ln171_loc_load, i13 2

]]></Node>
<StgValue><ssdm name="size1_4"/></StgValue>
</operation>

<operation id="454" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i444:15 %lshr_ln66_3 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %size1, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln66_3"/></StgValue>
</operation>

<operation id="455" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="10">
<![CDATA[
if.then.i444:16 %zext_ln66_1 = zext i10 %lshr_ln66_3

]]></Node>
<StgValue><ssdm name="zext_ln66_1"/></StgValue>
</operation>

<operation id="456" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
if.then.i444:17 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %val_size1_3_loc_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="457" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then.i444:18 %select_ln67_1 = select i1 %tmp_9, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln67_1"/></StgValue>
</operation>

<operation id="458" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i444:19 %size1_5 = add i13 %trunc_ln171_loc_load, i13 3

]]></Node>
<StgValue><ssdm name="size1_5"/></StgValue>
</operation>

<operation id="459" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i444:20 %lshr_ln67_1 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %size1_4, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln67_1"/></StgValue>
</operation>

<operation id="460" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="10">
<![CDATA[
if.then.i444:21 %zext_ln67_1 = zext i10 %lshr_ln67_1

]]></Node>
<StgValue><ssdm name="zext_ln67_1"/></StgValue>
</operation>

<operation id="461" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then.i444:22 %size1_6 = add i16 %size1_15_loc_load, i16 4

]]></Node>
<StgValue><ssdm name="size1_6"/></StgValue>
</operation>

<operation id="462" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i444:23 %lshr_ln68_1 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %size1_5, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln68_1"/></StgValue>
</operation>

<operation id="463" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="10">
<![CDATA[
if.then.i444:24 %zext_ln68_1 = zext i10 %lshr_ln68_1

]]></Node>
<StgValue><ssdm name="zext_ln68_1"/></StgValue>
</operation>

<operation id="464" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i444:25 %switch_ln65 = switch i3 %trunc_ln65_3, void %arrayidx18.i443877.case.2, i3 0, void %arrayidx18.i443877.case.3, i3 1, void %arrayidx18.i443877.case.4, i3 2, void %arrayidx18.i443877.case.5, i3 3, void %arrayidx18.i443877.case.6, i3 4, void %arrayidx18.i443877.case.7, i3 5, void %arrayidx18.i443877.case.0, i3 6, void %arrayidx18.i443877.case.1

]]></Node>
<StgValue><ssdm name="switch_ln65"/></StgValue>
</operation>

<operation id="465" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i443877.case.1:0 %store_ln65 = store i8 %trunc_ln65_2, i10 %buf_14_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="466" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i443877.case.1:1 %buf_15_addr_3 = getelementptr i8 %dst_buf1_14, i64 0, i64 %zext_ln66_1

]]></Node>
<StgValue><ssdm name="buf_15_addr_3"/></StgValue>
</operation>

<operation id="467" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i443877.case.1:2 %store_ln66 = store i8 %trunc_ln66_1, i10 %buf_15_addr_3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="468" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i443877.case.1:3 %buf_8_addr_3 = getelementptr i8 %dst_buf1, i64 0, i64 %zext_ln67_1

]]></Node>
<StgValue><ssdm name="buf_8_addr_3"/></StgValue>
</operation>

<operation id="469" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i443877.case.1:4 %store_ln67 = store i8 %select_ln67_1, i10 %buf_8_addr_3

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="470" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i443877.case.1:5 %buf_9_addr_3 = getelementptr i8 %dst_buf1_8, i64 0, i64 %zext_ln68_1

]]></Node>
<StgValue><ssdm name="buf_9_addr_3"/></StgValue>
</operation>

<operation id="471" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i443877.case.1:6 %store_ln68 = store i8 %select_ln67_1, i10 %buf_9_addr_3

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="472" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i443877.case.1:7 %br_ln68 = br void %_Z10postVectorPcRss.exit446

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="473" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i443877.case.0:0 %store_ln65 = store i8 %trunc_ln65_2, i10 %buf_13_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="474" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i443877.case.0:1 %buf_14_addr_3 = getelementptr i8 %dst_buf1_13, i64 0, i64 %zext_ln66_1

]]></Node>
<StgValue><ssdm name="buf_14_addr_3"/></StgValue>
</operation>

<operation id="475" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i443877.case.0:2 %store_ln66 = store i8 %trunc_ln66_1, i10 %buf_14_addr_3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="476" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i443877.case.0:3 %buf_15_addr_2 = getelementptr i8 %dst_buf1_14, i64 0, i64 %zext_ln67_1

]]></Node>
<StgValue><ssdm name="buf_15_addr_2"/></StgValue>
</operation>

<operation id="477" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i443877.case.0:4 %store_ln67 = store i8 %select_ln67_1, i10 %buf_15_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="478" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i443877.case.0:5 %buf_8_addr_2 = getelementptr i8 %dst_buf1, i64 0, i64 %zext_ln68_1

]]></Node>
<StgValue><ssdm name="buf_8_addr_2"/></StgValue>
</operation>

<operation id="479" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i443877.case.0:6 %store_ln68 = store i8 %select_ln67_1, i10 %buf_8_addr_2

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="480" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i443877.case.0:7 %br_ln68 = br void %_Z10postVectorPcRss.exit446

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="481" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i443877.case.7:0 %store_ln65 = store i8 %trunc_ln65_2, i10 %buf_12_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="482" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i443877.case.7:1 %buf_13_addr_3 = getelementptr i8 %dst_buf1_12, i64 0, i64 %zext_ln66_1

]]></Node>
<StgValue><ssdm name="buf_13_addr_3"/></StgValue>
</operation>

<operation id="483" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i443877.case.7:2 %store_ln66 = store i8 %trunc_ln66_1, i10 %buf_13_addr_3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="484" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i443877.case.7:3 %buf_14_addr_2 = getelementptr i8 %dst_buf1_13, i64 0, i64 %zext_ln67_1

]]></Node>
<StgValue><ssdm name="buf_14_addr_2"/></StgValue>
</operation>

<operation id="485" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i443877.case.7:4 %store_ln67 = store i8 %select_ln67_1, i10 %buf_14_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="486" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i443877.case.7:5 %buf_15_addr_1 = getelementptr i8 %dst_buf1_14, i64 0, i64 %zext_ln68_1

]]></Node>
<StgValue><ssdm name="buf_15_addr_1"/></StgValue>
</operation>

<operation id="487" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i443877.case.7:6 %store_ln68 = store i8 %select_ln67_1, i10 %buf_15_addr_1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="488" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i443877.case.7:7 %br_ln68 = br void %_Z10postVectorPcRss.exit446

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="489" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i443877.case.6:0 %store_ln65 = store i8 %trunc_ln65_2, i10 %buf_11_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="490" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i443877.case.6:1 %buf_12_addr_3 = getelementptr i8 %dst_buf1_11, i64 0, i64 %zext_ln66_1

]]></Node>
<StgValue><ssdm name="buf_12_addr_3"/></StgValue>
</operation>

<operation id="491" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i443877.case.6:2 %store_ln66 = store i8 %trunc_ln66_1, i10 %buf_12_addr_3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="492" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i443877.case.6:3 %buf_13_addr_2 = getelementptr i8 %dst_buf1_12, i64 0, i64 %zext_ln67_1

]]></Node>
<StgValue><ssdm name="buf_13_addr_2"/></StgValue>
</operation>

<operation id="493" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i443877.case.6:4 %store_ln67 = store i8 %select_ln67_1, i10 %buf_13_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="494" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i443877.case.6:5 %buf_14_addr_1 = getelementptr i8 %dst_buf1_13, i64 0, i64 %zext_ln68_1

]]></Node>
<StgValue><ssdm name="buf_14_addr_1"/></StgValue>
</operation>

<operation id="495" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i443877.case.6:6 %store_ln68 = store i8 %select_ln67_1, i10 %buf_14_addr_1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="496" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i443877.case.6:7 %br_ln68 = br void %_Z10postVectorPcRss.exit446

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="497" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i443877.case.5:0 %store_ln65 = store i8 %trunc_ln65_2, i10 %buf_10_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="498" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i443877.case.5:1 %buf_11_addr_3 = getelementptr i8 %dst_buf1_10, i64 0, i64 %zext_ln66_1

]]></Node>
<StgValue><ssdm name="buf_11_addr_3"/></StgValue>
</operation>

<operation id="499" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i443877.case.5:2 %store_ln66 = store i8 %trunc_ln66_1, i10 %buf_11_addr_3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="500" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i443877.case.5:3 %buf_12_addr_2 = getelementptr i8 %dst_buf1_11, i64 0, i64 %zext_ln67_1

]]></Node>
<StgValue><ssdm name="buf_12_addr_2"/></StgValue>
</operation>

<operation id="501" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i443877.case.5:4 %store_ln67 = store i8 %select_ln67_1, i10 %buf_12_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="502" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i443877.case.5:5 %buf_13_addr_1 = getelementptr i8 %dst_buf1_12, i64 0, i64 %zext_ln68_1

]]></Node>
<StgValue><ssdm name="buf_13_addr_1"/></StgValue>
</operation>

<operation id="503" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i443877.case.5:6 %store_ln68 = store i8 %select_ln67_1, i10 %buf_13_addr_1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="504" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i443877.case.5:7 %br_ln68 = br void %_Z10postVectorPcRss.exit446

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="505" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i443877.case.4:0 %store_ln65 = store i8 %trunc_ln65_2, i10 %buf_9_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="506" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i443877.case.4:1 %buf_10_addr_3 = getelementptr i8 %dst_buf1_9, i64 0, i64 %zext_ln66_1

]]></Node>
<StgValue><ssdm name="buf_10_addr_3"/></StgValue>
</operation>

<operation id="507" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i443877.case.4:2 %store_ln66 = store i8 %trunc_ln66_1, i10 %buf_10_addr_3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="508" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i443877.case.4:3 %buf_11_addr_2 = getelementptr i8 %dst_buf1_10, i64 0, i64 %zext_ln67_1

]]></Node>
<StgValue><ssdm name="buf_11_addr_2"/></StgValue>
</operation>

<operation id="509" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i443877.case.4:4 %store_ln67 = store i8 %select_ln67_1, i10 %buf_11_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="510" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i443877.case.4:5 %buf_12_addr_1 = getelementptr i8 %dst_buf1_11, i64 0, i64 %zext_ln68_1

]]></Node>
<StgValue><ssdm name="buf_12_addr_1"/></StgValue>
</operation>

<operation id="511" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i443877.case.4:6 %store_ln68 = store i8 %select_ln67_1, i10 %buf_12_addr_1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="512" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i443877.case.4:7 %br_ln68 = br void %_Z10postVectorPcRss.exit446

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="513" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i443877.case.3:0 %store_ln65 = store i8 %trunc_ln65_2, i10 %buf_8_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="514" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i443877.case.3:1 %buf_9_addr_2 = getelementptr i8 %dst_buf1_8, i64 0, i64 %zext_ln66_1

]]></Node>
<StgValue><ssdm name="buf_9_addr_2"/></StgValue>
</operation>

<operation id="515" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i443877.case.3:2 %store_ln66 = store i8 %trunc_ln66_1, i10 %buf_9_addr_2

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="516" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i443877.case.3:3 %buf_10_addr_2 = getelementptr i8 %dst_buf1_9, i64 0, i64 %zext_ln67_1

]]></Node>
<StgValue><ssdm name="buf_10_addr_2"/></StgValue>
</operation>

<operation id="517" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i443877.case.3:4 %store_ln67 = store i8 %select_ln67_1, i10 %buf_10_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="518" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i443877.case.3:5 %buf_11_addr_1 = getelementptr i8 %dst_buf1_10, i64 0, i64 %zext_ln68_1

]]></Node>
<StgValue><ssdm name="buf_11_addr_1"/></StgValue>
</operation>

<operation id="519" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i443877.case.3:6 %store_ln68 = store i8 %select_ln67_1, i10 %buf_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="520" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i443877.case.3:7 %br_ln68 = br void %_Z10postVectorPcRss.exit446

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="521" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i443877.case.2:0 %store_ln65 = store i8 %trunc_ln65_2, i10 %buf_15_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="522" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i443877.case.2:1 %buf_8_addr_1 = getelementptr i8 %dst_buf1, i64 0, i64 %zext_ln66_1

]]></Node>
<StgValue><ssdm name="buf_8_addr_1"/></StgValue>
</operation>

<operation id="523" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i443877.case.2:2 %store_ln66 = store i8 %trunc_ln66_1, i10 %buf_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="524" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i443877.case.2:3 %buf_9_addr_1 = getelementptr i8 %dst_buf1_8, i64 0, i64 %zext_ln67_1

]]></Node>
<StgValue><ssdm name="buf_9_addr_1"/></StgValue>
</operation>

<operation id="525" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i443877.case.2:4 %store_ln67 = store i8 %select_ln67_1, i10 %buf_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="526" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i443877.case.2:5 %buf_10_addr_1 = getelementptr i8 %dst_buf1_9, i64 0, i64 %zext_ln68_1

]]></Node>
<StgValue><ssdm name="buf_10_addr_1"/></StgValue>
</operation>

<operation id="527" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i443877.case.2:6 %store_ln68 = store i8 %select_ln67_1, i10 %buf_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="528" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
<literal name="trunc_ln65_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i443877.case.2:7 %br_ln68 = br void %_Z10postVectorPcRss.exit446

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="529" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0">
<![CDATA[
_Z10postVectorPcRss.exit446:0 %size1_9 = phi i16 %size1_6, void %arrayidx18.i443877.case.7, i16 %size1_6, void %arrayidx18.i443877.case.6, i16 %size1_6, void %arrayidx18.i443877.case.5, i16 %size1_6, void %arrayidx18.i443877.case.4, i16 %size1_6, void %arrayidx18.i443877.case.3, i16 %size1_6, void %arrayidx18.i443877.case.2, i16 %size1_6, void %arrayidx18.i443877.case.1, i16 %size1_6, void %arrayidx18.i443877.case.0, i16 %size1_15_loc_load, void %_Z10postVectorPcRss.exit

]]></Node>
<StgValue><ssdm name="size1_9"/></StgValue>
</operation>

<operation id="530" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="13" op_0_bw="16">
<![CDATA[
_Z10postVectorPcRss.exit446:1 %trunc_ln163_1 = trunc i16 %size1_9

]]></Node>
<StgValue><ssdm name="trunc_ln163_1"/></StgValue>
</operation>

<operation id="531" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_Z10postVectorPcRss.exit446:2 %icmp_ln64_2 = icmp_eq  i16 %val_size2_3_loc_load, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln64_2"/></StgValue>
</operation>

<operation id="532" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z10postVectorPcRss.exit446:3 %br_ln64 = br i1 %icmp_ln64_2, void %if.then.i468, void %_Z10postVectorPcRss.exit470

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="533" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="16">
<![CDATA[
if.then.i468:0 %trunc_ln65_4 = trunc i16 %val_size2_3_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln65_4"/></StgValue>
</operation>

<operation id="534" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i468:1 %size2 = add i13 %trunc_ln171_9_loc_load, i13 1

]]></Node>
<StgValue><ssdm name="size2"/></StgValue>
</operation>

<operation id="535" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i468:2 %lshr_ln65_2 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %size2_15_loc_load, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln65_2"/></StgValue>
</operation>

<operation id="536" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="10">
<![CDATA[
if.then.i468:3 %zext_ln65_2 = zext i10 %lshr_ln65_2

]]></Node>
<StgValue><ssdm name="zext_ln65_2"/></StgValue>
</operation>

<operation id="537" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i468:4 %buf_16_addr = getelementptr i8 %dst_buf2, i64 0, i64 %zext_ln65_2

]]></Node>
<StgValue><ssdm name="buf_16_addr"/></StgValue>
</operation>

<operation id="538" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i468:5 %buf_17_addr = getelementptr i8 %dst_buf2_8, i64 0, i64 %zext_ln65_2

]]></Node>
<StgValue><ssdm name="buf_17_addr"/></StgValue>
</operation>

<operation id="539" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i468:6 %buf_18_addr = getelementptr i8 %dst_buf2_9, i64 0, i64 %zext_ln65_2

]]></Node>
<StgValue><ssdm name="buf_18_addr"/></StgValue>
</operation>

<operation id="540" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i468:7 %buf_19_addr = getelementptr i8 %dst_buf2_10, i64 0, i64 %zext_ln65_2

]]></Node>
<StgValue><ssdm name="buf_19_addr"/></StgValue>
</operation>

<operation id="541" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i468:8 %buf_20_addr = getelementptr i8 %dst_buf2_11, i64 0, i64 %zext_ln65_2

]]></Node>
<StgValue><ssdm name="buf_20_addr"/></StgValue>
</operation>

<operation id="542" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i468:9 %buf_21_addr = getelementptr i8 %dst_buf2_12, i64 0, i64 %zext_ln65_2

]]></Node>
<StgValue><ssdm name="buf_21_addr"/></StgValue>
</operation>

<operation id="543" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i468:10 %buf_22_addr = getelementptr i8 %dst_buf2_13, i64 0, i64 %zext_ln65_2

]]></Node>
<StgValue><ssdm name="buf_22_addr"/></StgValue>
</operation>

<operation id="544" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i468:11 %buf_23_addr = getelementptr i8 %dst_buf2_14, i64 0, i64 %zext_ln65_2

]]></Node>
<StgValue><ssdm name="buf_23_addr"/></StgValue>
</operation>

<operation id="545" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="3" op_0_bw="16">
<![CDATA[
if.then.i468:12 %trunc_ln65_5 = trunc i16 %size2_15_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln65_5"/></StgValue>
</operation>

<operation id="546" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i468:13 %trunc_ln66_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %val_size2_3_loc_load, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln66_2"/></StgValue>
</operation>

<operation id="547" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i468:14 %size2_4 = add i13 %trunc_ln171_9_loc_load, i13 2

]]></Node>
<StgValue><ssdm name="size2_4"/></StgValue>
</operation>

<operation id="548" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i468:15 %lshr_ln66_5 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %size2, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln66_5"/></StgValue>
</operation>

<operation id="549" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="10">
<![CDATA[
if.then.i468:16 %zext_ln66_2 = zext i10 %lshr_ln66_5

]]></Node>
<StgValue><ssdm name="zext_ln66_2"/></StgValue>
</operation>

<operation id="550" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
if.then.i468:17 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %val_size2_3_loc_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="551" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then.i468:18 %select_ln67_2 = select i1 %tmp_10, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln67_2"/></StgValue>
</operation>

<operation id="552" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i468:19 %size2_5 = add i13 %trunc_ln171_9_loc_load, i13 3

]]></Node>
<StgValue><ssdm name="size2_5"/></StgValue>
</operation>

<operation id="553" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i468:20 %lshr_ln67_2 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %size2_4, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln67_2"/></StgValue>
</operation>

<operation id="554" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="10">
<![CDATA[
if.then.i468:21 %zext_ln67_2 = zext i10 %lshr_ln67_2

]]></Node>
<StgValue><ssdm name="zext_ln67_2"/></StgValue>
</operation>

<operation id="555" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then.i468:22 %size2_6 = add i16 %size2_15_loc_load, i16 4

]]></Node>
<StgValue><ssdm name="size2_6"/></StgValue>
</operation>

<operation id="556" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i468:23 %lshr_ln68_2 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %size2_5, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln68_2"/></StgValue>
</operation>

<operation id="557" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="10">
<![CDATA[
if.then.i468:24 %zext_ln68_2 = zext i10 %lshr_ln68_2

]]></Node>
<StgValue><ssdm name="zext_ln68_2"/></StgValue>
</operation>

<operation id="558" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i468:25 %switch_ln65 = switch i3 %trunc_ln65_5, void %arrayidx18.i467873.case.2, i3 0, void %arrayidx18.i467873.case.3, i3 1, void %arrayidx18.i467873.case.4, i3 2, void %arrayidx18.i467873.case.5, i3 3, void %arrayidx18.i467873.case.6, i3 4, void %arrayidx18.i467873.case.7, i3 5, void %arrayidx18.i467873.case.0, i3 6, void %arrayidx18.i467873.case.1

]]></Node>
<StgValue><ssdm name="switch_ln65"/></StgValue>
</operation>

<operation id="559" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i467873.case.1:0 %store_ln65 = store i8 %trunc_ln65_4, i10 %buf_22_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="560" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i467873.case.1:1 %buf_23_addr_3 = getelementptr i8 %dst_buf2_14, i64 0, i64 %zext_ln66_2

]]></Node>
<StgValue><ssdm name="buf_23_addr_3"/></StgValue>
</operation>

<operation id="561" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i467873.case.1:2 %store_ln66 = store i8 %trunc_ln66_2, i10 %buf_23_addr_3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="562" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i467873.case.1:3 %buf_16_addr_3 = getelementptr i8 %dst_buf2, i64 0, i64 %zext_ln67_2

]]></Node>
<StgValue><ssdm name="buf_16_addr_3"/></StgValue>
</operation>

<operation id="563" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i467873.case.1:4 %store_ln67 = store i8 %select_ln67_2, i10 %buf_16_addr_3

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="564" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i467873.case.1:5 %buf_17_addr_3 = getelementptr i8 %dst_buf2_8, i64 0, i64 %zext_ln68_2

]]></Node>
<StgValue><ssdm name="buf_17_addr_3"/></StgValue>
</operation>

<operation id="565" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i467873.case.1:6 %store_ln68 = store i8 %select_ln67_2, i10 %buf_17_addr_3

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="566" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i467873.case.1:7 %br_ln68 = br void %_Z10postVectorPcRss.exit470

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="567" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i467873.case.0:0 %store_ln65 = store i8 %trunc_ln65_4, i10 %buf_21_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="568" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i467873.case.0:1 %buf_22_addr_3 = getelementptr i8 %dst_buf2_13, i64 0, i64 %zext_ln66_2

]]></Node>
<StgValue><ssdm name="buf_22_addr_3"/></StgValue>
</operation>

<operation id="569" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i467873.case.0:2 %store_ln66 = store i8 %trunc_ln66_2, i10 %buf_22_addr_3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="570" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i467873.case.0:3 %buf_23_addr_2 = getelementptr i8 %dst_buf2_14, i64 0, i64 %zext_ln67_2

]]></Node>
<StgValue><ssdm name="buf_23_addr_2"/></StgValue>
</operation>

<operation id="571" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i467873.case.0:4 %store_ln67 = store i8 %select_ln67_2, i10 %buf_23_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="572" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i467873.case.0:5 %buf_16_addr_2 = getelementptr i8 %dst_buf2, i64 0, i64 %zext_ln68_2

]]></Node>
<StgValue><ssdm name="buf_16_addr_2"/></StgValue>
</operation>

<operation id="573" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i467873.case.0:6 %store_ln68 = store i8 %select_ln67_2, i10 %buf_16_addr_2

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="574" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i467873.case.0:7 %br_ln68 = br void %_Z10postVectorPcRss.exit470

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="575" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i467873.case.7:0 %store_ln65 = store i8 %trunc_ln65_4, i10 %buf_20_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="576" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i467873.case.7:1 %buf_21_addr_3 = getelementptr i8 %dst_buf2_12, i64 0, i64 %zext_ln66_2

]]></Node>
<StgValue><ssdm name="buf_21_addr_3"/></StgValue>
</operation>

<operation id="577" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i467873.case.7:2 %store_ln66 = store i8 %trunc_ln66_2, i10 %buf_21_addr_3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="578" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i467873.case.7:3 %buf_22_addr_2 = getelementptr i8 %dst_buf2_13, i64 0, i64 %zext_ln67_2

]]></Node>
<StgValue><ssdm name="buf_22_addr_2"/></StgValue>
</operation>

<operation id="579" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i467873.case.7:4 %store_ln67 = store i8 %select_ln67_2, i10 %buf_22_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="580" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i467873.case.7:5 %buf_23_addr_1 = getelementptr i8 %dst_buf2_14, i64 0, i64 %zext_ln68_2

]]></Node>
<StgValue><ssdm name="buf_23_addr_1"/></StgValue>
</operation>

<operation id="581" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i467873.case.7:6 %store_ln68 = store i8 %select_ln67_2, i10 %buf_23_addr_1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="582" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i467873.case.7:7 %br_ln68 = br void %_Z10postVectorPcRss.exit470

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="583" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i467873.case.6:0 %store_ln65 = store i8 %trunc_ln65_4, i10 %buf_19_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="584" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i467873.case.6:1 %buf_20_addr_3 = getelementptr i8 %dst_buf2_11, i64 0, i64 %zext_ln66_2

]]></Node>
<StgValue><ssdm name="buf_20_addr_3"/></StgValue>
</operation>

<operation id="585" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i467873.case.6:2 %store_ln66 = store i8 %trunc_ln66_2, i10 %buf_20_addr_3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="586" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i467873.case.6:3 %buf_21_addr_2 = getelementptr i8 %dst_buf2_12, i64 0, i64 %zext_ln67_2

]]></Node>
<StgValue><ssdm name="buf_21_addr_2"/></StgValue>
</operation>

<operation id="587" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i467873.case.6:4 %store_ln67 = store i8 %select_ln67_2, i10 %buf_21_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="588" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i467873.case.6:5 %buf_22_addr_1 = getelementptr i8 %dst_buf2_13, i64 0, i64 %zext_ln68_2

]]></Node>
<StgValue><ssdm name="buf_22_addr_1"/></StgValue>
</operation>

<operation id="589" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i467873.case.6:6 %store_ln68 = store i8 %select_ln67_2, i10 %buf_22_addr_1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="590" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i467873.case.6:7 %br_ln68 = br void %_Z10postVectorPcRss.exit470

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="591" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i467873.case.5:0 %store_ln65 = store i8 %trunc_ln65_4, i10 %buf_18_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="592" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i467873.case.5:1 %buf_19_addr_3 = getelementptr i8 %dst_buf2_10, i64 0, i64 %zext_ln66_2

]]></Node>
<StgValue><ssdm name="buf_19_addr_3"/></StgValue>
</operation>

<operation id="593" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i467873.case.5:2 %store_ln66 = store i8 %trunc_ln66_2, i10 %buf_19_addr_3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="594" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i467873.case.5:3 %buf_20_addr_2 = getelementptr i8 %dst_buf2_11, i64 0, i64 %zext_ln67_2

]]></Node>
<StgValue><ssdm name="buf_20_addr_2"/></StgValue>
</operation>

<operation id="595" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i467873.case.5:4 %store_ln67 = store i8 %select_ln67_2, i10 %buf_20_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="596" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i467873.case.5:5 %buf_21_addr_1 = getelementptr i8 %dst_buf2_12, i64 0, i64 %zext_ln68_2

]]></Node>
<StgValue><ssdm name="buf_21_addr_1"/></StgValue>
</operation>

<operation id="597" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i467873.case.5:6 %store_ln68 = store i8 %select_ln67_2, i10 %buf_21_addr_1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="598" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i467873.case.5:7 %br_ln68 = br void %_Z10postVectorPcRss.exit470

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="599" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i467873.case.4:0 %store_ln65 = store i8 %trunc_ln65_4, i10 %buf_17_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="600" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i467873.case.4:1 %buf_18_addr_3 = getelementptr i8 %dst_buf2_9, i64 0, i64 %zext_ln66_2

]]></Node>
<StgValue><ssdm name="buf_18_addr_3"/></StgValue>
</operation>

<operation id="601" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i467873.case.4:2 %store_ln66 = store i8 %trunc_ln66_2, i10 %buf_18_addr_3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="602" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i467873.case.4:3 %buf_19_addr_2 = getelementptr i8 %dst_buf2_10, i64 0, i64 %zext_ln67_2

]]></Node>
<StgValue><ssdm name="buf_19_addr_2"/></StgValue>
</operation>

<operation id="603" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i467873.case.4:4 %store_ln67 = store i8 %select_ln67_2, i10 %buf_19_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="604" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i467873.case.4:5 %buf_20_addr_1 = getelementptr i8 %dst_buf2_11, i64 0, i64 %zext_ln68_2

]]></Node>
<StgValue><ssdm name="buf_20_addr_1"/></StgValue>
</operation>

<operation id="605" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i467873.case.4:6 %store_ln68 = store i8 %select_ln67_2, i10 %buf_20_addr_1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="606" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i467873.case.4:7 %br_ln68 = br void %_Z10postVectorPcRss.exit470

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="607" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i467873.case.3:0 %store_ln65 = store i8 %trunc_ln65_4, i10 %buf_16_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="608" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i467873.case.3:1 %buf_17_addr_2 = getelementptr i8 %dst_buf2_8, i64 0, i64 %zext_ln66_2

]]></Node>
<StgValue><ssdm name="buf_17_addr_2"/></StgValue>
</operation>

<operation id="609" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i467873.case.3:2 %store_ln66 = store i8 %trunc_ln66_2, i10 %buf_17_addr_2

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="610" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i467873.case.3:3 %buf_18_addr_2 = getelementptr i8 %dst_buf2_9, i64 0, i64 %zext_ln67_2

]]></Node>
<StgValue><ssdm name="buf_18_addr_2"/></StgValue>
</operation>

<operation id="611" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i467873.case.3:4 %store_ln67 = store i8 %select_ln67_2, i10 %buf_18_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="612" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i467873.case.3:5 %buf_19_addr_1 = getelementptr i8 %dst_buf2_10, i64 0, i64 %zext_ln68_2

]]></Node>
<StgValue><ssdm name="buf_19_addr_1"/></StgValue>
</operation>

<operation id="613" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i467873.case.3:6 %store_ln68 = store i8 %select_ln67_2, i10 %buf_19_addr_1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="614" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i467873.case.3:7 %br_ln68 = br void %_Z10postVectorPcRss.exit470

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="615" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i467873.case.2:0 %store_ln65 = store i8 %trunc_ln65_4, i10 %buf_23_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="616" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i467873.case.2:1 %buf_16_addr_1 = getelementptr i8 %dst_buf2, i64 0, i64 %zext_ln66_2

]]></Node>
<StgValue><ssdm name="buf_16_addr_1"/></StgValue>
</operation>

<operation id="617" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i467873.case.2:2 %store_ln66 = store i8 %trunc_ln66_2, i10 %buf_16_addr_1

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="618" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i467873.case.2:3 %buf_17_addr_1 = getelementptr i8 %dst_buf2_8, i64 0, i64 %zext_ln67_2

]]></Node>
<StgValue><ssdm name="buf_17_addr_1"/></StgValue>
</operation>

<operation id="619" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i467873.case.2:4 %store_ln67 = store i8 %select_ln67_2, i10 %buf_17_addr_1

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="620" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i467873.case.2:5 %buf_18_addr_1 = getelementptr i8 %dst_buf2_9, i64 0, i64 %zext_ln68_2

]]></Node>
<StgValue><ssdm name="buf_18_addr_1"/></StgValue>
</operation>

<operation id="621" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i467873.case.2:6 %store_ln68 = store i8 %select_ln67_2, i10 %buf_18_addr_1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="622" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_2" val="0"/>
<literal name="trunc_ln65_5" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i467873.case.2:7 %br_ln68 = br void %_Z10postVectorPcRss.exit470

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="623" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0">
<![CDATA[
_Z10postVectorPcRss.exit470:0 %size2_9 = phi i16 %size2_6, void %arrayidx18.i467873.case.7, i16 %size2_6, void %arrayidx18.i467873.case.6, i16 %size2_6, void %arrayidx18.i467873.case.5, i16 %size2_6, void %arrayidx18.i467873.case.4, i16 %size2_6, void %arrayidx18.i467873.case.3, i16 %size2_6, void %arrayidx18.i467873.case.2, i16 %size2_6, void %arrayidx18.i467873.case.1, i16 %size2_6, void %arrayidx18.i467873.case.0, i16 %size2_15_loc_load, void %_Z10postVectorPcRss.exit446

]]></Node>
<StgValue><ssdm name="size2_9"/></StgValue>
</operation>

<operation id="624" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="13" op_0_bw="16">
<![CDATA[
_Z10postVectorPcRss.exit470:1 %trunc_ln163_2 = trunc i16 %size2_9

]]></Node>
<StgValue><ssdm name="trunc_ln163_2"/></StgValue>
</operation>

<operation id="625" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_Z10postVectorPcRss.exit470:2 %icmp_ln64_3 = icmp_eq  i16 %val_size3_3_loc_load, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln64_3"/></StgValue>
</operation>

<operation id="626" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z10postVectorPcRss.exit470:3 %br_ln64 = br i1 %icmp_ln64_3, void %if.then.i492, void %_Z10postVectorPcRss.exit494

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="627" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="16">
<![CDATA[
if.then.i492:0 %trunc_ln65_6 = trunc i16 %val_size3_3_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln65_6"/></StgValue>
</operation>

<operation id="628" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i492:1 %size3 = add i13 %trunc_ln171_7_loc_load, i13 1

]]></Node>
<StgValue><ssdm name="size3"/></StgValue>
</operation>

<operation id="629" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i492:2 %lshr_ln65_3 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %size3_15_loc_load, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln65_3"/></StgValue>
</operation>

<operation id="630" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="10">
<![CDATA[
if.then.i492:3 %zext_ln65_3 = zext i10 %lshr_ln65_3

]]></Node>
<StgValue><ssdm name="zext_ln65_3"/></StgValue>
</operation>

<operation id="631" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i492:4 %buf_24_addr = getelementptr i8 %dst_buf3, i64 0, i64 %zext_ln65_3

]]></Node>
<StgValue><ssdm name="buf_24_addr"/></StgValue>
</operation>

<operation id="632" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i492:5 %buf_25_addr = getelementptr i8 %dst_buf3_8, i64 0, i64 %zext_ln65_3

]]></Node>
<StgValue><ssdm name="buf_25_addr"/></StgValue>
</operation>

<operation id="633" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i492:6 %buf_26_addr = getelementptr i8 %dst_buf3_9, i64 0, i64 %zext_ln65_3

]]></Node>
<StgValue><ssdm name="buf_26_addr"/></StgValue>
</operation>

<operation id="634" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i492:7 %buf_27_addr = getelementptr i8 %dst_buf3_10, i64 0, i64 %zext_ln65_3

]]></Node>
<StgValue><ssdm name="buf_27_addr"/></StgValue>
</operation>

<operation id="635" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i492:8 %buf_28_addr = getelementptr i8 %dst_buf3_11, i64 0, i64 %zext_ln65_3

]]></Node>
<StgValue><ssdm name="buf_28_addr"/></StgValue>
</operation>

<operation id="636" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i492:9 %buf_29_addr = getelementptr i8 %dst_buf3_12, i64 0, i64 %zext_ln65_3

]]></Node>
<StgValue><ssdm name="buf_29_addr"/></StgValue>
</operation>

<operation id="637" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i492:10 %buf_30_addr = getelementptr i8 %dst_buf3_13, i64 0, i64 %zext_ln65_3

]]></Node>
<StgValue><ssdm name="buf_30_addr"/></StgValue>
</operation>

<operation id="638" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i492:11 %buf_31_addr = getelementptr i8 %dst_buf3_14, i64 0, i64 %zext_ln65_3

]]></Node>
<StgValue><ssdm name="buf_31_addr"/></StgValue>
</operation>

<operation id="639" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="3" op_0_bw="16">
<![CDATA[
if.then.i492:12 %trunc_ln65_7 = trunc i16 %size3_15_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln65_7"/></StgValue>
</operation>

<operation id="640" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i492:13 %trunc_ln66_3 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %val_size3_3_loc_load, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln66_3"/></StgValue>
</operation>

<operation id="641" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i492:14 %size3_4 = add i13 %trunc_ln171_7_loc_load, i13 2

]]></Node>
<StgValue><ssdm name="size3_4"/></StgValue>
</operation>

<operation id="642" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i492:15 %lshr_ln66_7 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %size3, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln66_7"/></StgValue>
</operation>

<operation id="643" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="10">
<![CDATA[
if.then.i492:16 %zext_ln66_3 = zext i10 %lshr_ln66_7

]]></Node>
<StgValue><ssdm name="zext_ln66_3"/></StgValue>
</operation>

<operation id="644" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
if.then.i492:17 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %val_size3_3_loc_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="645" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then.i492:18 %select_ln67_3 = select i1 %tmp_11, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln67_3"/></StgValue>
</operation>

<operation id="646" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i492:19 %size3_5 = add i13 %trunc_ln171_7_loc_load, i13 3

]]></Node>
<StgValue><ssdm name="size3_5"/></StgValue>
</operation>

<operation id="647" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i492:20 %lshr_ln67_3 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %size3_4, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln67_3"/></StgValue>
</operation>

<operation id="648" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="10">
<![CDATA[
if.then.i492:21 %zext_ln67_3 = zext i10 %lshr_ln67_3

]]></Node>
<StgValue><ssdm name="zext_ln67_3"/></StgValue>
</operation>

<operation id="649" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then.i492:22 %size3_6 = add i16 %size3_15_loc_load, i16 4

]]></Node>
<StgValue><ssdm name="size3_6"/></StgValue>
</operation>

<operation id="650" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i492:23 %lshr_ln68_3 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %size3_5, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln68_3"/></StgValue>
</operation>

<operation id="651" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="10">
<![CDATA[
if.then.i492:24 %zext_ln68_3 = zext i10 %lshr_ln68_3

]]></Node>
<StgValue><ssdm name="zext_ln68_3"/></StgValue>
</operation>

<operation id="652" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i492:25 %switch_ln65 = switch i3 %trunc_ln65_7, void %arrayidx18.i491869.case.2, i3 0, void %arrayidx18.i491869.case.3, i3 1, void %arrayidx18.i491869.case.4, i3 2, void %arrayidx18.i491869.case.5, i3 3, void %arrayidx18.i491869.case.6, i3 4, void %arrayidx18.i491869.case.7, i3 5, void %arrayidx18.i491869.case.0, i3 6, void %arrayidx18.i491869.case.1

]]></Node>
<StgValue><ssdm name="switch_ln65"/></StgValue>
</operation>

<operation id="653" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i491869.case.1:0 %store_ln65 = store i8 %trunc_ln65_6, i10 %buf_30_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="654" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i491869.case.1:1 %buf_31_addr_3 = getelementptr i8 %dst_buf3_14, i64 0, i64 %zext_ln66_3

]]></Node>
<StgValue><ssdm name="buf_31_addr_3"/></StgValue>
</operation>

<operation id="655" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i491869.case.1:2 %store_ln66 = store i8 %trunc_ln66_3, i10 %buf_31_addr_3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="656" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i491869.case.1:3 %buf_24_addr_3 = getelementptr i8 %dst_buf3, i64 0, i64 %zext_ln67_3

]]></Node>
<StgValue><ssdm name="buf_24_addr_3"/></StgValue>
</operation>

<operation id="657" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i491869.case.1:4 %store_ln67 = store i8 %select_ln67_3, i10 %buf_24_addr_3

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="658" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i491869.case.1:5 %buf_25_addr_3 = getelementptr i8 %dst_buf3_8, i64 0, i64 %zext_ln68_3

]]></Node>
<StgValue><ssdm name="buf_25_addr_3"/></StgValue>
</operation>

<operation id="659" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i491869.case.1:6 %store_ln68 = store i8 %select_ln67_3, i10 %buf_25_addr_3

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="660" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i491869.case.1:7 %br_ln68 = br void %_Z10postVectorPcRss.exit494

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="661" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i491869.case.0:0 %store_ln65 = store i8 %trunc_ln65_6, i10 %buf_29_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="662" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i491869.case.0:1 %buf_30_addr_3 = getelementptr i8 %dst_buf3_13, i64 0, i64 %zext_ln66_3

]]></Node>
<StgValue><ssdm name="buf_30_addr_3"/></StgValue>
</operation>

<operation id="663" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i491869.case.0:2 %store_ln66 = store i8 %trunc_ln66_3, i10 %buf_30_addr_3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="664" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i491869.case.0:3 %buf_31_addr_2 = getelementptr i8 %dst_buf3_14, i64 0, i64 %zext_ln67_3

]]></Node>
<StgValue><ssdm name="buf_31_addr_2"/></StgValue>
</operation>

<operation id="665" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i491869.case.0:4 %store_ln67 = store i8 %select_ln67_3, i10 %buf_31_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="666" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i491869.case.0:5 %buf_24_addr_2 = getelementptr i8 %dst_buf3, i64 0, i64 %zext_ln68_3

]]></Node>
<StgValue><ssdm name="buf_24_addr_2"/></StgValue>
</operation>

<operation id="667" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i491869.case.0:6 %store_ln68 = store i8 %select_ln67_3, i10 %buf_24_addr_2

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="668" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i491869.case.0:7 %br_ln68 = br void %_Z10postVectorPcRss.exit494

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="669" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i491869.case.7:0 %store_ln65 = store i8 %trunc_ln65_6, i10 %buf_28_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="670" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i491869.case.7:1 %buf_29_addr_3 = getelementptr i8 %dst_buf3_12, i64 0, i64 %zext_ln66_3

]]></Node>
<StgValue><ssdm name="buf_29_addr_3"/></StgValue>
</operation>

<operation id="671" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i491869.case.7:2 %store_ln66 = store i8 %trunc_ln66_3, i10 %buf_29_addr_3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="672" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i491869.case.7:3 %buf_30_addr_2 = getelementptr i8 %dst_buf3_13, i64 0, i64 %zext_ln67_3

]]></Node>
<StgValue><ssdm name="buf_30_addr_2"/></StgValue>
</operation>

<operation id="673" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i491869.case.7:4 %store_ln67 = store i8 %select_ln67_3, i10 %buf_30_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="674" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i491869.case.7:5 %buf_31_addr_1 = getelementptr i8 %dst_buf3_14, i64 0, i64 %zext_ln68_3

]]></Node>
<StgValue><ssdm name="buf_31_addr_1"/></StgValue>
</operation>

<operation id="675" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i491869.case.7:6 %store_ln68 = store i8 %select_ln67_3, i10 %buf_31_addr_1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="676" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i491869.case.7:7 %br_ln68 = br void %_Z10postVectorPcRss.exit494

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="677" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i491869.case.6:0 %store_ln65 = store i8 %trunc_ln65_6, i10 %buf_27_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="678" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i491869.case.6:1 %buf_28_addr_3 = getelementptr i8 %dst_buf3_11, i64 0, i64 %zext_ln66_3

]]></Node>
<StgValue><ssdm name="buf_28_addr_3"/></StgValue>
</operation>

<operation id="679" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i491869.case.6:2 %store_ln66 = store i8 %trunc_ln66_3, i10 %buf_28_addr_3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="680" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i491869.case.6:3 %buf_29_addr_2 = getelementptr i8 %dst_buf3_12, i64 0, i64 %zext_ln67_3

]]></Node>
<StgValue><ssdm name="buf_29_addr_2"/></StgValue>
</operation>

<operation id="681" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i491869.case.6:4 %store_ln67 = store i8 %select_ln67_3, i10 %buf_29_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="682" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i491869.case.6:5 %buf_30_addr_1 = getelementptr i8 %dst_buf3_13, i64 0, i64 %zext_ln68_3

]]></Node>
<StgValue><ssdm name="buf_30_addr_1"/></StgValue>
</operation>

<operation id="683" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i491869.case.6:6 %store_ln68 = store i8 %select_ln67_3, i10 %buf_30_addr_1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="684" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i491869.case.6:7 %br_ln68 = br void %_Z10postVectorPcRss.exit494

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="685" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i491869.case.5:0 %store_ln65 = store i8 %trunc_ln65_6, i10 %buf_26_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="686" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i491869.case.5:1 %buf_27_addr_3 = getelementptr i8 %dst_buf3_10, i64 0, i64 %zext_ln66_3

]]></Node>
<StgValue><ssdm name="buf_27_addr_3"/></StgValue>
</operation>

<operation id="687" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i491869.case.5:2 %store_ln66 = store i8 %trunc_ln66_3, i10 %buf_27_addr_3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="688" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i491869.case.5:3 %buf_28_addr_2 = getelementptr i8 %dst_buf3_11, i64 0, i64 %zext_ln67_3

]]></Node>
<StgValue><ssdm name="buf_28_addr_2"/></StgValue>
</operation>

<operation id="689" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i491869.case.5:4 %store_ln67 = store i8 %select_ln67_3, i10 %buf_28_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="690" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i491869.case.5:5 %buf_29_addr_1 = getelementptr i8 %dst_buf3_12, i64 0, i64 %zext_ln68_3

]]></Node>
<StgValue><ssdm name="buf_29_addr_1"/></StgValue>
</operation>

<operation id="691" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i491869.case.5:6 %store_ln68 = store i8 %select_ln67_3, i10 %buf_29_addr_1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="692" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i491869.case.5:7 %br_ln68 = br void %_Z10postVectorPcRss.exit494

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="693" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i491869.case.4:0 %store_ln65 = store i8 %trunc_ln65_6, i10 %buf_25_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="694" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i491869.case.4:1 %buf_26_addr_3 = getelementptr i8 %dst_buf3_9, i64 0, i64 %zext_ln66_3

]]></Node>
<StgValue><ssdm name="buf_26_addr_3"/></StgValue>
</operation>

<operation id="695" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i491869.case.4:2 %store_ln66 = store i8 %trunc_ln66_3, i10 %buf_26_addr_3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="696" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i491869.case.4:3 %buf_27_addr_2 = getelementptr i8 %dst_buf3_10, i64 0, i64 %zext_ln67_3

]]></Node>
<StgValue><ssdm name="buf_27_addr_2"/></StgValue>
</operation>

<operation id="697" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i491869.case.4:4 %store_ln67 = store i8 %select_ln67_3, i10 %buf_27_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="698" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i491869.case.4:5 %buf_28_addr_1 = getelementptr i8 %dst_buf3_11, i64 0, i64 %zext_ln68_3

]]></Node>
<StgValue><ssdm name="buf_28_addr_1"/></StgValue>
</operation>

<operation id="699" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i491869.case.4:6 %store_ln68 = store i8 %select_ln67_3, i10 %buf_28_addr_1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="700" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i491869.case.4:7 %br_ln68 = br void %_Z10postVectorPcRss.exit494

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="701" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i491869.case.3:0 %store_ln65 = store i8 %trunc_ln65_6, i10 %buf_24_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="702" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i491869.case.3:1 %buf_25_addr_2 = getelementptr i8 %dst_buf3_8, i64 0, i64 %zext_ln66_3

]]></Node>
<StgValue><ssdm name="buf_25_addr_2"/></StgValue>
</operation>

<operation id="703" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i491869.case.3:2 %store_ln66 = store i8 %trunc_ln66_3, i10 %buf_25_addr_2

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="704" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i491869.case.3:3 %buf_26_addr_2 = getelementptr i8 %dst_buf3_9, i64 0, i64 %zext_ln67_3

]]></Node>
<StgValue><ssdm name="buf_26_addr_2"/></StgValue>
</operation>

<operation id="705" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i491869.case.3:4 %store_ln67 = store i8 %select_ln67_3, i10 %buf_26_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="706" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i491869.case.3:5 %buf_27_addr_1 = getelementptr i8 %dst_buf3_10, i64 0, i64 %zext_ln68_3

]]></Node>
<StgValue><ssdm name="buf_27_addr_1"/></StgValue>
</operation>

<operation id="707" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i491869.case.3:6 %store_ln68 = store i8 %select_ln67_3, i10 %buf_27_addr_1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="708" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i491869.case.3:7 %br_ln68 = br void %_Z10postVectorPcRss.exit494

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="709" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i491869.case.2:0 %store_ln65 = store i8 %trunc_ln65_6, i10 %buf_31_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="710" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i491869.case.2:1 %buf_24_addr_1 = getelementptr i8 %dst_buf3, i64 0, i64 %zext_ln66_3

]]></Node>
<StgValue><ssdm name="buf_24_addr_1"/></StgValue>
</operation>

<operation id="711" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i491869.case.2:2 %store_ln66 = store i8 %trunc_ln66_3, i10 %buf_24_addr_1

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="712" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i491869.case.2:3 %buf_25_addr_1 = getelementptr i8 %dst_buf3_8, i64 0, i64 %zext_ln67_3

]]></Node>
<StgValue><ssdm name="buf_25_addr_1"/></StgValue>
</operation>

<operation id="713" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i491869.case.2:4 %store_ln67 = store i8 %select_ln67_3, i10 %buf_25_addr_1

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="714" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i491869.case.2:5 %buf_26_addr_1 = getelementptr i8 %dst_buf3_9, i64 0, i64 %zext_ln68_3

]]></Node>
<StgValue><ssdm name="buf_26_addr_1"/></StgValue>
</operation>

<operation id="715" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i491869.case.2:6 %store_ln68 = store i8 %select_ln67_3, i10 %buf_26_addr_1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="716" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_3" val="0"/>
<literal name="trunc_ln65_7" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i491869.case.2:7 %br_ln68 = br void %_Z10postVectorPcRss.exit494

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="717" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0">
<![CDATA[
_Z10postVectorPcRss.exit494:0 %size3_9 = phi i16 %size3_6, void %arrayidx18.i491869.case.7, i16 %size3_6, void %arrayidx18.i491869.case.6, i16 %size3_6, void %arrayidx18.i491869.case.5, i16 %size3_6, void %arrayidx18.i491869.case.4, i16 %size3_6, void %arrayidx18.i491869.case.3, i16 %size3_6, void %arrayidx18.i491869.case.2, i16 %size3_6, void %arrayidx18.i491869.case.1, i16 %size3_6, void %arrayidx18.i491869.case.0, i16 %size3_15_loc_load, void %_Z10postVectorPcRss.exit470

]]></Node>
<StgValue><ssdm name="size3_9"/></StgValue>
</operation>

<operation id="718" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="13" op_0_bw="16">
<![CDATA[
_Z10postVectorPcRss.exit494:1 %trunc_ln163_3 = trunc i16 %size3_9

]]></Node>
<StgValue><ssdm name="trunc_ln163_3"/></StgValue>
</operation>

<operation id="719" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_Z10postVectorPcRss.exit494:2 %icmp_ln64_4 = icmp_eq  i16 %val_size4_3_loc_load, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln64_4"/></StgValue>
</operation>

<operation id="720" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z10postVectorPcRss.exit494:3 %br_ln64 = br i1 %icmp_ln64_4, void %if.then.i516, void %_Z10postVectorPcRss.exit518

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="721" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="8" op_0_bw="16">
<![CDATA[
if.then.i516:0 %trunc_ln65_8 = trunc i16 %val_size4_3_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln65_8"/></StgValue>
</operation>

<operation id="722" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i516:1 %size4 = add i13 %trunc_ln171_5_loc_load, i13 1

]]></Node>
<StgValue><ssdm name="size4"/></StgValue>
</operation>

<operation id="723" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i516:2 %lshr_ln65_4 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %size4_15_loc_load, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln65_4"/></StgValue>
</operation>

<operation id="724" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="10">
<![CDATA[
if.then.i516:3 %zext_ln65_4 = zext i10 %lshr_ln65_4

]]></Node>
<StgValue><ssdm name="zext_ln65_4"/></StgValue>
</operation>

<operation id="725" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i516:4 %buf_32_addr = getelementptr i8 %dst_buf4, i64 0, i64 %zext_ln65_4

]]></Node>
<StgValue><ssdm name="buf_32_addr"/></StgValue>
</operation>

<operation id="726" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i516:5 %buf_33_addr = getelementptr i8 %dst_buf4_8, i64 0, i64 %zext_ln65_4

]]></Node>
<StgValue><ssdm name="buf_33_addr"/></StgValue>
</operation>

<operation id="727" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i516:6 %buf_34_addr = getelementptr i8 %dst_buf4_9, i64 0, i64 %zext_ln65_4

]]></Node>
<StgValue><ssdm name="buf_34_addr"/></StgValue>
</operation>

<operation id="728" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i516:7 %buf_35_addr = getelementptr i8 %dst_buf4_10, i64 0, i64 %zext_ln65_4

]]></Node>
<StgValue><ssdm name="buf_35_addr"/></StgValue>
</operation>

<operation id="729" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i516:8 %buf_36_addr = getelementptr i8 %dst_buf4_11, i64 0, i64 %zext_ln65_4

]]></Node>
<StgValue><ssdm name="buf_36_addr"/></StgValue>
</operation>

<operation id="730" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i516:9 %buf_37_addr = getelementptr i8 %dst_buf4_12, i64 0, i64 %zext_ln65_4

]]></Node>
<StgValue><ssdm name="buf_37_addr"/></StgValue>
</operation>

<operation id="731" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i516:10 %buf_38_addr = getelementptr i8 %dst_buf4_13, i64 0, i64 %zext_ln65_4

]]></Node>
<StgValue><ssdm name="buf_38_addr"/></StgValue>
</operation>

<operation id="732" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i516:11 %buf_39_addr = getelementptr i8 %dst_buf4_14, i64 0, i64 %zext_ln65_4

]]></Node>
<StgValue><ssdm name="buf_39_addr"/></StgValue>
</operation>

<operation id="733" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="3" op_0_bw="16">
<![CDATA[
if.then.i516:12 %trunc_ln65_9 = trunc i16 %size4_15_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln65_9"/></StgValue>
</operation>

<operation id="734" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i516:13 %trunc_ln66_4 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %val_size4_3_loc_load, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln66_4"/></StgValue>
</operation>

<operation id="735" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i516:14 %size4_4 = add i13 %trunc_ln171_5_loc_load, i13 2

]]></Node>
<StgValue><ssdm name="size4_4"/></StgValue>
</operation>

<operation id="736" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i516:15 %lshr_ln66_9 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %size4, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln66_9"/></StgValue>
</operation>

<operation id="737" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="10">
<![CDATA[
if.then.i516:16 %zext_ln66_4 = zext i10 %lshr_ln66_9

]]></Node>
<StgValue><ssdm name="zext_ln66_4"/></StgValue>
</operation>

<operation id="738" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
if.then.i516:17 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %val_size4_3_loc_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="739" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then.i516:18 %select_ln67_4 = select i1 %tmp_12, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln67_4"/></StgValue>
</operation>

<operation id="740" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i516:19 %size4_5 = add i13 %trunc_ln171_5_loc_load, i13 3

]]></Node>
<StgValue><ssdm name="size4_5"/></StgValue>
</operation>

<operation id="741" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i516:20 %lshr_ln67_4 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %size4_4, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln67_4"/></StgValue>
</operation>

<operation id="742" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="64" op_0_bw="10">
<![CDATA[
if.then.i516:21 %zext_ln67_4 = zext i10 %lshr_ln67_4

]]></Node>
<StgValue><ssdm name="zext_ln67_4"/></StgValue>
</operation>

<operation id="743" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then.i516:22 %size4_6 = add i16 %size4_15_loc_load, i16 4

]]></Node>
<StgValue><ssdm name="size4_6"/></StgValue>
</operation>

<operation id="744" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i516:23 %lshr_ln68_4 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %size4_5, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln68_4"/></StgValue>
</operation>

<operation id="745" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="10">
<![CDATA[
if.then.i516:24 %zext_ln68_4 = zext i10 %lshr_ln68_4

]]></Node>
<StgValue><ssdm name="zext_ln68_4"/></StgValue>
</operation>

<operation id="746" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i516:25 %switch_ln65 = switch i3 %trunc_ln65_9, void %arrayidx18.i515865.case.2, i3 0, void %arrayidx18.i515865.case.3, i3 1, void %arrayidx18.i515865.case.4, i3 2, void %arrayidx18.i515865.case.5, i3 3, void %arrayidx18.i515865.case.6, i3 4, void %arrayidx18.i515865.case.7, i3 5, void %arrayidx18.i515865.case.0, i3 6, void %arrayidx18.i515865.case.1

]]></Node>
<StgValue><ssdm name="switch_ln65"/></StgValue>
</operation>

<operation id="747" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i515865.case.1:0 %store_ln65 = store i8 %trunc_ln65_8, i10 %buf_38_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="748" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i515865.case.1:1 %buf_39_addr_3 = getelementptr i8 %dst_buf4_14, i64 0, i64 %zext_ln66_4

]]></Node>
<StgValue><ssdm name="buf_39_addr_3"/></StgValue>
</operation>

<operation id="749" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i515865.case.1:2 %store_ln66 = store i8 %trunc_ln66_4, i10 %buf_39_addr_3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="750" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i515865.case.1:3 %buf_32_addr_3 = getelementptr i8 %dst_buf4, i64 0, i64 %zext_ln67_4

]]></Node>
<StgValue><ssdm name="buf_32_addr_3"/></StgValue>
</operation>

<operation id="751" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i515865.case.1:4 %store_ln67 = store i8 %select_ln67_4, i10 %buf_32_addr_3

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="752" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i515865.case.1:5 %buf_33_addr_3 = getelementptr i8 %dst_buf4_8, i64 0, i64 %zext_ln68_4

]]></Node>
<StgValue><ssdm name="buf_33_addr_3"/></StgValue>
</operation>

<operation id="753" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i515865.case.1:6 %store_ln68 = store i8 %select_ln67_4, i10 %buf_33_addr_3

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="754" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i515865.case.1:7 %br_ln68 = br void %_Z10postVectorPcRss.exit518

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="755" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i515865.case.0:0 %store_ln65 = store i8 %trunc_ln65_8, i10 %buf_37_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="756" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i515865.case.0:1 %buf_38_addr_3 = getelementptr i8 %dst_buf4_13, i64 0, i64 %zext_ln66_4

]]></Node>
<StgValue><ssdm name="buf_38_addr_3"/></StgValue>
</operation>

<operation id="757" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i515865.case.0:2 %store_ln66 = store i8 %trunc_ln66_4, i10 %buf_38_addr_3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="758" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i515865.case.0:3 %buf_39_addr_2 = getelementptr i8 %dst_buf4_14, i64 0, i64 %zext_ln67_4

]]></Node>
<StgValue><ssdm name="buf_39_addr_2"/></StgValue>
</operation>

<operation id="759" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i515865.case.0:4 %store_ln67 = store i8 %select_ln67_4, i10 %buf_39_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="760" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i515865.case.0:5 %buf_32_addr_2 = getelementptr i8 %dst_buf4, i64 0, i64 %zext_ln68_4

]]></Node>
<StgValue><ssdm name="buf_32_addr_2"/></StgValue>
</operation>

<operation id="761" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i515865.case.0:6 %store_ln68 = store i8 %select_ln67_4, i10 %buf_32_addr_2

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="762" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i515865.case.0:7 %br_ln68 = br void %_Z10postVectorPcRss.exit518

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="763" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i515865.case.7:0 %store_ln65 = store i8 %trunc_ln65_8, i10 %buf_36_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="764" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i515865.case.7:1 %buf_37_addr_3 = getelementptr i8 %dst_buf4_12, i64 0, i64 %zext_ln66_4

]]></Node>
<StgValue><ssdm name="buf_37_addr_3"/></StgValue>
</operation>

<operation id="765" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i515865.case.7:2 %store_ln66 = store i8 %trunc_ln66_4, i10 %buf_37_addr_3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="766" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i515865.case.7:3 %buf_38_addr_2 = getelementptr i8 %dst_buf4_13, i64 0, i64 %zext_ln67_4

]]></Node>
<StgValue><ssdm name="buf_38_addr_2"/></StgValue>
</operation>

<operation id="767" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i515865.case.7:4 %store_ln67 = store i8 %select_ln67_4, i10 %buf_38_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="768" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i515865.case.7:5 %buf_39_addr_1 = getelementptr i8 %dst_buf4_14, i64 0, i64 %zext_ln68_4

]]></Node>
<StgValue><ssdm name="buf_39_addr_1"/></StgValue>
</operation>

<operation id="769" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i515865.case.7:6 %store_ln68 = store i8 %select_ln67_4, i10 %buf_39_addr_1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="770" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i515865.case.7:7 %br_ln68 = br void %_Z10postVectorPcRss.exit518

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="771" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i515865.case.6:0 %store_ln65 = store i8 %trunc_ln65_8, i10 %buf_35_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="772" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i515865.case.6:1 %buf_36_addr_3 = getelementptr i8 %dst_buf4_11, i64 0, i64 %zext_ln66_4

]]></Node>
<StgValue><ssdm name="buf_36_addr_3"/></StgValue>
</operation>

<operation id="773" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i515865.case.6:2 %store_ln66 = store i8 %trunc_ln66_4, i10 %buf_36_addr_3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="774" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i515865.case.6:3 %buf_37_addr_2 = getelementptr i8 %dst_buf4_12, i64 0, i64 %zext_ln67_4

]]></Node>
<StgValue><ssdm name="buf_37_addr_2"/></StgValue>
</operation>

<operation id="775" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i515865.case.6:4 %store_ln67 = store i8 %select_ln67_4, i10 %buf_37_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="776" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i515865.case.6:5 %buf_38_addr_1 = getelementptr i8 %dst_buf4_13, i64 0, i64 %zext_ln68_4

]]></Node>
<StgValue><ssdm name="buf_38_addr_1"/></StgValue>
</operation>

<operation id="777" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i515865.case.6:6 %store_ln68 = store i8 %select_ln67_4, i10 %buf_38_addr_1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="778" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i515865.case.6:7 %br_ln68 = br void %_Z10postVectorPcRss.exit518

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="779" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i515865.case.5:0 %store_ln65 = store i8 %trunc_ln65_8, i10 %buf_34_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="780" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i515865.case.5:1 %buf_35_addr_3 = getelementptr i8 %dst_buf4_10, i64 0, i64 %zext_ln66_4

]]></Node>
<StgValue><ssdm name="buf_35_addr_3"/></StgValue>
</operation>

<operation id="781" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i515865.case.5:2 %store_ln66 = store i8 %trunc_ln66_4, i10 %buf_35_addr_3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="782" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i515865.case.5:3 %buf_36_addr_2 = getelementptr i8 %dst_buf4_11, i64 0, i64 %zext_ln67_4

]]></Node>
<StgValue><ssdm name="buf_36_addr_2"/></StgValue>
</operation>

<operation id="783" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i515865.case.5:4 %store_ln67 = store i8 %select_ln67_4, i10 %buf_36_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="784" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i515865.case.5:5 %buf_37_addr_1 = getelementptr i8 %dst_buf4_12, i64 0, i64 %zext_ln68_4

]]></Node>
<StgValue><ssdm name="buf_37_addr_1"/></StgValue>
</operation>

<operation id="785" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i515865.case.5:6 %store_ln68 = store i8 %select_ln67_4, i10 %buf_37_addr_1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="786" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i515865.case.5:7 %br_ln68 = br void %_Z10postVectorPcRss.exit518

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="787" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i515865.case.4:0 %store_ln65 = store i8 %trunc_ln65_8, i10 %buf_33_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="788" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i515865.case.4:1 %buf_34_addr_3 = getelementptr i8 %dst_buf4_9, i64 0, i64 %zext_ln66_4

]]></Node>
<StgValue><ssdm name="buf_34_addr_3"/></StgValue>
</operation>

<operation id="789" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i515865.case.4:2 %store_ln66 = store i8 %trunc_ln66_4, i10 %buf_34_addr_3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="790" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i515865.case.4:3 %buf_35_addr_2 = getelementptr i8 %dst_buf4_10, i64 0, i64 %zext_ln67_4

]]></Node>
<StgValue><ssdm name="buf_35_addr_2"/></StgValue>
</operation>

<operation id="791" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i515865.case.4:4 %store_ln67 = store i8 %select_ln67_4, i10 %buf_35_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="792" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i515865.case.4:5 %buf_36_addr_1 = getelementptr i8 %dst_buf4_11, i64 0, i64 %zext_ln68_4

]]></Node>
<StgValue><ssdm name="buf_36_addr_1"/></StgValue>
</operation>

<operation id="793" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i515865.case.4:6 %store_ln68 = store i8 %select_ln67_4, i10 %buf_36_addr_1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="794" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i515865.case.4:7 %br_ln68 = br void %_Z10postVectorPcRss.exit518

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="795" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i515865.case.3:0 %store_ln65 = store i8 %trunc_ln65_8, i10 %buf_32_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="796" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i515865.case.3:1 %buf_33_addr_2 = getelementptr i8 %dst_buf4_8, i64 0, i64 %zext_ln66_4

]]></Node>
<StgValue><ssdm name="buf_33_addr_2"/></StgValue>
</operation>

<operation id="797" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i515865.case.3:2 %store_ln66 = store i8 %trunc_ln66_4, i10 %buf_33_addr_2

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="798" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i515865.case.3:3 %buf_34_addr_2 = getelementptr i8 %dst_buf4_9, i64 0, i64 %zext_ln67_4

]]></Node>
<StgValue><ssdm name="buf_34_addr_2"/></StgValue>
</operation>

<operation id="799" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i515865.case.3:4 %store_ln67 = store i8 %select_ln67_4, i10 %buf_34_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="800" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i515865.case.3:5 %buf_35_addr_1 = getelementptr i8 %dst_buf4_10, i64 0, i64 %zext_ln68_4

]]></Node>
<StgValue><ssdm name="buf_35_addr_1"/></StgValue>
</operation>

<operation id="801" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i515865.case.3:6 %store_ln68 = store i8 %select_ln67_4, i10 %buf_35_addr_1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="802" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i515865.case.3:7 %br_ln68 = br void %_Z10postVectorPcRss.exit518

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="803" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i515865.case.2:0 %store_ln65 = store i8 %trunc_ln65_8, i10 %buf_39_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="804" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i515865.case.2:1 %buf_32_addr_1 = getelementptr i8 %dst_buf4, i64 0, i64 %zext_ln66_4

]]></Node>
<StgValue><ssdm name="buf_32_addr_1"/></StgValue>
</operation>

<operation id="805" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i515865.case.2:2 %store_ln66 = store i8 %trunc_ln66_4, i10 %buf_32_addr_1

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="806" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i515865.case.2:3 %buf_33_addr_1 = getelementptr i8 %dst_buf4_8, i64 0, i64 %zext_ln67_4

]]></Node>
<StgValue><ssdm name="buf_33_addr_1"/></StgValue>
</operation>

<operation id="807" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i515865.case.2:4 %store_ln67 = store i8 %select_ln67_4, i10 %buf_33_addr_1

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="808" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i515865.case.2:5 %buf_34_addr_1 = getelementptr i8 %dst_buf4_9, i64 0, i64 %zext_ln68_4

]]></Node>
<StgValue><ssdm name="buf_34_addr_1"/></StgValue>
</operation>

<operation id="809" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i515865.case.2:6 %store_ln68 = store i8 %select_ln67_4, i10 %buf_34_addr_1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="810" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_4" val="0"/>
<literal name="trunc_ln65_9" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i515865.case.2:7 %br_ln68 = br void %_Z10postVectorPcRss.exit518

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="811" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0">
<![CDATA[
_Z10postVectorPcRss.exit518:0 %size4_9 = phi i16 %size4_6, void %arrayidx18.i515865.case.7, i16 %size4_6, void %arrayidx18.i515865.case.6, i16 %size4_6, void %arrayidx18.i515865.case.5, i16 %size4_6, void %arrayidx18.i515865.case.4, i16 %size4_6, void %arrayidx18.i515865.case.3, i16 %size4_6, void %arrayidx18.i515865.case.2, i16 %size4_6, void %arrayidx18.i515865.case.1, i16 %size4_6, void %arrayidx18.i515865.case.0, i16 %size4_15_loc_load, void %_Z10postVectorPcRss.exit494

]]></Node>
<StgValue><ssdm name="size4_9"/></StgValue>
</operation>

<operation id="812" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="13" op_0_bw="16">
<![CDATA[
_Z10postVectorPcRss.exit518:1 %trunc_ln163_4 = trunc i16 %size4_9

]]></Node>
<StgValue><ssdm name="trunc_ln163_4"/></StgValue>
</operation>

<operation id="813" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_Z10postVectorPcRss.exit518:2 %icmp_ln64_5 = icmp_eq  i16 %val_size5_4_loc_load, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln64_5"/></StgValue>
</operation>

<operation id="814" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z10postVectorPcRss.exit518:3 %br_ln64 = br i1 %icmp_ln64_5, void %if.then.i540, void %_Z10postVectorPcRss.exit542

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="815" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="8" op_0_bw="16">
<![CDATA[
if.then.i540:0 %trunc_ln65_10 = trunc i16 %val_size5_4_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln65_10"/></StgValue>
</operation>

<operation id="816" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i540:1 %size5 = add i13 %trunc_ln171_3_loc_load, i13 1

]]></Node>
<StgValue><ssdm name="size5"/></StgValue>
</operation>

<operation id="817" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i540:2 %lshr_ln65_5 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %size5_16_loc_load, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln65_5"/></StgValue>
</operation>

<operation id="818" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="10">
<![CDATA[
if.then.i540:3 %zext_ln65_5 = zext i10 %lshr_ln65_5

]]></Node>
<StgValue><ssdm name="zext_ln65_5"/></StgValue>
</operation>

<operation id="819" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i540:4 %buf_40_addr = getelementptr i8 %dst_buf5, i64 0, i64 %zext_ln65_5

]]></Node>
<StgValue><ssdm name="buf_40_addr"/></StgValue>
</operation>

<operation id="820" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i540:5 %buf_41_addr = getelementptr i8 %dst_buf5_8, i64 0, i64 %zext_ln65_5

]]></Node>
<StgValue><ssdm name="buf_41_addr"/></StgValue>
</operation>

<operation id="821" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i540:6 %buf_42_addr = getelementptr i8 %dst_buf5_9, i64 0, i64 %zext_ln65_5

]]></Node>
<StgValue><ssdm name="buf_42_addr"/></StgValue>
</operation>

<operation id="822" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i540:7 %buf_43_addr = getelementptr i8 %dst_buf5_10, i64 0, i64 %zext_ln65_5

]]></Node>
<StgValue><ssdm name="buf_43_addr"/></StgValue>
</operation>

<operation id="823" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i540:8 %buf_44_addr = getelementptr i8 %dst_buf5_11, i64 0, i64 %zext_ln65_5

]]></Node>
<StgValue><ssdm name="buf_44_addr"/></StgValue>
</operation>

<operation id="824" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i540:9 %buf_45_addr = getelementptr i8 %dst_buf5_12, i64 0, i64 %zext_ln65_5

]]></Node>
<StgValue><ssdm name="buf_45_addr"/></StgValue>
</operation>

<operation id="825" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i540:10 %buf_46_addr = getelementptr i8 %dst_buf5_13, i64 0, i64 %zext_ln65_5

]]></Node>
<StgValue><ssdm name="buf_46_addr"/></StgValue>
</operation>

<operation id="826" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i540:11 %buf_47_addr = getelementptr i8 %dst_buf5_14, i64 0, i64 %zext_ln65_5

]]></Node>
<StgValue><ssdm name="buf_47_addr"/></StgValue>
</operation>

<operation id="827" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="3" op_0_bw="16">
<![CDATA[
if.then.i540:12 %trunc_ln65_11 = trunc i16 %size5_16_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln65_11"/></StgValue>
</operation>

<operation id="828" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i540:13 %trunc_ln66_5 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %val_size5_4_loc_load, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln66_5"/></StgValue>
</operation>

<operation id="829" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i540:14 %size5_4 = add i13 %trunc_ln171_3_loc_load, i13 2

]]></Node>
<StgValue><ssdm name="size5_4"/></StgValue>
</operation>

<operation id="830" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i540:15 %lshr_ln66_s = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %size5, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln66_s"/></StgValue>
</operation>

<operation id="831" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="10">
<![CDATA[
if.then.i540:16 %zext_ln66_5 = zext i10 %lshr_ln66_s

]]></Node>
<StgValue><ssdm name="zext_ln66_5"/></StgValue>
</operation>

<operation id="832" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
if.then.i540:17 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %val_size5_4_loc_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="833" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then.i540:18 %select_ln67_5 = select i1 %tmp_13, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln67_5"/></StgValue>
</operation>

<operation id="834" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i540:19 %size5_5 = add i13 %trunc_ln171_3_loc_load, i13 3

]]></Node>
<StgValue><ssdm name="size5_5"/></StgValue>
</operation>

<operation id="835" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i540:20 %lshr_ln67_5 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %size5_4, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln67_5"/></StgValue>
</operation>

<operation id="836" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="64" op_0_bw="10">
<![CDATA[
if.then.i540:21 %zext_ln67_5 = zext i10 %lshr_ln67_5

]]></Node>
<StgValue><ssdm name="zext_ln67_5"/></StgValue>
</operation>

<operation id="837" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then.i540:22 %size5_6 = add i16 %size5_16_loc_load, i16 4

]]></Node>
<StgValue><ssdm name="size5_6"/></StgValue>
</operation>

<operation id="838" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i540:23 %lshr_ln68_5 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %size5_5, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln68_5"/></StgValue>
</operation>

<operation id="839" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="10">
<![CDATA[
if.then.i540:24 %zext_ln68_5 = zext i10 %lshr_ln68_5

]]></Node>
<StgValue><ssdm name="zext_ln68_5"/></StgValue>
</operation>

<operation id="840" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i540:25 %switch_ln65 = switch i3 %trunc_ln65_11, void %arrayidx18.i539861.case.2, i3 0, void %arrayidx18.i539861.case.3, i3 1, void %arrayidx18.i539861.case.4, i3 2, void %arrayidx18.i539861.case.5, i3 3, void %arrayidx18.i539861.case.6, i3 4, void %arrayidx18.i539861.case.7, i3 5, void %arrayidx18.i539861.case.0, i3 6, void %arrayidx18.i539861.case.1

]]></Node>
<StgValue><ssdm name="switch_ln65"/></StgValue>
</operation>

<operation id="841" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i539861.case.1:0 %store_ln65 = store i8 %trunc_ln65_10, i10 %buf_46_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="842" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i539861.case.1:1 %buf_47_addr_3 = getelementptr i8 %dst_buf5_14, i64 0, i64 %zext_ln66_5

]]></Node>
<StgValue><ssdm name="buf_47_addr_3"/></StgValue>
</operation>

<operation id="843" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i539861.case.1:2 %store_ln66 = store i8 %trunc_ln66_5, i10 %buf_47_addr_3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="844" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i539861.case.1:3 %buf_40_addr_3 = getelementptr i8 %dst_buf5, i64 0, i64 %zext_ln67_5

]]></Node>
<StgValue><ssdm name="buf_40_addr_3"/></StgValue>
</operation>

<operation id="845" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i539861.case.1:4 %store_ln67 = store i8 %select_ln67_5, i10 %buf_40_addr_3

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="846" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i539861.case.1:5 %buf_41_addr_3 = getelementptr i8 %dst_buf5_8, i64 0, i64 %zext_ln68_5

]]></Node>
<StgValue><ssdm name="buf_41_addr_3"/></StgValue>
</operation>

<operation id="847" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i539861.case.1:6 %store_ln68 = store i8 %select_ln67_5, i10 %buf_41_addr_3

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="848" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i539861.case.1:7 %br_ln68 = br void %_Z10postVectorPcRss.exit542

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="849" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i539861.case.0:0 %store_ln65 = store i8 %trunc_ln65_10, i10 %buf_45_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="850" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i539861.case.0:1 %buf_46_addr_3 = getelementptr i8 %dst_buf5_13, i64 0, i64 %zext_ln66_5

]]></Node>
<StgValue><ssdm name="buf_46_addr_3"/></StgValue>
</operation>

<operation id="851" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i539861.case.0:2 %store_ln66 = store i8 %trunc_ln66_5, i10 %buf_46_addr_3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="852" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i539861.case.0:3 %buf_47_addr_2 = getelementptr i8 %dst_buf5_14, i64 0, i64 %zext_ln67_5

]]></Node>
<StgValue><ssdm name="buf_47_addr_2"/></StgValue>
</operation>

<operation id="853" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i539861.case.0:4 %store_ln67 = store i8 %select_ln67_5, i10 %buf_47_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="854" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i539861.case.0:5 %buf_40_addr_2 = getelementptr i8 %dst_buf5, i64 0, i64 %zext_ln68_5

]]></Node>
<StgValue><ssdm name="buf_40_addr_2"/></StgValue>
</operation>

<operation id="855" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i539861.case.0:6 %store_ln68 = store i8 %select_ln67_5, i10 %buf_40_addr_2

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="856" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i539861.case.0:7 %br_ln68 = br void %_Z10postVectorPcRss.exit542

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="857" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i539861.case.7:0 %store_ln65 = store i8 %trunc_ln65_10, i10 %buf_44_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="858" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i539861.case.7:1 %buf_45_addr_3 = getelementptr i8 %dst_buf5_12, i64 0, i64 %zext_ln66_5

]]></Node>
<StgValue><ssdm name="buf_45_addr_3"/></StgValue>
</operation>

<operation id="859" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i539861.case.7:2 %store_ln66 = store i8 %trunc_ln66_5, i10 %buf_45_addr_3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="860" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i539861.case.7:3 %buf_46_addr_2 = getelementptr i8 %dst_buf5_13, i64 0, i64 %zext_ln67_5

]]></Node>
<StgValue><ssdm name="buf_46_addr_2"/></StgValue>
</operation>

<operation id="861" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i539861.case.7:4 %store_ln67 = store i8 %select_ln67_5, i10 %buf_46_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="862" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i539861.case.7:5 %buf_47_addr_1 = getelementptr i8 %dst_buf5_14, i64 0, i64 %zext_ln68_5

]]></Node>
<StgValue><ssdm name="buf_47_addr_1"/></StgValue>
</operation>

<operation id="863" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i539861.case.7:6 %store_ln68 = store i8 %select_ln67_5, i10 %buf_47_addr_1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="864" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i539861.case.7:7 %br_ln68 = br void %_Z10postVectorPcRss.exit542

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="865" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i539861.case.6:0 %store_ln65 = store i8 %trunc_ln65_10, i10 %buf_43_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="866" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i539861.case.6:1 %buf_44_addr_3 = getelementptr i8 %dst_buf5_11, i64 0, i64 %zext_ln66_5

]]></Node>
<StgValue><ssdm name="buf_44_addr_3"/></StgValue>
</operation>

<operation id="867" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i539861.case.6:2 %store_ln66 = store i8 %trunc_ln66_5, i10 %buf_44_addr_3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="868" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i539861.case.6:3 %buf_45_addr_2 = getelementptr i8 %dst_buf5_12, i64 0, i64 %zext_ln67_5

]]></Node>
<StgValue><ssdm name="buf_45_addr_2"/></StgValue>
</operation>

<operation id="869" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i539861.case.6:4 %store_ln67 = store i8 %select_ln67_5, i10 %buf_45_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="870" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i539861.case.6:5 %buf_46_addr_1 = getelementptr i8 %dst_buf5_13, i64 0, i64 %zext_ln68_5

]]></Node>
<StgValue><ssdm name="buf_46_addr_1"/></StgValue>
</operation>

<operation id="871" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i539861.case.6:6 %store_ln68 = store i8 %select_ln67_5, i10 %buf_46_addr_1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="872" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i539861.case.6:7 %br_ln68 = br void %_Z10postVectorPcRss.exit542

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="873" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i539861.case.5:0 %store_ln65 = store i8 %trunc_ln65_10, i10 %buf_42_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="874" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i539861.case.5:1 %buf_43_addr_3 = getelementptr i8 %dst_buf5_10, i64 0, i64 %zext_ln66_5

]]></Node>
<StgValue><ssdm name="buf_43_addr_3"/></StgValue>
</operation>

<operation id="875" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i539861.case.5:2 %store_ln66 = store i8 %trunc_ln66_5, i10 %buf_43_addr_3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="876" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i539861.case.5:3 %buf_44_addr_2 = getelementptr i8 %dst_buf5_11, i64 0, i64 %zext_ln67_5

]]></Node>
<StgValue><ssdm name="buf_44_addr_2"/></StgValue>
</operation>

<operation id="877" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i539861.case.5:4 %store_ln67 = store i8 %select_ln67_5, i10 %buf_44_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="878" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i539861.case.5:5 %buf_45_addr_1 = getelementptr i8 %dst_buf5_12, i64 0, i64 %zext_ln68_5

]]></Node>
<StgValue><ssdm name="buf_45_addr_1"/></StgValue>
</operation>

<operation id="879" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i539861.case.5:6 %store_ln68 = store i8 %select_ln67_5, i10 %buf_45_addr_1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="880" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i539861.case.5:7 %br_ln68 = br void %_Z10postVectorPcRss.exit542

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="881" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i539861.case.4:0 %store_ln65 = store i8 %trunc_ln65_10, i10 %buf_41_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="882" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i539861.case.4:1 %buf_42_addr_3 = getelementptr i8 %dst_buf5_9, i64 0, i64 %zext_ln66_5

]]></Node>
<StgValue><ssdm name="buf_42_addr_3"/></StgValue>
</operation>

<operation id="883" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i539861.case.4:2 %store_ln66 = store i8 %trunc_ln66_5, i10 %buf_42_addr_3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="884" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i539861.case.4:3 %buf_43_addr_2 = getelementptr i8 %dst_buf5_10, i64 0, i64 %zext_ln67_5

]]></Node>
<StgValue><ssdm name="buf_43_addr_2"/></StgValue>
</operation>

<operation id="885" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i539861.case.4:4 %store_ln67 = store i8 %select_ln67_5, i10 %buf_43_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="886" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i539861.case.4:5 %buf_44_addr_1 = getelementptr i8 %dst_buf5_11, i64 0, i64 %zext_ln68_5

]]></Node>
<StgValue><ssdm name="buf_44_addr_1"/></StgValue>
</operation>

<operation id="887" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i539861.case.4:6 %store_ln68 = store i8 %select_ln67_5, i10 %buf_44_addr_1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="888" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i539861.case.4:7 %br_ln68 = br void %_Z10postVectorPcRss.exit542

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="889" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i539861.case.3:0 %store_ln65 = store i8 %trunc_ln65_10, i10 %buf_40_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="890" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i539861.case.3:1 %buf_41_addr_2 = getelementptr i8 %dst_buf5_8, i64 0, i64 %zext_ln66_5

]]></Node>
<StgValue><ssdm name="buf_41_addr_2"/></StgValue>
</operation>

<operation id="891" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i539861.case.3:2 %store_ln66 = store i8 %trunc_ln66_5, i10 %buf_41_addr_2

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="892" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i539861.case.3:3 %buf_42_addr_2 = getelementptr i8 %dst_buf5_9, i64 0, i64 %zext_ln67_5

]]></Node>
<StgValue><ssdm name="buf_42_addr_2"/></StgValue>
</operation>

<operation id="893" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i539861.case.3:4 %store_ln67 = store i8 %select_ln67_5, i10 %buf_42_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="894" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i539861.case.3:5 %buf_43_addr_1 = getelementptr i8 %dst_buf5_10, i64 0, i64 %zext_ln68_5

]]></Node>
<StgValue><ssdm name="buf_43_addr_1"/></StgValue>
</operation>

<operation id="895" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i539861.case.3:6 %store_ln68 = store i8 %select_ln67_5, i10 %buf_43_addr_1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="896" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i539861.case.3:7 %br_ln68 = br void %_Z10postVectorPcRss.exit542

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="897" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i539861.case.2:0 %store_ln65 = store i8 %trunc_ln65_10, i10 %buf_47_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="898" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i539861.case.2:1 %buf_40_addr_1 = getelementptr i8 %dst_buf5, i64 0, i64 %zext_ln66_5

]]></Node>
<StgValue><ssdm name="buf_40_addr_1"/></StgValue>
</operation>

<operation id="899" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i539861.case.2:2 %store_ln66 = store i8 %trunc_ln66_5, i10 %buf_40_addr_1

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="900" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i539861.case.2:3 %buf_41_addr_1 = getelementptr i8 %dst_buf5_8, i64 0, i64 %zext_ln67_5

]]></Node>
<StgValue><ssdm name="buf_41_addr_1"/></StgValue>
</operation>

<operation id="901" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i539861.case.2:4 %store_ln67 = store i8 %select_ln67_5, i10 %buf_41_addr_1

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="902" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx18.i539861.case.2:5 %buf_42_addr_1 = getelementptr i8 %dst_buf5_9, i64 0, i64 %zext_ln68_5

]]></Node>
<StgValue><ssdm name="buf_42_addr_1"/></StgValue>
</operation>

<operation id="903" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx18.i539861.case.2:6 %store_ln68 = store i8 %select_ln67_5, i10 %buf_42_addr_1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="904" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_5" val="0"/>
<literal name="trunc_ln65_11" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18.i539861.case.2:7 %br_ln68 = br void %_Z10postVectorPcRss.exit542

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="905" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="17" op_0_bw="16">
<![CDATA[
_Z10postVectorPcRss.exit542:2 %sext_ln75 = sext i16 %size0_9

]]></Node>
<StgValue><ssdm name="sext_ln75"/></StgValue>
</operation>

<operation id="906" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z10postVectorPcRss.exit542:3 %add_ln75 = add i17 %sext_ln75, i17 7

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="907" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_Z10postVectorPcRss.exit542:4 %add_ln75_12 = add i16 %size0_9, i16 7

]]></Node>
<StgValue><ssdm name="add_ln75_12"/></StgValue>
</operation>

<operation id="908" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_Z10postVectorPcRss.exit542:5 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln75, i32 16

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="909" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_Z10postVectorPcRss.exit542:6 %sub_ln75 = sub i16 65529, i16 %size0_9

]]></Node>
<StgValue><ssdm name="sub_ln75"/></StgValue>
</operation>

<operation id="910" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z10postVectorPcRss.exit542:7 %trunc_ln75_1 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln75, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln75_1"/></StgValue>
</operation>

<operation id="911" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_Z10postVectorPcRss.exit542:8 %sub_ln75_1 = sub i13 0, i13 %trunc_ln75_1

]]></Node>
<StgValue><ssdm name="sub_ln75_1"/></StgValue>
</operation>

<operation id="912" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z10postVectorPcRss.exit542:9 %tmp = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %add_ln75_12, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="913" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
_Z10postVectorPcRss.exit542:10 %select_ln75 = select i1 %tmp_14, i13 %sub_ln75_1, i13 %tmp

]]></Node>
<StgValue><ssdm name="select_ln75"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="914" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0">
<![CDATA[
_Z10postVectorPcRss.exit542:0 %size5_9 = phi i16 %size5_6, void %arrayidx18.i539861.case.7, i16 %size5_6, void %arrayidx18.i539861.case.6, i16 %size5_6, void %arrayidx18.i539861.case.5, i16 %size5_6, void %arrayidx18.i539861.case.4, i16 %size5_6, void %arrayidx18.i539861.case.3, i16 %size5_6, void %arrayidx18.i539861.case.2, i16 %size5_6, void %arrayidx18.i539861.case.1, i16 %size5_6, void %arrayidx18.i539861.case.0, i16 %size5_16_loc_load, void %_Z10postVectorPcRss.exit518

]]></Node>
<StgValue><ssdm name="size5_9"/></StgValue>
</operation>

<operation id="915" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="13" op_0_bw="16">
<![CDATA[
_Z10postVectorPcRss.exit542:1 %trunc_ln163_5 = trunc i16 %size5_9

]]></Node>
<StgValue><ssdm name="trunc_ln163_5"/></StgValue>
</operation>

<operation id="916" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
_Z10postVectorPcRss.exit542:11 %size0_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i13.i3, i13 %select_ln75, i3 0

]]></Node>
<StgValue><ssdm name="size0_8"/></StgValue>
</operation>

<operation id="917" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_Z10postVectorPcRss.exit542:12 %padding_size = sub i16 %size0_8, i16 %size0_9

]]></Node>
<StgValue><ssdm name="padding_size"/></StgValue>
</operation>

<operation id="918" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_Z10postVectorPcRss.exit542:13 %icmp_ln81 = icmp_sgt  i16 %padding_size, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>

<operation id="919" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z10postVectorPcRss.exit542:14 %br_ln81 = br i1 %icmp_ln81, void %if.end.i558, void %if.then.i557

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="920" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i557:0 %lshr_ln7 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %size0_9, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln7"/></StgValue>
</operation>

<operation id="921" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="10">
<![CDATA[
if.then.i557:1 %zext_ln82 = zext i10 %lshr_ln7

]]></Node>
<StgValue><ssdm name="zext_ln82"/></StgValue>
</operation>

<operation id="922" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557:2 %buf_addr_4 = getelementptr i8 %dst_buf0, i64 0, i64 %zext_ln82

]]></Node>
<StgValue><ssdm name="buf_addr_4"/></StgValue>
</operation>

<operation id="923" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557:3 %buf_1_addr_4 = getelementptr i8 %dst_buf0_8, i64 0, i64 %zext_ln82

]]></Node>
<StgValue><ssdm name="buf_1_addr_4"/></StgValue>
</operation>

<operation id="924" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557:4 %buf_2_addr_4 = getelementptr i8 %dst_buf0_9, i64 0, i64 %zext_ln82

]]></Node>
<StgValue><ssdm name="buf_2_addr_4"/></StgValue>
</operation>

<operation id="925" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557:5 %buf_3_addr_4 = getelementptr i8 %dst_buf0_10, i64 0, i64 %zext_ln82

]]></Node>
<StgValue><ssdm name="buf_3_addr_4"/></StgValue>
</operation>

<operation id="926" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557:6 %buf_4_addr_4 = getelementptr i8 %dst_buf0_11, i64 0, i64 %zext_ln82

]]></Node>
<StgValue><ssdm name="buf_4_addr_4"/></StgValue>
</operation>

<operation id="927" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557:7 %buf_5_addr_4 = getelementptr i8 %dst_buf0_12, i64 0, i64 %zext_ln82

]]></Node>
<StgValue><ssdm name="buf_5_addr_4"/></StgValue>
</operation>

<operation id="928" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557:8 %buf_6_addr_4 = getelementptr i8 %dst_buf0_13, i64 0, i64 %zext_ln82

]]></Node>
<StgValue><ssdm name="buf_6_addr_4"/></StgValue>
</operation>

<operation id="929" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557:9 %buf_7_addr_4 = getelementptr i8 %dst_buf0_14, i64 0, i64 %zext_ln82

]]></Node>
<StgValue><ssdm name="buf_7_addr_4"/></StgValue>
</operation>

<operation id="930" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="3" op_0_bw="16">
<![CDATA[
if.then.i557:10 %trunc_ln82 = trunc i16 %size0_9

]]></Node>
<StgValue><ssdm name="trunc_ln82"/></StgValue>
</operation>

<operation id="931" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i557:11 %switch_ln82 = switch i3 %trunc_ln82, void %arrayidx.i556857.case.7, i3 0, void %arrayidx.i556857.case.0, i3 1, void %arrayidx.i556857.case.1, i3 2, void %arrayidx.i556857.case.2, i3 3, void %arrayidx.i556857.case.3, i3 4, void %arrayidx.i556857.case.4, i3 5, void %arrayidx.i556857.case.5, i3 6, void %arrayidx.i556857.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="932" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
<literal name="trunc_ln82" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i556857.case.6:0 %store_ln82 = store i8 0, i10 %buf_6_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="933" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
<literal name="trunc_ln82" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.case.6:1 %br_ln82 = br void %arrayidx.i556857.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="934" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
<literal name="trunc_ln82" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i556857.case.5:0 %store_ln82 = store i8 0, i10 %buf_5_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="935" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
<literal name="trunc_ln82" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.case.5:1 %br_ln82 = br void %arrayidx.i556857.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="936" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
<literal name="trunc_ln82" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i556857.case.4:0 %store_ln82 = store i8 0, i10 %buf_4_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="937" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
<literal name="trunc_ln82" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.case.4:1 %br_ln82 = br void %arrayidx.i556857.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="938" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
<literal name="trunc_ln82" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i556857.case.3:0 %store_ln82 = store i8 0, i10 %buf_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="939" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
<literal name="trunc_ln82" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.case.3:1 %br_ln82 = br void %arrayidx.i556857.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="940" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
<literal name="trunc_ln82" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i556857.case.2:0 %store_ln82 = store i8 0, i10 %buf_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="941" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
<literal name="trunc_ln82" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.case.2:1 %br_ln82 = br void %arrayidx.i556857.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="942" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
<literal name="trunc_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i556857.case.1:0 %store_ln82 = store i8 0, i10 %buf_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="943" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
<literal name="trunc_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.case.1:1 %br_ln82 = br void %arrayidx.i556857.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="944" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
<literal name="trunc_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i556857.case.0:0 %store_ln82 = store i8 0, i10 %buf_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="945" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
<literal name="trunc_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.case.0:1 %br_ln82 = br void %arrayidx.i556857.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="946" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
<literal name="trunc_ln82" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i556857.case.7:0 %store_ln82 = store i8 0, i10 %buf_7_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="947" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
<literal name="trunc_ln82" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.case.7:1 %br_ln82 = br void %arrayidx.i556857.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="948" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.exit:0 %br_ln82 = br void %if.end.i558

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="949" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i558:0 %tmp_15 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %padding_size, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="950" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.end.i558:1 %icmp_ln81_1 = icmp_sgt  i15 %tmp_15, i15 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_1"/></StgValue>
</operation>

<operation id="951" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i558:2 %br_ln81 = br i1 %icmp_ln81_1, void %if.end.i558.1, void %if.then.i557.1

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="952" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i557.1:0 %add_ln82 = add i13 %trunc_ln163, i13 1

]]></Node>
<StgValue><ssdm name="add_ln82"/></StgValue>
</operation>

<operation id="953" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i557.1:1 %lshr_ln82_1 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln82_1"/></StgValue>
</operation>

<operation id="954" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="10">
<![CDATA[
if.then.i557.1:2 %zext_ln82_1 = zext i10 %lshr_ln82_1

]]></Node>
<StgValue><ssdm name="zext_ln82_1"/></StgValue>
</operation>

<operation id="955" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.1:3 %buf_addr_5 = getelementptr i8 %dst_buf0, i64 0, i64 %zext_ln82_1

]]></Node>
<StgValue><ssdm name="buf_addr_5"/></StgValue>
</operation>

<operation id="956" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.1:4 %buf_1_addr_5 = getelementptr i8 %dst_buf0_8, i64 0, i64 %zext_ln82_1

]]></Node>
<StgValue><ssdm name="buf_1_addr_5"/></StgValue>
</operation>

<operation id="957" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.1:5 %buf_2_addr_5 = getelementptr i8 %dst_buf0_9, i64 0, i64 %zext_ln82_1

]]></Node>
<StgValue><ssdm name="buf_2_addr_5"/></StgValue>
</operation>

<operation id="958" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.1:6 %buf_3_addr_5 = getelementptr i8 %dst_buf0_10, i64 0, i64 %zext_ln82_1

]]></Node>
<StgValue><ssdm name="buf_3_addr_5"/></StgValue>
</operation>

<operation id="959" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.1:7 %buf_4_addr_5 = getelementptr i8 %dst_buf0_11, i64 0, i64 %zext_ln82_1

]]></Node>
<StgValue><ssdm name="buf_4_addr_5"/></StgValue>
</operation>

<operation id="960" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.1:8 %buf_5_addr_5 = getelementptr i8 %dst_buf0_12, i64 0, i64 %zext_ln82_1

]]></Node>
<StgValue><ssdm name="buf_5_addr_5"/></StgValue>
</operation>

<operation id="961" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.1:9 %buf_6_addr_5 = getelementptr i8 %dst_buf0_13, i64 0, i64 %zext_ln82_1

]]></Node>
<StgValue><ssdm name="buf_6_addr_5"/></StgValue>
</operation>

<operation id="962" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.1:10 %buf_7_addr_5 = getelementptr i8 %dst_buf0_14, i64 0, i64 %zext_ln82_1

]]></Node>
<StgValue><ssdm name="buf_7_addr_5"/></StgValue>
</operation>

<operation id="963" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="3" op_0_bw="16">
<![CDATA[
if.then.i557.1:11 %trunc_ln82_1 = trunc i16 %size0_9

]]></Node>
<StgValue><ssdm name="trunc_ln82_1"/></StgValue>
</operation>

<operation id="964" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i557.1:12 %switch_ln82 = switch i3 %trunc_ln82_1, void %arrayidx.i556857.1.case.0, i3 6, void %arrayidx.i556857.1.case.7, i3 0, void %arrayidx.i556857.1.case.1, i3 1, void %arrayidx.i556857.1.case.2, i3 2, void %arrayidx.i556857.1.case.3, i3 3, void %arrayidx.i556857.1.case.4, i3 4, void %arrayidx.i556857.1.case.5, i3 5, void %arrayidx.i556857.1.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="965" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_1" val="1"/>
<literal name="trunc_ln82_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i556857.1.case.6:0 %store_ln82 = store i8 0, i10 %buf_6_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="966" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_1" val="1"/>
<literal name="trunc_ln82_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.1.case.6:1 %br_ln82 = br void %arrayidx.i556857.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="967" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_1" val="1"/>
<literal name="trunc_ln82_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i556857.1.case.5:0 %store_ln82 = store i8 0, i10 %buf_5_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="968" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_1" val="1"/>
<literal name="trunc_ln82_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.1.case.5:1 %br_ln82 = br void %arrayidx.i556857.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="969" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_1" val="1"/>
<literal name="trunc_ln82_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i556857.1.case.4:0 %store_ln82 = store i8 0, i10 %buf_4_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="970" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_1" val="1"/>
<literal name="trunc_ln82_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.1.case.4:1 %br_ln82 = br void %arrayidx.i556857.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="971" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_1" val="1"/>
<literal name="trunc_ln82_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i556857.1.case.3:0 %store_ln82 = store i8 0, i10 %buf_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="972" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_1" val="1"/>
<literal name="trunc_ln82_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.1.case.3:1 %br_ln82 = br void %arrayidx.i556857.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="973" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_1" val="1"/>
<literal name="trunc_ln82_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i556857.1.case.2:0 %store_ln82 = store i8 0, i10 %buf_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="974" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_1" val="1"/>
<literal name="trunc_ln82_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.1.case.2:1 %br_ln82 = br void %arrayidx.i556857.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="975" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_1" val="1"/>
<literal name="trunc_ln82_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i556857.1.case.1:0 %store_ln82 = store i8 0, i10 %buf_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="976" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_1" val="1"/>
<literal name="trunc_ln82_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.1.case.1:1 %br_ln82 = br void %arrayidx.i556857.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="977" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_1" val="1"/>
<literal name="trunc_ln82_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i556857.1.case.7:0 %store_ln82 = store i8 0, i10 %buf_7_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="978" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_1" val="1"/>
<literal name="trunc_ln82_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.1.case.7:1 %br_ln82 = br void %arrayidx.i556857.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="979" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_1" val="1"/>
<literal name="trunc_ln82_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i556857.1.case.0:0 %store_ln82 = store i8 0, i10 %buf_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="980" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_1" val="1"/>
<literal name="trunc_ln82_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.1.case.0:1 %br_ln82 = br void %arrayidx.i556857.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="981" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.1.exit:0 %br_ln82 = br void %if.end.i558.1

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="982" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i558.1:0 %icmp_ln81_2 = icmp_sgt  i16 %padding_size, i16 2

]]></Node>
<StgValue><ssdm name="icmp_ln81_2"/></StgValue>
</operation>

<operation id="983" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i558.1:1 %br_ln81 = br i1 %icmp_ln81_2, void %if.end.i558.2, void %if.then.i557.2

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="984" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i557.2:0 %add_ln82_1 = add i13 %trunc_ln163, i13 2

]]></Node>
<StgValue><ssdm name="add_ln82_1"/></StgValue>
</operation>

<operation id="985" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i557.2:1 %lshr_ln82_2 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_1, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln82_2"/></StgValue>
</operation>

<operation id="986" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="64" op_0_bw="10">
<![CDATA[
if.then.i557.2:2 %zext_ln82_2 = zext i10 %lshr_ln82_2

]]></Node>
<StgValue><ssdm name="zext_ln82_2"/></StgValue>
</operation>

<operation id="987" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.2:3 %buf_addr_6 = getelementptr i8 %dst_buf0, i64 0, i64 %zext_ln82_2

]]></Node>
<StgValue><ssdm name="buf_addr_6"/></StgValue>
</operation>

<operation id="988" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.2:4 %buf_1_addr_6 = getelementptr i8 %dst_buf0_8, i64 0, i64 %zext_ln82_2

]]></Node>
<StgValue><ssdm name="buf_1_addr_6"/></StgValue>
</operation>

<operation id="989" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.2:5 %buf_2_addr_6 = getelementptr i8 %dst_buf0_9, i64 0, i64 %zext_ln82_2

]]></Node>
<StgValue><ssdm name="buf_2_addr_6"/></StgValue>
</operation>

<operation id="990" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.2:6 %buf_3_addr_6 = getelementptr i8 %dst_buf0_10, i64 0, i64 %zext_ln82_2

]]></Node>
<StgValue><ssdm name="buf_3_addr_6"/></StgValue>
</operation>

<operation id="991" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.2:7 %buf_4_addr_6 = getelementptr i8 %dst_buf0_11, i64 0, i64 %zext_ln82_2

]]></Node>
<StgValue><ssdm name="buf_4_addr_6"/></StgValue>
</operation>

<operation id="992" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.2:8 %buf_5_addr_6 = getelementptr i8 %dst_buf0_12, i64 0, i64 %zext_ln82_2

]]></Node>
<StgValue><ssdm name="buf_5_addr_6"/></StgValue>
</operation>

<operation id="993" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.2:9 %buf_6_addr_6 = getelementptr i8 %dst_buf0_13, i64 0, i64 %zext_ln82_2

]]></Node>
<StgValue><ssdm name="buf_6_addr_6"/></StgValue>
</operation>

<operation id="994" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.2:10 %buf_7_addr_6 = getelementptr i8 %dst_buf0_14, i64 0, i64 %zext_ln82_2

]]></Node>
<StgValue><ssdm name="buf_7_addr_6"/></StgValue>
</operation>

<operation id="995" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="3" op_0_bw="16">
<![CDATA[
if.then.i557.2:11 %trunc_ln82_2 = trunc i16 %size0_9

]]></Node>
<StgValue><ssdm name="trunc_ln82_2"/></StgValue>
</operation>

<operation id="996" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i557.2:12 %switch_ln82 = switch i3 %trunc_ln82_2, void %arrayidx.i556857.2.case.1, i3 6, void %arrayidx.i556857.2.case.0, i3 5, void %arrayidx.i556857.2.case.7, i3 0, void %arrayidx.i556857.2.case.2, i3 1, void %arrayidx.i556857.2.case.3, i3 2, void %arrayidx.i556857.2.case.4, i3 3, void %arrayidx.i556857.2.case.5, i3 4, void %arrayidx.i556857.2.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="997" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_2" val="1"/>
<literal name="trunc_ln82_2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i556857.2.case.6:0 %store_ln82 = store i8 0, i10 %buf_6_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="998" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_2" val="1"/>
<literal name="trunc_ln82_2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.2.case.6:1 %br_ln82 = br void %arrayidx.i556857.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="999" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_2" val="1"/>
<literal name="trunc_ln82_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i556857.2.case.5:0 %store_ln82 = store i8 0, i10 %buf_5_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1000" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_2" val="1"/>
<literal name="trunc_ln82_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.2.case.5:1 %br_ln82 = br void %arrayidx.i556857.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1001" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_2" val="1"/>
<literal name="trunc_ln82_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i556857.2.case.4:0 %store_ln82 = store i8 0, i10 %buf_4_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1002" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_2" val="1"/>
<literal name="trunc_ln82_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.2.case.4:1 %br_ln82 = br void %arrayidx.i556857.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1003" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_2" val="1"/>
<literal name="trunc_ln82_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i556857.2.case.3:0 %store_ln82 = store i8 0, i10 %buf_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1004" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_2" val="1"/>
<literal name="trunc_ln82_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.2.case.3:1 %br_ln82 = br void %arrayidx.i556857.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1005" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_2" val="1"/>
<literal name="trunc_ln82_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i556857.2.case.2:0 %store_ln82 = store i8 0, i10 %buf_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1006" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_2" val="1"/>
<literal name="trunc_ln82_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.2.case.2:1 %br_ln82 = br void %arrayidx.i556857.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1007" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_2" val="1"/>
<literal name="trunc_ln82_2" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i556857.2.case.7:0 %store_ln82 = store i8 0, i10 %buf_7_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1008" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_2" val="1"/>
<literal name="trunc_ln82_2" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.2.case.7:1 %br_ln82 = br void %arrayidx.i556857.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1009" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_2" val="1"/>
<literal name="trunc_ln82_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i556857.2.case.0:0 %store_ln82 = store i8 0, i10 %buf_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1010" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_2" val="1"/>
<literal name="trunc_ln82_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.2.case.0:1 %br_ln82 = br void %arrayidx.i556857.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1011" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_2" val="1"/>
<literal name="trunc_ln82_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i556857.2.case.1:0 %store_ln82 = store i8 0, i10 %buf_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1012" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_2" val="1"/>
<literal name="trunc_ln82_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.2.case.1:1 %br_ln82 = br void %arrayidx.i556857.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1013" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.2.exit:0 %br_ln82 = br void %if.end.i558.2

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1014" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i558.2:0 %tmp_16 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %padding_size, i32 2, i32 15

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="1015" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
if.end.i558.2:1 %icmp_ln81_3 = icmp_sgt  i14 %tmp_16, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_3"/></StgValue>
</operation>

<operation id="1016" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i558.2:2 %br_ln81 = br i1 %icmp_ln81_3, void %if.end.i558.3, void %if.then.i557.3

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="1017" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i557.3:0 %add_ln82_2 = add i13 %trunc_ln163, i13 3

]]></Node>
<StgValue><ssdm name="add_ln82_2"/></StgValue>
</operation>

<operation id="1018" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i557.3:1 %lshr_ln82_3 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_2, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln82_3"/></StgValue>
</operation>

<operation id="1019" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="64" op_0_bw="10">
<![CDATA[
if.then.i557.3:2 %zext_ln82_3 = zext i10 %lshr_ln82_3

]]></Node>
<StgValue><ssdm name="zext_ln82_3"/></StgValue>
</operation>

<operation id="1020" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.3:3 %buf_addr_7 = getelementptr i8 %dst_buf0, i64 0, i64 %zext_ln82_3

]]></Node>
<StgValue><ssdm name="buf_addr_7"/></StgValue>
</operation>

<operation id="1021" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.3:4 %buf_1_addr_7 = getelementptr i8 %dst_buf0_8, i64 0, i64 %zext_ln82_3

]]></Node>
<StgValue><ssdm name="buf_1_addr_7"/></StgValue>
</operation>

<operation id="1022" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.3:5 %buf_2_addr_7 = getelementptr i8 %dst_buf0_9, i64 0, i64 %zext_ln82_3

]]></Node>
<StgValue><ssdm name="buf_2_addr_7"/></StgValue>
</operation>

<operation id="1023" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.3:6 %buf_3_addr_7 = getelementptr i8 %dst_buf0_10, i64 0, i64 %zext_ln82_3

]]></Node>
<StgValue><ssdm name="buf_3_addr_7"/></StgValue>
</operation>

<operation id="1024" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.3:7 %buf_4_addr_7 = getelementptr i8 %dst_buf0_11, i64 0, i64 %zext_ln82_3

]]></Node>
<StgValue><ssdm name="buf_4_addr_7"/></StgValue>
</operation>

<operation id="1025" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.3:8 %buf_5_addr_7 = getelementptr i8 %dst_buf0_12, i64 0, i64 %zext_ln82_3

]]></Node>
<StgValue><ssdm name="buf_5_addr_7"/></StgValue>
</operation>

<operation id="1026" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.3:9 %buf_6_addr_7 = getelementptr i8 %dst_buf0_13, i64 0, i64 %zext_ln82_3

]]></Node>
<StgValue><ssdm name="buf_6_addr_7"/></StgValue>
</operation>

<operation id="1027" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.3:10 %buf_7_addr_7 = getelementptr i8 %dst_buf0_14, i64 0, i64 %zext_ln82_3

]]></Node>
<StgValue><ssdm name="buf_7_addr_7"/></StgValue>
</operation>

<operation id="1028" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="3" op_0_bw="16">
<![CDATA[
if.then.i557.3:11 %trunc_ln82_3 = trunc i16 %size0_9

]]></Node>
<StgValue><ssdm name="trunc_ln82_3"/></StgValue>
</operation>

<operation id="1029" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i557.3:12 %switch_ln82 = switch i3 %trunc_ln82_3, void %arrayidx.i556857.3.case.2, i3 5, void %arrayidx.i556857.3.case.0, i3 6, void %arrayidx.i556857.3.case.1, i3 4, void %arrayidx.i556857.3.case.7, i3 0, void %arrayidx.i556857.3.case.3, i3 1, void %arrayidx.i556857.3.case.4, i3 2, void %arrayidx.i556857.3.case.5, i3 3, void %arrayidx.i556857.3.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1030" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_3" val="1"/>
<literal name="trunc_ln82_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i556857.3.case.6:0 %store_ln82 = store i8 0, i10 %buf_6_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1031" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_3" val="1"/>
<literal name="trunc_ln82_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.3.case.6:1 %br_ln82 = br void %arrayidx.i556857.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1032" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_3" val="1"/>
<literal name="trunc_ln82_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i556857.3.case.5:0 %store_ln82 = store i8 0, i10 %buf_5_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1033" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_3" val="1"/>
<literal name="trunc_ln82_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.3.case.5:1 %br_ln82 = br void %arrayidx.i556857.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1034" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_3" val="1"/>
<literal name="trunc_ln82_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i556857.3.case.4:0 %store_ln82 = store i8 0, i10 %buf_4_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1035" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_3" val="1"/>
<literal name="trunc_ln82_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.3.case.4:1 %br_ln82 = br void %arrayidx.i556857.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1036" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_3" val="1"/>
<literal name="trunc_ln82_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i556857.3.case.3:0 %store_ln82 = store i8 0, i10 %buf_3_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1037" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_3" val="1"/>
<literal name="trunc_ln82_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.3.case.3:1 %br_ln82 = br void %arrayidx.i556857.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1038" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_3" val="1"/>
<literal name="trunc_ln82_3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i556857.3.case.7:0 %store_ln82 = store i8 0, i10 %buf_7_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1039" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_3" val="1"/>
<literal name="trunc_ln82_3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.3.case.7:1 %br_ln82 = br void %arrayidx.i556857.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1040" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_3" val="1"/>
<literal name="trunc_ln82_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i556857.3.case.1:0 %store_ln82 = store i8 0, i10 %buf_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1041" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_3" val="1"/>
<literal name="trunc_ln82_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.3.case.1:1 %br_ln82 = br void %arrayidx.i556857.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1042" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_3" val="1"/>
<literal name="trunc_ln82_3" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i556857.3.case.0:0 %store_ln82 = store i8 0, i10 %buf_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1043" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_3" val="1"/>
<literal name="trunc_ln82_3" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.3.case.0:1 %br_ln82 = br void %arrayidx.i556857.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1044" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_3" val="1"/>
<literal name="trunc_ln82_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i556857.3.case.2:0 %store_ln82 = store i8 0, i10 %buf_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1045" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_3" val="1"/>
<literal name="trunc_ln82_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.3.case.2:1 %br_ln82 = br void %arrayidx.i556857.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1046" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.3.exit:0 %br_ln82 = br void %if.end.i558.3

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1047" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i558.3:0 %icmp_ln81_4 = icmp_sgt  i16 %padding_size, i16 4

]]></Node>
<StgValue><ssdm name="icmp_ln81_4"/></StgValue>
</operation>

<operation id="1048" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i558.3:1 %br_ln81 = br i1 %icmp_ln81_4, void %if.end.i558.4, void %if.then.i557.4

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="1049" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i557.4:0 %add_ln82_3 = add i13 %trunc_ln163, i13 4

]]></Node>
<StgValue><ssdm name="add_ln82_3"/></StgValue>
</operation>

<operation id="1050" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i557.4:1 %lshr_ln82_4 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_3, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln82_4"/></StgValue>
</operation>

<operation id="1051" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="64" op_0_bw="10">
<![CDATA[
if.then.i557.4:2 %zext_ln82_4 = zext i10 %lshr_ln82_4

]]></Node>
<StgValue><ssdm name="zext_ln82_4"/></StgValue>
</operation>

<operation id="1052" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.4:3 %buf_addr_8 = getelementptr i8 %dst_buf0, i64 0, i64 %zext_ln82_4

]]></Node>
<StgValue><ssdm name="buf_addr_8"/></StgValue>
</operation>

<operation id="1053" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.4:4 %buf_1_addr_8 = getelementptr i8 %dst_buf0_8, i64 0, i64 %zext_ln82_4

]]></Node>
<StgValue><ssdm name="buf_1_addr_8"/></StgValue>
</operation>

<operation id="1054" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.4:5 %buf_2_addr_8 = getelementptr i8 %dst_buf0_9, i64 0, i64 %zext_ln82_4

]]></Node>
<StgValue><ssdm name="buf_2_addr_8"/></StgValue>
</operation>

<operation id="1055" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.4:6 %buf_3_addr_8 = getelementptr i8 %dst_buf0_10, i64 0, i64 %zext_ln82_4

]]></Node>
<StgValue><ssdm name="buf_3_addr_8"/></StgValue>
</operation>

<operation id="1056" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.4:7 %buf_4_addr_8 = getelementptr i8 %dst_buf0_11, i64 0, i64 %zext_ln82_4

]]></Node>
<StgValue><ssdm name="buf_4_addr_8"/></StgValue>
</operation>

<operation id="1057" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.4:8 %buf_5_addr_8 = getelementptr i8 %dst_buf0_12, i64 0, i64 %zext_ln82_4

]]></Node>
<StgValue><ssdm name="buf_5_addr_8"/></StgValue>
</operation>

<operation id="1058" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.4:9 %buf_6_addr_8 = getelementptr i8 %dst_buf0_13, i64 0, i64 %zext_ln82_4

]]></Node>
<StgValue><ssdm name="buf_6_addr_8"/></StgValue>
</operation>

<operation id="1059" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.4:10 %buf_7_addr_8 = getelementptr i8 %dst_buf0_14, i64 0, i64 %zext_ln82_4

]]></Node>
<StgValue><ssdm name="buf_7_addr_8"/></StgValue>
</operation>

<operation id="1060" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="3" op_0_bw="16">
<![CDATA[
if.then.i557.4:11 %trunc_ln82_4 = trunc i16 %size0_9

]]></Node>
<StgValue><ssdm name="trunc_ln82_4"/></StgValue>
</operation>

<operation id="1061" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i557.4:12 %switch_ln82 = switch i3 %trunc_ln82_4, void %arrayidx.i556857.4.case.3, i3 4, void %arrayidx.i556857.4.case.0, i3 5, void %arrayidx.i556857.4.case.1, i3 6, void %arrayidx.i556857.4.case.2, i3 3, void %arrayidx.i556857.4.case.7, i3 0, void %arrayidx.i556857.4.case.4, i3 1, void %arrayidx.i556857.4.case.5, i3 2, void %arrayidx.i556857.4.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1062" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_4" val="1"/>
<literal name="trunc_ln82_4" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i556857.4.case.6:0 %store_ln82 = store i8 0, i10 %buf_6_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1063" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_4" val="1"/>
<literal name="trunc_ln82_4" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.4.case.6:1 %br_ln82 = br void %arrayidx.i556857.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1064" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_4" val="1"/>
<literal name="trunc_ln82_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i556857.4.case.5:0 %store_ln82 = store i8 0, i10 %buf_5_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1065" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_4" val="1"/>
<literal name="trunc_ln82_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.4.case.5:1 %br_ln82 = br void %arrayidx.i556857.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1066" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_4" val="1"/>
<literal name="trunc_ln82_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i556857.4.case.4:0 %store_ln82 = store i8 0, i10 %buf_4_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1067" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_4" val="1"/>
<literal name="trunc_ln82_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.4.case.4:1 %br_ln82 = br void %arrayidx.i556857.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1068" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_4" val="1"/>
<literal name="trunc_ln82_4" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i556857.4.case.7:0 %store_ln82 = store i8 0, i10 %buf_7_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1069" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_4" val="1"/>
<literal name="trunc_ln82_4" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.4.case.7:1 %br_ln82 = br void %arrayidx.i556857.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1070" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_4" val="1"/>
<literal name="trunc_ln82_4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i556857.4.case.2:0 %store_ln82 = store i8 0, i10 %buf_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1071" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_4" val="1"/>
<literal name="trunc_ln82_4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.4.case.2:1 %br_ln82 = br void %arrayidx.i556857.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1072" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_4" val="1"/>
<literal name="trunc_ln82_4" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i556857.4.case.1:0 %store_ln82 = store i8 0, i10 %buf_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1073" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_4" val="1"/>
<literal name="trunc_ln82_4" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.4.case.1:1 %br_ln82 = br void %arrayidx.i556857.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1074" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_4" val="1"/>
<literal name="trunc_ln82_4" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i556857.4.case.0:0 %store_ln82 = store i8 0, i10 %buf_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1075" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_4" val="1"/>
<literal name="trunc_ln82_4" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.4.case.0:1 %br_ln82 = br void %arrayidx.i556857.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1076" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_4" val="1"/>
<literal name="trunc_ln82_4" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i556857.4.case.3:0 %store_ln82 = store i8 0, i10 %buf_3_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1077" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_4" val="1"/>
<literal name="trunc_ln82_4" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.4.case.3:1 %br_ln82 = br void %arrayidx.i556857.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1078" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.4.exit:0 %br_ln82 = br void %if.end.i558.4

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1079" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i558.4:0 %icmp_ln81_5 = icmp_sgt  i16 %padding_size, i16 5

]]></Node>
<StgValue><ssdm name="icmp_ln81_5"/></StgValue>
</operation>

<operation id="1080" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i558.4:1 %br_ln81 = br i1 %icmp_ln81_5, void %if.end.i558.5, void %if.then.i557.5

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="1081" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i557.5:0 %add_ln82_4 = add i13 %trunc_ln163, i13 5

]]></Node>
<StgValue><ssdm name="add_ln82_4"/></StgValue>
</operation>

<operation id="1082" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i557.5:1 %lshr_ln82_5 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_4, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln82_5"/></StgValue>
</operation>

<operation id="1083" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="64" op_0_bw="10">
<![CDATA[
if.then.i557.5:2 %zext_ln82_5 = zext i10 %lshr_ln82_5

]]></Node>
<StgValue><ssdm name="zext_ln82_5"/></StgValue>
</operation>

<operation id="1084" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.5:3 %buf_addr_9 = getelementptr i8 %dst_buf0, i64 0, i64 %zext_ln82_5

]]></Node>
<StgValue><ssdm name="buf_addr_9"/></StgValue>
</operation>

<operation id="1085" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.5:4 %buf_1_addr_9 = getelementptr i8 %dst_buf0_8, i64 0, i64 %zext_ln82_5

]]></Node>
<StgValue><ssdm name="buf_1_addr_9"/></StgValue>
</operation>

<operation id="1086" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.5:5 %buf_2_addr_9 = getelementptr i8 %dst_buf0_9, i64 0, i64 %zext_ln82_5

]]></Node>
<StgValue><ssdm name="buf_2_addr_9"/></StgValue>
</operation>

<operation id="1087" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.5:6 %buf_3_addr_9 = getelementptr i8 %dst_buf0_10, i64 0, i64 %zext_ln82_5

]]></Node>
<StgValue><ssdm name="buf_3_addr_9"/></StgValue>
</operation>

<operation id="1088" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.5:7 %buf_4_addr_9 = getelementptr i8 %dst_buf0_11, i64 0, i64 %zext_ln82_5

]]></Node>
<StgValue><ssdm name="buf_4_addr_9"/></StgValue>
</operation>

<operation id="1089" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.5:8 %buf_5_addr_9 = getelementptr i8 %dst_buf0_12, i64 0, i64 %zext_ln82_5

]]></Node>
<StgValue><ssdm name="buf_5_addr_9"/></StgValue>
</operation>

<operation id="1090" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.5:9 %buf_6_addr_9 = getelementptr i8 %dst_buf0_13, i64 0, i64 %zext_ln82_5

]]></Node>
<StgValue><ssdm name="buf_6_addr_9"/></StgValue>
</operation>

<operation id="1091" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.5:10 %buf_7_addr_9 = getelementptr i8 %dst_buf0_14, i64 0, i64 %zext_ln82_5

]]></Node>
<StgValue><ssdm name="buf_7_addr_9"/></StgValue>
</operation>

<operation id="1092" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="3" op_0_bw="16">
<![CDATA[
if.then.i557.5:11 %trunc_ln82_5 = trunc i16 %size0_9

]]></Node>
<StgValue><ssdm name="trunc_ln82_5"/></StgValue>
</operation>

<operation id="1093" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i557.5:12 %switch_ln82 = switch i3 %trunc_ln82_5, void %arrayidx.i556857.5.case.4, i3 3, void %arrayidx.i556857.5.case.0, i3 4, void %arrayidx.i556857.5.case.1, i3 5, void %arrayidx.i556857.5.case.2, i3 6, void %arrayidx.i556857.5.case.3, i3 2, void %arrayidx.i556857.5.case.7, i3 0, void %arrayidx.i556857.5.case.5, i3 1, void %arrayidx.i556857.5.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1094" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_5" val="1"/>
<literal name="trunc_ln82_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i556857.5.case.6:0 %store_ln82 = store i8 0, i10 %buf_6_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1095" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_5" val="1"/>
<literal name="trunc_ln82_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.5.case.6:1 %br_ln82 = br void %arrayidx.i556857.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1096" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_5" val="1"/>
<literal name="trunc_ln82_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i556857.5.case.5:0 %store_ln82 = store i8 0, i10 %buf_5_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1097" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_5" val="1"/>
<literal name="trunc_ln82_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.5.case.5:1 %br_ln82 = br void %arrayidx.i556857.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1098" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_5" val="1"/>
<literal name="trunc_ln82_5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i556857.5.case.7:0 %store_ln82 = store i8 0, i10 %buf_7_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1099" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_5" val="1"/>
<literal name="trunc_ln82_5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.5.case.7:1 %br_ln82 = br void %arrayidx.i556857.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1100" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_5" val="1"/>
<literal name="trunc_ln82_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i556857.5.case.3:0 %store_ln82 = store i8 0, i10 %buf_3_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1101" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_5" val="1"/>
<literal name="trunc_ln82_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.5.case.3:1 %br_ln82 = br void %arrayidx.i556857.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1102" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_5" val="1"/>
<literal name="trunc_ln82_5" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i556857.5.case.2:0 %store_ln82 = store i8 0, i10 %buf_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1103" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_5" val="1"/>
<literal name="trunc_ln82_5" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.5.case.2:1 %br_ln82 = br void %arrayidx.i556857.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1104" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_5" val="1"/>
<literal name="trunc_ln82_5" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i556857.5.case.1:0 %store_ln82 = store i8 0, i10 %buf_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1105" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_5" val="1"/>
<literal name="trunc_ln82_5" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.5.case.1:1 %br_ln82 = br void %arrayidx.i556857.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1106" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_5" val="1"/>
<literal name="trunc_ln82_5" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i556857.5.case.0:0 %store_ln82 = store i8 0, i10 %buf_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1107" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_5" val="1"/>
<literal name="trunc_ln82_5" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.5.case.0:1 %br_ln82 = br void %arrayidx.i556857.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1108" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_5" val="1"/>
<literal name="trunc_ln82_5" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i556857.5.case.4:0 %store_ln82 = store i8 0, i10 %buf_4_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1109" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_5" val="1"/>
<literal name="trunc_ln82_5" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.5.case.4:1 %br_ln82 = br void %arrayidx.i556857.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1110" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.5.exit:0 %br_ln82 = br void %if.end.i558.5

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1111" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i558.5:0 %icmp_ln81_6 = icmp_sgt  i16 %padding_size, i16 6

]]></Node>
<StgValue><ssdm name="icmp_ln81_6"/></StgValue>
</operation>

<operation id="1112" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i558.5:1 %br_ln81 = br i1 %icmp_ln81_6, void %if.end.i558.6, void %if.then.i557.6

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="1113" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i557.6:0 %add_ln82_5 = add i13 %trunc_ln163, i13 6

]]></Node>
<StgValue><ssdm name="add_ln82_5"/></StgValue>
</operation>

<operation id="1114" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i557.6:1 %lshr_ln82_6 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_5, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln82_6"/></StgValue>
</operation>

<operation id="1115" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="64" op_0_bw="10">
<![CDATA[
if.then.i557.6:2 %zext_ln82_6 = zext i10 %lshr_ln82_6

]]></Node>
<StgValue><ssdm name="zext_ln82_6"/></StgValue>
</operation>

<operation id="1116" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.6:3 %buf_addr_10 = getelementptr i8 %dst_buf0, i64 0, i64 %zext_ln82_6

]]></Node>
<StgValue><ssdm name="buf_addr_10"/></StgValue>
</operation>

<operation id="1117" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.6:4 %buf_1_addr_10 = getelementptr i8 %dst_buf0_8, i64 0, i64 %zext_ln82_6

]]></Node>
<StgValue><ssdm name="buf_1_addr_10"/></StgValue>
</operation>

<operation id="1118" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.6:5 %buf_2_addr_10 = getelementptr i8 %dst_buf0_9, i64 0, i64 %zext_ln82_6

]]></Node>
<StgValue><ssdm name="buf_2_addr_10"/></StgValue>
</operation>

<operation id="1119" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.6:6 %buf_3_addr_10 = getelementptr i8 %dst_buf0_10, i64 0, i64 %zext_ln82_6

]]></Node>
<StgValue><ssdm name="buf_3_addr_10"/></StgValue>
</operation>

<operation id="1120" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.6:7 %buf_4_addr_10 = getelementptr i8 %dst_buf0_11, i64 0, i64 %zext_ln82_6

]]></Node>
<StgValue><ssdm name="buf_4_addr_10"/></StgValue>
</operation>

<operation id="1121" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.6:8 %buf_5_addr_10 = getelementptr i8 %dst_buf0_12, i64 0, i64 %zext_ln82_6

]]></Node>
<StgValue><ssdm name="buf_5_addr_10"/></StgValue>
</operation>

<operation id="1122" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.6:9 %buf_6_addr_10 = getelementptr i8 %dst_buf0_13, i64 0, i64 %zext_ln82_6

]]></Node>
<StgValue><ssdm name="buf_6_addr_10"/></StgValue>
</operation>

<operation id="1123" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i557.6:10 %buf_7_addr_10 = getelementptr i8 %dst_buf0_14, i64 0, i64 %zext_ln82_6

]]></Node>
<StgValue><ssdm name="buf_7_addr_10"/></StgValue>
</operation>

<operation id="1124" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="3" op_0_bw="16">
<![CDATA[
if.then.i557.6:11 %trunc_ln82_6 = trunc i16 %size0_9

]]></Node>
<StgValue><ssdm name="trunc_ln82_6"/></StgValue>
</operation>

<operation id="1125" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i557.6:12 %switch_ln82 = switch i3 %trunc_ln82_6, void %arrayidx.i556857.6.case.5, i3 2, void %arrayidx.i556857.6.case.0, i3 3, void %arrayidx.i556857.6.case.1, i3 4, void %arrayidx.i556857.6.case.2, i3 5, void %arrayidx.i556857.6.case.3, i3 6, void %arrayidx.i556857.6.case.4, i3 1, void %arrayidx.i556857.6.case.7, i3 0, void %arrayidx.i556857.6.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1126" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_6" val="1"/>
<literal name="trunc_ln82_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i556857.6.case.6:0 %store_ln82 = store i8 0, i10 %buf_6_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1127" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_6" val="1"/>
<literal name="trunc_ln82_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.6.case.6:1 %br_ln82 = br void %arrayidx.i556857.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1128" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_6" val="1"/>
<literal name="trunc_ln82_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i556857.6.case.7:0 %store_ln82 = store i8 0, i10 %buf_7_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1129" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_6" val="1"/>
<literal name="trunc_ln82_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.6.case.7:1 %br_ln82 = br void %arrayidx.i556857.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1130" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_6" val="1"/>
<literal name="trunc_ln82_6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i556857.6.case.4:0 %store_ln82 = store i8 0, i10 %buf_4_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1131" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_6" val="1"/>
<literal name="trunc_ln82_6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.6.case.4:1 %br_ln82 = br void %arrayidx.i556857.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1132" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_6" val="1"/>
<literal name="trunc_ln82_6" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i556857.6.case.3:0 %store_ln82 = store i8 0, i10 %buf_3_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1133" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_6" val="1"/>
<literal name="trunc_ln82_6" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.6.case.3:1 %br_ln82 = br void %arrayidx.i556857.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1134" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_6" val="1"/>
<literal name="trunc_ln82_6" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i556857.6.case.2:0 %store_ln82 = store i8 0, i10 %buf_2_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1135" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_6" val="1"/>
<literal name="trunc_ln82_6" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.6.case.2:1 %br_ln82 = br void %arrayidx.i556857.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1136" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_6" val="1"/>
<literal name="trunc_ln82_6" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i556857.6.case.1:0 %store_ln82 = store i8 0, i10 %buf_1_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1137" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_6" val="1"/>
<literal name="trunc_ln82_6" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.6.case.1:1 %br_ln82 = br void %arrayidx.i556857.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1138" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_6" val="1"/>
<literal name="trunc_ln82_6" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i556857.6.case.0:0 %store_ln82 = store i8 0, i10 %buf_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1139" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_6" val="1"/>
<literal name="trunc_ln82_6" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.6.case.0:1 %br_ln82 = br void %arrayidx.i556857.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1140" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_6" val="1"/>
<literal name="trunc_ln82_6" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i556857.6.case.5:0 %store_ln82 = store i8 0, i10 %buf_5_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1141" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_6" val="1"/>
<literal name="trunc_ln82_6" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.6.case.5:1 %br_ln82 = br void %arrayidx.i556857.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1142" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i556857.6.exit:0 %br_ln82 = br void %if.end.i558.6

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1143" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="17" op_0_bw="16">
<![CDATA[
if.end.i558.6:0 %sext_ln75_1 = sext i16 %val_size0_3_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln75_1"/></StgValue>
</operation>

<operation id="1144" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.end.i558.6:1 %add_ln75_1 = add i17 %sext_ln75_1, i17 7

]]></Node>
<StgValue><ssdm name="add_ln75_1"/></StgValue>
</operation>

<operation id="1145" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i558.6:2 %add_ln75_13 = add i16 %val_size0_3_loc_load, i16 7

]]></Node>
<StgValue><ssdm name="add_ln75_13"/></StgValue>
</operation>

<operation id="1146" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
if.end.i558.6:3 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln75_1, i32 16

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="1147" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i558.6:4 %sub_ln75_3 = sub i16 65529, i16 %val_size0_3_loc_load

]]></Node>
<StgValue><ssdm name="sub_ln75_3"/></StgValue>
</operation>

<operation id="1148" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i558.6:5 %trunc_ln75_4 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln75_3, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln75_4"/></StgValue>
</operation>

<operation id="1149" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.end.i558.6:6 %sub_ln75_4 = sub i13 0, i13 %trunc_ln75_4

]]></Node>
<StgValue><ssdm name="sub_ln75_4"/></StgValue>
</operation>

<operation id="1150" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i558.6:7 %tmp_s = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %add_ln75_13, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1151" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
if.end.i558.6:8 %select_ln75_1 = select i1 %tmp_17, i13 %sub_ln75_4, i13 %tmp_s

]]></Node>
<StgValue><ssdm name="select_ln75_1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1152" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
if.end.i558.6:9 %val_size0_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i13.i3, i13 %select_ln75_1, i3 0

]]></Node>
<StgValue><ssdm name="val_size0_1"/></StgValue>
</operation>

<operation id="1153" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i558.6:10 %padding_size_1 = sub i16 %val_size0_1, i16 %val_size0_3_loc_load

]]></Node>
<StgValue><ssdm name="padding_size_1"/></StgValue>
</operation>

<operation id="1154" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i558.6:11 %icmp_ln81_7 = icmp_sgt  i16 %padding_size_1, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_7"/></StgValue>
</operation>

<operation id="1155" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i558.6:12 %br_ln81 = br i1 %icmp_ln81_7, void %if.end.i583, void %if.then.i582

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1156" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i582:0 %lshr_ln82_7 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %val_size0_3_loc_load, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln82_7"/></StgValue>
</operation>

<operation id="1157" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="12">
<![CDATA[
if.then.i582:1 %zext_ln82_7 = zext i12 %lshr_ln82_7

]]></Node>
<StgValue><ssdm name="zext_ln82_7"/></StgValue>
</operation>

<operation id="1158" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582:2 %buf_48_addr = getelementptr i8 %val_buf0, i64 0, i64 %zext_ln82_7

]]></Node>
<StgValue><ssdm name="buf_48_addr"/></StgValue>
</operation>

<operation id="1159" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582:3 %buf_49_addr = getelementptr i8 %val_buf0_8, i64 0, i64 %zext_ln82_7

]]></Node>
<StgValue><ssdm name="buf_49_addr"/></StgValue>
</operation>

<operation id="1160" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582:4 %buf_50_addr = getelementptr i8 %val_buf0_9, i64 0, i64 %zext_ln82_7

]]></Node>
<StgValue><ssdm name="buf_50_addr"/></StgValue>
</operation>

<operation id="1161" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582:5 %buf_51_addr = getelementptr i8 %val_buf0_10, i64 0, i64 %zext_ln82_7

]]></Node>
<StgValue><ssdm name="buf_51_addr"/></StgValue>
</operation>

<operation id="1162" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582:6 %buf_52_addr = getelementptr i8 %val_buf0_11, i64 0, i64 %zext_ln82_7

]]></Node>
<StgValue><ssdm name="buf_52_addr"/></StgValue>
</operation>

<operation id="1163" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582:7 %buf_53_addr = getelementptr i8 %val_buf0_12, i64 0, i64 %zext_ln82_7

]]></Node>
<StgValue><ssdm name="buf_53_addr"/></StgValue>
</operation>

<operation id="1164" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582:8 %buf_54_addr = getelementptr i8 %val_buf0_13, i64 0, i64 %zext_ln82_7

]]></Node>
<StgValue><ssdm name="buf_54_addr"/></StgValue>
</operation>

<operation id="1165" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582:9 %buf_55_addr = getelementptr i8 %val_buf0_14, i64 0, i64 %zext_ln82_7

]]></Node>
<StgValue><ssdm name="buf_55_addr"/></StgValue>
</operation>

<operation id="1166" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="3" op_0_bw="16">
<![CDATA[
if.then.i582:10 %trunc_ln82_7 = trunc i16 %val_size0_3_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln82_7"/></StgValue>
</operation>

<operation id="1167" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i582:11 %switch_ln82 = switch i3 %trunc_ln82_7, void %arrayidx.i581856.case.7, i3 0, void %arrayidx.i581856.case.0, i3 1, void %arrayidx.i581856.case.1, i3 2, void %arrayidx.i581856.case.2, i3 3, void %arrayidx.i581856.case.3, i3 4, void %arrayidx.i581856.case.4, i3 5, void %arrayidx.i581856.case.5, i3 6, void %arrayidx.i581856.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>

<operation id="1168" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_7" val="1"/>
<literal name="trunc_ln82_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i581856.case.6:0 %store_ln82 = store i8 0, i12 %buf_54_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1169" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_7" val="1"/>
<literal name="trunc_ln82_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.case.6:1 %br_ln82 = br void %arrayidx.i581856.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1170" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_7" val="1"/>
<literal name="trunc_ln82_7" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i581856.case.5:0 %store_ln82 = store i8 0, i12 %buf_53_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1171" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_7" val="1"/>
<literal name="trunc_ln82_7" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.case.5:1 %br_ln82 = br void %arrayidx.i581856.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1172" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_7" val="1"/>
<literal name="trunc_ln82_7" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i581856.case.4:0 %store_ln82 = store i8 0, i12 %buf_52_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1173" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_7" val="1"/>
<literal name="trunc_ln82_7" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.case.4:1 %br_ln82 = br void %arrayidx.i581856.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1174" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_7" val="1"/>
<literal name="trunc_ln82_7" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i581856.case.3:0 %store_ln82 = store i8 0, i12 %buf_51_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1175" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_7" val="1"/>
<literal name="trunc_ln82_7" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.case.3:1 %br_ln82 = br void %arrayidx.i581856.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1176" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_7" val="1"/>
<literal name="trunc_ln82_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i581856.case.2:0 %store_ln82 = store i8 0, i12 %buf_50_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1177" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_7" val="1"/>
<literal name="trunc_ln82_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.case.2:1 %br_ln82 = br void %arrayidx.i581856.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1178" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_7" val="1"/>
<literal name="trunc_ln82_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i581856.case.1:0 %store_ln82 = store i8 0, i12 %buf_49_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1179" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_7" val="1"/>
<literal name="trunc_ln82_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.case.1:1 %br_ln82 = br void %arrayidx.i581856.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1180" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_7" val="1"/>
<literal name="trunc_ln82_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i581856.case.0:0 %store_ln82 = store i8 0, i12 %buf_48_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1181" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_7" val="1"/>
<literal name="trunc_ln82_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.case.0:1 %br_ln82 = br void %arrayidx.i581856.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1182" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_7" val="1"/>
<literal name="trunc_ln82_7" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i581856.case.7:0 %store_ln82 = store i8 0, i12 %buf_55_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1183" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_7" val="1"/>
<literal name="trunc_ln82_7" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.case.7:1 %br_ln82 = br void %arrayidx.i581856.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1184" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.exit:0 %br_ln82 = br void %if.end.i583

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1185" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i583:0 %tmp_18 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %padding_size_1, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1186" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.end.i583:1 %icmp_ln81_8 = icmp_sgt  i15 %tmp_18, i15 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_8"/></StgValue>
</operation>

<operation id="1187" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i583:2 %br_ln81 = br i1 %icmp_ln81_8, void %if.end.i583.1, void %if.then.i582.1

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="1188" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.then.i582.1:0 %add_ln82_6 = add i15 %trunc_ln171_8_loc_load, i15 1

]]></Node>
<StgValue><ssdm name="add_ln82_6"/></StgValue>
</operation>

<operation id="1189" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i582.1:1 %lshr_ln82_8 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_6, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln82_8"/></StgValue>
</operation>

<operation id="1190" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="64" op_0_bw="12">
<![CDATA[
if.then.i582.1:2 %zext_ln82_8 = zext i12 %lshr_ln82_8

]]></Node>
<StgValue><ssdm name="zext_ln82_8"/></StgValue>
</operation>

<operation id="1191" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.1:3 %buf_48_addr_1 = getelementptr i8 %val_buf0, i64 0, i64 %zext_ln82_8

]]></Node>
<StgValue><ssdm name="buf_48_addr_1"/></StgValue>
</operation>

<operation id="1192" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.1:4 %buf_49_addr_1 = getelementptr i8 %val_buf0_8, i64 0, i64 %zext_ln82_8

]]></Node>
<StgValue><ssdm name="buf_49_addr_1"/></StgValue>
</operation>

<operation id="1193" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.1:5 %buf_50_addr_1 = getelementptr i8 %val_buf0_9, i64 0, i64 %zext_ln82_8

]]></Node>
<StgValue><ssdm name="buf_50_addr_1"/></StgValue>
</operation>

<operation id="1194" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.1:6 %buf_51_addr_1 = getelementptr i8 %val_buf0_10, i64 0, i64 %zext_ln82_8

]]></Node>
<StgValue><ssdm name="buf_51_addr_1"/></StgValue>
</operation>

<operation id="1195" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.1:7 %buf_52_addr_1 = getelementptr i8 %val_buf0_11, i64 0, i64 %zext_ln82_8

]]></Node>
<StgValue><ssdm name="buf_52_addr_1"/></StgValue>
</operation>

<operation id="1196" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.1:8 %buf_53_addr_1 = getelementptr i8 %val_buf0_12, i64 0, i64 %zext_ln82_8

]]></Node>
<StgValue><ssdm name="buf_53_addr_1"/></StgValue>
</operation>

<operation id="1197" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.1:9 %buf_54_addr_1 = getelementptr i8 %val_buf0_13, i64 0, i64 %zext_ln82_8

]]></Node>
<StgValue><ssdm name="buf_54_addr_1"/></StgValue>
</operation>

<operation id="1198" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.1:10 %buf_55_addr_1 = getelementptr i8 %val_buf0_14, i64 0, i64 %zext_ln82_8

]]></Node>
<StgValue><ssdm name="buf_55_addr_1"/></StgValue>
</operation>

<operation id="1199" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="3" op_0_bw="16">
<![CDATA[
if.then.i582.1:11 %trunc_ln82_8 = trunc i16 %val_size0_3_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln82_8"/></StgValue>
</operation>

<operation id="1200" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i582.1:12 %switch_ln82 = switch i3 %trunc_ln82_8, void %arrayidx.i581856.1.case.0, i3 6, void %arrayidx.i581856.1.case.7, i3 0, void %arrayidx.i581856.1.case.1, i3 1, void %arrayidx.i581856.1.case.2, i3 2, void %arrayidx.i581856.1.case.3, i3 3, void %arrayidx.i581856.1.case.4, i3 4, void %arrayidx.i581856.1.case.5, i3 5, void %arrayidx.i581856.1.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1201" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_8" val="1"/>
<literal name="trunc_ln82_8" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i581856.1.case.6:0 %store_ln82 = store i8 0, i12 %buf_54_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1202" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_8" val="1"/>
<literal name="trunc_ln82_8" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.1.case.6:1 %br_ln82 = br void %arrayidx.i581856.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1203" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_8" val="1"/>
<literal name="trunc_ln82_8" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i581856.1.case.5:0 %store_ln82 = store i8 0, i12 %buf_53_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1204" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_8" val="1"/>
<literal name="trunc_ln82_8" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.1.case.5:1 %br_ln82 = br void %arrayidx.i581856.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1205" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_8" val="1"/>
<literal name="trunc_ln82_8" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i581856.1.case.4:0 %store_ln82 = store i8 0, i12 %buf_52_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1206" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_8" val="1"/>
<literal name="trunc_ln82_8" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.1.case.4:1 %br_ln82 = br void %arrayidx.i581856.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1207" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_8" val="1"/>
<literal name="trunc_ln82_8" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i581856.1.case.3:0 %store_ln82 = store i8 0, i12 %buf_51_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1208" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_8" val="1"/>
<literal name="trunc_ln82_8" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.1.case.3:1 %br_ln82 = br void %arrayidx.i581856.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1209" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_8" val="1"/>
<literal name="trunc_ln82_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i581856.1.case.2:0 %store_ln82 = store i8 0, i12 %buf_50_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1210" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_8" val="1"/>
<literal name="trunc_ln82_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.1.case.2:1 %br_ln82 = br void %arrayidx.i581856.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1211" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_8" val="1"/>
<literal name="trunc_ln82_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i581856.1.case.1:0 %store_ln82 = store i8 0, i12 %buf_49_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1212" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_8" val="1"/>
<literal name="trunc_ln82_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.1.case.1:1 %br_ln82 = br void %arrayidx.i581856.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1213" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_8" val="1"/>
<literal name="trunc_ln82_8" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i581856.1.case.7:0 %store_ln82 = store i8 0, i12 %buf_55_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1214" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_8" val="1"/>
<literal name="trunc_ln82_8" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.1.case.7:1 %br_ln82 = br void %arrayidx.i581856.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1215" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_8" val="1"/>
<literal name="trunc_ln82_8" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i581856.1.case.0:0 %store_ln82 = store i8 0, i12 %buf_48_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1216" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_8" val="1"/>
<literal name="trunc_ln82_8" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.1.case.0:1 %br_ln82 = br void %arrayidx.i581856.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1217" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.1.exit:0 %br_ln82 = br void %if.end.i583.1

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1218" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i583.1:0 %icmp_ln81_9 = icmp_sgt  i16 %padding_size_1, i16 2

]]></Node>
<StgValue><ssdm name="icmp_ln81_9"/></StgValue>
</operation>

<operation id="1219" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i583.1:1 %br_ln81 = br i1 %icmp_ln81_9, void %if.end.i583.2, void %if.then.i582.2

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="1220" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.then.i582.2:0 %add_ln82_7 = add i15 %trunc_ln171_8_loc_load, i15 2

]]></Node>
<StgValue><ssdm name="add_ln82_7"/></StgValue>
</operation>

<operation id="1221" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i582.2:1 %lshr_ln82_9 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_7, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln82_9"/></StgValue>
</operation>

<operation id="1222" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="64" op_0_bw="12">
<![CDATA[
if.then.i582.2:2 %zext_ln82_9 = zext i12 %lshr_ln82_9

]]></Node>
<StgValue><ssdm name="zext_ln82_9"/></StgValue>
</operation>

<operation id="1223" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.2:3 %buf_48_addr_2 = getelementptr i8 %val_buf0, i64 0, i64 %zext_ln82_9

]]></Node>
<StgValue><ssdm name="buf_48_addr_2"/></StgValue>
</operation>

<operation id="1224" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.2:4 %buf_49_addr_2 = getelementptr i8 %val_buf0_8, i64 0, i64 %zext_ln82_9

]]></Node>
<StgValue><ssdm name="buf_49_addr_2"/></StgValue>
</operation>

<operation id="1225" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.2:5 %buf_50_addr_2 = getelementptr i8 %val_buf0_9, i64 0, i64 %zext_ln82_9

]]></Node>
<StgValue><ssdm name="buf_50_addr_2"/></StgValue>
</operation>

<operation id="1226" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.2:6 %buf_51_addr_2 = getelementptr i8 %val_buf0_10, i64 0, i64 %zext_ln82_9

]]></Node>
<StgValue><ssdm name="buf_51_addr_2"/></StgValue>
</operation>

<operation id="1227" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.2:7 %buf_52_addr_2 = getelementptr i8 %val_buf0_11, i64 0, i64 %zext_ln82_9

]]></Node>
<StgValue><ssdm name="buf_52_addr_2"/></StgValue>
</operation>

<operation id="1228" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.2:8 %buf_53_addr_2 = getelementptr i8 %val_buf0_12, i64 0, i64 %zext_ln82_9

]]></Node>
<StgValue><ssdm name="buf_53_addr_2"/></StgValue>
</operation>

<operation id="1229" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.2:9 %buf_54_addr_2 = getelementptr i8 %val_buf0_13, i64 0, i64 %zext_ln82_9

]]></Node>
<StgValue><ssdm name="buf_54_addr_2"/></StgValue>
</operation>

<operation id="1230" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.2:10 %buf_55_addr_2 = getelementptr i8 %val_buf0_14, i64 0, i64 %zext_ln82_9

]]></Node>
<StgValue><ssdm name="buf_55_addr_2"/></StgValue>
</operation>

<operation id="1231" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="3" op_0_bw="16">
<![CDATA[
if.then.i582.2:11 %trunc_ln82_9 = trunc i16 %val_size0_3_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln82_9"/></StgValue>
</operation>

<operation id="1232" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i582.2:12 %switch_ln82 = switch i3 %trunc_ln82_9, void %arrayidx.i581856.2.case.1, i3 6, void %arrayidx.i581856.2.case.0, i3 5, void %arrayidx.i581856.2.case.7, i3 0, void %arrayidx.i581856.2.case.2, i3 1, void %arrayidx.i581856.2.case.3, i3 2, void %arrayidx.i581856.2.case.4, i3 3, void %arrayidx.i581856.2.case.5, i3 4, void %arrayidx.i581856.2.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1233" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_9" val="1"/>
<literal name="trunc_ln82_9" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i581856.2.case.6:0 %store_ln82 = store i8 0, i12 %buf_54_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1234" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_9" val="1"/>
<literal name="trunc_ln82_9" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.2.case.6:1 %br_ln82 = br void %arrayidx.i581856.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1235" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_9" val="1"/>
<literal name="trunc_ln82_9" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i581856.2.case.5:0 %store_ln82 = store i8 0, i12 %buf_53_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1236" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_9" val="1"/>
<literal name="trunc_ln82_9" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.2.case.5:1 %br_ln82 = br void %arrayidx.i581856.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1237" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_9" val="1"/>
<literal name="trunc_ln82_9" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i581856.2.case.4:0 %store_ln82 = store i8 0, i12 %buf_52_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1238" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_9" val="1"/>
<literal name="trunc_ln82_9" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.2.case.4:1 %br_ln82 = br void %arrayidx.i581856.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1239" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_9" val="1"/>
<literal name="trunc_ln82_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i581856.2.case.3:0 %store_ln82 = store i8 0, i12 %buf_51_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1240" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_9" val="1"/>
<literal name="trunc_ln82_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.2.case.3:1 %br_ln82 = br void %arrayidx.i581856.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1241" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_9" val="1"/>
<literal name="trunc_ln82_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i581856.2.case.2:0 %store_ln82 = store i8 0, i12 %buf_50_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1242" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_9" val="1"/>
<literal name="trunc_ln82_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.2.case.2:1 %br_ln82 = br void %arrayidx.i581856.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1243" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_9" val="1"/>
<literal name="trunc_ln82_9" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i581856.2.case.7:0 %store_ln82 = store i8 0, i12 %buf_55_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1244" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_9" val="1"/>
<literal name="trunc_ln82_9" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.2.case.7:1 %br_ln82 = br void %arrayidx.i581856.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1245" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_9" val="1"/>
<literal name="trunc_ln82_9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i581856.2.case.0:0 %store_ln82 = store i8 0, i12 %buf_48_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1246" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_9" val="1"/>
<literal name="trunc_ln82_9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.2.case.0:1 %br_ln82 = br void %arrayidx.i581856.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1247" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_9" val="1"/>
<literal name="trunc_ln82_9" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i581856.2.case.1:0 %store_ln82 = store i8 0, i12 %buf_49_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1248" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_9" val="1"/>
<literal name="trunc_ln82_9" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.2.case.1:1 %br_ln82 = br void %arrayidx.i581856.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1249" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.2.exit:0 %br_ln82 = br void %if.end.i583.2

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1250" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i583.2:0 %tmp_19 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %padding_size_1, i32 2, i32 15

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1251" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
if.end.i583.2:1 %icmp_ln81_10 = icmp_sgt  i14 %tmp_19, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_10"/></StgValue>
</operation>

<operation id="1252" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i583.2:2 %br_ln81 = br i1 %icmp_ln81_10, void %if.end.i583.3, void %if.then.i582.3

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="1253" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.then.i582.3:0 %add_ln82_8 = add i15 %trunc_ln171_8_loc_load, i15 3

]]></Node>
<StgValue><ssdm name="add_ln82_8"/></StgValue>
</operation>

<operation id="1254" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i582.3:1 %lshr_ln82_s = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_8, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln82_s"/></StgValue>
</operation>

<operation id="1255" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="64" op_0_bw="12">
<![CDATA[
if.then.i582.3:2 %zext_ln82_10 = zext i12 %lshr_ln82_s

]]></Node>
<StgValue><ssdm name="zext_ln82_10"/></StgValue>
</operation>

<operation id="1256" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.3:3 %buf_48_addr_3 = getelementptr i8 %val_buf0, i64 0, i64 %zext_ln82_10

]]></Node>
<StgValue><ssdm name="buf_48_addr_3"/></StgValue>
</operation>

<operation id="1257" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.3:4 %buf_49_addr_3 = getelementptr i8 %val_buf0_8, i64 0, i64 %zext_ln82_10

]]></Node>
<StgValue><ssdm name="buf_49_addr_3"/></StgValue>
</operation>

<operation id="1258" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.3:5 %buf_50_addr_3 = getelementptr i8 %val_buf0_9, i64 0, i64 %zext_ln82_10

]]></Node>
<StgValue><ssdm name="buf_50_addr_3"/></StgValue>
</operation>

<operation id="1259" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.3:6 %buf_51_addr_3 = getelementptr i8 %val_buf0_10, i64 0, i64 %zext_ln82_10

]]></Node>
<StgValue><ssdm name="buf_51_addr_3"/></StgValue>
</operation>

<operation id="1260" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.3:7 %buf_52_addr_3 = getelementptr i8 %val_buf0_11, i64 0, i64 %zext_ln82_10

]]></Node>
<StgValue><ssdm name="buf_52_addr_3"/></StgValue>
</operation>

<operation id="1261" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.3:8 %buf_53_addr_3 = getelementptr i8 %val_buf0_12, i64 0, i64 %zext_ln82_10

]]></Node>
<StgValue><ssdm name="buf_53_addr_3"/></StgValue>
</operation>

<operation id="1262" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.3:9 %buf_54_addr_3 = getelementptr i8 %val_buf0_13, i64 0, i64 %zext_ln82_10

]]></Node>
<StgValue><ssdm name="buf_54_addr_3"/></StgValue>
</operation>

<operation id="1263" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.3:10 %buf_55_addr_3 = getelementptr i8 %val_buf0_14, i64 0, i64 %zext_ln82_10

]]></Node>
<StgValue><ssdm name="buf_55_addr_3"/></StgValue>
</operation>

<operation id="1264" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="3" op_0_bw="16">
<![CDATA[
if.then.i582.3:11 %trunc_ln82_10 = trunc i16 %val_size0_3_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln82_10"/></StgValue>
</operation>

<operation id="1265" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i582.3:12 %switch_ln82 = switch i3 %trunc_ln82_10, void %arrayidx.i581856.3.case.2, i3 5, void %arrayidx.i581856.3.case.0, i3 6, void %arrayidx.i581856.3.case.1, i3 4, void %arrayidx.i581856.3.case.7, i3 0, void %arrayidx.i581856.3.case.3, i3 1, void %arrayidx.i581856.3.case.4, i3 2, void %arrayidx.i581856.3.case.5, i3 3, void %arrayidx.i581856.3.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1266" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_10" val="1"/>
<literal name="trunc_ln82_10" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i581856.3.case.6:0 %store_ln82 = store i8 0, i12 %buf_54_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1267" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_10" val="1"/>
<literal name="trunc_ln82_10" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.3.case.6:1 %br_ln82 = br void %arrayidx.i581856.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1268" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_10" val="1"/>
<literal name="trunc_ln82_10" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i581856.3.case.5:0 %store_ln82 = store i8 0, i12 %buf_53_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1269" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_10" val="1"/>
<literal name="trunc_ln82_10" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.3.case.5:1 %br_ln82 = br void %arrayidx.i581856.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1270" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_10" val="1"/>
<literal name="trunc_ln82_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i581856.3.case.4:0 %store_ln82 = store i8 0, i12 %buf_52_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1271" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_10" val="1"/>
<literal name="trunc_ln82_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.3.case.4:1 %br_ln82 = br void %arrayidx.i581856.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1272" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_10" val="1"/>
<literal name="trunc_ln82_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i581856.3.case.3:0 %store_ln82 = store i8 0, i12 %buf_51_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1273" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_10" val="1"/>
<literal name="trunc_ln82_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.3.case.3:1 %br_ln82 = br void %arrayidx.i581856.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1274" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_10" val="1"/>
<literal name="trunc_ln82_10" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i581856.3.case.7:0 %store_ln82 = store i8 0, i12 %buf_55_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1275" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_10" val="1"/>
<literal name="trunc_ln82_10" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.3.case.7:1 %br_ln82 = br void %arrayidx.i581856.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1276" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_10" val="1"/>
<literal name="trunc_ln82_10" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i581856.3.case.1:0 %store_ln82 = store i8 0, i12 %buf_49_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1277" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_10" val="1"/>
<literal name="trunc_ln82_10" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.3.case.1:1 %br_ln82 = br void %arrayidx.i581856.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1278" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_10" val="1"/>
<literal name="trunc_ln82_10" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i581856.3.case.0:0 %store_ln82 = store i8 0, i12 %buf_48_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1279" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_10" val="1"/>
<literal name="trunc_ln82_10" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.3.case.0:1 %br_ln82 = br void %arrayidx.i581856.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1280" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_10" val="1"/>
<literal name="trunc_ln82_10" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i581856.3.case.2:0 %store_ln82 = store i8 0, i12 %buf_50_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1281" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_10" val="1"/>
<literal name="trunc_ln82_10" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.3.case.2:1 %br_ln82 = br void %arrayidx.i581856.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1282" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.3.exit:0 %br_ln82 = br void %if.end.i583.3

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1283" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i583.3:0 %icmp_ln81_11 = icmp_sgt  i16 %padding_size_1, i16 4

]]></Node>
<StgValue><ssdm name="icmp_ln81_11"/></StgValue>
</operation>

<operation id="1284" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i583.3:1 %br_ln81 = br i1 %icmp_ln81_11, void %if.end.i583.4, void %if.then.i582.4

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="1285" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.then.i582.4:0 %add_ln82_9 = add i15 %trunc_ln171_8_loc_load, i15 4

]]></Node>
<StgValue><ssdm name="add_ln82_9"/></StgValue>
</operation>

<operation id="1286" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i582.4:1 %lshr_ln82_10 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_9, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln82_10"/></StgValue>
</operation>

<operation id="1287" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="64" op_0_bw="12">
<![CDATA[
if.then.i582.4:2 %zext_ln82_11 = zext i12 %lshr_ln82_10

]]></Node>
<StgValue><ssdm name="zext_ln82_11"/></StgValue>
</operation>

<operation id="1288" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.4:3 %buf_48_addr_4 = getelementptr i8 %val_buf0, i64 0, i64 %zext_ln82_11

]]></Node>
<StgValue><ssdm name="buf_48_addr_4"/></StgValue>
</operation>

<operation id="1289" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.4:4 %buf_49_addr_4 = getelementptr i8 %val_buf0_8, i64 0, i64 %zext_ln82_11

]]></Node>
<StgValue><ssdm name="buf_49_addr_4"/></StgValue>
</operation>

<operation id="1290" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.4:5 %buf_50_addr_4 = getelementptr i8 %val_buf0_9, i64 0, i64 %zext_ln82_11

]]></Node>
<StgValue><ssdm name="buf_50_addr_4"/></StgValue>
</operation>

<operation id="1291" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.4:6 %buf_51_addr_4 = getelementptr i8 %val_buf0_10, i64 0, i64 %zext_ln82_11

]]></Node>
<StgValue><ssdm name="buf_51_addr_4"/></StgValue>
</operation>

<operation id="1292" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.4:7 %buf_52_addr_4 = getelementptr i8 %val_buf0_11, i64 0, i64 %zext_ln82_11

]]></Node>
<StgValue><ssdm name="buf_52_addr_4"/></StgValue>
</operation>

<operation id="1293" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.4:8 %buf_53_addr_4 = getelementptr i8 %val_buf0_12, i64 0, i64 %zext_ln82_11

]]></Node>
<StgValue><ssdm name="buf_53_addr_4"/></StgValue>
</operation>

<operation id="1294" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.4:9 %buf_54_addr_4 = getelementptr i8 %val_buf0_13, i64 0, i64 %zext_ln82_11

]]></Node>
<StgValue><ssdm name="buf_54_addr_4"/></StgValue>
</operation>

<operation id="1295" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.4:10 %buf_55_addr_4 = getelementptr i8 %val_buf0_14, i64 0, i64 %zext_ln82_11

]]></Node>
<StgValue><ssdm name="buf_55_addr_4"/></StgValue>
</operation>

<operation id="1296" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="3" op_0_bw="16">
<![CDATA[
if.then.i582.4:11 %trunc_ln82_11 = trunc i16 %val_size0_3_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln82_11"/></StgValue>
</operation>

<operation id="1297" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i582.4:12 %switch_ln82 = switch i3 %trunc_ln82_11, void %arrayidx.i581856.4.case.3, i3 4, void %arrayidx.i581856.4.case.0, i3 5, void %arrayidx.i581856.4.case.1, i3 6, void %arrayidx.i581856.4.case.2, i3 3, void %arrayidx.i581856.4.case.7, i3 0, void %arrayidx.i581856.4.case.4, i3 1, void %arrayidx.i581856.4.case.5, i3 2, void %arrayidx.i581856.4.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1298" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_11" val="1"/>
<literal name="trunc_ln82_11" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i581856.4.case.6:0 %store_ln82 = store i8 0, i12 %buf_54_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1299" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_11" val="1"/>
<literal name="trunc_ln82_11" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.4.case.6:1 %br_ln82 = br void %arrayidx.i581856.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1300" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_11" val="1"/>
<literal name="trunc_ln82_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i581856.4.case.5:0 %store_ln82 = store i8 0, i12 %buf_53_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1301" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_11" val="1"/>
<literal name="trunc_ln82_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.4.case.5:1 %br_ln82 = br void %arrayidx.i581856.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1302" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_11" val="1"/>
<literal name="trunc_ln82_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i581856.4.case.4:0 %store_ln82 = store i8 0, i12 %buf_52_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1303" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_11" val="1"/>
<literal name="trunc_ln82_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.4.case.4:1 %br_ln82 = br void %arrayidx.i581856.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1304" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_11" val="1"/>
<literal name="trunc_ln82_11" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i581856.4.case.7:0 %store_ln82 = store i8 0, i12 %buf_55_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1305" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_11" val="1"/>
<literal name="trunc_ln82_11" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.4.case.7:1 %br_ln82 = br void %arrayidx.i581856.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1306" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_11" val="1"/>
<literal name="trunc_ln82_11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i581856.4.case.2:0 %store_ln82 = store i8 0, i12 %buf_50_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1307" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_11" val="1"/>
<literal name="trunc_ln82_11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.4.case.2:1 %br_ln82 = br void %arrayidx.i581856.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1308" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_11" val="1"/>
<literal name="trunc_ln82_11" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i581856.4.case.1:0 %store_ln82 = store i8 0, i12 %buf_49_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1309" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_11" val="1"/>
<literal name="trunc_ln82_11" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.4.case.1:1 %br_ln82 = br void %arrayidx.i581856.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1310" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_11" val="1"/>
<literal name="trunc_ln82_11" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i581856.4.case.0:0 %store_ln82 = store i8 0, i12 %buf_48_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1311" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_11" val="1"/>
<literal name="trunc_ln82_11" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.4.case.0:1 %br_ln82 = br void %arrayidx.i581856.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1312" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_11" val="1"/>
<literal name="trunc_ln82_11" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i581856.4.case.3:0 %store_ln82 = store i8 0, i12 %buf_51_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1313" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_11" val="1"/>
<literal name="trunc_ln82_11" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.4.case.3:1 %br_ln82 = br void %arrayidx.i581856.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1314" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.4.exit:0 %br_ln82 = br void %if.end.i583.4

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1315" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i583.4:0 %icmp_ln81_12 = icmp_sgt  i16 %padding_size_1, i16 5

]]></Node>
<StgValue><ssdm name="icmp_ln81_12"/></StgValue>
</operation>

<operation id="1316" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i583.4:1 %br_ln81 = br i1 %icmp_ln81_12, void %if.end.i583.5, void %if.then.i582.5

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="1317" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.then.i582.5:0 %add_ln82_10 = add i15 %trunc_ln171_8_loc_load, i15 5

]]></Node>
<StgValue><ssdm name="add_ln82_10"/></StgValue>
</operation>

<operation id="1318" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i582.5:1 %lshr_ln82_11 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_10, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln82_11"/></StgValue>
</operation>

<operation id="1319" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="64" op_0_bw="12">
<![CDATA[
if.then.i582.5:2 %zext_ln82_12 = zext i12 %lshr_ln82_11

]]></Node>
<StgValue><ssdm name="zext_ln82_12"/></StgValue>
</operation>

<operation id="1320" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.5:3 %buf_48_addr_5 = getelementptr i8 %val_buf0, i64 0, i64 %zext_ln82_12

]]></Node>
<StgValue><ssdm name="buf_48_addr_5"/></StgValue>
</operation>

<operation id="1321" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.5:4 %buf_49_addr_5 = getelementptr i8 %val_buf0_8, i64 0, i64 %zext_ln82_12

]]></Node>
<StgValue><ssdm name="buf_49_addr_5"/></StgValue>
</operation>

<operation id="1322" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.5:5 %buf_50_addr_5 = getelementptr i8 %val_buf0_9, i64 0, i64 %zext_ln82_12

]]></Node>
<StgValue><ssdm name="buf_50_addr_5"/></StgValue>
</operation>

<operation id="1323" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.5:6 %buf_51_addr_5 = getelementptr i8 %val_buf0_10, i64 0, i64 %zext_ln82_12

]]></Node>
<StgValue><ssdm name="buf_51_addr_5"/></StgValue>
</operation>

<operation id="1324" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.5:7 %buf_52_addr_5 = getelementptr i8 %val_buf0_11, i64 0, i64 %zext_ln82_12

]]></Node>
<StgValue><ssdm name="buf_52_addr_5"/></StgValue>
</operation>

<operation id="1325" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.5:8 %buf_53_addr_5 = getelementptr i8 %val_buf0_12, i64 0, i64 %zext_ln82_12

]]></Node>
<StgValue><ssdm name="buf_53_addr_5"/></StgValue>
</operation>

<operation id="1326" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.5:9 %buf_54_addr_5 = getelementptr i8 %val_buf0_13, i64 0, i64 %zext_ln82_12

]]></Node>
<StgValue><ssdm name="buf_54_addr_5"/></StgValue>
</operation>

<operation id="1327" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.5:10 %buf_55_addr_5 = getelementptr i8 %val_buf0_14, i64 0, i64 %zext_ln82_12

]]></Node>
<StgValue><ssdm name="buf_55_addr_5"/></StgValue>
</operation>

<operation id="1328" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="3" op_0_bw="16">
<![CDATA[
if.then.i582.5:11 %trunc_ln82_12 = trunc i16 %val_size0_3_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln82_12"/></StgValue>
</operation>

<operation id="1329" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i582.5:12 %switch_ln82 = switch i3 %trunc_ln82_12, void %arrayidx.i581856.5.case.4, i3 3, void %arrayidx.i581856.5.case.0, i3 4, void %arrayidx.i581856.5.case.1, i3 5, void %arrayidx.i581856.5.case.2, i3 6, void %arrayidx.i581856.5.case.3, i3 2, void %arrayidx.i581856.5.case.7, i3 0, void %arrayidx.i581856.5.case.5, i3 1, void %arrayidx.i581856.5.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1330" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_12" val="1"/>
<literal name="trunc_ln82_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i581856.5.case.6:0 %store_ln82 = store i8 0, i12 %buf_54_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1331" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_12" val="1"/>
<literal name="trunc_ln82_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.5.case.6:1 %br_ln82 = br void %arrayidx.i581856.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1332" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_12" val="1"/>
<literal name="trunc_ln82_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i581856.5.case.5:0 %store_ln82 = store i8 0, i12 %buf_53_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1333" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_12" val="1"/>
<literal name="trunc_ln82_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.5.case.5:1 %br_ln82 = br void %arrayidx.i581856.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1334" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_12" val="1"/>
<literal name="trunc_ln82_12" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i581856.5.case.7:0 %store_ln82 = store i8 0, i12 %buf_55_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1335" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_12" val="1"/>
<literal name="trunc_ln82_12" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.5.case.7:1 %br_ln82 = br void %arrayidx.i581856.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1336" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_12" val="1"/>
<literal name="trunc_ln82_12" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i581856.5.case.3:0 %store_ln82 = store i8 0, i12 %buf_51_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1337" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_12" val="1"/>
<literal name="trunc_ln82_12" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.5.case.3:1 %br_ln82 = br void %arrayidx.i581856.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1338" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_12" val="1"/>
<literal name="trunc_ln82_12" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i581856.5.case.2:0 %store_ln82 = store i8 0, i12 %buf_50_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1339" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_12" val="1"/>
<literal name="trunc_ln82_12" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.5.case.2:1 %br_ln82 = br void %arrayidx.i581856.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1340" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_12" val="1"/>
<literal name="trunc_ln82_12" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i581856.5.case.1:0 %store_ln82 = store i8 0, i12 %buf_49_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1341" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_12" val="1"/>
<literal name="trunc_ln82_12" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.5.case.1:1 %br_ln82 = br void %arrayidx.i581856.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1342" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_12" val="1"/>
<literal name="trunc_ln82_12" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i581856.5.case.0:0 %store_ln82 = store i8 0, i12 %buf_48_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1343" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_12" val="1"/>
<literal name="trunc_ln82_12" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.5.case.0:1 %br_ln82 = br void %arrayidx.i581856.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1344" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_12" val="1"/>
<literal name="trunc_ln82_12" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i581856.5.case.4:0 %store_ln82 = store i8 0, i12 %buf_52_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1345" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_12" val="1"/>
<literal name="trunc_ln82_12" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.5.case.4:1 %br_ln82 = br void %arrayidx.i581856.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1346" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.5.exit:0 %br_ln82 = br void %if.end.i583.5

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1347" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i583.5:0 %icmp_ln81_13 = icmp_sgt  i16 %padding_size_1, i16 6

]]></Node>
<StgValue><ssdm name="icmp_ln81_13"/></StgValue>
</operation>

<operation id="1348" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i583.5:1 %br_ln81 = br i1 %icmp_ln81_13, void %if.end.i583.6, void %if.then.i582.6

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="1349" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.then.i582.6:0 %add_ln82_11 = add i15 %trunc_ln171_8_loc_load, i15 6

]]></Node>
<StgValue><ssdm name="add_ln82_11"/></StgValue>
</operation>

<operation id="1350" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i582.6:1 %lshr_ln82_12 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_11, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln82_12"/></StgValue>
</operation>

<operation id="1351" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="64" op_0_bw="12">
<![CDATA[
if.then.i582.6:2 %zext_ln82_13 = zext i12 %lshr_ln82_12

]]></Node>
<StgValue><ssdm name="zext_ln82_13"/></StgValue>
</operation>

<operation id="1352" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.6:3 %buf_48_addr_6 = getelementptr i8 %val_buf0, i64 0, i64 %zext_ln82_13

]]></Node>
<StgValue><ssdm name="buf_48_addr_6"/></StgValue>
</operation>

<operation id="1353" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.6:4 %buf_49_addr_6 = getelementptr i8 %val_buf0_8, i64 0, i64 %zext_ln82_13

]]></Node>
<StgValue><ssdm name="buf_49_addr_6"/></StgValue>
</operation>

<operation id="1354" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.6:5 %buf_50_addr_6 = getelementptr i8 %val_buf0_9, i64 0, i64 %zext_ln82_13

]]></Node>
<StgValue><ssdm name="buf_50_addr_6"/></StgValue>
</operation>

<operation id="1355" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.6:6 %buf_51_addr_6 = getelementptr i8 %val_buf0_10, i64 0, i64 %zext_ln82_13

]]></Node>
<StgValue><ssdm name="buf_51_addr_6"/></StgValue>
</operation>

<operation id="1356" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.6:7 %buf_52_addr_6 = getelementptr i8 %val_buf0_11, i64 0, i64 %zext_ln82_13

]]></Node>
<StgValue><ssdm name="buf_52_addr_6"/></StgValue>
</operation>

<operation id="1357" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.6:8 %buf_53_addr_6 = getelementptr i8 %val_buf0_12, i64 0, i64 %zext_ln82_13

]]></Node>
<StgValue><ssdm name="buf_53_addr_6"/></StgValue>
</operation>

<operation id="1358" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.6:9 %buf_54_addr_6 = getelementptr i8 %val_buf0_13, i64 0, i64 %zext_ln82_13

]]></Node>
<StgValue><ssdm name="buf_54_addr_6"/></StgValue>
</operation>

<operation id="1359" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i582.6:10 %buf_55_addr_6 = getelementptr i8 %val_buf0_14, i64 0, i64 %zext_ln82_13

]]></Node>
<StgValue><ssdm name="buf_55_addr_6"/></StgValue>
</operation>

<operation id="1360" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="3" op_0_bw="16">
<![CDATA[
if.then.i582.6:11 %trunc_ln82_13 = trunc i16 %val_size0_3_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln82_13"/></StgValue>
</operation>

<operation id="1361" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i582.6:12 %switch_ln82 = switch i3 %trunc_ln82_13, void %arrayidx.i581856.6.case.5, i3 2, void %arrayidx.i581856.6.case.0, i3 3, void %arrayidx.i581856.6.case.1, i3 4, void %arrayidx.i581856.6.case.2, i3 5, void %arrayidx.i581856.6.case.3, i3 6, void %arrayidx.i581856.6.case.4, i3 1, void %arrayidx.i581856.6.case.7, i3 0, void %arrayidx.i581856.6.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1362" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_13" val="1"/>
<literal name="trunc_ln82_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i581856.6.case.6:0 %store_ln82 = store i8 0, i12 %buf_54_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1363" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_13" val="1"/>
<literal name="trunc_ln82_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.6.case.6:1 %br_ln82 = br void %arrayidx.i581856.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1364" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_13" val="1"/>
<literal name="trunc_ln82_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i581856.6.case.7:0 %store_ln82 = store i8 0, i12 %buf_55_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1365" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_13" val="1"/>
<literal name="trunc_ln82_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.6.case.7:1 %br_ln82 = br void %arrayidx.i581856.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1366" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_13" val="1"/>
<literal name="trunc_ln82_13" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i581856.6.case.4:0 %store_ln82 = store i8 0, i12 %buf_52_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1367" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_13" val="1"/>
<literal name="trunc_ln82_13" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.6.case.4:1 %br_ln82 = br void %arrayidx.i581856.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1368" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_13" val="1"/>
<literal name="trunc_ln82_13" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i581856.6.case.3:0 %store_ln82 = store i8 0, i12 %buf_51_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1369" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_13" val="1"/>
<literal name="trunc_ln82_13" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.6.case.3:1 %br_ln82 = br void %arrayidx.i581856.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1370" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_13" val="1"/>
<literal name="trunc_ln82_13" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i581856.6.case.2:0 %store_ln82 = store i8 0, i12 %buf_50_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1371" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_13" val="1"/>
<literal name="trunc_ln82_13" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.6.case.2:1 %br_ln82 = br void %arrayidx.i581856.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1372" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_13" val="1"/>
<literal name="trunc_ln82_13" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i581856.6.case.1:0 %store_ln82 = store i8 0, i12 %buf_49_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1373" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_13" val="1"/>
<literal name="trunc_ln82_13" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.6.case.1:1 %br_ln82 = br void %arrayidx.i581856.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1374" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_13" val="1"/>
<literal name="trunc_ln82_13" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i581856.6.case.0:0 %store_ln82 = store i8 0, i12 %buf_48_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1375" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_13" val="1"/>
<literal name="trunc_ln82_13" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.6.case.0:1 %br_ln82 = br void %arrayidx.i581856.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1376" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_13" val="1"/>
<literal name="trunc_ln82_13" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i581856.6.case.5:0 %store_ln82 = store i8 0, i12 %buf_53_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1377" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_13" val="1"/>
<literal name="trunc_ln82_13" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.6.case.5:1 %br_ln82 = br void %arrayidx.i581856.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1378" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i581856.6.exit:0 %br_ln82 = br void %if.end.i583.6

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1379" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="17" op_0_bw="16">
<![CDATA[
if.end.i583.6:0 %sext_ln75_2 = sext i16 %size1_9

]]></Node>
<StgValue><ssdm name="sext_ln75_2"/></StgValue>
</operation>

<operation id="1380" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.end.i583.6:1 %add_ln75_2 = add i17 %sext_ln75_2, i17 7

]]></Node>
<StgValue><ssdm name="add_ln75_2"/></StgValue>
</operation>

<operation id="1381" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i583.6:2 %add_ln75_14 = add i16 %size1_9, i16 7

]]></Node>
<StgValue><ssdm name="add_ln75_14"/></StgValue>
</operation>

<operation id="1382" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
if.end.i583.6:3 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln75_2, i32 16

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1383" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i583.6:4 %sub_ln75_6 = sub i16 65529, i16 %size1_9

]]></Node>
<StgValue><ssdm name="sub_ln75_6"/></StgValue>
</operation>

<operation id="1384" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i583.6:5 %trunc_ln75_7 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln75_6, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln75_7"/></StgValue>
</operation>

<operation id="1385" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.end.i583.6:6 %sub_ln75_7 = sub i13 0, i13 %trunc_ln75_7

]]></Node>
<StgValue><ssdm name="sub_ln75_7"/></StgValue>
</operation>

<operation id="1386" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i583.6:7 %tmp_1 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %add_ln75_14, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1387" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
if.end.i583.6:8 %select_ln75_2 = select i1 %tmp_20, i13 %sub_ln75_7, i13 %tmp_1

]]></Node>
<StgValue><ssdm name="select_ln75_2"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1388" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
if.end.i583.6:9 %size1_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i13.i3, i13 %select_ln75_2, i3 0

]]></Node>
<StgValue><ssdm name="size1_8"/></StgValue>
</operation>

<operation id="1389" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i583.6:10 %padding_size_2 = sub i16 %size1_8, i16 %size1_9

]]></Node>
<StgValue><ssdm name="padding_size_2"/></StgValue>
</operation>

<operation id="1390" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i583.6:11 %icmp_ln81_14 = icmp_sgt  i16 %padding_size_2, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_14"/></StgValue>
</operation>

<operation id="1391" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i583.6:12 %br_ln81 = br i1 %icmp_ln81_14, void %if.end.i609, void %if.then.i608

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1392" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i608:0 %lshr_ln82_13 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %size1_9, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln82_13"/></StgValue>
</operation>

<operation id="1393" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="64" op_0_bw="10">
<![CDATA[
if.then.i608:1 %zext_ln82_14 = zext i10 %lshr_ln82_13

]]></Node>
<StgValue><ssdm name="zext_ln82_14"/></StgValue>
</operation>

<operation id="1394" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608:2 %buf_8_addr_4 = getelementptr i8 %dst_buf1, i64 0, i64 %zext_ln82_14

]]></Node>
<StgValue><ssdm name="buf_8_addr_4"/></StgValue>
</operation>

<operation id="1395" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608:3 %buf_9_addr_4 = getelementptr i8 %dst_buf1_8, i64 0, i64 %zext_ln82_14

]]></Node>
<StgValue><ssdm name="buf_9_addr_4"/></StgValue>
</operation>

<operation id="1396" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608:4 %buf_10_addr_4 = getelementptr i8 %dst_buf1_9, i64 0, i64 %zext_ln82_14

]]></Node>
<StgValue><ssdm name="buf_10_addr_4"/></StgValue>
</operation>

<operation id="1397" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608:5 %buf_11_addr_4 = getelementptr i8 %dst_buf1_10, i64 0, i64 %zext_ln82_14

]]></Node>
<StgValue><ssdm name="buf_11_addr_4"/></StgValue>
</operation>

<operation id="1398" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608:6 %buf_12_addr_4 = getelementptr i8 %dst_buf1_11, i64 0, i64 %zext_ln82_14

]]></Node>
<StgValue><ssdm name="buf_12_addr_4"/></StgValue>
</operation>

<operation id="1399" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608:7 %buf_13_addr_4 = getelementptr i8 %dst_buf1_12, i64 0, i64 %zext_ln82_14

]]></Node>
<StgValue><ssdm name="buf_13_addr_4"/></StgValue>
</operation>

<operation id="1400" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608:8 %buf_14_addr_4 = getelementptr i8 %dst_buf1_13, i64 0, i64 %zext_ln82_14

]]></Node>
<StgValue><ssdm name="buf_14_addr_4"/></StgValue>
</operation>

<operation id="1401" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608:9 %buf_15_addr_4 = getelementptr i8 %dst_buf1_14, i64 0, i64 %zext_ln82_14

]]></Node>
<StgValue><ssdm name="buf_15_addr_4"/></StgValue>
</operation>

<operation id="1402" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="3" op_0_bw="16">
<![CDATA[
if.then.i608:10 %trunc_ln82_14 = trunc i16 %size1_9

]]></Node>
<StgValue><ssdm name="trunc_ln82_14"/></StgValue>
</operation>

<operation id="1403" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i608:11 %switch_ln82 = switch i3 %trunc_ln82_14, void %arrayidx.i607855.case.7, i3 0, void %arrayidx.i607855.case.0, i3 1, void %arrayidx.i607855.case.1, i3 2, void %arrayidx.i607855.case.2, i3 3, void %arrayidx.i607855.case.3, i3 4, void %arrayidx.i607855.case.4, i3 5, void %arrayidx.i607855.case.5, i3 6, void %arrayidx.i607855.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>

<operation id="1404" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_14" val="1"/>
<literal name="trunc_ln82_14" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i607855.case.6:0 %store_ln82 = store i8 0, i10 %buf_14_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1405" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_14" val="1"/>
<literal name="trunc_ln82_14" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.case.6:1 %br_ln82 = br void %arrayidx.i607855.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1406" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_14" val="1"/>
<literal name="trunc_ln82_14" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i607855.case.5:0 %store_ln82 = store i8 0, i10 %buf_13_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1407" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_14" val="1"/>
<literal name="trunc_ln82_14" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.case.5:1 %br_ln82 = br void %arrayidx.i607855.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1408" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_14" val="1"/>
<literal name="trunc_ln82_14" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i607855.case.4:0 %store_ln82 = store i8 0, i10 %buf_12_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1409" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_14" val="1"/>
<literal name="trunc_ln82_14" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.case.4:1 %br_ln82 = br void %arrayidx.i607855.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1410" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_14" val="1"/>
<literal name="trunc_ln82_14" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i607855.case.3:0 %store_ln82 = store i8 0, i10 %buf_11_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1411" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_14" val="1"/>
<literal name="trunc_ln82_14" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.case.3:1 %br_ln82 = br void %arrayidx.i607855.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1412" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_14" val="1"/>
<literal name="trunc_ln82_14" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i607855.case.2:0 %store_ln82 = store i8 0, i10 %buf_10_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1413" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_14" val="1"/>
<literal name="trunc_ln82_14" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.case.2:1 %br_ln82 = br void %arrayidx.i607855.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1414" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_14" val="1"/>
<literal name="trunc_ln82_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i607855.case.1:0 %store_ln82 = store i8 0, i10 %buf_9_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1415" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_14" val="1"/>
<literal name="trunc_ln82_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.case.1:1 %br_ln82 = br void %arrayidx.i607855.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1416" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_14" val="1"/>
<literal name="trunc_ln82_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i607855.case.0:0 %store_ln82 = store i8 0, i10 %buf_8_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1417" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_14" val="1"/>
<literal name="trunc_ln82_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.case.0:1 %br_ln82 = br void %arrayidx.i607855.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1418" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_14" val="1"/>
<literal name="trunc_ln82_14" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i607855.case.7:0 %store_ln82 = store i8 0, i10 %buf_15_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1419" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_14" val="1"/>
<literal name="trunc_ln82_14" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.case.7:1 %br_ln82 = br void %arrayidx.i607855.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1420" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.exit:0 %br_ln82 = br void %if.end.i609

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1421" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i609:0 %tmp_21 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %padding_size_2, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1422" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.end.i609:1 %icmp_ln81_15 = icmp_sgt  i15 %tmp_21, i15 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_15"/></StgValue>
</operation>

<operation id="1423" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i609:2 %br_ln81 = br i1 %icmp_ln81_15, void %if.end.i609.1, void %if.then.i608.1

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="1424" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i608.1:0 %add_ln82_12 = add i13 %trunc_ln163_1, i13 1

]]></Node>
<StgValue><ssdm name="add_ln82_12"/></StgValue>
</operation>

<operation id="1425" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i608.1:1 %lshr_ln82_14 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_12, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln82_14"/></StgValue>
</operation>

<operation id="1426" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="10">
<![CDATA[
if.then.i608.1:2 %zext_ln82_15 = zext i10 %lshr_ln82_14

]]></Node>
<StgValue><ssdm name="zext_ln82_15"/></StgValue>
</operation>

<operation id="1427" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.1:3 %buf_8_addr_5 = getelementptr i8 %dst_buf1, i64 0, i64 %zext_ln82_15

]]></Node>
<StgValue><ssdm name="buf_8_addr_5"/></StgValue>
</operation>

<operation id="1428" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.1:4 %buf_9_addr_5 = getelementptr i8 %dst_buf1_8, i64 0, i64 %zext_ln82_15

]]></Node>
<StgValue><ssdm name="buf_9_addr_5"/></StgValue>
</operation>

<operation id="1429" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.1:5 %buf_10_addr_5 = getelementptr i8 %dst_buf1_9, i64 0, i64 %zext_ln82_15

]]></Node>
<StgValue><ssdm name="buf_10_addr_5"/></StgValue>
</operation>

<operation id="1430" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.1:6 %buf_11_addr_5 = getelementptr i8 %dst_buf1_10, i64 0, i64 %zext_ln82_15

]]></Node>
<StgValue><ssdm name="buf_11_addr_5"/></StgValue>
</operation>

<operation id="1431" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.1:7 %buf_12_addr_5 = getelementptr i8 %dst_buf1_11, i64 0, i64 %zext_ln82_15

]]></Node>
<StgValue><ssdm name="buf_12_addr_5"/></StgValue>
</operation>

<operation id="1432" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.1:8 %buf_13_addr_5 = getelementptr i8 %dst_buf1_12, i64 0, i64 %zext_ln82_15

]]></Node>
<StgValue><ssdm name="buf_13_addr_5"/></StgValue>
</operation>

<operation id="1433" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.1:9 %buf_14_addr_5 = getelementptr i8 %dst_buf1_13, i64 0, i64 %zext_ln82_15

]]></Node>
<StgValue><ssdm name="buf_14_addr_5"/></StgValue>
</operation>

<operation id="1434" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.1:10 %buf_15_addr_5 = getelementptr i8 %dst_buf1_14, i64 0, i64 %zext_ln82_15

]]></Node>
<StgValue><ssdm name="buf_15_addr_5"/></StgValue>
</operation>

<operation id="1435" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="3" op_0_bw="16">
<![CDATA[
if.then.i608.1:11 %trunc_ln82_15 = trunc i16 %size1_9

]]></Node>
<StgValue><ssdm name="trunc_ln82_15"/></StgValue>
</operation>

<operation id="1436" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i608.1:12 %switch_ln82 = switch i3 %trunc_ln82_15, void %arrayidx.i607855.1.case.0, i3 6, void %arrayidx.i607855.1.case.7, i3 0, void %arrayidx.i607855.1.case.1, i3 1, void %arrayidx.i607855.1.case.2, i3 2, void %arrayidx.i607855.1.case.3, i3 3, void %arrayidx.i607855.1.case.4, i3 4, void %arrayidx.i607855.1.case.5, i3 5, void %arrayidx.i607855.1.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1437" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_15" val="1"/>
<literal name="trunc_ln82_15" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i607855.1.case.6:0 %store_ln82 = store i8 0, i10 %buf_14_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1438" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_15" val="1"/>
<literal name="trunc_ln82_15" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.1.case.6:1 %br_ln82 = br void %arrayidx.i607855.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1439" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_15" val="1"/>
<literal name="trunc_ln82_15" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i607855.1.case.5:0 %store_ln82 = store i8 0, i10 %buf_13_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1440" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_15" val="1"/>
<literal name="trunc_ln82_15" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.1.case.5:1 %br_ln82 = br void %arrayidx.i607855.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1441" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_15" val="1"/>
<literal name="trunc_ln82_15" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i607855.1.case.4:0 %store_ln82 = store i8 0, i10 %buf_12_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1442" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_15" val="1"/>
<literal name="trunc_ln82_15" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.1.case.4:1 %br_ln82 = br void %arrayidx.i607855.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1443" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_15" val="1"/>
<literal name="trunc_ln82_15" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i607855.1.case.3:0 %store_ln82 = store i8 0, i10 %buf_11_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1444" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_15" val="1"/>
<literal name="trunc_ln82_15" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.1.case.3:1 %br_ln82 = br void %arrayidx.i607855.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1445" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_15" val="1"/>
<literal name="trunc_ln82_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i607855.1.case.2:0 %store_ln82 = store i8 0, i10 %buf_10_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1446" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_15" val="1"/>
<literal name="trunc_ln82_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.1.case.2:1 %br_ln82 = br void %arrayidx.i607855.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1447" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_15" val="1"/>
<literal name="trunc_ln82_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i607855.1.case.1:0 %store_ln82 = store i8 0, i10 %buf_9_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1448" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_15" val="1"/>
<literal name="trunc_ln82_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.1.case.1:1 %br_ln82 = br void %arrayidx.i607855.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1449" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_15" val="1"/>
<literal name="trunc_ln82_15" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i607855.1.case.7:0 %store_ln82 = store i8 0, i10 %buf_15_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1450" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_15" val="1"/>
<literal name="trunc_ln82_15" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.1.case.7:1 %br_ln82 = br void %arrayidx.i607855.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1451" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_15" val="1"/>
<literal name="trunc_ln82_15" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i607855.1.case.0:0 %store_ln82 = store i8 0, i10 %buf_8_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1452" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_15" val="1"/>
<literal name="trunc_ln82_15" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.1.case.0:1 %br_ln82 = br void %arrayidx.i607855.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1453" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.1.exit:0 %br_ln82 = br void %if.end.i609.1

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1454" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i609.1:0 %icmp_ln81_16 = icmp_sgt  i16 %padding_size_2, i16 2

]]></Node>
<StgValue><ssdm name="icmp_ln81_16"/></StgValue>
</operation>

<operation id="1455" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i609.1:1 %br_ln81 = br i1 %icmp_ln81_16, void %if.end.i609.2, void %if.then.i608.2

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="1456" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i608.2:0 %add_ln82_13 = add i13 %trunc_ln163_1, i13 2

]]></Node>
<StgValue><ssdm name="add_ln82_13"/></StgValue>
</operation>

<operation id="1457" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i608.2:1 %lshr_ln82_15 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_13, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln82_15"/></StgValue>
</operation>

<operation id="1458" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="64" op_0_bw="10">
<![CDATA[
if.then.i608.2:2 %zext_ln82_16 = zext i10 %lshr_ln82_15

]]></Node>
<StgValue><ssdm name="zext_ln82_16"/></StgValue>
</operation>

<operation id="1459" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.2:3 %buf_8_addr_6 = getelementptr i8 %dst_buf1, i64 0, i64 %zext_ln82_16

]]></Node>
<StgValue><ssdm name="buf_8_addr_6"/></StgValue>
</operation>

<operation id="1460" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.2:4 %buf_9_addr_6 = getelementptr i8 %dst_buf1_8, i64 0, i64 %zext_ln82_16

]]></Node>
<StgValue><ssdm name="buf_9_addr_6"/></StgValue>
</operation>

<operation id="1461" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.2:5 %buf_10_addr_6 = getelementptr i8 %dst_buf1_9, i64 0, i64 %zext_ln82_16

]]></Node>
<StgValue><ssdm name="buf_10_addr_6"/></StgValue>
</operation>

<operation id="1462" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.2:6 %buf_11_addr_6 = getelementptr i8 %dst_buf1_10, i64 0, i64 %zext_ln82_16

]]></Node>
<StgValue><ssdm name="buf_11_addr_6"/></StgValue>
</operation>

<operation id="1463" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.2:7 %buf_12_addr_6 = getelementptr i8 %dst_buf1_11, i64 0, i64 %zext_ln82_16

]]></Node>
<StgValue><ssdm name="buf_12_addr_6"/></StgValue>
</operation>

<operation id="1464" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.2:8 %buf_13_addr_6 = getelementptr i8 %dst_buf1_12, i64 0, i64 %zext_ln82_16

]]></Node>
<StgValue><ssdm name="buf_13_addr_6"/></StgValue>
</operation>

<operation id="1465" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.2:9 %buf_14_addr_6 = getelementptr i8 %dst_buf1_13, i64 0, i64 %zext_ln82_16

]]></Node>
<StgValue><ssdm name="buf_14_addr_6"/></StgValue>
</operation>

<operation id="1466" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.2:10 %buf_15_addr_6 = getelementptr i8 %dst_buf1_14, i64 0, i64 %zext_ln82_16

]]></Node>
<StgValue><ssdm name="buf_15_addr_6"/></StgValue>
</operation>

<operation id="1467" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="3" op_0_bw="16">
<![CDATA[
if.then.i608.2:11 %trunc_ln82_16 = trunc i16 %size1_9

]]></Node>
<StgValue><ssdm name="trunc_ln82_16"/></StgValue>
</operation>

<operation id="1468" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i608.2:12 %switch_ln82 = switch i3 %trunc_ln82_16, void %arrayidx.i607855.2.case.1, i3 6, void %arrayidx.i607855.2.case.0, i3 5, void %arrayidx.i607855.2.case.7, i3 0, void %arrayidx.i607855.2.case.2, i3 1, void %arrayidx.i607855.2.case.3, i3 2, void %arrayidx.i607855.2.case.4, i3 3, void %arrayidx.i607855.2.case.5, i3 4, void %arrayidx.i607855.2.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1469" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_16" val="1"/>
<literal name="trunc_ln82_16" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i607855.2.case.6:0 %store_ln82 = store i8 0, i10 %buf_14_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1470" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_16" val="1"/>
<literal name="trunc_ln82_16" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.2.case.6:1 %br_ln82 = br void %arrayidx.i607855.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1471" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_16" val="1"/>
<literal name="trunc_ln82_16" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i607855.2.case.5:0 %store_ln82 = store i8 0, i10 %buf_13_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1472" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_16" val="1"/>
<literal name="trunc_ln82_16" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.2.case.5:1 %br_ln82 = br void %arrayidx.i607855.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1473" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_16" val="1"/>
<literal name="trunc_ln82_16" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i607855.2.case.4:0 %store_ln82 = store i8 0, i10 %buf_12_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1474" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_16" val="1"/>
<literal name="trunc_ln82_16" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.2.case.4:1 %br_ln82 = br void %arrayidx.i607855.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1475" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_16" val="1"/>
<literal name="trunc_ln82_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i607855.2.case.3:0 %store_ln82 = store i8 0, i10 %buf_11_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1476" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_16" val="1"/>
<literal name="trunc_ln82_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.2.case.3:1 %br_ln82 = br void %arrayidx.i607855.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1477" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_16" val="1"/>
<literal name="trunc_ln82_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i607855.2.case.2:0 %store_ln82 = store i8 0, i10 %buf_10_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1478" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_16" val="1"/>
<literal name="trunc_ln82_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.2.case.2:1 %br_ln82 = br void %arrayidx.i607855.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1479" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_16" val="1"/>
<literal name="trunc_ln82_16" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i607855.2.case.7:0 %store_ln82 = store i8 0, i10 %buf_15_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1480" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_16" val="1"/>
<literal name="trunc_ln82_16" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.2.case.7:1 %br_ln82 = br void %arrayidx.i607855.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1481" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_16" val="1"/>
<literal name="trunc_ln82_16" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i607855.2.case.0:0 %store_ln82 = store i8 0, i10 %buf_8_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1482" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_16" val="1"/>
<literal name="trunc_ln82_16" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.2.case.0:1 %br_ln82 = br void %arrayidx.i607855.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1483" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_16" val="1"/>
<literal name="trunc_ln82_16" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i607855.2.case.1:0 %store_ln82 = store i8 0, i10 %buf_9_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1484" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_16" val="1"/>
<literal name="trunc_ln82_16" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.2.case.1:1 %br_ln82 = br void %arrayidx.i607855.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1485" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.2.exit:0 %br_ln82 = br void %if.end.i609.2

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1486" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i609.2:0 %tmp_22 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %padding_size_2, i32 2, i32 15

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1487" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
if.end.i609.2:1 %icmp_ln81_17 = icmp_sgt  i14 %tmp_22, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_17"/></StgValue>
</operation>

<operation id="1488" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i609.2:2 %br_ln81 = br i1 %icmp_ln81_17, void %if.end.i609.3, void %if.then.i608.3

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="1489" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i608.3:0 %add_ln82_14 = add i13 %trunc_ln163_1, i13 3

]]></Node>
<StgValue><ssdm name="add_ln82_14"/></StgValue>
</operation>

<operation id="1490" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i608.3:1 %lshr_ln82_16 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_14, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln82_16"/></StgValue>
</operation>

<operation id="1491" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="64" op_0_bw="10">
<![CDATA[
if.then.i608.3:2 %zext_ln82_17 = zext i10 %lshr_ln82_16

]]></Node>
<StgValue><ssdm name="zext_ln82_17"/></StgValue>
</operation>

<operation id="1492" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.3:3 %buf_8_addr_7 = getelementptr i8 %dst_buf1, i64 0, i64 %zext_ln82_17

]]></Node>
<StgValue><ssdm name="buf_8_addr_7"/></StgValue>
</operation>

<operation id="1493" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.3:4 %buf_9_addr_7 = getelementptr i8 %dst_buf1_8, i64 0, i64 %zext_ln82_17

]]></Node>
<StgValue><ssdm name="buf_9_addr_7"/></StgValue>
</operation>

<operation id="1494" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.3:5 %buf_10_addr_7 = getelementptr i8 %dst_buf1_9, i64 0, i64 %zext_ln82_17

]]></Node>
<StgValue><ssdm name="buf_10_addr_7"/></StgValue>
</operation>

<operation id="1495" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.3:6 %buf_11_addr_7 = getelementptr i8 %dst_buf1_10, i64 0, i64 %zext_ln82_17

]]></Node>
<StgValue><ssdm name="buf_11_addr_7"/></StgValue>
</operation>

<operation id="1496" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.3:7 %buf_12_addr_7 = getelementptr i8 %dst_buf1_11, i64 0, i64 %zext_ln82_17

]]></Node>
<StgValue><ssdm name="buf_12_addr_7"/></StgValue>
</operation>

<operation id="1497" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.3:8 %buf_13_addr_7 = getelementptr i8 %dst_buf1_12, i64 0, i64 %zext_ln82_17

]]></Node>
<StgValue><ssdm name="buf_13_addr_7"/></StgValue>
</operation>

<operation id="1498" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.3:9 %buf_14_addr_7 = getelementptr i8 %dst_buf1_13, i64 0, i64 %zext_ln82_17

]]></Node>
<StgValue><ssdm name="buf_14_addr_7"/></StgValue>
</operation>

<operation id="1499" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.3:10 %buf_15_addr_7 = getelementptr i8 %dst_buf1_14, i64 0, i64 %zext_ln82_17

]]></Node>
<StgValue><ssdm name="buf_15_addr_7"/></StgValue>
</operation>

<operation id="1500" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="3" op_0_bw="16">
<![CDATA[
if.then.i608.3:11 %trunc_ln82_17 = trunc i16 %size1_9

]]></Node>
<StgValue><ssdm name="trunc_ln82_17"/></StgValue>
</operation>

<operation id="1501" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i608.3:12 %switch_ln82 = switch i3 %trunc_ln82_17, void %arrayidx.i607855.3.case.2, i3 5, void %arrayidx.i607855.3.case.0, i3 6, void %arrayidx.i607855.3.case.1, i3 4, void %arrayidx.i607855.3.case.7, i3 0, void %arrayidx.i607855.3.case.3, i3 1, void %arrayidx.i607855.3.case.4, i3 2, void %arrayidx.i607855.3.case.5, i3 3, void %arrayidx.i607855.3.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1502" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_17" val="1"/>
<literal name="trunc_ln82_17" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i607855.3.case.6:0 %store_ln82 = store i8 0, i10 %buf_14_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1503" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_17" val="1"/>
<literal name="trunc_ln82_17" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.3.case.6:1 %br_ln82 = br void %arrayidx.i607855.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1504" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_17" val="1"/>
<literal name="trunc_ln82_17" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i607855.3.case.5:0 %store_ln82 = store i8 0, i10 %buf_13_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1505" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_17" val="1"/>
<literal name="trunc_ln82_17" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.3.case.5:1 %br_ln82 = br void %arrayidx.i607855.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1506" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_17" val="1"/>
<literal name="trunc_ln82_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i607855.3.case.4:0 %store_ln82 = store i8 0, i10 %buf_12_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1507" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_17" val="1"/>
<literal name="trunc_ln82_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.3.case.4:1 %br_ln82 = br void %arrayidx.i607855.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1508" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_17" val="1"/>
<literal name="trunc_ln82_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i607855.3.case.3:0 %store_ln82 = store i8 0, i10 %buf_11_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1509" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_17" val="1"/>
<literal name="trunc_ln82_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.3.case.3:1 %br_ln82 = br void %arrayidx.i607855.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1510" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_17" val="1"/>
<literal name="trunc_ln82_17" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i607855.3.case.7:0 %store_ln82 = store i8 0, i10 %buf_15_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1511" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_17" val="1"/>
<literal name="trunc_ln82_17" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.3.case.7:1 %br_ln82 = br void %arrayidx.i607855.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1512" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_17" val="1"/>
<literal name="trunc_ln82_17" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i607855.3.case.1:0 %store_ln82 = store i8 0, i10 %buf_9_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1513" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_17" val="1"/>
<literal name="trunc_ln82_17" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.3.case.1:1 %br_ln82 = br void %arrayidx.i607855.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1514" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_17" val="1"/>
<literal name="trunc_ln82_17" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i607855.3.case.0:0 %store_ln82 = store i8 0, i10 %buf_8_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1515" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_17" val="1"/>
<literal name="trunc_ln82_17" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.3.case.0:1 %br_ln82 = br void %arrayidx.i607855.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1516" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_17" val="1"/>
<literal name="trunc_ln82_17" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i607855.3.case.2:0 %store_ln82 = store i8 0, i10 %buf_10_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1517" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_17" val="1"/>
<literal name="trunc_ln82_17" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.3.case.2:1 %br_ln82 = br void %arrayidx.i607855.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1518" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.3.exit:0 %br_ln82 = br void %if.end.i609.3

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1519" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i609.3:0 %icmp_ln81_18 = icmp_sgt  i16 %padding_size_2, i16 4

]]></Node>
<StgValue><ssdm name="icmp_ln81_18"/></StgValue>
</operation>

<operation id="1520" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i609.3:1 %br_ln81 = br i1 %icmp_ln81_18, void %if.end.i609.4, void %if.then.i608.4

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="1521" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i608.4:0 %add_ln82_15 = add i13 %trunc_ln163_1, i13 4

]]></Node>
<StgValue><ssdm name="add_ln82_15"/></StgValue>
</operation>

<operation id="1522" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i608.4:1 %lshr_ln82_17 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_15, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln82_17"/></StgValue>
</operation>

<operation id="1523" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="10">
<![CDATA[
if.then.i608.4:2 %zext_ln82_18 = zext i10 %lshr_ln82_17

]]></Node>
<StgValue><ssdm name="zext_ln82_18"/></StgValue>
</operation>

<operation id="1524" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.4:3 %buf_8_addr_8 = getelementptr i8 %dst_buf1, i64 0, i64 %zext_ln82_18

]]></Node>
<StgValue><ssdm name="buf_8_addr_8"/></StgValue>
</operation>

<operation id="1525" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.4:4 %buf_9_addr_8 = getelementptr i8 %dst_buf1_8, i64 0, i64 %zext_ln82_18

]]></Node>
<StgValue><ssdm name="buf_9_addr_8"/></StgValue>
</operation>

<operation id="1526" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.4:5 %buf_10_addr_8 = getelementptr i8 %dst_buf1_9, i64 0, i64 %zext_ln82_18

]]></Node>
<StgValue><ssdm name="buf_10_addr_8"/></StgValue>
</operation>

<operation id="1527" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.4:6 %buf_11_addr_8 = getelementptr i8 %dst_buf1_10, i64 0, i64 %zext_ln82_18

]]></Node>
<StgValue><ssdm name="buf_11_addr_8"/></StgValue>
</operation>

<operation id="1528" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.4:7 %buf_12_addr_8 = getelementptr i8 %dst_buf1_11, i64 0, i64 %zext_ln82_18

]]></Node>
<StgValue><ssdm name="buf_12_addr_8"/></StgValue>
</operation>

<operation id="1529" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.4:8 %buf_13_addr_8 = getelementptr i8 %dst_buf1_12, i64 0, i64 %zext_ln82_18

]]></Node>
<StgValue><ssdm name="buf_13_addr_8"/></StgValue>
</operation>

<operation id="1530" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.4:9 %buf_14_addr_8 = getelementptr i8 %dst_buf1_13, i64 0, i64 %zext_ln82_18

]]></Node>
<StgValue><ssdm name="buf_14_addr_8"/></StgValue>
</operation>

<operation id="1531" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.4:10 %buf_15_addr_8 = getelementptr i8 %dst_buf1_14, i64 0, i64 %zext_ln82_18

]]></Node>
<StgValue><ssdm name="buf_15_addr_8"/></StgValue>
</operation>

<operation id="1532" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="3" op_0_bw="16">
<![CDATA[
if.then.i608.4:11 %trunc_ln82_18 = trunc i16 %size1_9

]]></Node>
<StgValue><ssdm name="trunc_ln82_18"/></StgValue>
</operation>

<operation id="1533" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i608.4:12 %switch_ln82 = switch i3 %trunc_ln82_18, void %arrayidx.i607855.4.case.3, i3 4, void %arrayidx.i607855.4.case.0, i3 5, void %arrayidx.i607855.4.case.1, i3 6, void %arrayidx.i607855.4.case.2, i3 3, void %arrayidx.i607855.4.case.7, i3 0, void %arrayidx.i607855.4.case.4, i3 1, void %arrayidx.i607855.4.case.5, i3 2, void %arrayidx.i607855.4.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1534" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_18" val="1"/>
<literal name="trunc_ln82_18" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i607855.4.case.6:0 %store_ln82 = store i8 0, i10 %buf_14_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1535" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_18" val="1"/>
<literal name="trunc_ln82_18" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.4.case.6:1 %br_ln82 = br void %arrayidx.i607855.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1536" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_18" val="1"/>
<literal name="trunc_ln82_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i607855.4.case.5:0 %store_ln82 = store i8 0, i10 %buf_13_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1537" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_18" val="1"/>
<literal name="trunc_ln82_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.4.case.5:1 %br_ln82 = br void %arrayidx.i607855.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1538" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_18" val="1"/>
<literal name="trunc_ln82_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i607855.4.case.4:0 %store_ln82 = store i8 0, i10 %buf_12_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1539" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_18" val="1"/>
<literal name="trunc_ln82_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.4.case.4:1 %br_ln82 = br void %arrayidx.i607855.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1540" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_18" val="1"/>
<literal name="trunc_ln82_18" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i607855.4.case.7:0 %store_ln82 = store i8 0, i10 %buf_15_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1541" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_18" val="1"/>
<literal name="trunc_ln82_18" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.4.case.7:1 %br_ln82 = br void %arrayidx.i607855.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1542" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_18" val="1"/>
<literal name="trunc_ln82_18" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i607855.4.case.2:0 %store_ln82 = store i8 0, i10 %buf_10_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1543" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_18" val="1"/>
<literal name="trunc_ln82_18" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.4.case.2:1 %br_ln82 = br void %arrayidx.i607855.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1544" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_18" val="1"/>
<literal name="trunc_ln82_18" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i607855.4.case.1:0 %store_ln82 = store i8 0, i10 %buf_9_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1545" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_18" val="1"/>
<literal name="trunc_ln82_18" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.4.case.1:1 %br_ln82 = br void %arrayidx.i607855.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1546" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_18" val="1"/>
<literal name="trunc_ln82_18" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i607855.4.case.0:0 %store_ln82 = store i8 0, i10 %buf_8_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1547" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_18" val="1"/>
<literal name="trunc_ln82_18" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.4.case.0:1 %br_ln82 = br void %arrayidx.i607855.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1548" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_18" val="1"/>
<literal name="trunc_ln82_18" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i607855.4.case.3:0 %store_ln82 = store i8 0, i10 %buf_11_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1549" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_18" val="1"/>
<literal name="trunc_ln82_18" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.4.case.3:1 %br_ln82 = br void %arrayidx.i607855.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1550" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.4.exit:0 %br_ln82 = br void %if.end.i609.4

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1551" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i609.4:0 %icmp_ln81_19 = icmp_sgt  i16 %padding_size_2, i16 5

]]></Node>
<StgValue><ssdm name="icmp_ln81_19"/></StgValue>
</operation>

<operation id="1552" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i609.4:1 %br_ln81 = br i1 %icmp_ln81_19, void %if.end.i609.5, void %if.then.i608.5

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="1553" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i608.5:0 %add_ln82_16 = add i13 %trunc_ln163_1, i13 5

]]></Node>
<StgValue><ssdm name="add_ln82_16"/></StgValue>
</operation>

<operation id="1554" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i608.5:1 %lshr_ln82_18 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_16, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln82_18"/></StgValue>
</operation>

<operation id="1555" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="64" op_0_bw="10">
<![CDATA[
if.then.i608.5:2 %zext_ln82_19 = zext i10 %lshr_ln82_18

]]></Node>
<StgValue><ssdm name="zext_ln82_19"/></StgValue>
</operation>

<operation id="1556" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.5:3 %buf_8_addr_9 = getelementptr i8 %dst_buf1, i64 0, i64 %zext_ln82_19

]]></Node>
<StgValue><ssdm name="buf_8_addr_9"/></StgValue>
</operation>

<operation id="1557" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.5:4 %buf_9_addr_9 = getelementptr i8 %dst_buf1_8, i64 0, i64 %zext_ln82_19

]]></Node>
<StgValue><ssdm name="buf_9_addr_9"/></StgValue>
</operation>

<operation id="1558" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.5:5 %buf_10_addr_9 = getelementptr i8 %dst_buf1_9, i64 0, i64 %zext_ln82_19

]]></Node>
<StgValue><ssdm name="buf_10_addr_9"/></StgValue>
</operation>

<operation id="1559" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.5:6 %buf_11_addr_9 = getelementptr i8 %dst_buf1_10, i64 0, i64 %zext_ln82_19

]]></Node>
<StgValue><ssdm name="buf_11_addr_9"/></StgValue>
</operation>

<operation id="1560" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.5:7 %buf_12_addr_9 = getelementptr i8 %dst_buf1_11, i64 0, i64 %zext_ln82_19

]]></Node>
<StgValue><ssdm name="buf_12_addr_9"/></StgValue>
</operation>

<operation id="1561" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.5:8 %buf_13_addr_9 = getelementptr i8 %dst_buf1_12, i64 0, i64 %zext_ln82_19

]]></Node>
<StgValue><ssdm name="buf_13_addr_9"/></StgValue>
</operation>

<operation id="1562" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.5:9 %buf_14_addr_9 = getelementptr i8 %dst_buf1_13, i64 0, i64 %zext_ln82_19

]]></Node>
<StgValue><ssdm name="buf_14_addr_9"/></StgValue>
</operation>

<operation id="1563" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.5:10 %buf_15_addr_9 = getelementptr i8 %dst_buf1_14, i64 0, i64 %zext_ln82_19

]]></Node>
<StgValue><ssdm name="buf_15_addr_9"/></StgValue>
</operation>

<operation id="1564" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="3" op_0_bw="16">
<![CDATA[
if.then.i608.5:11 %trunc_ln82_19 = trunc i16 %size1_9

]]></Node>
<StgValue><ssdm name="trunc_ln82_19"/></StgValue>
</operation>

<operation id="1565" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i608.5:12 %switch_ln82 = switch i3 %trunc_ln82_19, void %arrayidx.i607855.5.case.4, i3 3, void %arrayidx.i607855.5.case.0, i3 4, void %arrayidx.i607855.5.case.1, i3 5, void %arrayidx.i607855.5.case.2, i3 6, void %arrayidx.i607855.5.case.3, i3 2, void %arrayidx.i607855.5.case.7, i3 0, void %arrayidx.i607855.5.case.5, i3 1, void %arrayidx.i607855.5.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1566" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_19" val="1"/>
<literal name="trunc_ln82_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i607855.5.case.6:0 %store_ln82 = store i8 0, i10 %buf_14_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1567" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_19" val="1"/>
<literal name="trunc_ln82_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.5.case.6:1 %br_ln82 = br void %arrayidx.i607855.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1568" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_19" val="1"/>
<literal name="trunc_ln82_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i607855.5.case.5:0 %store_ln82 = store i8 0, i10 %buf_13_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1569" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_19" val="1"/>
<literal name="trunc_ln82_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.5.case.5:1 %br_ln82 = br void %arrayidx.i607855.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1570" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_19" val="1"/>
<literal name="trunc_ln82_19" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i607855.5.case.7:0 %store_ln82 = store i8 0, i10 %buf_15_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1571" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_19" val="1"/>
<literal name="trunc_ln82_19" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.5.case.7:1 %br_ln82 = br void %arrayidx.i607855.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1572" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_19" val="1"/>
<literal name="trunc_ln82_19" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i607855.5.case.3:0 %store_ln82 = store i8 0, i10 %buf_11_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1573" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_19" val="1"/>
<literal name="trunc_ln82_19" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.5.case.3:1 %br_ln82 = br void %arrayidx.i607855.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1574" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_19" val="1"/>
<literal name="trunc_ln82_19" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i607855.5.case.2:0 %store_ln82 = store i8 0, i10 %buf_10_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1575" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_19" val="1"/>
<literal name="trunc_ln82_19" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.5.case.2:1 %br_ln82 = br void %arrayidx.i607855.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1576" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_19" val="1"/>
<literal name="trunc_ln82_19" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i607855.5.case.1:0 %store_ln82 = store i8 0, i10 %buf_9_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1577" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_19" val="1"/>
<literal name="trunc_ln82_19" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.5.case.1:1 %br_ln82 = br void %arrayidx.i607855.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1578" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_19" val="1"/>
<literal name="trunc_ln82_19" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i607855.5.case.0:0 %store_ln82 = store i8 0, i10 %buf_8_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1579" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_19" val="1"/>
<literal name="trunc_ln82_19" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.5.case.0:1 %br_ln82 = br void %arrayidx.i607855.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1580" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_19" val="1"/>
<literal name="trunc_ln82_19" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i607855.5.case.4:0 %store_ln82 = store i8 0, i10 %buf_12_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1581" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_19" val="1"/>
<literal name="trunc_ln82_19" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.5.case.4:1 %br_ln82 = br void %arrayidx.i607855.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1582" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.5.exit:0 %br_ln82 = br void %if.end.i609.5

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1583" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i609.5:0 %icmp_ln81_20 = icmp_sgt  i16 %padding_size_2, i16 6

]]></Node>
<StgValue><ssdm name="icmp_ln81_20"/></StgValue>
</operation>

<operation id="1584" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i609.5:1 %br_ln81 = br i1 %icmp_ln81_20, void %if.end.i609.6, void %if.then.i608.6

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="1585" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i608.6:0 %add_ln82_17 = add i13 %trunc_ln163_1, i13 6

]]></Node>
<StgValue><ssdm name="add_ln82_17"/></StgValue>
</operation>

<operation id="1586" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i608.6:1 %lshr_ln82_19 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_17, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln82_19"/></StgValue>
</operation>

<operation id="1587" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="64" op_0_bw="10">
<![CDATA[
if.then.i608.6:2 %zext_ln82_20 = zext i10 %lshr_ln82_19

]]></Node>
<StgValue><ssdm name="zext_ln82_20"/></StgValue>
</operation>

<operation id="1588" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.6:3 %buf_8_addr_10 = getelementptr i8 %dst_buf1, i64 0, i64 %zext_ln82_20

]]></Node>
<StgValue><ssdm name="buf_8_addr_10"/></StgValue>
</operation>

<operation id="1589" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.6:4 %buf_9_addr_10 = getelementptr i8 %dst_buf1_8, i64 0, i64 %zext_ln82_20

]]></Node>
<StgValue><ssdm name="buf_9_addr_10"/></StgValue>
</operation>

<operation id="1590" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.6:5 %buf_10_addr_10 = getelementptr i8 %dst_buf1_9, i64 0, i64 %zext_ln82_20

]]></Node>
<StgValue><ssdm name="buf_10_addr_10"/></StgValue>
</operation>

<operation id="1591" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.6:6 %buf_11_addr_10 = getelementptr i8 %dst_buf1_10, i64 0, i64 %zext_ln82_20

]]></Node>
<StgValue><ssdm name="buf_11_addr_10"/></StgValue>
</operation>

<operation id="1592" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.6:7 %buf_12_addr_10 = getelementptr i8 %dst_buf1_11, i64 0, i64 %zext_ln82_20

]]></Node>
<StgValue><ssdm name="buf_12_addr_10"/></StgValue>
</operation>

<operation id="1593" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.6:8 %buf_13_addr_10 = getelementptr i8 %dst_buf1_12, i64 0, i64 %zext_ln82_20

]]></Node>
<StgValue><ssdm name="buf_13_addr_10"/></StgValue>
</operation>

<operation id="1594" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.6:9 %buf_14_addr_10 = getelementptr i8 %dst_buf1_13, i64 0, i64 %zext_ln82_20

]]></Node>
<StgValue><ssdm name="buf_14_addr_10"/></StgValue>
</operation>

<operation id="1595" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i608.6:10 %buf_15_addr_10 = getelementptr i8 %dst_buf1_14, i64 0, i64 %zext_ln82_20

]]></Node>
<StgValue><ssdm name="buf_15_addr_10"/></StgValue>
</operation>

<operation id="1596" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="3" op_0_bw="16">
<![CDATA[
if.then.i608.6:11 %trunc_ln82_20 = trunc i16 %size1_9

]]></Node>
<StgValue><ssdm name="trunc_ln82_20"/></StgValue>
</operation>

<operation id="1597" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i608.6:12 %switch_ln82 = switch i3 %trunc_ln82_20, void %arrayidx.i607855.6.case.5, i3 2, void %arrayidx.i607855.6.case.0, i3 3, void %arrayidx.i607855.6.case.1, i3 4, void %arrayidx.i607855.6.case.2, i3 5, void %arrayidx.i607855.6.case.3, i3 6, void %arrayidx.i607855.6.case.4, i3 1, void %arrayidx.i607855.6.case.7, i3 0, void %arrayidx.i607855.6.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1598" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_20" val="1"/>
<literal name="trunc_ln82_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i607855.6.case.6:0 %store_ln82 = store i8 0, i10 %buf_14_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1599" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_20" val="1"/>
<literal name="trunc_ln82_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.6.case.6:1 %br_ln82 = br void %arrayidx.i607855.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1600" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_20" val="1"/>
<literal name="trunc_ln82_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i607855.6.case.7:0 %store_ln82 = store i8 0, i10 %buf_15_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1601" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_20" val="1"/>
<literal name="trunc_ln82_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.6.case.7:1 %br_ln82 = br void %arrayidx.i607855.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1602" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_20" val="1"/>
<literal name="trunc_ln82_20" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i607855.6.case.4:0 %store_ln82 = store i8 0, i10 %buf_12_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1603" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_20" val="1"/>
<literal name="trunc_ln82_20" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.6.case.4:1 %br_ln82 = br void %arrayidx.i607855.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1604" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_20" val="1"/>
<literal name="trunc_ln82_20" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i607855.6.case.3:0 %store_ln82 = store i8 0, i10 %buf_11_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1605" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_20" val="1"/>
<literal name="trunc_ln82_20" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.6.case.3:1 %br_ln82 = br void %arrayidx.i607855.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1606" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_20" val="1"/>
<literal name="trunc_ln82_20" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i607855.6.case.2:0 %store_ln82 = store i8 0, i10 %buf_10_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1607" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_20" val="1"/>
<literal name="trunc_ln82_20" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.6.case.2:1 %br_ln82 = br void %arrayidx.i607855.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1608" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_20" val="1"/>
<literal name="trunc_ln82_20" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i607855.6.case.1:0 %store_ln82 = store i8 0, i10 %buf_9_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1609" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_20" val="1"/>
<literal name="trunc_ln82_20" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.6.case.1:1 %br_ln82 = br void %arrayidx.i607855.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1610" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_20" val="1"/>
<literal name="trunc_ln82_20" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i607855.6.case.0:0 %store_ln82 = store i8 0, i10 %buf_8_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1611" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_20" val="1"/>
<literal name="trunc_ln82_20" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.6.case.0:1 %br_ln82 = br void %arrayidx.i607855.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1612" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_20" val="1"/>
<literal name="trunc_ln82_20" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i607855.6.case.5:0 %store_ln82 = store i8 0, i10 %buf_13_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1613" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_20" val="1"/>
<literal name="trunc_ln82_20" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.6.case.5:1 %br_ln82 = br void %arrayidx.i607855.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1614" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i607855.6.exit:0 %br_ln82 = br void %if.end.i609.6

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1615" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="17" op_0_bw="16">
<![CDATA[
if.end.i609.6:0 %sext_ln75_3 = sext i16 %val_size1_3_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln75_3"/></StgValue>
</operation>

<operation id="1616" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.end.i609.6:1 %add_ln75_3 = add i17 %sext_ln75_3, i17 7

]]></Node>
<StgValue><ssdm name="add_ln75_3"/></StgValue>
</operation>

<operation id="1617" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i609.6:2 %add_ln75_15 = add i16 %val_size1_3_loc_load, i16 7

]]></Node>
<StgValue><ssdm name="add_ln75_15"/></StgValue>
</operation>

<operation id="1618" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
if.end.i609.6:3 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln75_3, i32 16

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1619" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i609.6:4 %sub_ln75_9 = sub i16 65529, i16 %val_size1_3_loc_load

]]></Node>
<StgValue><ssdm name="sub_ln75_9"/></StgValue>
</operation>

<operation id="1620" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i609.6:5 %trunc_ln75_5 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln75_9, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln75_5"/></StgValue>
</operation>

<operation id="1621" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.end.i609.6:6 %sub_ln75_10 = sub i13 0, i13 %trunc_ln75_5

]]></Node>
<StgValue><ssdm name="sub_ln75_10"/></StgValue>
</operation>

<operation id="1622" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i609.6:7 %tmp_2 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %add_ln75_15, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1623" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
if.end.i609.6:8 %select_ln75_3 = select i1 %tmp_23, i13 %sub_ln75_10, i13 %tmp_2

]]></Node>
<StgValue><ssdm name="select_ln75_3"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1624" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
if.end.i609.6:9 %val_size1_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i13.i3, i13 %select_ln75_3, i3 0

]]></Node>
<StgValue><ssdm name="val_size1_1"/></StgValue>
</operation>

<operation id="1625" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i609.6:10 %padding_size_3 = sub i16 %val_size1_1, i16 %val_size1_3_loc_load

]]></Node>
<StgValue><ssdm name="padding_size_3"/></StgValue>
</operation>

<operation id="1626" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i609.6:11 %icmp_ln81_21 = icmp_sgt  i16 %padding_size_3, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_21"/></StgValue>
</operation>

<operation id="1627" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i609.6:12 %br_ln81 = br i1 %icmp_ln81_21, void %if.end.i635, void %if.then.i634

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1628" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i634:0 %lshr_ln82_20 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %val_size1_3_loc_load, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln82_20"/></StgValue>
</operation>

<operation id="1629" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="64" op_0_bw="12">
<![CDATA[
if.then.i634:1 %zext_ln82_21 = zext i12 %lshr_ln82_20

]]></Node>
<StgValue><ssdm name="zext_ln82_21"/></StgValue>
</operation>

<operation id="1630" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634:2 %buf_56_addr = getelementptr i8 %val_buf1, i64 0, i64 %zext_ln82_21

]]></Node>
<StgValue><ssdm name="buf_56_addr"/></StgValue>
</operation>

<operation id="1631" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634:3 %buf_57_addr = getelementptr i8 %val_buf1_8, i64 0, i64 %zext_ln82_21

]]></Node>
<StgValue><ssdm name="buf_57_addr"/></StgValue>
</operation>

<operation id="1632" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634:4 %buf_58_addr = getelementptr i8 %val_buf1_9, i64 0, i64 %zext_ln82_21

]]></Node>
<StgValue><ssdm name="buf_58_addr"/></StgValue>
</operation>

<operation id="1633" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634:5 %buf_59_addr = getelementptr i8 %val_buf1_10, i64 0, i64 %zext_ln82_21

]]></Node>
<StgValue><ssdm name="buf_59_addr"/></StgValue>
</operation>

<operation id="1634" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634:6 %buf_60_addr = getelementptr i8 %val_buf1_11, i64 0, i64 %zext_ln82_21

]]></Node>
<StgValue><ssdm name="buf_60_addr"/></StgValue>
</operation>

<operation id="1635" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634:7 %buf_61_addr = getelementptr i8 %val_buf1_12, i64 0, i64 %zext_ln82_21

]]></Node>
<StgValue><ssdm name="buf_61_addr"/></StgValue>
</operation>

<operation id="1636" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634:8 %buf_62_addr = getelementptr i8 %val_buf1_13, i64 0, i64 %zext_ln82_21

]]></Node>
<StgValue><ssdm name="buf_62_addr"/></StgValue>
</operation>

<operation id="1637" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634:9 %buf_63_addr = getelementptr i8 %val_buf1_14, i64 0, i64 %zext_ln82_21

]]></Node>
<StgValue><ssdm name="buf_63_addr"/></StgValue>
</operation>

<operation id="1638" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="3" op_0_bw="16">
<![CDATA[
if.then.i634:10 %trunc_ln82_21 = trunc i16 %val_size1_3_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln82_21"/></StgValue>
</operation>

<operation id="1639" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i634:11 %switch_ln82 = switch i3 %trunc_ln82_21, void %arrayidx.i633854.case.7, i3 0, void %arrayidx.i633854.case.0, i3 1, void %arrayidx.i633854.case.1, i3 2, void %arrayidx.i633854.case.2, i3 3, void %arrayidx.i633854.case.3, i3 4, void %arrayidx.i633854.case.4, i3 5, void %arrayidx.i633854.case.5, i3 6, void %arrayidx.i633854.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>

<operation id="1640" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_21" val="1"/>
<literal name="trunc_ln82_21" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i633854.case.6:0 %store_ln82 = store i8 0, i12 %buf_62_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1641" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_21" val="1"/>
<literal name="trunc_ln82_21" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.case.6:1 %br_ln82 = br void %arrayidx.i633854.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1642" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_21" val="1"/>
<literal name="trunc_ln82_21" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i633854.case.5:0 %store_ln82 = store i8 0, i12 %buf_61_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1643" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_21" val="1"/>
<literal name="trunc_ln82_21" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.case.5:1 %br_ln82 = br void %arrayidx.i633854.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1644" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_21" val="1"/>
<literal name="trunc_ln82_21" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i633854.case.4:0 %store_ln82 = store i8 0, i12 %buf_60_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1645" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_21" val="1"/>
<literal name="trunc_ln82_21" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.case.4:1 %br_ln82 = br void %arrayidx.i633854.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1646" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_21" val="1"/>
<literal name="trunc_ln82_21" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i633854.case.3:0 %store_ln82 = store i8 0, i12 %buf_59_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1647" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_21" val="1"/>
<literal name="trunc_ln82_21" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.case.3:1 %br_ln82 = br void %arrayidx.i633854.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1648" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_21" val="1"/>
<literal name="trunc_ln82_21" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i633854.case.2:0 %store_ln82 = store i8 0, i12 %buf_58_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1649" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_21" val="1"/>
<literal name="trunc_ln82_21" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.case.2:1 %br_ln82 = br void %arrayidx.i633854.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1650" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_21" val="1"/>
<literal name="trunc_ln82_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i633854.case.1:0 %store_ln82 = store i8 0, i12 %buf_57_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1651" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_21" val="1"/>
<literal name="trunc_ln82_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.case.1:1 %br_ln82 = br void %arrayidx.i633854.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1652" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_21" val="1"/>
<literal name="trunc_ln82_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i633854.case.0:0 %store_ln82 = store i8 0, i12 %buf_56_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1653" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_21" val="1"/>
<literal name="trunc_ln82_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.case.0:1 %br_ln82 = br void %arrayidx.i633854.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1654" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_21" val="1"/>
<literal name="trunc_ln82_21" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i633854.case.7:0 %store_ln82 = store i8 0, i12 %buf_63_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1655" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_21" val="1"/>
<literal name="trunc_ln82_21" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.case.7:1 %br_ln82 = br void %arrayidx.i633854.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1656" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.exit:0 %br_ln82 = br void %if.end.i635

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1657" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i635:0 %tmp_24 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %padding_size_3, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1658" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.end.i635:1 %icmp_ln81_22 = icmp_sgt  i15 %tmp_24, i15 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_22"/></StgValue>
</operation>

<operation id="1659" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i635:2 %br_ln81 = br i1 %icmp_ln81_22, void %if.end.i635.1, void %if.then.i634.1

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="1660" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.then.i634.1:0 %add_ln82_18 = add i15 %trunc_ln171_6_loc_load, i15 1

]]></Node>
<StgValue><ssdm name="add_ln82_18"/></StgValue>
</operation>

<operation id="1661" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i634.1:1 %lshr_ln82_21 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_18, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln82_21"/></StgValue>
</operation>

<operation id="1662" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="64" op_0_bw="12">
<![CDATA[
if.then.i634.1:2 %zext_ln82_22 = zext i12 %lshr_ln82_21

]]></Node>
<StgValue><ssdm name="zext_ln82_22"/></StgValue>
</operation>

<operation id="1663" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.1:3 %buf_56_addr_1 = getelementptr i8 %val_buf1, i64 0, i64 %zext_ln82_22

]]></Node>
<StgValue><ssdm name="buf_56_addr_1"/></StgValue>
</operation>

<operation id="1664" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.1:4 %buf_57_addr_1 = getelementptr i8 %val_buf1_8, i64 0, i64 %zext_ln82_22

]]></Node>
<StgValue><ssdm name="buf_57_addr_1"/></StgValue>
</operation>

<operation id="1665" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.1:5 %buf_58_addr_1 = getelementptr i8 %val_buf1_9, i64 0, i64 %zext_ln82_22

]]></Node>
<StgValue><ssdm name="buf_58_addr_1"/></StgValue>
</operation>

<operation id="1666" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.1:6 %buf_59_addr_1 = getelementptr i8 %val_buf1_10, i64 0, i64 %zext_ln82_22

]]></Node>
<StgValue><ssdm name="buf_59_addr_1"/></StgValue>
</operation>

<operation id="1667" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.1:7 %buf_60_addr_1 = getelementptr i8 %val_buf1_11, i64 0, i64 %zext_ln82_22

]]></Node>
<StgValue><ssdm name="buf_60_addr_1"/></StgValue>
</operation>

<operation id="1668" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.1:8 %buf_61_addr_1 = getelementptr i8 %val_buf1_12, i64 0, i64 %zext_ln82_22

]]></Node>
<StgValue><ssdm name="buf_61_addr_1"/></StgValue>
</operation>

<operation id="1669" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.1:9 %buf_62_addr_1 = getelementptr i8 %val_buf1_13, i64 0, i64 %zext_ln82_22

]]></Node>
<StgValue><ssdm name="buf_62_addr_1"/></StgValue>
</operation>

<operation id="1670" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.1:10 %buf_63_addr_1 = getelementptr i8 %val_buf1_14, i64 0, i64 %zext_ln82_22

]]></Node>
<StgValue><ssdm name="buf_63_addr_1"/></StgValue>
</operation>

<operation id="1671" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="3" op_0_bw="16">
<![CDATA[
if.then.i634.1:11 %trunc_ln82_22 = trunc i16 %val_size1_3_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln82_22"/></StgValue>
</operation>

<operation id="1672" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i634.1:12 %switch_ln82 = switch i3 %trunc_ln82_22, void %arrayidx.i633854.1.case.0, i3 6, void %arrayidx.i633854.1.case.7, i3 0, void %arrayidx.i633854.1.case.1, i3 1, void %arrayidx.i633854.1.case.2, i3 2, void %arrayidx.i633854.1.case.3, i3 3, void %arrayidx.i633854.1.case.4, i3 4, void %arrayidx.i633854.1.case.5, i3 5, void %arrayidx.i633854.1.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1673" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_22" val="1"/>
<literal name="trunc_ln82_22" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i633854.1.case.6:0 %store_ln82 = store i8 0, i12 %buf_62_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1674" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_22" val="1"/>
<literal name="trunc_ln82_22" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.1.case.6:1 %br_ln82 = br void %arrayidx.i633854.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1675" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_22" val="1"/>
<literal name="trunc_ln82_22" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i633854.1.case.5:0 %store_ln82 = store i8 0, i12 %buf_61_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1676" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_22" val="1"/>
<literal name="trunc_ln82_22" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.1.case.5:1 %br_ln82 = br void %arrayidx.i633854.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1677" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_22" val="1"/>
<literal name="trunc_ln82_22" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i633854.1.case.4:0 %store_ln82 = store i8 0, i12 %buf_60_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1678" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_22" val="1"/>
<literal name="trunc_ln82_22" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.1.case.4:1 %br_ln82 = br void %arrayidx.i633854.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1679" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_22" val="1"/>
<literal name="trunc_ln82_22" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i633854.1.case.3:0 %store_ln82 = store i8 0, i12 %buf_59_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1680" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_22" val="1"/>
<literal name="trunc_ln82_22" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.1.case.3:1 %br_ln82 = br void %arrayidx.i633854.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1681" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_22" val="1"/>
<literal name="trunc_ln82_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i633854.1.case.2:0 %store_ln82 = store i8 0, i12 %buf_58_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1682" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_22" val="1"/>
<literal name="trunc_ln82_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.1.case.2:1 %br_ln82 = br void %arrayidx.i633854.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1683" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_22" val="1"/>
<literal name="trunc_ln82_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i633854.1.case.1:0 %store_ln82 = store i8 0, i12 %buf_57_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1684" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_22" val="1"/>
<literal name="trunc_ln82_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.1.case.1:1 %br_ln82 = br void %arrayidx.i633854.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1685" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_22" val="1"/>
<literal name="trunc_ln82_22" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i633854.1.case.7:0 %store_ln82 = store i8 0, i12 %buf_63_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1686" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_22" val="1"/>
<literal name="trunc_ln82_22" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.1.case.7:1 %br_ln82 = br void %arrayidx.i633854.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1687" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_22" val="1"/>
<literal name="trunc_ln82_22" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i633854.1.case.0:0 %store_ln82 = store i8 0, i12 %buf_56_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1688" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_22" val="1"/>
<literal name="trunc_ln82_22" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.1.case.0:1 %br_ln82 = br void %arrayidx.i633854.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1689" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.1.exit:0 %br_ln82 = br void %if.end.i635.1

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1690" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i635.1:0 %icmp_ln81_23 = icmp_sgt  i16 %padding_size_3, i16 2

]]></Node>
<StgValue><ssdm name="icmp_ln81_23"/></StgValue>
</operation>

<operation id="1691" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i635.1:1 %br_ln81 = br i1 %icmp_ln81_23, void %if.end.i635.2, void %if.then.i634.2

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="1692" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.then.i634.2:0 %add_ln82_19 = add i15 %trunc_ln171_6_loc_load, i15 2

]]></Node>
<StgValue><ssdm name="add_ln82_19"/></StgValue>
</operation>

<operation id="1693" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i634.2:1 %lshr_ln82_22 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_19, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln82_22"/></StgValue>
</operation>

<operation id="1694" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="64" op_0_bw="12">
<![CDATA[
if.then.i634.2:2 %zext_ln82_23 = zext i12 %lshr_ln82_22

]]></Node>
<StgValue><ssdm name="zext_ln82_23"/></StgValue>
</operation>

<operation id="1695" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.2:3 %buf_56_addr_2 = getelementptr i8 %val_buf1, i64 0, i64 %zext_ln82_23

]]></Node>
<StgValue><ssdm name="buf_56_addr_2"/></StgValue>
</operation>

<operation id="1696" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.2:4 %buf_57_addr_2 = getelementptr i8 %val_buf1_8, i64 0, i64 %zext_ln82_23

]]></Node>
<StgValue><ssdm name="buf_57_addr_2"/></StgValue>
</operation>

<operation id="1697" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.2:5 %buf_58_addr_2 = getelementptr i8 %val_buf1_9, i64 0, i64 %zext_ln82_23

]]></Node>
<StgValue><ssdm name="buf_58_addr_2"/></StgValue>
</operation>

<operation id="1698" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.2:6 %buf_59_addr_2 = getelementptr i8 %val_buf1_10, i64 0, i64 %zext_ln82_23

]]></Node>
<StgValue><ssdm name="buf_59_addr_2"/></StgValue>
</operation>

<operation id="1699" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.2:7 %buf_60_addr_2 = getelementptr i8 %val_buf1_11, i64 0, i64 %zext_ln82_23

]]></Node>
<StgValue><ssdm name="buf_60_addr_2"/></StgValue>
</operation>

<operation id="1700" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.2:8 %buf_61_addr_2 = getelementptr i8 %val_buf1_12, i64 0, i64 %zext_ln82_23

]]></Node>
<StgValue><ssdm name="buf_61_addr_2"/></StgValue>
</operation>

<operation id="1701" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.2:9 %buf_62_addr_2 = getelementptr i8 %val_buf1_13, i64 0, i64 %zext_ln82_23

]]></Node>
<StgValue><ssdm name="buf_62_addr_2"/></StgValue>
</operation>

<operation id="1702" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.2:10 %buf_63_addr_2 = getelementptr i8 %val_buf1_14, i64 0, i64 %zext_ln82_23

]]></Node>
<StgValue><ssdm name="buf_63_addr_2"/></StgValue>
</operation>

<operation id="1703" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="3" op_0_bw="16">
<![CDATA[
if.then.i634.2:11 %trunc_ln82_23 = trunc i16 %val_size1_3_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln82_23"/></StgValue>
</operation>

<operation id="1704" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i634.2:12 %switch_ln82 = switch i3 %trunc_ln82_23, void %arrayidx.i633854.2.case.1, i3 6, void %arrayidx.i633854.2.case.0, i3 5, void %arrayidx.i633854.2.case.7, i3 0, void %arrayidx.i633854.2.case.2, i3 1, void %arrayidx.i633854.2.case.3, i3 2, void %arrayidx.i633854.2.case.4, i3 3, void %arrayidx.i633854.2.case.5, i3 4, void %arrayidx.i633854.2.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1705" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_23" val="1"/>
<literal name="trunc_ln82_23" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i633854.2.case.6:0 %store_ln82 = store i8 0, i12 %buf_62_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1706" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_23" val="1"/>
<literal name="trunc_ln82_23" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.2.case.6:1 %br_ln82 = br void %arrayidx.i633854.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1707" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_23" val="1"/>
<literal name="trunc_ln82_23" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i633854.2.case.5:0 %store_ln82 = store i8 0, i12 %buf_61_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1708" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_23" val="1"/>
<literal name="trunc_ln82_23" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.2.case.5:1 %br_ln82 = br void %arrayidx.i633854.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1709" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_23" val="1"/>
<literal name="trunc_ln82_23" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i633854.2.case.4:0 %store_ln82 = store i8 0, i12 %buf_60_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1710" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_23" val="1"/>
<literal name="trunc_ln82_23" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.2.case.4:1 %br_ln82 = br void %arrayidx.i633854.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1711" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_23" val="1"/>
<literal name="trunc_ln82_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i633854.2.case.3:0 %store_ln82 = store i8 0, i12 %buf_59_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1712" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_23" val="1"/>
<literal name="trunc_ln82_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.2.case.3:1 %br_ln82 = br void %arrayidx.i633854.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1713" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_23" val="1"/>
<literal name="trunc_ln82_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i633854.2.case.2:0 %store_ln82 = store i8 0, i12 %buf_58_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1714" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_23" val="1"/>
<literal name="trunc_ln82_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.2.case.2:1 %br_ln82 = br void %arrayidx.i633854.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1715" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_23" val="1"/>
<literal name="trunc_ln82_23" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i633854.2.case.7:0 %store_ln82 = store i8 0, i12 %buf_63_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1716" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_23" val="1"/>
<literal name="trunc_ln82_23" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.2.case.7:1 %br_ln82 = br void %arrayidx.i633854.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1717" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_23" val="1"/>
<literal name="trunc_ln82_23" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i633854.2.case.0:0 %store_ln82 = store i8 0, i12 %buf_56_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1718" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_23" val="1"/>
<literal name="trunc_ln82_23" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.2.case.0:1 %br_ln82 = br void %arrayidx.i633854.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1719" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_23" val="1"/>
<literal name="trunc_ln82_23" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i633854.2.case.1:0 %store_ln82 = store i8 0, i12 %buf_57_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1720" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_23" val="1"/>
<literal name="trunc_ln82_23" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.2.case.1:1 %br_ln82 = br void %arrayidx.i633854.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1721" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.2.exit:0 %br_ln82 = br void %if.end.i635.2

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1722" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i635.2:0 %tmp_25 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %padding_size_3, i32 2, i32 15

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1723" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
if.end.i635.2:1 %icmp_ln81_24 = icmp_sgt  i14 %tmp_25, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_24"/></StgValue>
</operation>

<operation id="1724" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i635.2:2 %br_ln81 = br i1 %icmp_ln81_24, void %if.end.i635.3, void %if.then.i634.3

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="1725" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.then.i634.3:0 %add_ln82_20 = add i15 %trunc_ln171_6_loc_load, i15 3

]]></Node>
<StgValue><ssdm name="add_ln82_20"/></StgValue>
</operation>

<operation id="1726" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i634.3:1 %lshr_ln82_23 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_20, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln82_23"/></StgValue>
</operation>

<operation id="1727" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="12">
<![CDATA[
if.then.i634.3:2 %zext_ln82_24 = zext i12 %lshr_ln82_23

]]></Node>
<StgValue><ssdm name="zext_ln82_24"/></StgValue>
</operation>

<operation id="1728" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.3:3 %buf_56_addr_3 = getelementptr i8 %val_buf1, i64 0, i64 %zext_ln82_24

]]></Node>
<StgValue><ssdm name="buf_56_addr_3"/></StgValue>
</operation>

<operation id="1729" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.3:4 %buf_57_addr_3 = getelementptr i8 %val_buf1_8, i64 0, i64 %zext_ln82_24

]]></Node>
<StgValue><ssdm name="buf_57_addr_3"/></StgValue>
</operation>

<operation id="1730" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.3:5 %buf_58_addr_3 = getelementptr i8 %val_buf1_9, i64 0, i64 %zext_ln82_24

]]></Node>
<StgValue><ssdm name="buf_58_addr_3"/></StgValue>
</operation>

<operation id="1731" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.3:6 %buf_59_addr_3 = getelementptr i8 %val_buf1_10, i64 0, i64 %zext_ln82_24

]]></Node>
<StgValue><ssdm name="buf_59_addr_3"/></StgValue>
</operation>

<operation id="1732" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.3:7 %buf_60_addr_3 = getelementptr i8 %val_buf1_11, i64 0, i64 %zext_ln82_24

]]></Node>
<StgValue><ssdm name="buf_60_addr_3"/></StgValue>
</operation>

<operation id="1733" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.3:8 %buf_61_addr_3 = getelementptr i8 %val_buf1_12, i64 0, i64 %zext_ln82_24

]]></Node>
<StgValue><ssdm name="buf_61_addr_3"/></StgValue>
</operation>

<operation id="1734" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.3:9 %buf_62_addr_3 = getelementptr i8 %val_buf1_13, i64 0, i64 %zext_ln82_24

]]></Node>
<StgValue><ssdm name="buf_62_addr_3"/></StgValue>
</operation>

<operation id="1735" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.3:10 %buf_63_addr_3 = getelementptr i8 %val_buf1_14, i64 0, i64 %zext_ln82_24

]]></Node>
<StgValue><ssdm name="buf_63_addr_3"/></StgValue>
</operation>

<operation id="1736" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="3" op_0_bw="16">
<![CDATA[
if.then.i634.3:11 %trunc_ln82_24 = trunc i16 %val_size1_3_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln82_24"/></StgValue>
</operation>

<operation id="1737" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i634.3:12 %switch_ln82 = switch i3 %trunc_ln82_24, void %arrayidx.i633854.3.case.2, i3 5, void %arrayidx.i633854.3.case.0, i3 6, void %arrayidx.i633854.3.case.1, i3 4, void %arrayidx.i633854.3.case.7, i3 0, void %arrayidx.i633854.3.case.3, i3 1, void %arrayidx.i633854.3.case.4, i3 2, void %arrayidx.i633854.3.case.5, i3 3, void %arrayidx.i633854.3.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1738" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_24" val="1"/>
<literal name="trunc_ln82_24" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i633854.3.case.6:0 %store_ln82 = store i8 0, i12 %buf_62_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1739" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_24" val="1"/>
<literal name="trunc_ln82_24" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.3.case.6:1 %br_ln82 = br void %arrayidx.i633854.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1740" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_24" val="1"/>
<literal name="trunc_ln82_24" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i633854.3.case.5:0 %store_ln82 = store i8 0, i12 %buf_61_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1741" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_24" val="1"/>
<literal name="trunc_ln82_24" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.3.case.5:1 %br_ln82 = br void %arrayidx.i633854.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1742" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_24" val="1"/>
<literal name="trunc_ln82_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i633854.3.case.4:0 %store_ln82 = store i8 0, i12 %buf_60_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1743" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_24" val="1"/>
<literal name="trunc_ln82_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.3.case.4:1 %br_ln82 = br void %arrayidx.i633854.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1744" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_24" val="1"/>
<literal name="trunc_ln82_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i633854.3.case.3:0 %store_ln82 = store i8 0, i12 %buf_59_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1745" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_24" val="1"/>
<literal name="trunc_ln82_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.3.case.3:1 %br_ln82 = br void %arrayidx.i633854.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1746" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_24" val="1"/>
<literal name="trunc_ln82_24" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i633854.3.case.7:0 %store_ln82 = store i8 0, i12 %buf_63_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1747" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_24" val="1"/>
<literal name="trunc_ln82_24" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.3.case.7:1 %br_ln82 = br void %arrayidx.i633854.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1748" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_24" val="1"/>
<literal name="trunc_ln82_24" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i633854.3.case.1:0 %store_ln82 = store i8 0, i12 %buf_57_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1749" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_24" val="1"/>
<literal name="trunc_ln82_24" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.3.case.1:1 %br_ln82 = br void %arrayidx.i633854.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1750" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_24" val="1"/>
<literal name="trunc_ln82_24" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i633854.3.case.0:0 %store_ln82 = store i8 0, i12 %buf_56_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1751" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_24" val="1"/>
<literal name="trunc_ln82_24" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.3.case.0:1 %br_ln82 = br void %arrayidx.i633854.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1752" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_24" val="1"/>
<literal name="trunc_ln82_24" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i633854.3.case.2:0 %store_ln82 = store i8 0, i12 %buf_58_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1753" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_24" val="1"/>
<literal name="trunc_ln82_24" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.3.case.2:1 %br_ln82 = br void %arrayidx.i633854.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1754" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.3.exit:0 %br_ln82 = br void %if.end.i635.3

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1755" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i635.3:0 %icmp_ln81_25 = icmp_sgt  i16 %padding_size_3, i16 4

]]></Node>
<StgValue><ssdm name="icmp_ln81_25"/></StgValue>
</operation>

<operation id="1756" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i635.3:1 %br_ln81 = br i1 %icmp_ln81_25, void %if.end.i635.4, void %if.then.i634.4

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="1757" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.then.i634.4:0 %add_ln82_21 = add i15 %trunc_ln171_6_loc_load, i15 4

]]></Node>
<StgValue><ssdm name="add_ln82_21"/></StgValue>
</operation>

<operation id="1758" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i634.4:1 %lshr_ln82_24 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_21, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln82_24"/></StgValue>
</operation>

<operation id="1759" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="64" op_0_bw="12">
<![CDATA[
if.then.i634.4:2 %zext_ln82_25 = zext i12 %lshr_ln82_24

]]></Node>
<StgValue><ssdm name="zext_ln82_25"/></StgValue>
</operation>

<operation id="1760" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.4:3 %buf_56_addr_4 = getelementptr i8 %val_buf1, i64 0, i64 %zext_ln82_25

]]></Node>
<StgValue><ssdm name="buf_56_addr_4"/></StgValue>
</operation>

<operation id="1761" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.4:4 %buf_57_addr_4 = getelementptr i8 %val_buf1_8, i64 0, i64 %zext_ln82_25

]]></Node>
<StgValue><ssdm name="buf_57_addr_4"/></StgValue>
</operation>

<operation id="1762" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.4:5 %buf_58_addr_4 = getelementptr i8 %val_buf1_9, i64 0, i64 %zext_ln82_25

]]></Node>
<StgValue><ssdm name="buf_58_addr_4"/></StgValue>
</operation>

<operation id="1763" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.4:6 %buf_59_addr_4 = getelementptr i8 %val_buf1_10, i64 0, i64 %zext_ln82_25

]]></Node>
<StgValue><ssdm name="buf_59_addr_4"/></StgValue>
</operation>

<operation id="1764" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.4:7 %buf_60_addr_4 = getelementptr i8 %val_buf1_11, i64 0, i64 %zext_ln82_25

]]></Node>
<StgValue><ssdm name="buf_60_addr_4"/></StgValue>
</operation>

<operation id="1765" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.4:8 %buf_61_addr_4 = getelementptr i8 %val_buf1_12, i64 0, i64 %zext_ln82_25

]]></Node>
<StgValue><ssdm name="buf_61_addr_4"/></StgValue>
</operation>

<operation id="1766" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.4:9 %buf_62_addr_4 = getelementptr i8 %val_buf1_13, i64 0, i64 %zext_ln82_25

]]></Node>
<StgValue><ssdm name="buf_62_addr_4"/></StgValue>
</operation>

<operation id="1767" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.4:10 %buf_63_addr_4 = getelementptr i8 %val_buf1_14, i64 0, i64 %zext_ln82_25

]]></Node>
<StgValue><ssdm name="buf_63_addr_4"/></StgValue>
</operation>

<operation id="1768" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="3" op_0_bw="16">
<![CDATA[
if.then.i634.4:11 %trunc_ln82_25 = trunc i16 %val_size1_3_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln82_25"/></StgValue>
</operation>

<operation id="1769" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i634.4:12 %switch_ln82 = switch i3 %trunc_ln82_25, void %arrayidx.i633854.4.case.3, i3 4, void %arrayidx.i633854.4.case.0, i3 5, void %arrayidx.i633854.4.case.1, i3 6, void %arrayidx.i633854.4.case.2, i3 3, void %arrayidx.i633854.4.case.7, i3 0, void %arrayidx.i633854.4.case.4, i3 1, void %arrayidx.i633854.4.case.5, i3 2, void %arrayidx.i633854.4.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1770" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_25" val="1"/>
<literal name="trunc_ln82_25" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i633854.4.case.6:0 %store_ln82 = store i8 0, i12 %buf_62_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1771" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_25" val="1"/>
<literal name="trunc_ln82_25" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.4.case.6:1 %br_ln82 = br void %arrayidx.i633854.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1772" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_25" val="1"/>
<literal name="trunc_ln82_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i633854.4.case.5:0 %store_ln82 = store i8 0, i12 %buf_61_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1773" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_25" val="1"/>
<literal name="trunc_ln82_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.4.case.5:1 %br_ln82 = br void %arrayidx.i633854.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1774" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_25" val="1"/>
<literal name="trunc_ln82_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i633854.4.case.4:0 %store_ln82 = store i8 0, i12 %buf_60_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1775" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_25" val="1"/>
<literal name="trunc_ln82_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.4.case.4:1 %br_ln82 = br void %arrayidx.i633854.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1776" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_25" val="1"/>
<literal name="trunc_ln82_25" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i633854.4.case.7:0 %store_ln82 = store i8 0, i12 %buf_63_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1777" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_25" val="1"/>
<literal name="trunc_ln82_25" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.4.case.7:1 %br_ln82 = br void %arrayidx.i633854.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1778" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_25" val="1"/>
<literal name="trunc_ln82_25" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i633854.4.case.2:0 %store_ln82 = store i8 0, i12 %buf_58_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1779" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_25" val="1"/>
<literal name="trunc_ln82_25" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.4.case.2:1 %br_ln82 = br void %arrayidx.i633854.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1780" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_25" val="1"/>
<literal name="trunc_ln82_25" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i633854.4.case.1:0 %store_ln82 = store i8 0, i12 %buf_57_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1781" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_25" val="1"/>
<literal name="trunc_ln82_25" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.4.case.1:1 %br_ln82 = br void %arrayidx.i633854.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1782" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_25" val="1"/>
<literal name="trunc_ln82_25" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i633854.4.case.0:0 %store_ln82 = store i8 0, i12 %buf_56_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1783" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_25" val="1"/>
<literal name="trunc_ln82_25" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.4.case.0:1 %br_ln82 = br void %arrayidx.i633854.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1784" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_25" val="1"/>
<literal name="trunc_ln82_25" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i633854.4.case.3:0 %store_ln82 = store i8 0, i12 %buf_59_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1785" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_25" val="1"/>
<literal name="trunc_ln82_25" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.4.case.3:1 %br_ln82 = br void %arrayidx.i633854.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1786" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.4.exit:0 %br_ln82 = br void %if.end.i635.4

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1787" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i635.4:0 %icmp_ln81_26 = icmp_sgt  i16 %padding_size_3, i16 5

]]></Node>
<StgValue><ssdm name="icmp_ln81_26"/></StgValue>
</operation>

<operation id="1788" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i635.4:1 %br_ln81 = br i1 %icmp_ln81_26, void %if.end.i635.5, void %if.then.i634.5

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="1789" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.then.i634.5:0 %add_ln82_22 = add i15 %trunc_ln171_6_loc_load, i15 5

]]></Node>
<StgValue><ssdm name="add_ln82_22"/></StgValue>
</operation>

<operation id="1790" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i634.5:1 %lshr_ln82_25 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_22, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln82_25"/></StgValue>
</operation>

<operation id="1791" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="64" op_0_bw="12">
<![CDATA[
if.then.i634.5:2 %zext_ln82_26 = zext i12 %lshr_ln82_25

]]></Node>
<StgValue><ssdm name="zext_ln82_26"/></StgValue>
</operation>

<operation id="1792" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.5:3 %buf_56_addr_5 = getelementptr i8 %val_buf1, i64 0, i64 %zext_ln82_26

]]></Node>
<StgValue><ssdm name="buf_56_addr_5"/></StgValue>
</operation>

<operation id="1793" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.5:4 %buf_57_addr_5 = getelementptr i8 %val_buf1_8, i64 0, i64 %zext_ln82_26

]]></Node>
<StgValue><ssdm name="buf_57_addr_5"/></StgValue>
</operation>

<operation id="1794" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.5:5 %buf_58_addr_5 = getelementptr i8 %val_buf1_9, i64 0, i64 %zext_ln82_26

]]></Node>
<StgValue><ssdm name="buf_58_addr_5"/></StgValue>
</operation>

<operation id="1795" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.5:6 %buf_59_addr_5 = getelementptr i8 %val_buf1_10, i64 0, i64 %zext_ln82_26

]]></Node>
<StgValue><ssdm name="buf_59_addr_5"/></StgValue>
</operation>

<operation id="1796" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.5:7 %buf_60_addr_5 = getelementptr i8 %val_buf1_11, i64 0, i64 %zext_ln82_26

]]></Node>
<StgValue><ssdm name="buf_60_addr_5"/></StgValue>
</operation>

<operation id="1797" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.5:8 %buf_61_addr_5 = getelementptr i8 %val_buf1_12, i64 0, i64 %zext_ln82_26

]]></Node>
<StgValue><ssdm name="buf_61_addr_5"/></StgValue>
</operation>

<operation id="1798" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.5:9 %buf_62_addr_5 = getelementptr i8 %val_buf1_13, i64 0, i64 %zext_ln82_26

]]></Node>
<StgValue><ssdm name="buf_62_addr_5"/></StgValue>
</operation>

<operation id="1799" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.5:10 %buf_63_addr_5 = getelementptr i8 %val_buf1_14, i64 0, i64 %zext_ln82_26

]]></Node>
<StgValue><ssdm name="buf_63_addr_5"/></StgValue>
</operation>

<operation id="1800" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="3" op_0_bw="16">
<![CDATA[
if.then.i634.5:11 %trunc_ln82_26 = trunc i16 %val_size1_3_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln82_26"/></StgValue>
</operation>

<operation id="1801" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i634.5:12 %switch_ln82 = switch i3 %trunc_ln82_26, void %arrayidx.i633854.5.case.4, i3 3, void %arrayidx.i633854.5.case.0, i3 4, void %arrayidx.i633854.5.case.1, i3 5, void %arrayidx.i633854.5.case.2, i3 6, void %arrayidx.i633854.5.case.3, i3 2, void %arrayidx.i633854.5.case.7, i3 0, void %arrayidx.i633854.5.case.5, i3 1, void %arrayidx.i633854.5.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1802" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_26" val="1"/>
<literal name="trunc_ln82_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i633854.5.case.6:0 %store_ln82 = store i8 0, i12 %buf_62_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1803" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_26" val="1"/>
<literal name="trunc_ln82_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.5.case.6:1 %br_ln82 = br void %arrayidx.i633854.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1804" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_26" val="1"/>
<literal name="trunc_ln82_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i633854.5.case.5:0 %store_ln82 = store i8 0, i12 %buf_61_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1805" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_26" val="1"/>
<literal name="trunc_ln82_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.5.case.5:1 %br_ln82 = br void %arrayidx.i633854.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1806" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_26" val="1"/>
<literal name="trunc_ln82_26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i633854.5.case.7:0 %store_ln82 = store i8 0, i12 %buf_63_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1807" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_26" val="1"/>
<literal name="trunc_ln82_26" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.5.case.7:1 %br_ln82 = br void %arrayidx.i633854.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1808" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_26" val="1"/>
<literal name="trunc_ln82_26" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i633854.5.case.3:0 %store_ln82 = store i8 0, i12 %buf_59_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1809" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_26" val="1"/>
<literal name="trunc_ln82_26" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.5.case.3:1 %br_ln82 = br void %arrayidx.i633854.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1810" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_26" val="1"/>
<literal name="trunc_ln82_26" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i633854.5.case.2:0 %store_ln82 = store i8 0, i12 %buf_58_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1811" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_26" val="1"/>
<literal name="trunc_ln82_26" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.5.case.2:1 %br_ln82 = br void %arrayidx.i633854.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1812" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_26" val="1"/>
<literal name="trunc_ln82_26" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i633854.5.case.1:0 %store_ln82 = store i8 0, i12 %buf_57_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1813" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_26" val="1"/>
<literal name="trunc_ln82_26" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.5.case.1:1 %br_ln82 = br void %arrayidx.i633854.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1814" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_26" val="1"/>
<literal name="trunc_ln82_26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i633854.5.case.0:0 %store_ln82 = store i8 0, i12 %buf_56_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1815" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_26" val="1"/>
<literal name="trunc_ln82_26" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.5.case.0:1 %br_ln82 = br void %arrayidx.i633854.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1816" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_26" val="1"/>
<literal name="trunc_ln82_26" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i633854.5.case.4:0 %store_ln82 = store i8 0, i12 %buf_60_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1817" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_26" val="1"/>
<literal name="trunc_ln82_26" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.5.case.4:1 %br_ln82 = br void %arrayidx.i633854.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1818" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.5.exit:0 %br_ln82 = br void %if.end.i635.5

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1819" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i635.5:0 %icmp_ln81_27 = icmp_sgt  i16 %padding_size_3, i16 6

]]></Node>
<StgValue><ssdm name="icmp_ln81_27"/></StgValue>
</operation>

<operation id="1820" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i635.5:1 %br_ln81 = br i1 %icmp_ln81_27, void %if.end.i635.6, void %if.then.i634.6

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="1821" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.then.i634.6:0 %add_ln82_23 = add i15 %trunc_ln171_6_loc_load, i15 6

]]></Node>
<StgValue><ssdm name="add_ln82_23"/></StgValue>
</operation>

<operation id="1822" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i634.6:1 %lshr_ln82_26 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_23, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln82_26"/></StgValue>
</operation>

<operation id="1823" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="64" op_0_bw="12">
<![CDATA[
if.then.i634.6:2 %zext_ln82_27 = zext i12 %lshr_ln82_26

]]></Node>
<StgValue><ssdm name="zext_ln82_27"/></StgValue>
</operation>

<operation id="1824" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.6:3 %buf_56_addr_6 = getelementptr i8 %val_buf1, i64 0, i64 %zext_ln82_27

]]></Node>
<StgValue><ssdm name="buf_56_addr_6"/></StgValue>
</operation>

<operation id="1825" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.6:4 %buf_57_addr_6 = getelementptr i8 %val_buf1_8, i64 0, i64 %zext_ln82_27

]]></Node>
<StgValue><ssdm name="buf_57_addr_6"/></StgValue>
</operation>

<operation id="1826" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.6:5 %buf_58_addr_6 = getelementptr i8 %val_buf1_9, i64 0, i64 %zext_ln82_27

]]></Node>
<StgValue><ssdm name="buf_58_addr_6"/></StgValue>
</operation>

<operation id="1827" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.6:6 %buf_59_addr_6 = getelementptr i8 %val_buf1_10, i64 0, i64 %zext_ln82_27

]]></Node>
<StgValue><ssdm name="buf_59_addr_6"/></StgValue>
</operation>

<operation id="1828" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.6:7 %buf_60_addr_6 = getelementptr i8 %val_buf1_11, i64 0, i64 %zext_ln82_27

]]></Node>
<StgValue><ssdm name="buf_60_addr_6"/></StgValue>
</operation>

<operation id="1829" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.6:8 %buf_61_addr_6 = getelementptr i8 %val_buf1_12, i64 0, i64 %zext_ln82_27

]]></Node>
<StgValue><ssdm name="buf_61_addr_6"/></StgValue>
</operation>

<operation id="1830" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.6:9 %buf_62_addr_6 = getelementptr i8 %val_buf1_13, i64 0, i64 %zext_ln82_27

]]></Node>
<StgValue><ssdm name="buf_62_addr_6"/></StgValue>
</operation>

<operation id="1831" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i634.6:10 %buf_63_addr_6 = getelementptr i8 %val_buf1_14, i64 0, i64 %zext_ln82_27

]]></Node>
<StgValue><ssdm name="buf_63_addr_6"/></StgValue>
</operation>

<operation id="1832" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="3" op_0_bw="16">
<![CDATA[
if.then.i634.6:11 %trunc_ln82_27 = trunc i16 %val_size1_3_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln82_27"/></StgValue>
</operation>

<operation id="1833" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i634.6:12 %switch_ln82 = switch i3 %trunc_ln82_27, void %arrayidx.i633854.6.case.5, i3 2, void %arrayidx.i633854.6.case.0, i3 3, void %arrayidx.i633854.6.case.1, i3 4, void %arrayidx.i633854.6.case.2, i3 5, void %arrayidx.i633854.6.case.3, i3 6, void %arrayidx.i633854.6.case.4, i3 1, void %arrayidx.i633854.6.case.7, i3 0, void %arrayidx.i633854.6.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1834" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_27" val="1"/>
<literal name="trunc_ln82_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i633854.6.case.6:0 %store_ln82 = store i8 0, i12 %buf_62_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1835" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_27" val="1"/>
<literal name="trunc_ln82_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.6.case.6:1 %br_ln82 = br void %arrayidx.i633854.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1836" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_27" val="1"/>
<literal name="trunc_ln82_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i633854.6.case.7:0 %store_ln82 = store i8 0, i12 %buf_63_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1837" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_27" val="1"/>
<literal name="trunc_ln82_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.6.case.7:1 %br_ln82 = br void %arrayidx.i633854.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1838" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_27" val="1"/>
<literal name="trunc_ln82_27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i633854.6.case.4:0 %store_ln82 = store i8 0, i12 %buf_60_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1839" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_27" val="1"/>
<literal name="trunc_ln82_27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.6.case.4:1 %br_ln82 = br void %arrayidx.i633854.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1840" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_27" val="1"/>
<literal name="trunc_ln82_27" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i633854.6.case.3:0 %store_ln82 = store i8 0, i12 %buf_59_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1841" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_27" val="1"/>
<literal name="trunc_ln82_27" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.6.case.3:1 %br_ln82 = br void %arrayidx.i633854.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1842" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_27" val="1"/>
<literal name="trunc_ln82_27" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i633854.6.case.2:0 %store_ln82 = store i8 0, i12 %buf_58_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1843" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_27" val="1"/>
<literal name="trunc_ln82_27" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.6.case.2:1 %br_ln82 = br void %arrayidx.i633854.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1844" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_27" val="1"/>
<literal name="trunc_ln82_27" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i633854.6.case.1:0 %store_ln82 = store i8 0, i12 %buf_57_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1845" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_27" val="1"/>
<literal name="trunc_ln82_27" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.6.case.1:1 %br_ln82 = br void %arrayidx.i633854.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1846" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_27" val="1"/>
<literal name="trunc_ln82_27" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i633854.6.case.0:0 %store_ln82 = store i8 0, i12 %buf_56_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1847" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_27" val="1"/>
<literal name="trunc_ln82_27" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.6.case.0:1 %br_ln82 = br void %arrayidx.i633854.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1848" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_27" val="1"/>
<literal name="trunc_ln82_27" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i633854.6.case.5:0 %store_ln82 = store i8 0, i12 %buf_61_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1849" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_27" val="1"/>
<literal name="trunc_ln82_27" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.6.case.5:1 %br_ln82 = br void %arrayidx.i633854.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1850" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i633854.6.exit:0 %br_ln82 = br void %if.end.i635.6

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1851" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="17" op_0_bw="16">
<![CDATA[
if.end.i635.6:0 %sext_ln75_4 = sext i16 %size2_9

]]></Node>
<StgValue><ssdm name="sext_ln75_4"/></StgValue>
</operation>

<operation id="1852" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.end.i635.6:1 %add_ln75_4 = add i17 %sext_ln75_4, i17 7

]]></Node>
<StgValue><ssdm name="add_ln75_4"/></StgValue>
</operation>

<operation id="1853" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i635.6:2 %add_ln75_16 = add i16 %size2_9, i16 7

]]></Node>
<StgValue><ssdm name="add_ln75_16"/></StgValue>
</operation>

<operation id="1854" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
if.end.i635.6:3 %tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln75_4, i32 16

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1855" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i635.6:4 %sub_ln75_12 = sub i16 65529, i16 %size2_9

]]></Node>
<StgValue><ssdm name="sub_ln75_12"/></StgValue>
</operation>

<operation id="1856" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i635.6:5 %trunc_ln75_9 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln75_12, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln75_9"/></StgValue>
</operation>

<operation id="1857" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.end.i635.6:6 %sub_ln75_13 = sub i13 0, i13 %trunc_ln75_9

]]></Node>
<StgValue><ssdm name="sub_ln75_13"/></StgValue>
</operation>

<operation id="1858" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i635.6:7 %tmp_3 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %add_ln75_16, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1859" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
if.end.i635.6:8 %select_ln75_4 = select i1 %tmp_34, i13 %sub_ln75_13, i13 %tmp_3

]]></Node>
<StgValue><ssdm name="select_ln75_4"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1860" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
if.end.i635.6:9 %size2_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i13.i3, i13 %select_ln75_4, i3 0

]]></Node>
<StgValue><ssdm name="size2_8"/></StgValue>
</operation>

<operation id="1861" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i635.6:10 %padding_size_4 = sub i16 %size2_8, i16 %size2_9

]]></Node>
<StgValue><ssdm name="padding_size_4"/></StgValue>
</operation>

<operation id="1862" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i635.6:11 %icmp_ln81_28 = icmp_sgt  i16 %padding_size_4, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_28"/></StgValue>
</operation>

<operation id="1863" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i635.6:12 %br_ln81 = br i1 %icmp_ln81_28, void %if.end.i661, void %if.then.i660

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1864" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i660:0 %lshr_ln82_27 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %size2_9, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln82_27"/></StgValue>
</operation>

<operation id="1865" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="64" op_0_bw="10">
<![CDATA[
if.then.i660:1 %zext_ln82_28 = zext i10 %lshr_ln82_27

]]></Node>
<StgValue><ssdm name="zext_ln82_28"/></StgValue>
</operation>

<operation id="1866" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660:2 %buf_16_addr_4 = getelementptr i8 %dst_buf2, i64 0, i64 %zext_ln82_28

]]></Node>
<StgValue><ssdm name="buf_16_addr_4"/></StgValue>
</operation>

<operation id="1867" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660:3 %buf_17_addr_4 = getelementptr i8 %dst_buf2_8, i64 0, i64 %zext_ln82_28

]]></Node>
<StgValue><ssdm name="buf_17_addr_4"/></StgValue>
</operation>

<operation id="1868" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660:4 %buf_18_addr_4 = getelementptr i8 %dst_buf2_9, i64 0, i64 %zext_ln82_28

]]></Node>
<StgValue><ssdm name="buf_18_addr_4"/></StgValue>
</operation>

<operation id="1869" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660:5 %buf_19_addr_4 = getelementptr i8 %dst_buf2_10, i64 0, i64 %zext_ln82_28

]]></Node>
<StgValue><ssdm name="buf_19_addr_4"/></StgValue>
</operation>

<operation id="1870" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660:6 %buf_20_addr_4 = getelementptr i8 %dst_buf2_11, i64 0, i64 %zext_ln82_28

]]></Node>
<StgValue><ssdm name="buf_20_addr_4"/></StgValue>
</operation>

<operation id="1871" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660:7 %buf_21_addr_4 = getelementptr i8 %dst_buf2_12, i64 0, i64 %zext_ln82_28

]]></Node>
<StgValue><ssdm name="buf_21_addr_4"/></StgValue>
</operation>

<operation id="1872" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660:8 %buf_22_addr_4 = getelementptr i8 %dst_buf2_13, i64 0, i64 %zext_ln82_28

]]></Node>
<StgValue><ssdm name="buf_22_addr_4"/></StgValue>
</operation>

<operation id="1873" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660:9 %buf_23_addr_4 = getelementptr i8 %dst_buf2_14, i64 0, i64 %zext_ln82_28

]]></Node>
<StgValue><ssdm name="buf_23_addr_4"/></StgValue>
</operation>

<operation id="1874" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="3" op_0_bw="16">
<![CDATA[
if.then.i660:10 %trunc_ln82_28 = trunc i16 %size2_9

]]></Node>
<StgValue><ssdm name="trunc_ln82_28"/></StgValue>
</operation>

<operation id="1875" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i660:11 %switch_ln82 = switch i3 %trunc_ln82_28, void %arrayidx.i659853.case.7, i3 0, void %arrayidx.i659853.case.0, i3 1, void %arrayidx.i659853.case.1, i3 2, void %arrayidx.i659853.case.2, i3 3, void %arrayidx.i659853.case.3, i3 4, void %arrayidx.i659853.case.4, i3 5, void %arrayidx.i659853.case.5, i3 6, void %arrayidx.i659853.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>

<operation id="1876" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_28" val="1"/>
<literal name="trunc_ln82_28" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i659853.case.6:0 %store_ln82 = store i8 0, i10 %buf_22_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1877" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_28" val="1"/>
<literal name="trunc_ln82_28" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.case.6:1 %br_ln82 = br void %arrayidx.i659853.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1878" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_28" val="1"/>
<literal name="trunc_ln82_28" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i659853.case.5:0 %store_ln82 = store i8 0, i10 %buf_21_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1879" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_28" val="1"/>
<literal name="trunc_ln82_28" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.case.5:1 %br_ln82 = br void %arrayidx.i659853.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1880" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_28" val="1"/>
<literal name="trunc_ln82_28" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i659853.case.4:0 %store_ln82 = store i8 0, i10 %buf_20_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1881" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_28" val="1"/>
<literal name="trunc_ln82_28" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.case.4:1 %br_ln82 = br void %arrayidx.i659853.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1882" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_28" val="1"/>
<literal name="trunc_ln82_28" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i659853.case.3:0 %store_ln82 = store i8 0, i10 %buf_19_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1883" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_28" val="1"/>
<literal name="trunc_ln82_28" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.case.3:1 %br_ln82 = br void %arrayidx.i659853.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1884" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_28" val="1"/>
<literal name="trunc_ln82_28" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i659853.case.2:0 %store_ln82 = store i8 0, i10 %buf_18_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1885" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_28" val="1"/>
<literal name="trunc_ln82_28" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.case.2:1 %br_ln82 = br void %arrayidx.i659853.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1886" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_28" val="1"/>
<literal name="trunc_ln82_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i659853.case.1:0 %store_ln82 = store i8 0, i10 %buf_17_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1887" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_28" val="1"/>
<literal name="trunc_ln82_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.case.1:1 %br_ln82 = br void %arrayidx.i659853.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1888" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_28" val="1"/>
<literal name="trunc_ln82_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i659853.case.0:0 %store_ln82 = store i8 0, i10 %buf_16_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1889" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_28" val="1"/>
<literal name="trunc_ln82_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.case.0:1 %br_ln82 = br void %arrayidx.i659853.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1890" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_28" val="1"/>
<literal name="trunc_ln82_28" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i659853.case.7:0 %store_ln82 = store i8 0, i10 %buf_23_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1891" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_28" val="1"/>
<literal name="trunc_ln82_28" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.case.7:1 %br_ln82 = br void %arrayidx.i659853.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1892" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.exit:0 %br_ln82 = br void %if.end.i661

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1893" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i661:0 %tmp_35 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %padding_size_4, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1894" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.end.i661:1 %icmp_ln81_29 = icmp_sgt  i15 %tmp_35, i15 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_29"/></StgValue>
</operation>

<operation id="1895" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i661:2 %br_ln81 = br i1 %icmp_ln81_29, void %if.end.i661.1, void %if.then.i660.1

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="1896" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i660.1:0 %add_ln82_24 = add i13 %trunc_ln163_2, i13 1

]]></Node>
<StgValue><ssdm name="add_ln82_24"/></StgValue>
</operation>

<operation id="1897" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i660.1:1 %lshr_ln82_28 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_24, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln82_28"/></StgValue>
</operation>

<operation id="1898" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="64" op_0_bw="10">
<![CDATA[
if.then.i660.1:2 %zext_ln82_29 = zext i10 %lshr_ln82_28

]]></Node>
<StgValue><ssdm name="zext_ln82_29"/></StgValue>
</operation>

<operation id="1899" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.1:3 %buf_16_addr_5 = getelementptr i8 %dst_buf2, i64 0, i64 %zext_ln82_29

]]></Node>
<StgValue><ssdm name="buf_16_addr_5"/></StgValue>
</operation>

<operation id="1900" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.1:4 %buf_17_addr_5 = getelementptr i8 %dst_buf2_8, i64 0, i64 %zext_ln82_29

]]></Node>
<StgValue><ssdm name="buf_17_addr_5"/></StgValue>
</operation>

<operation id="1901" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.1:5 %buf_18_addr_5 = getelementptr i8 %dst_buf2_9, i64 0, i64 %zext_ln82_29

]]></Node>
<StgValue><ssdm name="buf_18_addr_5"/></StgValue>
</operation>

<operation id="1902" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.1:6 %buf_19_addr_5 = getelementptr i8 %dst_buf2_10, i64 0, i64 %zext_ln82_29

]]></Node>
<StgValue><ssdm name="buf_19_addr_5"/></StgValue>
</operation>

<operation id="1903" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.1:7 %buf_20_addr_5 = getelementptr i8 %dst_buf2_11, i64 0, i64 %zext_ln82_29

]]></Node>
<StgValue><ssdm name="buf_20_addr_5"/></StgValue>
</operation>

<operation id="1904" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.1:8 %buf_21_addr_5 = getelementptr i8 %dst_buf2_12, i64 0, i64 %zext_ln82_29

]]></Node>
<StgValue><ssdm name="buf_21_addr_5"/></StgValue>
</operation>

<operation id="1905" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.1:9 %buf_22_addr_5 = getelementptr i8 %dst_buf2_13, i64 0, i64 %zext_ln82_29

]]></Node>
<StgValue><ssdm name="buf_22_addr_5"/></StgValue>
</operation>

<operation id="1906" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.1:10 %buf_23_addr_5 = getelementptr i8 %dst_buf2_14, i64 0, i64 %zext_ln82_29

]]></Node>
<StgValue><ssdm name="buf_23_addr_5"/></StgValue>
</operation>

<operation id="1907" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="3" op_0_bw="16">
<![CDATA[
if.then.i660.1:11 %trunc_ln82_29 = trunc i16 %size2_9

]]></Node>
<StgValue><ssdm name="trunc_ln82_29"/></StgValue>
</operation>

<operation id="1908" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i660.1:12 %switch_ln82 = switch i3 %trunc_ln82_29, void %arrayidx.i659853.1.case.0, i3 6, void %arrayidx.i659853.1.case.7, i3 0, void %arrayidx.i659853.1.case.1, i3 1, void %arrayidx.i659853.1.case.2, i3 2, void %arrayidx.i659853.1.case.3, i3 3, void %arrayidx.i659853.1.case.4, i3 4, void %arrayidx.i659853.1.case.5, i3 5, void %arrayidx.i659853.1.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1909" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_29" val="1"/>
<literal name="trunc_ln82_29" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i659853.1.case.6:0 %store_ln82 = store i8 0, i10 %buf_22_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1910" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_29" val="1"/>
<literal name="trunc_ln82_29" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.1.case.6:1 %br_ln82 = br void %arrayidx.i659853.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1911" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_29" val="1"/>
<literal name="trunc_ln82_29" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i659853.1.case.5:0 %store_ln82 = store i8 0, i10 %buf_21_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1912" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_29" val="1"/>
<literal name="trunc_ln82_29" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.1.case.5:1 %br_ln82 = br void %arrayidx.i659853.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1913" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_29" val="1"/>
<literal name="trunc_ln82_29" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i659853.1.case.4:0 %store_ln82 = store i8 0, i10 %buf_20_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1914" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_29" val="1"/>
<literal name="trunc_ln82_29" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.1.case.4:1 %br_ln82 = br void %arrayidx.i659853.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1915" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_29" val="1"/>
<literal name="trunc_ln82_29" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i659853.1.case.3:0 %store_ln82 = store i8 0, i10 %buf_19_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1916" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_29" val="1"/>
<literal name="trunc_ln82_29" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.1.case.3:1 %br_ln82 = br void %arrayidx.i659853.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1917" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_29" val="1"/>
<literal name="trunc_ln82_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i659853.1.case.2:0 %store_ln82 = store i8 0, i10 %buf_18_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1918" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_29" val="1"/>
<literal name="trunc_ln82_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.1.case.2:1 %br_ln82 = br void %arrayidx.i659853.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1919" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_29" val="1"/>
<literal name="trunc_ln82_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i659853.1.case.1:0 %store_ln82 = store i8 0, i10 %buf_17_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1920" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_29" val="1"/>
<literal name="trunc_ln82_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.1.case.1:1 %br_ln82 = br void %arrayidx.i659853.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1921" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_29" val="1"/>
<literal name="trunc_ln82_29" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i659853.1.case.7:0 %store_ln82 = store i8 0, i10 %buf_23_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1922" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_29" val="1"/>
<literal name="trunc_ln82_29" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.1.case.7:1 %br_ln82 = br void %arrayidx.i659853.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1923" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_29" val="1"/>
<literal name="trunc_ln82_29" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i659853.1.case.0:0 %store_ln82 = store i8 0, i10 %buf_16_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1924" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_29" val="1"/>
<literal name="trunc_ln82_29" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.1.case.0:1 %br_ln82 = br void %arrayidx.i659853.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1925" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.1.exit:0 %br_ln82 = br void %if.end.i661.1

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1926" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i661.1:0 %icmp_ln81_30 = icmp_sgt  i16 %padding_size_4, i16 2

]]></Node>
<StgValue><ssdm name="icmp_ln81_30"/></StgValue>
</operation>

<operation id="1927" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i661.1:1 %br_ln81 = br i1 %icmp_ln81_30, void %if.end.i661.2, void %if.then.i660.2

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="1928" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i660.2:0 %add_ln82_25 = add i13 %trunc_ln163_2, i13 2

]]></Node>
<StgValue><ssdm name="add_ln82_25"/></StgValue>
</operation>

<operation id="1929" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i660.2:1 %lshr_ln82_29 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_25, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln82_29"/></StgValue>
</operation>

<operation id="1930" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="64" op_0_bw="10">
<![CDATA[
if.then.i660.2:2 %zext_ln82_30 = zext i10 %lshr_ln82_29

]]></Node>
<StgValue><ssdm name="zext_ln82_30"/></StgValue>
</operation>

<operation id="1931" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.2:3 %buf_16_addr_6 = getelementptr i8 %dst_buf2, i64 0, i64 %zext_ln82_30

]]></Node>
<StgValue><ssdm name="buf_16_addr_6"/></StgValue>
</operation>

<operation id="1932" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.2:4 %buf_17_addr_6 = getelementptr i8 %dst_buf2_8, i64 0, i64 %zext_ln82_30

]]></Node>
<StgValue><ssdm name="buf_17_addr_6"/></StgValue>
</operation>

<operation id="1933" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.2:5 %buf_18_addr_6 = getelementptr i8 %dst_buf2_9, i64 0, i64 %zext_ln82_30

]]></Node>
<StgValue><ssdm name="buf_18_addr_6"/></StgValue>
</operation>

<operation id="1934" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.2:6 %buf_19_addr_6 = getelementptr i8 %dst_buf2_10, i64 0, i64 %zext_ln82_30

]]></Node>
<StgValue><ssdm name="buf_19_addr_6"/></StgValue>
</operation>

<operation id="1935" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.2:7 %buf_20_addr_6 = getelementptr i8 %dst_buf2_11, i64 0, i64 %zext_ln82_30

]]></Node>
<StgValue><ssdm name="buf_20_addr_6"/></StgValue>
</operation>

<operation id="1936" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.2:8 %buf_21_addr_6 = getelementptr i8 %dst_buf2_12, i64 0, i64 %zext_ln82_30

]]></Node>
<StgValue><ssdm name="buf_21_addr_6"/></StgValue>
</operation>

<operation id="1937" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.2:9 %buf_22_addr_6 = getelementptr i8 %dst_buf2_13, i64 0, i64 %zext_ln82_30

]]></Node>
<StgValue><ssdm name="buf_22_addr_6"/></StgValue>
</operation>

<operation id="1938" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.2:10 %buf_23_addr_6 = getelementptr i8 %dst_buf2_14, i64 0, i64 %zext_ln82_30

]]></Node>
<StgValue><ssdm name="buf_23_addr_6"/></StgValue>
</operation>

<operation id="1939" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="3" op_0_bw="16">
<![CDATA[
if.then.i660.2:11 %trunc_ln82_30 = trunc i16 %size2_9

]]></Node>
<StgValue><ssdm name="trunc_ln82_30"/></StgValue>
</operation>

<operation id="1940" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i660.2:12 %switch_ln82 = switch i3 %trunc_ln82_30, void %arrayidx.i659853.2.case.1, i3 6, void %arrayidx.i659853.2.case.0, i3 5, void %arrayidx.i659853.2.case.7, i3 0, void %arrayidx.i659853.2.case.2, i3 1, void %arrayidx.i659853.2.case.3, i3 2, void %arrayidx.i659853.2.case.4, i3 3, void %arrayidx.i659853.2.case.5, i3 4, void %arrayidx.i659853.2.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1941" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_30" val="1"/>
<literal name="trunc_ln82_30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i659853.2.case.6:0 %store_ln82 = store i8 0, i10 %buf_22_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1942" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_30" val="1"/>
<literal name="trunc_ln82_30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.2.case.6:1 %br_ln82 = br void %arrayidx.i659853.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1943" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_30" val="1"/>
<literal name="trunc_ln82_30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i659853.2.case.5:0 %store_ln82 = store i8 0, i10 %buf_21_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1944" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_30" val="1"/>
<literal name="trunc_ln82_30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.2.case.5:1 %br_ln82 = br void %arrayidx.i659853.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1945" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_30" val="1"/>
<literal name="trunc_ln82_30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i659853.2.case.4:0 %store_ln82 = store i8 0, i10 %buf_20_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1946" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_30" val="1"/>
<literal name="trunc_ln82_30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.2.case.4:1 %br_ln82 = br void %arrayidx.i659853.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1947" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_30" val="1"/>
<literal name="trunc_ln82_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i659853.2.case.3:0 %store_ln82 = store i8 0, i10 %buf_19_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1948" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_30" val="1"/>
<literal name="trunc_ln82_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.2.case.3:1 %br_ln82 = br void %arrayidx.i659853.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1949" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_30" val="1"/>
<literal name="trunc_ln82_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i659853.2.case.2:0 %store_ln82 = store i8 0, i10 %buf_18_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1950" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_30" val="1"/>
<literal name="trunc_ln82_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.2.case.2:1 %br_ln82 = br void %arrayidx.i659853.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1951" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_30" val="1"/>
<literal name="trunc_ln82_30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i659853.2.case.7:0 %store_ln82 = store i8 0, i10 %buf_23_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1952" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_30" val="1"/>
<literal name="trunc_ln82_30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.2.case.7:1 %br_ln82 = br void %arrayidx.i659853.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1953" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_30" val="1"/>
<literal name="trunc_ln82_30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i659853.2.case.0:0 %store_ln82 = store i8 0, i10 %buf_16_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1954" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_30" val="1"/>
<literal name="trunc_ln82_30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.2.case.0:1 %br_ln82 = br void %arrayidx.i659853.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1955" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_30" val="1"/>
<literal name="trunc_ln82_30" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i659853.2.case.1:0 %store_ln82 = store i8 0, i10 %buf_17_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1956" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_30" val="1"/>
<literal name="trunc_ln82_30" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.2.case.1:1 %br_ln82 = br void %arrayidx.i659853.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1957" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.2.exit:0 %br_ln82 = br void %if.end.i661.2

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1958" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i661.2:0 %tmp_36 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %padding_size_4, i32 2, i32 15

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1959" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
if.end.i661.2:1 %icmp_ln81_31 = icmp_sgt  i14 %tmp_36, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_31"/></StgValue>
</operation>

<operation id="1960" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i661.2:2 %br_ln81 = br i1 %icmp_ln81_31, void %if.end.i661.3, void %if.then.i660.3

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="1961" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i660.3:0 %add_ln82_26 = add i13 %trunc_ln163_2, i13 3

]]></Node>
<StgValue><ssdm name="add_ln82_26"/></StgValue>
</operation>

<operation id="1962" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i660.3:1 %lshr_ln82_30 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_26, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln82_30"/></StgValue>
</operation>

<operation id="1963" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="64" op_0_bw="10">
<![CDATA[
if.then.i660.3:2 %zext_ln82_31 = zext i10 %lshr_ln82_30

]]></Node>
<StgValue><ssdm name="zext_ln82_31"/></StgValue>
</operation>

<operation id="1964" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.3:3 %buf_16_addr_7 = getelementptr i8 %dst_buf2, i64 0, i64 %zext_ln82_31

]]></Node>
<StgValue><ssdm name="buf_16_addr_7"/></StgValue>
</operation>

<operation id="1965" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.3:4 %buf_17_addr_7 = getelementptr i8 %dst_buf2_8, i64 0, i64 %zext_ln82_31

]]></Node>
<StgValue><ssdm name="buf_17_addr_7"/></StgValue>
</operation>

<operation id="1966" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.3:5 %buf_18_addr_7 = getelementptr i8 %dst_buf2_9, i64 0, i64 %zext_ln82_31

]]></Node>
<StgValue><ssdm name="buf_18_addr_7"/></StgValue>
</operation>

<operation id="1967" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.3:6 %buf_19_addr_7 = getelementptr i8 %dst_buf2_10, i64 0, i64 %zext_ln82_31

]]></Node>
<StgValue><ssdm name="buf_19_addr_7"/></StgValue>
</operation>

<operation id="1968" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.3:7 %buf_20_addr_7 = getelementptr i8 %dst_buf2_11, i64 0, i64 %zext_ln82_31

]]></Node>
<StgValue><ssdm name="buf_20_addr_7"/></StgValue>
</operation>

<operation id="1969" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.3:8 %buf_21_addr_7 = getelementptr i8 %dst_buf2_12, i64 0, i64 %zext_ln82_31

]]></Node>
<StgValue><ssdm name="buf_21_addr_7"/></StgValue>
</operation>

<operation id="1970" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.3:9 %buf_22_addr_7 = getelementptr i8 %dst_buf2_13, i64 0, i64 %zext_ln82_31

]]></Node>
<StgValue><ssdm name="buf_22_addr_7"/></StgValue>
</operation>

<operation id="1971" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.3:10 %buf_23_addr_7 = getelementptr i8 %dst_buf2_14, i64 0, i64 %zext_ln82_31

]]></Node>
<StgValue><ssdm name="buf_23_addr_7"/></StgValue>
</operation>

<operation id="1972" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="3" op_0_bw="16">
<![CDATA[
if.then.i660.3:11 %trunc_ln82_31 = trunc i16 %size2_9

]]></Node>
<StgValue><ssdm name="trunc_ln82_31"/></StgValue>
</operation>

<operation id="1973" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i660.3:12 %switch_ln82 = switch i3 %trunc_ln82_31, void %arrayidx.i659853.3.case.2, i3 5, void %arrayidx.i659853.3.case.0, i3 6, void %arrayidx.i659853.3.case.1, i3 4, void %arrayidx.i659853.3.case.7, i3 0, void %arrayidx.i659853.3.case.3, i3 1, void %arrayidx.i659853.3.case.4, i3 2, void %arrayidx.i659853.3.case.5, i3 3, void %arrayidx.i659853.3.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1974" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_31" val="1"/>
<literal name="trunc_ln82_31" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i659853.3.case.6:0 %store_ln82 = store i8 0, i10 %buf_22_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1975" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_31" val="1"/>
<literal name="trunc_ln82_31" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.3.case.6:1 %br_ln82 = br void %arrayidx.i659853.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1976" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_31" val="1"/>
<literal name="trunc_ln82_31" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i659853.3.case.5:0 %store_ln82 = store i8 0, i10 %buf_21_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1977" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_31" val="1"/>
<literal name="trunc_ln82_31" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.3.case.5:1 %br_ln82 = br void %arrayidx.i659853.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1978" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_31" val="1"/>
<literal name="trunc_ln82_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i659853.3.case.4:0 %store_ln82 = store i8 0, i10 %buf_20_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1979" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_31" val="1"/>
<literal name="trunc_ln82_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.3.case.4:1 %br_ln82 = br void %arrayidx.i659853.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1980" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_31" val="1"/>
<literal name="trunc_ln82_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i659853.3.case.3:0 %store_ln82 = store i8 0, i10 %buf_19_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1981" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_31" val="1"/>
<literal name="trunc_ln82_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.3.case.3:1 %br_ln82 = br void %arrayidx.i659853.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1982" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_31" val="1"/>
<literal name="trunc_ln82_31" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i659853.3.case.7:0 %store_ln82 = store i8 0, i10 %buf_23_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1983" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_31" val="1"/>
<literal name="trunc_ln82_31" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.3.case.7:1 %br_ln82 = br void %arrayidx.i659853.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1984" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_31" val="1"/>
<literal name="trunc_ln82_31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i659853.3.case.1:0 %store_ln82 = store i8 0, i10 %buf_17_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1985" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_31" val="1"/>
<literal name="trunc_ln82_31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.3.case.1:1 %br_ln82 = br void %arrayidx.i659853.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1986" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_31" val="1"/>
<literal name="trunc_ln82_31" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i659853.3.case.0:0 %store_ln82 = store i8 0, i10 %buf_16_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1987" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_31" val="1"/>
<literal name="trunc_ln82_31" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.3.case.0:1 %br_ln82 = br void %arrayidx.i659853.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1988" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_31" val="1"/>
<literal name="trunc_ln82_31" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i659853.3.case.2:0 %store_ln82 = store i8 0, i10 %buf_18_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="1989" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_31" val="1"/>
<literal name="trunc_ln82_31" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.3.case.2:1 %br_ln82 = br void %arrayidx.i659853.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1990" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.3.exit:0 %br_ln82 = br void %if.end.i661.3

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1991" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i661.3:0 %icmp_ln81_32 = icmp_sgt  i16 %padding_size_4, i16 4

]]></Node>
<StgValue><ssdm name="icmp_ln81_32"/></StgValue>
</operation>

<operation id="1992" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i661.3:1 %br_ln81 = br i1 %icmp_ln81_32, void %if.end.i661.4, void %if.then.i660.4

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="1993" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i660.4:0 %add_ln82_27 = add i13 %trunc_ln163_2, i13 4

]]></Node>
<StgValue><ssdm name="add_ln82_27"/></StgValue>
</operation>

<operation id="1994" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i660.4:1 %lshr_ln82_31 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_27, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln82_31"/></StgValue>
</operation>

<operation id="1995" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="64" op_0_bw="10">
<![CDATA[
if.then.i660.4:2 %zext_ln82_32 = zext i10 %lshr_ln82_31

]]></Node>
<StgValue><ssdm name="zext_ln82_32"/></StgValue>
</operation>

<operation id="1996" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.4:3 %buf_16_addr_8 = getelementptr i8 %dst_buf2, i64 0, i64 %zext_ln82_32

]]></Node>
<StgValue><ssdm name="buf_16_addr_8"/></StgValue>
</operation>

<operation id="1997" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.4:4 %buf_17_addr_8 = getelementptr i8 %dst_buf2_8, i64 0, i64 %zext_ln82_32

]]></Node>
<StgValue><ssdm name="buf_17_addr_8"/></StgValue>
</operation>

<operation id="1998" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.4:5 %buf_18_addr_8 = getelementptr i8 %dst_buf2_9, i64 0, i64 %zext_ln82_32

]]></Node>
<StgValue><ssdm name="buf_18_addr_8"/></StgValue>
</operation>

<operation id="1999" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.4:6 %buf_19_addr_8 = getelementptr i8 %dst_buf2_10, i64 0, i64 %zext_ln82_32

]]></Node>
<StgValue><ssdm name="buf_19_addr_8"/></StgValue>
</operation>

<operation id="2000" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.4:7 %buf_20_addr_8 = getelementptr i8 %dst_buf2_11, i64 0, i64 %zext_ln82_32

]]></Node>
<StgValue><ssdm name="buf_20_addr_8"/></StgValue>
</operation>

<operation id="2001" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.4:8 %buf_21_addr_8 = getelementptr i8 %dst_buf2_12, i64 0, i64 %zext_ln82_32

]]></Node>
<StgValue><ssdm name="buf_21_addr_8"/></StgValue>
</operation>

<operation id="2002" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.4:9 %buf_22_addr_8 = getelementptr i8 %dst_buf2_13, i64 0, i64 %zext_ln82_32

]]></Node>
<StgValue><ssdm name="buf_22_addr_8"/></StgValue>
</operation>

<operation id="2003" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2240" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.4:10 %buf_23_addr_8 = getelementptr i8 %dst_buf2_14, i64 0, i64 %zext_ln82_32

]]></Node>
<StgValue><ssdm name="buf_23_addr_8"/></StgValue>
</operation>

<operation id="2004" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="3" op_0_bw="16">
<![CDATA[
if.then.i660.4:11 %trunc_ln82_32 = trunc i16 %size2_9

]]></Node>
<StgValue><ssdm name="trunc_ln82_32"/></StgValue>
</operation>

<operation id="2005" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i660.4:12 %switch_ln82 = switch i3 %trunc_ln82_32, void %arrayidx.i659853.4.case.3, i3 4, void %arrayidx.i659853.4.case.0, i3 5, void %arrayidx.i659853.4.case.1, i3 6, void %arrayidx.i659853.4.case.2, i3 3, void %arrayidx.i659853.4.case.7, i3 0, void %arrayidx.i659853.4.case.4, i3 1, void %arrayidx.i659853.4.case.5, i3 2, void %arrayidx.i659853.4.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="2006" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_32" val="1"/>
<literal name="trunc_ln82_32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i659853.4.case.6:0 %store_ln82 = store i8 0, i10 %buf_22_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2007" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_32" val="1"/>
<literal name="trunc_ln82_32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.4.case.6:1 %br_ln82 = br void %arrayidx.i659853.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2008" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_32" val="1"/>
<literal name="trunc_ln82_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i659853.4.case.5:0 %store_ln82 = store i8 0, i10 %buf_21_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2009" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_32" val="1"/>
<literal name="trunc_ln82_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.4.case.5:1 %br_ln82 = br void %arrayidx.i659853.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2010" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_32" val="1"/>
<literal name="trunc_ln82_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i659853.4.case.4:0 %store_ln82 = store i8 0, i10 %buf_20_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2011" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_32" val="1"/>
<literal name="trunc_ln82_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.4.case.4:1 %br_ln82 = br void %arrayidx.i659853.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2012" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_32" val="1"/>
<literal name="trunc_ln82_32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i659853.4.case.7:0 %store_ln82 = store i8 0, i10 %buf_23_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2013" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_32" val="1"/>
<literal name="trunc_ln82_32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.4.case.7:1 %br_ln82 = br void %arrayidx.i659853.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2014" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_32" val="1"/>
<literal name="trunc_ln82_32" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2256" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i659853.4.case.2:0 %store_ln82 = store i8 0, i10 %buf_18_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2015" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_32" val="1"/>
<literal name="trunc_ln82_32" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.4.case.2:1 %br_ln82 = br void %arrayidx.i659853.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2016" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_32" val="1"/>
<literal name="trunc_ln82_32" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i659853.4.case.1:0 %store_ln82 = store i8 0, i10 %buf_17_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2017" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_32" val="1"/>
<literal name="trunc_ln82_32" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.4.case.1:1 %br_ln82 = br void %arrayidx.i659853.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2018" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_32" val="1"/>
<literal name="trunc_ln82_32" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i659853.4.case.0:0 %store_ln82 = store i8 0, i10 %buf_16_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2019" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_32" val="1"/>
<literal name="trunc_ln82_32" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.4.case.0:1 %br_ln82 = br void %arrayidx.i659853.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2020" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_32" val="1"/>
<literal name="trunc_ln82_32" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i659853.4.case.3:0 %store_ln82 = store i8 0, i10 %buf_19_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2021" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_32" val="1"/>
<literal name="trunc_ln82_32" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.4.case.3:1 %br_ln82 = br void %arrayidx.i659853.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2022" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2268" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.4.exit:0 %br_ln82 = br void %if.end.i661.4

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2023" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i661.4:0 %icmp_ln81_33 = icmp_sgt  i16 %padding_size_4, i16 5

]]></Node>
<StgValue><ssdm name="icmp_ln81_33"/></StgValue>
</operation>

<operation id="2024" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i661.4:1 %br_ln81 = br i1 %icmp_ln81_33, void %if.end.i661.5, void %if.then.i660.5

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="2025" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i660.5:0 %add_ln82_28 = add i13 %trunc_ln163_2, i13 5

]]></Node>
<StgValue><ssdm name="add_ln82_28"/></StgValue>
</operation>

<operation id="2026" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i660.5:1 %lshr_ln82_32 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_28, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln82_32"/></StgValue>
</operation>

<operation id="2027" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="64" op_0_bw="10">
<![CDATA[
if.then.i660.5:2 %zext_ln82_33 = zext i10 %lshr_ln82_32

]]></Node>
<StgValue><ssdm name="zext_ln82_33"/></StgValue>
</operation>

<operation id="2028" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.5:3 %buf_16_addr_9 = getelementptr i8 %dst_buf2, i64 0, i64 %zext_ln82_33

]]></Node>
<StgValue><ssdm name="buf_16_addr_9"/></StgValue>
</operation>

<operation id="2029" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.5:4 %buf_17_addr_9 = getelementptr i8 %dst_buf2_8, i64 0, i64 %zext_ln82_33

]]></Node>
<StgValue><ssdm name="buf_17_addr_9"/></StgValue>
</operation>

<operation id="2030" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.5:5 %buf_18_addr_9 = getelementptr i8 %dst_buf2_9, i64 0, i64 %zext_ln82_33

]]></Node>
<StgValue><ssdm name="buf_18_addr_9"/></StgValue>
</operation>

<operation id="2031" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.5:6 %buf_19_addr_9 = getelementptr i8 %dst_buf2_10, i64 0, i64 %zext_ln82_33

]]></Node>
<StgValue><ssdm name="buf_19_addr_9"/></StgValue>
</operation>

<operation id="2032" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.5:7 %buf_20_addr_9 = getelementptr i8 %dst_buf2_11, i64 0, i64 %zext_ln82_33

]]></Node>
<StgValue><ssdm name="buf_20_addr_9"/></StgValue>
</operation>

<operation id="2033" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.5:8 %buf_21_addr_9 = getelementptr i8 %dst_buf2_12, i64 0, i64 %zext_ln82_33

]]></Node>
<StgValue><ssdm name="buf_21_addr_9"/></StgValue>
</operation>

<operation id="2034" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.5:9 %buf_22_addr_9 = getelementptr i8 %dst_buf2_13, i64 0, i64 %zext_ln82_33

]]></Node>
<StgValue><ssdm name="buf_22_addr_9"/></StgValue>
</operation>

<operation id="2035" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.5:10 %buf_23_addr_9 = getelementptr i8 %dst_buf2_14, i64 0, i64 %zext_ln82_33

]]></Node>
<StgValue><ssdm name="buf_23_addr_9"/></StgValue>
</operation>

<operation id="2036" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="3" op_0_bw="16">
<![CDATA[
if.then.i660.5:11 %trunc_ln82_33 = trunc i16 %size2_9

]]></Node>
<StgValue><ssdm name="trunc_ln82_33"/></StgValue>
</operation>

<operation id="2037" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i660.5:12 %switch_ln82 = switch i3 %trunc_ln82_33, void %arrayidx.i659853.5.case.4, i3 3, void %arrayidx.i659853.5.case.0, i3 4, void %arrayidx.i659853.5.case.1, i3 5, void %arrayidx.i659853.5.case.2, i3 6, void %arrayidx.i659853.5.case.3, i3 2, void %arrayidx.i659853.5.case.7, i3 0, void %arrayidx.i659853.5.case.5, i3 1, void %arrayidx.i659853.5.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="2038" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_33" val="1"/>
<literal name="trunc_ln82_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i659853.5.case.6:0 %store_ln82 = store i8 0, i10 %buf_22_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2039" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_33" val="1"/>
<literal name="trunc_ln82_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.5.case.6:1 %br_ln82 = br void %arrayidx.i659853.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2040" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_33" val="1"/>
<literal name="trunc_ln82_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i659853.5.case.5:0 %store_ln82 = store i8 0, i10 %buf_21_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2041" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_33" val="1"/>
<literal name="trunc_ln82_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.5.case.5:1 %br_ln82 = br void %arrayidx.i659853.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2042" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_33" val="1"/>
<literal name="trunc_ln82_33" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i659853.5.case.7:0 %store_ln82 = store i8 0, i10 %buf_23_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2043" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_33" val="1"/>
<literal name="trunc_ln82_33" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.5.case.7:1 %br_ln82 = br void %arrayidx.i659853.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2044" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_33" val="1"/>
<literal name="trunc_ln82_33" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i659853.5.case.3:0 %store_ln82 = store i8 0, i10 %buf_19_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2045" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_33" val="1"/>
<literal name="trunc_ln82_33" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.5.case.3:1 %br_ln82 = br void %arrayidx.i659853.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2046" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_33" val="1"/>
<literal name="trunc_ln82_33" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i659853.5.case.2:0 %store_ln82 = store i8 0, i10 %buf_18_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2047" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_33" val="1"/>
<literal name="trunc_ln82_33" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.5.case.2:1 %br_ln82 = br void %arrayidx.i659853.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2048" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_33" val="1"/>
<literal name="trunc_ln82_33" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i659853.5.case.1:0 %store_ln82 = store i8 0, i10 %buf_17_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2049" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_33" val="1"/>
<literal name="trunc_ln82_33" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.5.case.1:1 %br_ln82 = br void %arrayidx.i659853.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2050" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_33" val="1"/>
<literal name="trunc_ln82_33" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2305" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i659853.5.case.0:0 %store_ln82 = store i8 0, i10 %buf_16_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2051" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_33" val="1"/>
<literal name="trunc_ln82_33" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.5.case.0:1 %br_ln82 = br void %arrayidx.i659853.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2052" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_33" val="1"/>
<literal name="trunc_ln82_33" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i659853.5.case.4:0 %store_ln82 = store i8 0, i10 %buf_20_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2053" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_33" val="1"/>
<literal name="trunc_ln82_33" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2309" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.5.case.4:1 %br_ln82 = br void %arrayidx.i659853.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2054" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.5.exit:0 %br_ln82 = br void %if.end.i661.5

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2055" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i661.5:0 %icmp_ln81_34 = icmp_sgt  i16 %padding_size_4, i16 6

]]></Node>
<StgValue><ssdm name="icmp_ln81_34"/></StgValue>
</operation>

<operation id="2056" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i661.5:1 %br_ln81 = br i1 %icmp_ln81_34, void %if.end.i661.6, void %if.then.i660.6

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="2057" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i660.6:0 %add_ln82_29 = add i13 %trunc_ln163_2, i13 6

]]></Node>
<StgValue><ssdm name="add_ln82_29"/></StgValue>
</operation>

<operation id="2058" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i660.6:1 %lshr_ln82_33 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_29, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln82_33"/></StgValue>
</operation>

<operation id="2059" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="64" op_0_bw="10">
<![CDATA[
if.then.i660.6:2 %zext_ln82_34 = zext i10 %lshr_ln82_33

]]></Node>
<StgValue><ssdm name="zext_ln82_34"/></StgValue>
</operation>

<operation id="2060" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.6:3 %buf_16_addr_10 = getelementptr i8 %dst_buf2, i64 0, i64 %zext_ln82_34

]]></Node>
<StgValue><ssdm name="buf_16_addr_10"/></StgValue>
</operation>

<operation id="2061" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.6:4 %buf_17_addr_10 = getelementptr i8 %dst_buf2_8, i64 0, i64 %zext_ln82_34

]]></Node>
<StgValue><ssdm name="buf_17_addr_10"/></StgValue>
</operation>

<operation id="2062" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.6:5 %buf_18_addr_10 = getelementptr i8 %dst_buf2_9, i64 0, i64 %zext_ln82_34

]]></Node>
<StgValue><ssdm name="buf_18_addr_10"/></StgValue>
</operation>

<operation id="2063" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.6:6 %buf_19_addr_10 = getelementptr i8 %dst_buf2_10, i64 0, i64 %zext_ln82_34

]]></Node>
<StgValue><ssdm name="buf_19_addr_10"/></StgValue>
</operation>

<operation id="2064" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.6:7 %buf_20_addr_10 = getelementptr i8 %dst_buf2_11, i64 0, i64 %zext_ln82_34

]]></Node>
<StgValue><ssdm name="buf_20_addr_10"/></StgValue>
</operation>

<operation id="2065" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.6:8 %buf_21_addr_10 = getelementptr i8 %dst_buf2_12, i64 0, i64 %zext_ln82_34

]]></Node>
<StgValue><ssdm name="buf_21_addr_10"/></StgValue>
</operation>

<operation id="2066" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.6:9 %buf_22_addr_10 = getelementptr i8 %dst_buf2_13, i64 0, i64 %zext_ln82_34

]]></Node>
<StgValue><ssdm name="buf_22_addr_10"/></StgValue>
</operation>

<operation id="2067" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i660.6:10 %buf_23_addr_10 = getelementptr i8 %dst_buf2_14, i64 0, i64 %zext_ln82_34

]]></Node>
<StgValue><ssdm name="buf_23_addr_10"/></StgValue>
</operation>

<operation id="2068" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="3" op_0_bw="16">
<![CDATA[
if.then.i660.6:11 %trunc_ln82_34 = trunc i16 %size2_9

]]></Node>
<StgValue><ssdm name="trunc_ln82_34"/></StgValue>
</operation>

<operation id="2069" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i660.6:12 %switch_ln82 = switch i3 %trunc_ln82_34, void %arrayidx.i659853.6.case.5, i3 2, void %arrayidx.i659853.6.case.0, i3 3, void %arrayidx.i659853.6.case.1, i3 4, void %arrayidx.i659853.6.case.2, i3 5, void %arrayidx.i659853.6.case.3, i3 6, void %arrayidx.i659853.6.case.4, i3 1, void %arrayidx.i659853.6.case.7, i3 0, void %arrayidx.i659853.6.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="2070" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_34" val="1"/>
<literal name="trunc_ln82_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i659853.6.case.6:0 %store_ln82 = store i8 0, i10 %buf_22_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2071" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_34" val="1"/>
<literal name="trunc_ln82_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.6.case.6:1 %br_ln82 = br void %arrayidx.i659853.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2072" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_34" val="1"/>
<literal name="trunc_ln82_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i659853.6.case.7:0 %store_ln82 = store i8 0, i10 %buf_23_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2073" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_34" val="1"/>
<literal name="trunc_ln82_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.6.case.7:1 %br_ln82 = br void %arrayidx.i659853.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2074" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_34" val="1"/>
<literal name="trunc_ln82_34" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2336" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i659853.6.case.4:0 %store_ln82 = store i8 0, i10 %buf_20_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2075" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_34" val="1"/>
<literal name="trunc_ln82_34" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.6.case.4:1 %br_ln82 = br void %arrayidx.i659853.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2076" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_34" val="1"/>
<literal name="trunc_ln82_34" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i659853.6.case.3:0 %store_ln82 = store i8 0, i10 %buf_19_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2077" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_34" val="1"/>
<literal name="trunc_ln82_34" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2340" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.6.case.3:1 %br_ln82 = br void %arrayidx.i659853.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2078" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_34" val="1"/>
<literal name="trunc_ln82_34" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i659853.6.case.2:0 %store_ln82 = store i8 0, i10 %buf_18_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2079" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_34" val="1"/>
<literal name="trunc_ln82_34" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.6.case.2:1 %br_ln82 = br void %arrayidx.i659853.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2080" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_34" val="1"/>
<literal name="trunc_ln82_34" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i659853.6.case.1:0 %store_ln82 = store i8 0, i10 %buf_17_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2081" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_34" val="1"/>
<literal name="trunc_ln82_34" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.6.case.1:1 %br_ln82 = br void %arrayidx.i659853.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2082" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_34" val="1"/>
<literal name="trunc_ln82_34" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i659853.6.case.0:0 %store_ln82 = store i8 0, i10 %buf_16_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2083" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_34" val="1"/>
<literal name="trunc_ln82_34" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.6.case.0:1 %br_ln82 = br void %arrayidx.i659853.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2084" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_34" val="1"/>
<literal name="trunc_ln82_34" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i659853.6.case.5:0 %store_ln82 = store i8 0, i10 %buf_21_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2085" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_34" val="1"/>
<literal name="trunc_ln82_34" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.6.case.5:1 %br_ln82 = br void %arrayidx.i659853.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2086" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i659853.6.exit:0 %br_ln82 = br void %if.end.i661.6

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2087" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="17" op_0_bw="16">
<![CDATA[
if.end.i661.6:0 %sext_ln75_5 = sext i16 %val_size2_3_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln75_5"/></StgValue>
</operation>

<operation id="2088" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.end.i661.6:1 %add_ln75_5 = add i17 %sext_ln75_5, i17 7

]]></Node>
<StgValue><ssdm name="add_ln75_5"/></StgValue>
</operation>

<operation id="2089" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i661.6:2 %add_ln75_17 = add i16 %val_size2_3_loc_load, i16 7

]]></Node>
<StgValue><ssdm name="add_ln75_17"/></StgValue>
</operation>

<operation id="2090" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
if.end.i661.6:3 %tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln75_5, i32 16

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="2091" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i661.6:4 %sub_ln75_15 = sub i16 65529, i16 %val_size2_3_loc_load

]]></Node>
<StgValue><ssdm name="sub_ln75_15"/></StgValue>
</operation>

<operation id="2092" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i661.6:5 %trunc_ln75_s = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln75_15, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln75_s"/></StgValue>
</operation>

<operation id="2093" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.end.i661.6:6 %sub_ln75_16 = sub i13 0, i13 %trunc_ln75_s

]]></Node>
<StgValue><ssdm name="sub_ln75_16"/></StgValue>
</operation>

<operation id="2094" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i661.6:7 %tmp_4 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %add_ln75_17, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="2095" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
if.end.i661.6:8 %select_ln75_5 = select i1 %tmp_37, i13 %sub_ln75_16, i13 %tmp_4

]]></Node>
<StgValue><ssdm name="select_ln75_5"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="2096" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
if.end.i661.6:9 %val_size2_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i13.i3, i13 %select_ln75_5, i3 0

]]></Node>
<StgValue><ssdm name="val_size2_1"/></StgValue>
</operation>

<operation id="2097" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i661.6:10 %padding_size_5 = sub i16 %val_size2_1, i16 %val_size2_3_loc_load

]]></Node>
<StgValue><ssdm name="padding_size_5"/></StgValue>
</operation>

<operation id="2098" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i661.6:11 %icmp_ln81_35 = icmp_sgt  i16 %padding_size_5, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_35"/></StgValue>
</operation>

<operation id="2099" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i661.6:12 %br_ln81 = br i1 %icmp_ln81_35, void %if.end.i687, void %if.then.i686

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="2100" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i686:0 %lshr_ln82_34 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %val_size2_3_loc_load, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln82_34"/></StgValue>
</operation>

<operation id="2101" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="64" op_0_bw="12">
<![CDATA[
if.then.i686:1 %zext_ln82_35 = zext i12 %lshr_ln82_34

]]></Node>
<StgValue><ssdm name="zext_ln82_35"/></StgValue>
</operation>

<operation id="2102" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686:2 %buf_64_addr = getelementptr i8 %val_buf2, i64 0, i64 %zext_ln82_35

]]></Node>
<StgValue><ssdm name="buf_64_addr"/></StgValue>
</operation>

<operation id="2103" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686:3 %buf_65_addr = getelementptr i8 %val_buf2_8, i64 0, i64 %zext_ln82_35

]]></Node>
<StgValue><ssdm name="buf_65_addr"/></StgValue>
</operation>

<operation id="2104" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686:4 %buf_66_addr = getelementptr i8 %val_buf2_9, i64 0, i64 %zext_ln82_35

]]></Node>
<StgValue><ssdm name="buf_66_addr"/></StgValue>
</operation>

<operation id="2105" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686:5 %buf_67_addr = getelementptr i8 %val_buf2_10, i64 0, i64 %zext_ln82_35

]]></Node>
<StgValue><ssdm name="buf_67_addr"/></StgValue>
</operation>

<operation id="2106" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686:6 %buf_68_addr = getelementptr i8 %val_buf2_11, i64 0, i64 %zext_ln82_35

]]></Node>
<StgValue><ssdm name="buf_68_addr"/></StgValue>
</operation>

<operation id="2107" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686:7 %buf_69_addr = getelementptr i8 %val_buf2_12, i64 0, i64 %zext_ln82_35

]]></Node>
<StgValue><ssdm name="buf_69_addr"/></StgValue>
</operation>

<operation id="2108" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686:8 %buf_70_addr = getelementptr i8 %val_buf2_13, i64 0, i64 %zext_ln82_35

]]></Node>
<StgValue><ssdm name="buf_70_addr"/></StgValue>
</operation>

<operation id="2109" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686:9 %buf_71_addr = getelementptr i8 %val_buf2_14, i64 0, i64 %zext_ln82_35

]]></Node>
<StgValue><ssdm name="buf_71_addr"/></StgValue>
</operation>

<operation id="2110" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="3" op_0_bw="16">
<![CDATA[
if.then.i686:10 %trunc_ln82_35 = trunc i16 %val_size2_3_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln82_35"/></StgValue>
</operation>

<operation id="2111" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i686:11 %switch_ln82 = switch i3 %trunc_ln82_35, void %arrayidx.i685852.case.7, i3 0, void %arrayidx.i685852.case.0, i3 1, void %arrayidx.i685852.case.1, i3 2, void %arrayidx.i685852.case.2, i3 3, void %arrayidx.i685852.case.3, i3 4, void %arrayidx.i685852.case.4, i3 5, void %arrayidx.i685852.case.5, i3 6, void %arrayidx.i685852.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>

<operation id="2112" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_35" val="1"/>
<literal name="trunc_ln82_35" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i685852.case.6:0 %store_ln82 = store i8 0, i12 %buf_70_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2113" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_35" val="1"/>
<literal name="trunc_ln82_35" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.case.6:1 %br_ln82 = br void %arrayidx.i685852.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2114" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_35" val="1"/>
<literal name="trunc_ln82_35" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i685852.case.5:0 %store_ln82 = store i8 0, i12 %buf_69_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2115" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_35" val="1"/>
<literal name="trunc_ln82_35" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.case.5:1 %br_ln82 = br void %arrayidx.i685852.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2116" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_35" val="1"/>
<literal name="trunc_ln82_35" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i685852.case.4:0 %store_ln82 = store i8 0, i12 %buf_68_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2117" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_35" val="1"/>
<literal name="trunc_ln82_35" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.case.4:1 %br_ln82 = br void %arrayidx.i685852.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2118" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_35" val="1"/>
<literal name="trunc_ln82_35" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i685852.case.3:0 %store_ln82 = store i8 0, i12 %buf_67_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2119" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_35" val="1"/>
<literal name="trunc_ln82_35" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.case.3:1 %br_ln82 = br void %arrayidx.i685852.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2120" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_35" val="1"/>
<literal name="trunc_ln82_35" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i685852.case.2:0 %store_ln82 = store i8 0, i12 %buf_66_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2121" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_35" val="1"/>
<literal name="trunc_ln82_35" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.case.2:1 %br_ln82 = br void %arrayidx.i685852.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2122" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_35" val="1"/>
<literal name="trunc_ln82_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2398" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i685852.case.1:0 %store_ln82 = store i8 0, i12 %buf_65_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2123" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_35" val="1"/>
<literal name="trunc_ln82_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.case.1:1 %br_ln82 = br void %arrayidx.i685852.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2124" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_35" val="1"/>
<literal name="trunc_ln82_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i685852.case.0:0 %store_ln82 = store i8 0, i12 %buf_64_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2125" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_35" val="1"/>
<literal name="trunc_ln82_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.case.0:1 %br_ln82 = br void %arrayidx.i685852.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2126" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_35" val="1"/>
<literal name="trunc_ln82_35" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i685852.case.7:0 %store_ln82 = store i8 0, i12 %buf_71_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2127" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_35" val="1"/>
<literal name="trunc_ln82_35" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.case.7:1 %br_ln82 = br void %arrayidx.i685852.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2128" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.exit:0 %br_ln82 = br void %if.end.i687

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2129" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i687:0 %tmp_38 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %padding_size_5, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="2130" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.end.i687:1 %icmp_ln81_36 = icmp_sgt  i15 %tmp_38, i15 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_36"/></StgValue>
</operation>

<operation id="2131" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i687:2 %br_ln81 = br i1 %icmp_ln81_36, void %if.end.i687.1, void %if.then.i686.1

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="2132" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.then.i686.1:0 %add_ln82_30 = add i15 %trunc_ln171_4_loc_load, i15 1

]]></Node>
<StgValue><ssdm name="add_ln82_30"/></StgValue>
</operation>

<operation id="2133" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i686.1:1 %lshr_ln82_35 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_30, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln82_35"/></StgValue>
</operation>

<operation id="2134" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="64" op_0_bw="12">
<![CDATA[
if.then.i686.1:2 %zext_ln82_36 = zext i12 %lshr_ln82_35

]]></Node>
<StgValue><ssdm name="zext_ln82_36"/></StgValue>
</operation>

<operation id="2135" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.1:3 %buf_64_addr_1 = getelementptr i8 %val_buf2, i64 0, i64 %zext_ln82_36

]]></Node>
<StgValue><ssdm name="buf_64_addr_1"/></StgValue>
</operation>

<operation id="2136" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.1:4 %buf_65_addr_1 = getelementptr i8 %val_buf2_8, i64 0, i64 %zext_ln82_36

]]></Node>
<StgValue><ssdm name="buf_65_addr_1"/></StgValue>
</operation>

<operation id="2137" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.1:5 %buf_66_addr_1 = getelementptr i8 %val_buf2_9, i64 0, i64 %zext_ln82_36

]]></Node>
<StgValue><ssdm name="buf_66_addr_1"/></StgValue>
</operation>

<operation id="2138" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.1:6 %buf_67_addr_1 = getelementptr i8 %val_buf2_10, i64 0, i64 %zext_ln82_36

]]></Node>
<StgValue><ssdm name="buf_67_addr_1"/></StgValue>
</operation>

<operation id="2139" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.1:7 %buf_68_addr_1 = getelementptr i8 %val_buf2_11, i64 0, i64 %zext_ln82_36

]]></Node>
<StgValue><ssdm name="buf_68_addr_1"/></StgValue>
</operation>

<operation id="2140" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.1:8 %buf_69_addr_1 = getelementptr i8 %val_buf2_12, i64 0, i64 %zext_ln82_36

]]></Node>
<StgValue><ssdm name="buf_69_addr_1"/></StgValue>
</operation>

<operation id="2141" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.1:9 %buf_70_addr_1 = getelementptr i8 %val_buf2_13, i64 0, i64 %zext_ln82_36

]]></Node>
<StgValue><ssdm name="buf_70_addr_1"/></StgValue>
</operation>

<operation id="2142" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.1:10 %buf_71_addr_1 = getelementptr i8 %val_buf2_14, i64 0, i64 %zext_ln82_36

]]></Node>
<StgValue><ssdm name="buf_71_addr_1"/></StgValue>
</operation>

<operation id="2143" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="3" op_0_bw="16">
<![CDATA[
if.then.i686.1:11 %trunc_ln82_36 = trunc i16 %val_size2_3_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln82_36"/></StgValue>
</operation>

<operation id="2144" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i686.1:12 %switch_ln82 = switch i3 %trunc_ln82_36, void %arrayidx.i685852.1.case.0, i3 6, void %arrayidx.i685852.1.case.7, i3 0, void %arrayidx.i685852.1.case.1, i3 1, void %arrayidx.i685852.1.case.2, i3 2, void %arrayidx.i685852.1.case.3, i3 3, void %arrayidx.i685852.1.case.4, i3 4, void %arrayidx.i685852.1.case.5, i3 5, void %arrayidx.i685852.1.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="2145" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_36" val="1"/>
<literal name="trunc_ln82_36" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i685852.1.case.6:0 %store_ln82 = store i8 0, i12 %buf_70_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2146" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_36" val="1"/>
<literal name="trunc_ln82_36" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.1.case.6:1 %br_ln82 = br void %arrayidx.i685852.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2147" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_36" val="1"/>
<literal name="trunc_ln82_36" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i685852.1.case.5:0 %store_ln82 = store i8 0, i12 %buf_69_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2148" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_36" val="1"/>
<literal name="trunc_ln82_36" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.1.case.5:1 %br_ln82 = br void %arrayidx.i685852.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2149" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_36" val="1"/>
<literal name="trunc_ln82_36" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i685852.1.case.4:0 %store_ln82 = store i8 0, i12 %buf_68_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2150" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_36" val="1"/>
<literal name="trunc_ln82_36" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.1.case.4:1 %br_ln82 = br void %arrayidx.i685852.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2151" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_36" val="1"/>
<literal name="trunc_ln82_36" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i685852.1.case.3:0 %store_ln82 = store i8 0, i12 %buf_67_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2152" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_36" val="1"/>
<literal name="trunc_ln82_36" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.1.case.3:1 %br_ln82 = br void %arrayidx.i685852.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2153" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_36" val="1"/>
<literal name="trunc_ln82_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i685852.1.case.2:0 %store_ln82 = store i8 0, i12 %buf_66_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2154" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_36" val="1"/>
<literal name="trunc_ln82_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2440" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.1.case.2:1 %br_ln82 = br void %arrayidx.i685852.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2155" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_36" val="1"/>
<literal name="trunc_ln82_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2442" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i685852.1.case.1:0 %store_ln82 = store i8 0, i12 %buf_65_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2156" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_36" val="1"/>
<literal name="trunc_ln82_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.1.case.1:1 %br_ln82 = br void %arrayidx.i685852.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2157" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_36" val="1"/>
<literal name="trunc_ln82_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2445" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i685852.1.case.7:0 %store_ln82 = store i8 0, i12 %buf_71_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2158" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_36" val="1"/>
<literal name="trunc_ln82_36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2446" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.1.case.7:1 %br_ln82 = br void %arrayidx.i685852.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2159" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_36" val="1"/>
<literal name="trunc_ln82_36" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i685852.1.case.0:0 %store_ln82 = store i8 0, i12 %buf_64_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2160" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_36" val="1"/>
<literal name="trunc_ln82_36" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2449" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.1.case.0:1 %br_ln82 = br void %arrayidx.i685852.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2161" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.1.exit:0 %br_ln82 = br void %if.end.i687.1

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2162" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i687.1:0 %icmp_ln81_37 = icmp_sgt  i16 %padding_size_5, i16 2

]]></Node>
<StgValue><ssdm name="icmp_ln81_37"/></StgValue>
</operation>

<operation id="2163" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i687.1:1 %br_ln81 = br i1 %icmp_ln81_37, void %if.end.i687.2, void %if.then.i686.2

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="2164" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.then.i686.2:0 %add_ln82_31 = add i15 %trunc_ln171_4_loc_load, i15 2

]]></Node>
<StgValue><ssdm name="add_ln82_31"/></StgValue>
</operation>

<operation id="2165" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i686.2:1 %lshr_ln82_36 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_31, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln82_36"/></StgValue>
</operation>

<operation id="2166" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="64" op_0_bw="12">
<![CDATA[
if.then.i686.2:2 %zext_ln82_37 = zext i12 %lshr_ln82_36

]]></Node>
<StgValue><ssdm name="zext_ln82_37"/></StgValue>
</operation>

<operation id="2167" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2459" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.2:3 %buf_64_addr_2 = getelementptr i8 %val_buf2, i64 0, i64 %zext_ln82_37

]]></Node>
<StgValue><ssdm name="buf_64_addr_2"/></StgValue>
</operation>

<operation id="2168" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.2:4 %buf_65_addr_2 = getelementptr i8 %val_buf2_8, i64 0, i64 %zext_ln82_37

]]></Node>
<StgValue><ssdm name="buf_65_addr_2"/></StgValue>
</operation>

<operation id="2169" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.2:5 %buf_66_addr_2 = getelementptr i8 %val_buf2_9, i64 0, i64 %zext_ln82_37

]]></Node>
<StgValue><ssdm name="buf_66_addr_2"/></StgValue>
</operation>

<operation id="2170" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2462" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.2:6 %buf_67_addr_2 = getelementptr i8 %val_buf2_10, i64 0, i64 %zext_ln82_37

]]></Node>
<StgValue><ssdm name="buf_67_addr_2"/></StgValue>
</operation>

<operation id="2171" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.2:7 %buf_68_addr_2 = getelementptr i8 %val_buf2_11, i64 0, i64 %zext_ln82_37

]]></Node>
<StgValue><ssdm name="buf_68_addr_2"/></StgValue>
</operation>

<operation id="2172" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.2:8 %buf_69_addr_2 = getelementptr i8 %val_buf2_12, i64 0, i64 %zext_ln82_37

]]></Node>
<StgValue><ssdm name="buf_69_addr_2"/></StgValue>
</operation>

<operation id="2173" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.2:9 %buf_70_addr_2 = getelementptr i8 %val_buf2_13, i64 0, i64 %zext_ln82_37

]]></Node>
<StgValue><ssdm name="buf_70_addr_2"/></StgValue>
</operation>

<operation id="2174" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.2:10 %buf_71_addr_2 = getelementptr i8 %val_buf2_14, i64 0, i64 %zext_ln82_37

]]></Node>
<StgValue><ssdm name="buf_71_addr_2"/></StgValue>
</operation>

<operation id="2175" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="3" op_0_bw="16">
<![CDATA[
if.then.i686.2:11 %trunc_ln82_37 = trunc i16 %val_size2_3_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln82_37"/></StgValue>
</operation>

<operation id="2176" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i686.2:12 %switch_ln82 = switch i3 %trunc_ln82_37, void %arrayidx.i685852.2.case.1, i3 6, void %arrayidx.i685852.2.case.0, i3 5, void %arrayidx.i685852.2.case.7, i3 0, void %arrayidx.i685852.2.case.2, i3 1, void %arrayidx.i685852.2.case.3, i3 2, void %arrayidx.i685852.2.case.4, i3 3, void %arrayidx.i685852.2.case.5, i3 4, void %arrayidx.i685852.2.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="2177" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_37" val="1"/>
<literal name="trunc_ln82_37" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i685852.2.case.6:0 %store_ln82 = store i8 0, i12 %buf_70_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2178" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_37" val="1"/>
<literal name="trunc_ln82_37" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.2.case.6:1 %br_ln82 = br void %arrayidx.i685852.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2179" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_37" val="1"/>
<literal name="trunc_ln82_37" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i685852.2.case.5:0 %store_ln82 = store i8 0, i12 %buf_69_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2180" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_37" val="1"/>
<literal name="trunc_ln82_37" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.2.case.5:1 %br_ln82 = br void %arrayidx.i685852.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2181" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_37" val="1"/>
<literal name="trunc_ln82_37" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i685852.2.case.4:0 %store_ln82 = store i8 0, i12 %buf_68_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2182" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_37" val="1"/>
<literal name="trunc_ln82_37" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2477" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.2.case.4:1 %br_ln82 = br void %arrayidx.i685852.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2183" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_37" val="1"/>
<literal name="trunc_ln82_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i685852.2.case.3:0 %store_ln82 = store i8 0, i12 %buf_67_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2184" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_37" val="1"/>
<literal name="trunc_ln82_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2480" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.2.case.3:1 %br_ln82 = br void %arrayidx.i685852.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2185" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_37" val="1"/>
<literal name="trunc_ln82_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i685852.2.case.2:0 %store_ln82 = store i8 0, i12 %buf_66_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2186" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_37" val="1"/>
<literal name="trunc_ln82_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2483" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.2.case.2:1 %br_ln82 = br void %arrayidx.i685852.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2187" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_37" val="1"/>
<literal name="trunc_ln82_37" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i685852.2.case.7:0 %store_ln82 = store i8 0, i12 %buf_71_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2188" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_37" val="1"/>
<literal name="trunc_ln82_37" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.2.case.7:1 %br_ln82 = br void %arrayidx.i685852.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2189" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_37" val="1"/>
<literal name="trunc_ln82_37" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i685852.2.case.0:0 %store_ln82 = store i8 0, i12 %buf_64_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2190" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_37" val="1"/>
<literal name="trunc_ln82_37" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2489" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.2.case.0:1 %br_ln82 = br void %arrayidx.i685852.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2191" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_37" val="1"/>
<literal name="trunc_ln82_37" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2491" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i685852.2.case.1:0 %store_ln82 = store i8 0, i12 %buf_65_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2192" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_37" val="1"/>
<literal name="trunc_ln82_37" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.2.case.1:1 %br_ln82 = br void %arrayidx.i685852.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2193" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2494" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.2.exit:0 %br_ln82 = br void %if.end.i687.2

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2194" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i687.2:0 %tmp_39 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %padding_size_5, i32 2, i32 15

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="2195" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
if.end.i687.2:1 %icmp_ln81_38 = icmp_sgt  i14 %tmp_39, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_38"/></StgValue>
</operation>

<operation id="2196" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i687.2:2 %br_ln81 = br i1 %icmp_ln81_38, void %if.end.i687.3, void %if.then.i686.3

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="2197" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.then.i686.3:0 %add_ln82_32 = add i15 %trunc_ln171_4_loc_load, i15 3

]]></Node>
<StgValue><ssdm name="add_ln82_32"/></StgValue>
</operation>

<operation id="2198" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i686.3:1 %lshr_ln82_37 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_32, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln82_37"/></StgValue>
</operation>

<operation id="2199" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="64" op_0_bw="12">
<![CDATA[
if.then.i686.3:2 %zext_ln82_38 = zext i12 %lshr_ln82_37

]]></Node>
<StgValue><ssdm name="zext_ln82_38"/></StgValue>
</operation>

<operation id="2200" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2503" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.3:3 %buf_64_addr_3 = getelementptr i8 %val_buf2, i64 0, i64 %zext_ln82_38

]]></Node>
<StgValue><ssdm name="buf_64_addr_3"/></StgValue>
</operation>

<operation id="2201" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.3:4 %buf_65_addr_3 = getelementptr i8 %val_buf2_8, i64 0, i64 %zext_ln82_38

]]></Node>
<StgValue><ssdm name="buf_65_addr_3"/></StgValue>
</operation>

<operation id="2202" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.3:5 %buf_66_addr_3 = getelementptr i8 %val_buf2_9, i64 0, i64 %zext_ln82_38

]]></Node>
<StgValue><ssdm name="buf_66_addr_3"/></StgValue>
</operation>

<operation id="2203" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.3:6 %buf_67_addr_3 = getelementptr i8 %val_buf2_10, i64 0, i64 %zext_ln82_38

]]></Node>
<StgValue><ssdm name="buf_67_addr_3"/></StgValue>
</operation>

<operation id="2204" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.3:7 %buf_68_addr_3 = getelementptr i8 %val_buf2_11, i64 0, i64 %zext_ln82_38

]]></Node>
<StgValue><ssdm name="buf_68_addr_3"/></StgValue>
</operation>

<operation id="2205" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.3:8 %buf_69_addr_3 = getelementptr i8 %val_buf2_12, i64 0, i64 %zext_ln82_38

]]></Node>
<StgValue><ssdm name="buf_69_addr_3"/></StgValue>
</operation>

<operation id="2206" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.3:9 %buf_70_addr_3 = getelementptr i8 %val_buf2_13, i64 0, i64 %zext_ln82_38

]]></Node>
<StgValue><ssdm name="buf_70_addr_3"/></StgValue>
</operation>

<operation id="2207" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.3:10 %buf_71_addr_3 = getelementptr i8 %val_buf2_14, i64 0, i64 %zext_ln82_38

]]></Node>
<StgValue><ssdm name="buf_71_addr_3"/></StgValue>
</operation>

<operation id="2208" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="3" op_0_bw="16">
<![CDATA[
if.then.i686.3:11 %trunc_ln82_38 = trunc i16 %val_size2_3_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln82_38"/></StgValue>
</operation>

<operation id="2209" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2512" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i686.3:12 %switch_ln82 = switch i3 %trunc_ln82_38, void %arrayidx.i685852.3.case.2, i3 5, void %arrayidx.i685852.3.case.0, i3 6, void %arrayidx.i685852.3.case.1, i3 4, void %arrayidx.i685852.3.case.7, i3 0, void %arrayidx.i685852.3.case.3, i3 1, void %arrayidx.i685852.3.case.4, i3 2, void %arrayidx.i685852.3.case.5, i3 3, void %arrayidx.i685852.3.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="2210" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_38" val="1"/>
<literal name="trunc_ln82_38" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i685852.3.case.6:0 %store_ln82 = store i8 0, i12 %buf_70_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2211" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_38" val="1"/>
<literal name="trunc_ln82_38" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.3.case.6:1 %br_ln82 = br void %arrayidx.i685852.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2212" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_38" val="1"/>
<literal name="trunc_ln82_38" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2517" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i685852.3.case.5:0 %store_ln82 = store i8 0, i12 %buf_69_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2213" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_38" val="1"/>
<literal name="trunc_ln82_38" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.3.case.5:1 %br_ln82 = br void %arrayidx.i685852.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2214" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_38" val="1"/>
<literal name="trunc_ln82_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i685852.3.case.4:0 %store_ln82 = store i8 0, i12 %buf_68_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2215" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_38" val="1"/>
<literal name="trunc_ln82_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.3.case.4:1 %br_ln82 = br void %arrayidx.i685852.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2216" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_38" val="1"/>
<literal name="trunc_ln82_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i685852.3.case.3:0 %store_ln82 = store i8 0, i12 %buf_67_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2217" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_38" val="1"/>
<literal name="trunc_ln82_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.3.case.3:1 %br_ln82 = br void %arrayidx.i685852.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2218" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_38" val="1"/>
<literal name="trunc_ln82_38" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2526" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i685852.3.case.7:0 %store_ln82 = store i8 0, i12 %buf_71_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2219" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_38" val="1"/>
<literal name="trunc_ln82_38" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.3.case.7:1 %br_ln82 = br void %arrayidx.i685852.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2220" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_38" val="1"/>
<literal name="trunc_ln82_38" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2529" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i685852.3.case.1:0 %store_ln82 = store i8 0, i12 %buf_65_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2221" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_38" val="1"/>
<literal name="trunc_ln82_38" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.3.case.1:1 %br_ln82 = br void %arrayidx.i685852.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2222" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_38" val="1"/>
<literal name="trunc_ln82_38" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2532" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i685852.3.case.0:0 %store_ln82 = store i8 0, i12 %buf_64_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2223" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_38" val="1"/>
<literal name="trunc_ln82_38" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.3.case.0:1 %br_ln82 = br void %arrayidx.i685852.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2224" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_38" val="1"/>
<literal name="trunc_ln82_38" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i685852.3.case.2:0 %store_ln82 = store i8 0, i12 %buf_66_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2225" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_38" val="1"/>
<literal name="trunc_ln82_38" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2536" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.3.case.2:1 %br_ln82 = br void %arrayidx.i685852.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2226" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.3.exit:0 %br_ln82 = br void %if.end.i687.3

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2227" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i687.3:0 %icmp_ln81_39 = icmp_sgt  i16 %padding_size_5, i16 4

]]></Node>
<StgValue><ssdm name="icmp_ln81_39"/></StgValue>
</operation>

<operation id="2228" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i687.3:1 %br_ln81 = br i1 %icmp_ln81_39, void %if.end.i687.4, void %if.then.i686.4

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="2229" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2543" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.then.i686.4:0 %add_ln82_33 = add i15 %trunc_ln171_4_loc_load, i15 4

]]></Node>
<StgValue><ssdm name="add_ln82_33"/></StgValue>
</operation>

<operation id="2230" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i686.4:1 %lshr_ln82_38 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_33, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln82_38"/></StgValue>
</operation>

<operation id="2231" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="64" op_0_bw="12">
<![CDATA[
if.then.i686.4:2 %zext_ln82_39 = zext i12 %lshr_ln82_38

]]></Node>
<StgValue><ssdm name="zext_ln82_39"/></StgValue>
</operation>

<operation id="2232" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2546" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.4:3 %buf_64_addr_4 = getelementptr i8 %val_buf2, i64 0, i64 %zext_ln82_39

]]></Node>
<StgValue><ssdm name="buf_64_addr_4"/></StgValue>
</operation>

<operation id="2233" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.4:4 %buf_65_addr_4 = getelementptr i8 %val_buf2_8, i64 0, i64 %zext_ln82_39

]]></Node>
<StgValue><ssdm name="buf_65_addr_4"/></StgValue>
</operation>

<operation id="2234" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.4:5 %buf_66_addr_4 = getelementptr i8 %val_buf2_9, i64 0, i64 %zext_ln82_39

]]></Node>
<StgValue><ssdm name="buf_66_addr_4"/></StgValue>
</operation>

<operation id="2235" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.4:6 %buf_67_addr_4 = getelementptr i8 %val_buf2_10, i64 0, i64 %zext_ln82_39

]]></Node>
<StgValue><ssdm name="buf_67_addr_4"/></StgValue>
</operation>

<operation id="2236" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.4:7 %buf_68_addr_4 = getelementptr i8 %val_buf2_11, i64 0, i64 %zext_ln82_39

]]></Node>
<StgValue><ssdm name="buf_68_addr_4"/></StgValue>
</operation>

<operation id="2237" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.4:8 %buf_69_addr_4 = getelementptr i8 %val_buf2_12, i64 0, i64 %zext_ln82_39

]]></Node>
<StgValue><ssdm name="buf_69_addr_4"/></StgValue>
</operation>

<operation id="2238" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.4:9 %buf_70_addr_4 = getelementptr i8 %val_buf2_13, i64 0, i64 %zext_ln82_39

]]></Node>
<StgValue><ssdm name="buf_70_addr_4"/></StgValue>
</operation>

<operation id="2239" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2553" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.4:10 %buf_71_addr_4 = getelementptr i8 %val_buf2_14, i64 0, i64 %zext_ln82_39

]]></Node>
<StgValue><ssdm name="buf_71_addr_4"/></StgValue>
</operation>

<operation id="2240" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="3" op_0_bw="16">
<![CDATA[
if.then.i686.4:11 %trunc_ln82_39 = trunc i16 %val_size2_3_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln82_39"/></StgValue>
</operation>

<operation id="2241" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i686.4:12 %switch_ln82 = switch i3 %trunc_ln82_39, void %arrayidx.i685852.4.case.3, i3 4, void %arrayidx.i685852.4.case.0, i3 5, void %arrayidx.i685852.4.case.1, i3 6, void %arrayidx.i685852.4.case.2, i3 3, void %arrayidx.i685852.4.case.7, i3 0, void %arrayidx.i685852.4.case.4, i3 1, void %arrayidx.i685852.4.case.5, i3 2, void %arrayidx.i685852.4.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="2242" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_39" val="1"/>
<literal name="trunc_ln82_39" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i685852.4.case.6:0 %store_ln82 = store i8 0, i12 %buf_70_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2243" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_39" val="1"/>
<literal name="trunc_ln82_39" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.4.case.6:1 %br_ln82 = br void %arrayidx.i685852.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2244" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_39" val="1"/>
<literal name="trunc_ln82_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i685852.4.case.5:0 %store_ln82 = store i8 0, i12 %buf_69_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2245" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_39" val="1"/>
<literal name="trunc_ln82_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2561" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.4.case.5:1 %br_ln82 = br void %arrayidx.i685852.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2246" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_39" val="1"/>
<literal name="trunc_ln82_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i685852.4.case.4:0 %store_ln82 = store i8 0, i12 %buf_68_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2247" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_39" val="1"/>
<literal name="trunc_ln82_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2564" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.4.case.4:1 %br_ln82 = br void %arrayidx.i685852.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2248" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_39" val="1"/>
<literal name="trunc_ln82_39" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i685852.4.case.7:0 %store_ln82 = store i8 0, i12 %buf_71_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2249" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_39" val="1"/>
<literal name="trunc_ln82_39" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.4.case.7:1 %br_ln82 = br void %arrayidx.i685852.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2250" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_39" val="1"/>
<literal name="trunc_ln82_39" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i685852.4.case.2:0 %store_ln82 = store i8 0, i12 %buf_66_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2251" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_39" val="1"/>
<literal name="trunc_ln82_39" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.4.case.2:1 %br_ln82 = br void %arrayidx.i685852.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2252" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_39" val="1"/>
<literal name="trunc_ln82_39" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2572" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i685852.4.case.1:0 %store_ln82 = store i8 0, i12 %buf_65_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2253" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_39" val="1"/>
<literal name="trunc_ln82_39" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.4.case.1:1 %br_ln82 = br void %arrayidx.i685852.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2254" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_39" val="1"/>
<literal name="trunc_ln82_39" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i685852.4.case.0:0 %store_ln82 = store i8 0, i12 %buf_64_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2255" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_39" val="1"/>
<literal name="trunc_ln82_39" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.4.case.0:1 %br_ln82 = br void %arrayidx.i685852.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2256" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_39" val="1"/>
<literal name="trunc_ln82_39" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i685852.4.case.3:0 %store_ln82 = store i8 0, i12 %buf_67_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2257" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_39" val="1"/>
<literal name="trunc_ln82_39" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2579" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.4.case.3:1 %br_ln82 = br void %arrayidx.i685852.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2258" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2581" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.4.exit:0 %br_ln82 = br void %if.end.i687.4

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2259" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i687.4:0 %icmp_ln81_40 = icmp_sgt  i16 %padding_size_5, i16 5

]]></Node>
<StgValue><ssdm name="icmp_ln81_40"/></StgValue>
</operation>

<operation id="2260" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i687.4:1 %br_ln81 = br i1 %icmp_ln81_40, void %if.end.i687.5, void %if.then.i686.5

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="2261" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.then.i686.5:0 %add_ln82_34 = add i15 %trunc_ln171_4_loc_load, i15 5

]]></Node>
<StgValue><ssdm name="add_ln82_34"/></StgValue>
</operation>

<operation id="2262" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2587" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i686.5:1 %lshr_ln82_39 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_34, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln82_39"/></StgValue>
</operation>

<operation id="2263" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2588" bw="64" op_0_bw="12">
<![CDATA[
if.then.i686.5:2 %zext_ln82_40 = zext i12 %lshr_ln82_39

]]></Node>
<StgValue><ssdm name="zext_ln82_40"/></StgValue>
</operation>

<operation id="2264" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2589" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.5:3 %buf_64_addr_5 = getelementptr i8 %val_buf2, i64 0, i64 %zext_ln82_40

]]></Node>
<StgValue><ssdm name="buf_64_addr_5"/></StgValue>
</operation>

<operation id="2265" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.5:4 %buf_65_addr_5 = getelementptr i8 %val_buf2_8, i64 0, i64 %zext_ln82_40

]]></Node>
<StgValue><ssdm name="buf_65_addr_5"/></StgValue>
</operation>

<operation id="2266" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.5:5 %buf_66_addr_5 = getelementptr i8 %val_buf2_9, i64 0, i64 %zext_ln82_40

]]></Node>
<StgValue><ssdm name="buf_66_addr_5"/></StgValue>
</operation>

<operation id="2267" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2592" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.5:6 %buf_67_addr_5 = getelementptr i8 %val_buf2_10, i64 0, i64 %zext_ln82_40

]]></Node>
<StgValue><ssdm name="buf_67_addr_5"/></StgValue>
</operation>

<operation id="2268" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.5:7 %buf_68_addr_5 = getelementptr i8 %val_buf2_11, i64 0, i64 %zext_ln82_40

]]></Node>
<StgValue><ssdm name="buf_68_addr_5"/></StgValue>
</operation>

<operation id="2269" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2594" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.5:8 %buf_69_addr_5 = getelementptr i8 %val_buf2_12, i64 0, i64 %zext_ln82_40

]]></Node>
<StgValue><ssdm name="buf_69_addr_5"/></StgValue>
</operation>

<operation id="2270" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.5:9 %buf_70_addr_5 = getelementptr i8 %val_buf2_13, i64 0, i64 %zext_ln82_40

]]></Node>
<StgValue><ssdm name="buf_70_addr_5"/></StgValue>
</operation>

<operation id="2271" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2596" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.5:10 %buf_71_addr_5 = getelementptr i8 %val_buf2_14, i64 0, i64 %zext_ln82_40

]]></Node>
<StgValue><ssdm name="buf_71_addr_5"/></StgValue>
</operation>

<operation id="2272" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="3" op_0_bw="16">
<![CDATA[
if.then.i686.5:11 %trunc_ln82_40 = trunc i16 %val_size2_3_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln82_40"/></StgValue>
</operation>

<operation id="2273" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i686.5:12 %switch_ln82 = switch i3 %trunc_ln82_40, void %arrayidx.i685852.5.case.4, i3 3, void %arrayidx.i685852.5.case.0, i3 4, void %arrayidx.i685852.5.case.1, i3 5, void %arrayidx.i685852.5.case.2, i3 6, void %arrayidx.i685852.5.case.3, i3 2, void %arrayidx.i685852.5.case.7, i3 0, void %arrayidx.i685852.5.case.5, i3 1, void %arrayidx.i685852.5.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="2274" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_40" val="1"/>
<literal name="trunc_ln82_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i685852.5.case.6:0 %store_ln82 = store i8 0, i12 %buf_70_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2275" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_40" val="1"/>
<literal name="trunc_ln82_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.5.case.6:1 %br_ln82 = br void %arrayidx.i685852.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2276" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_40" val="1"/>
<literal name="trunc_ln82_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i685852.5.case.5:0 %store_ln82 = store i8 0, i12 %buf_69_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2277" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_40" val="1"/>
<literal name="trunc_ln82_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.5.case.5:1 %br_ln82 = br void %arrayidx.i685852.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2278" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_40" val="1"/>
<literal name="trunc_ln82_40" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2606" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i685852.5.case.7:0 %store_ln82 = store i8 0, i12 %buf_71_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2279" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_40" val="1"/>
<literal name="trunc_ln82_40" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.5.case.7:1 %br_ln82 = br void %arrayidx.i685852.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2280" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_40" val="1"/>
<literal name="trunc_ln82_40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i685852.5.case.3:0 %store_ln82 = store i8 0, i12 %buf_67_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2281" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_40" val="1"/>
<literal name="trunc_ln82_40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.5.case.3:1 %br_ln82 = br void %arrayidx.i685852.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2282" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_40" val="1"/>
<literal name="trunc_ln82_40" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i685852.5.case.2:0 %store_ln82 = store i8 0, i12 %buf_66_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2283" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_40" val="1"/>
<literal name="trunc_ln82_40" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.5.case.2:1 %br_ln82 = br void %arrayidx.i685852.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2284" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_40" val="1"/>
<literal name="trunc_ln82_40" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2615" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i685852.5.case.1:0 %store_ln82 = store i8 0, i12 %buf_65_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2285" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_40" val="1"/>
<literal name="trunc_ln82_40" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.5.case.1:1 %br_ln82 = br void %arrayidx.i685852.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2286" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_40" val="1"/>
<literal name="trunc_ln82_40" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i685852.5.case.0:0 %store_ln82 = store i8 0, i12 %buf_64_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2287" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_40" val="1"/>
<literal name="trunc_ln82_40" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.5.case.0:1 %br_ln82 = br void %arrayidx.i685852.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2288" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_40" val="1"/>
<literal name="trunc_ln82_40" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i685852.5.case.4:0 %store_ln82 = store i8 0, i12 %buf_68_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2289" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_40" val="1"/>
<literal name="trunc_ln82_40" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.5.case.4:1 %br_ln82 = br void %arrayidx.i685852.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2290" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.5.exit:0 %br_ln82 = br void %if.end.i687.5

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2291" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i687.5:0 %icmp_ln81_41 = icmp_sgt  i16 %padding_size_5, i16 6

]]></Node>
<StgValue><ssdm name="icmp_ln81_41"/></StgValue>
</operation>

<operation id="2292" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i687.5:1 %br_ln81 = br i1 %icmp_ln81_41, void %if.end.i687.6, void %if.then.i686.6

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="2293" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2629" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.then.i686.6:0 %add_ln82_35 = add i15 %trunc_ln171_4_loc_load, i15 6

]]></Node>
<StgValue><ssdm name="add_ln82_35"/></StgValue>
</operation>

<operation id="2294" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i686.6:1 %lshr_ln82_40 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_35, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln82_40"/></StgValue>
</operation>

<operation id="2295" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2631" bw="64" op_0_bw="12">
<![CDATA[
if.then.i686.6:2 %zext_ln82_41 = zext i12 %lshr_ln82_40

]]></Node>
<StgValue><ssdm name="zext_ln82_41"/></StgValue>
</operation>

<operation id="2296" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2632" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.6:3 %buf_64_addr_6 = getelementptr i8 %val_buf2, i64 0, i64 %zext_ln82_41

]]></Node>
<StgValue><ssdm name="buf_64_addr_6"/></StgValue>
</operation>

<operation id="2297" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2633" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.6:4 %buf_65_addr_6 = getelementptr i8 %val_buf2_8, i64 0, i64 %zext_ln82_41

]]></Node>
<StgValue><ssdm name="buf_65_addr_6"/></StgValue>
</operation>

<operation id="2298" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2634" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.6:5 %buf_66_addr_6 = getelementptr i8 %val_buf2_9, i64 0, i64 %zext_ln82_41

]]></Node>
<StgValue><ssdm name="buf_66_addr_6"/></StgValue>
</operation>

<operation id="2299" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.6:6 %buf_67_addr_6 = getelementptr i8 %val_buf2_10, i64 0, i64 %zext_ln82_41

]]></Node>
<StgValue><ssdm name="buf_67_addr_6"/></StgValue>
</operation>

<operation id="2300" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2636" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.6:7 %buf_68_addr_6 = getelementptr i8 %val_buf2_11, i64 0, i64 %zext_ln82_41

]]></Node>
<StgValue><ssdm name="buf_68_addr_6"/></StgValue>
</operation>

<operation id="2301" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2637" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.6:8 %buf_69_addr_6 = getelementptr i8 %val_buf2_12, i64 0, i64 %zext_ln82_41

]]></Node>
<StgValue><ssdm name="buf_69_addr_6"/></StgValue>
</operation>

<operation id="2302" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2638" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.6:9 %buf_70_addr_6 = getelementptr i8 %val_buf2_13, i64 0, i64 %zext_ln82_41

]]></Node>
<StgValue><ssdm name="buf_70_addr_6"/></StgValue>
</operation>

<operation id="2303" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2639" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i686.6:10 %buf_71_addr_6 = getelementptr i8 %val_buf2_14, i64 0, i64 %zext_ln82_41

]]></Node>
<StgValue><ssdm name="buf_71_addr_6"/></StgValue>
</operation>

<operation id="2304" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="3" op_0_bw="16">
<![CDATA[
if.then.i686.6:11 %trunc_ln82_41 = trunc i16 %val_size2_3_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln82_41"/></StgValue>
</operation>

<operation id="2305" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2641" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i686.6:12 %switch_ln82 = switch i3 %trunc_ln82_41, void %arrayidx.i685852.6.case.5, i3 2, void %arrayidx.i685852.6.case.0, i3 3, void %arrayidx.i685852.6.case.1, i3 4, void %arrayidx.i685852.6.case.2, i3 5, void %arrayidx.i685852.6.case.3, i3 6, void %arrayidx.i685852.6.case.4, i3 1, void %arrayidx.i685852.6.case.7, i3 0, void %arrayidx.i685852.6.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="2306" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_41" val="1"/>
<literal name="trunc_ln82_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2643" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i685852.6.case.6:0 %store_ln82 = store i8 0, i12 %buf_70_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2307" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_41" val="1"/>
<literal name="trunc_ln82_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2644" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.6.case.6:1 %br_ln82 = br void %arrayidx.i685852.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2308" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_41" val="1"/>
<literal name="trunc_ln82_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i685852.6.case.7:0 %store_ln82 = store i8 0, i12 %buf_71_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2309" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_41" val="1"/>
<literal name="trunc_ln82_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2647" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.6.case.7:1 %br_ln82 = br void %arrayidx.i685852.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2310" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_41" val="1"/>
<literal name="trunc_ln82_41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2649" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i685852.6.case.4:0 %store_ln82 = store i8 0, i12 %buf_68_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2311" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_41" val="1"/>
<literal name="trunc_ln82_41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.6.case.4:1 %br_ln82 = br void %arrayidx.i685852.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2312" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_41" val="1"/>
<literal name="trunc_ln82_41" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i685852.6.case.3:0 %store_ln82 = store i8 0, i12 %buf_67_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2313" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_41" val="1"/>
<literal name="trunc_ln82_41" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.6.case.3:1 %br_ln82 = br void %arrayidx.i685852.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2314" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_41" val="1"/>
<literal name="trunc_ln82_41" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2655" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i685852.6.case.2:0 %store_ln82 = store i8 0, i12 %buf_66_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2315" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_41" val="1"/>
<literal name="trunc_ln82_41" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2656" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.6.case.2:1 %br_ln82 = br void %arrayidx.i685852.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2316" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_41" val="1"/>
<literal name="trunc_ln82_41" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2658" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i685852.6.case.1:0 %store_ln82 = store i8 0, i12 %buf_65_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2317" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_41" val="1"/>
<literal name="trunc_ln82_41" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2659" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.6.case.1:1 %br_ln82 = br void %arrayidx.i685852.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2318" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_41" val="1"/>
<literal name="trunc_ln82_41" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i685852.6.case.0:0 %store_ln82 = store i8 0, i12 %buf_64_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2319" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_41" val="1"/>
<literal name="trunc_ln82_41" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2662" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.6.case.0:1 %br_ln82 = br void %arrayidx.i685852.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2320" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_41" val="1"/>
<literal name="trunc_ln82_41" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2664" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i685852.6.case.5:0 %store_ln82 = store i8 0, i12 %buf_69_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2321" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_41" val="1"/>
<literal name="trunc_ln82_41" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2665" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.6.case.5:1 %br_ln82 = br void %arrayidx.i685852.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2322" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i685852.6.exit:0 %br_ln82 = br void %if.end.i687.6

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2323" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="17" op_0_bw="16">
<![CDATA[
if.end.i687.6:0 %sext_ln75_6 = sext i16 %size3_9

]]></Node>
<StgValue><ssdm name="sext_ln75_6"/></StgValue>
</operation>

<operation id="2324" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.end.i687.6:1 %add_ln75_6 = add i17 %sext_ln75_6, i17 7

]]></Node>
<StgValue><ssdm name="add_ln75_6"/></StgValue>
</operation>

<operation id="2325" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i687.6:2 %add_ln75_18 = add i16 %size3_9, i16 7

]]></Node>
<StgValue><ssdm name="add_ln75_18"/></StgValue>
</operation>

<operation id="2326" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
if.end.i687.6:3 %tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln75_6, i32 16

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="2327" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i687.6:4 %sub_ln75_18 = sub i16 65529, i16 %size3_9

]]></Node>
<StgValue><ssdm name="sub_ln75_18"/></StgValue>
</operation>

<operation id="2328" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i687.6:5 %trunc_ln75_2 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln75_18, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln75_2"/></StgValue>
</operation>

<operation id="2329" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.end.i687.6:6 %sub_ln75_19 = sub i13 0, i13 %trunc_ln75_2

]]></Node>
<StgValue><ssdm name="sub_ln75_19"/></StgValue>
</operation>

<operation id="2330" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i687.6:7 %tmp_5 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %add_ln75_18, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="2331" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
if.end.i687.6:8 %select_ln75_6 = select i1 %tmp_40, i13 %sub_ln75_19, i13 %tmp_5

]]></Node>
<StgValue><ssdm name="select_ln75_6"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="2332" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
if.end.i687.6:9 %size3_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i13.i3, i13 %select_ln75_6, i3 0

]]></Node>
<StgValue><ssdm name="size3_8"/></StgValue>
</operation>

<operation id="2333" st_id="92" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i687.6:10 %padding_size_6 = sub i16 %size3_8, i16 %size3_9

]]></Node>
<StgValue><ssdm name="padding_size_6"/></StgValue>
</operation>

<operation id="2334" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i687.6:11 %icmp_ln81_42 = icmp_sgt  i16 %padding_size_6, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_42"/></StgValue>
</operation>

<operation id="2335" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i687.6:12 %br_ln81 = br i1 %icmp_ln81_42, void %if.end.i713, void %if.then.i712

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="2336" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2683" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i712:0 %lshr_ln82_41 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %size3_9, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln82_41"/></StgValue>
</operation>

<operation id="2337" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2684" bw="64" op_0_bw="10">
<![CDATA[
if.then.i712:1 %zext_ln82_42 = zext i10 %lshr_ln82_41

]]></Node>
<StgValue><ssdm name="zext_ln82_42"/></StgValue>
</operation>

<operation id="2338" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2685" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712:2 %buf_24_addr_4 = getelementptr i8 %dst_buf3, i64 0, i64 %zext_ln82_42

]]></Node>
<StgValue><ssdm name="buf_24_addr_4"/></StgValue>
</operation>

<operation id="2339" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712:3 %buf_25_addr_4 = getelementptr i8 %dst_buf3_8, i64 0, i64 %zext_ln82_42

]]></Node>
<StgValue><ssdm name="buf_25_addr_4"/></StgValue>
</operation>

<operation id="2340" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2687" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712:4 %buf_26_addr_4 = getelementptr i8 %dst_buf3_9, i64 0, i64 %zext_ln82_42

]]></Node>
<StgValue><ssdm name="buf_26_addr_4"/></StgValue>
</operation>

<operation id="2341" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712:5 %buf_27_addr_4 = getelementptr i8 %dst_buf3_10, i64 0, i64 %zext_ln82_42

]]></Node>
<StgValue><ssdm name="buf_27_addr_4"/></StgValue>
</operation>

<operation id="2342" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712:6 %buf_28_addr_4 = getelementptr i8 %dst_buf3_11, i64 0, i64 %zext_ln82_42

]]></Node>
<StgValue><ssdm name="buf_28_addr_4"/></StgValue>
</operation>

<operation id="2343" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712:7 %buf_29_addr_4 = getelementptr i8 %dst_buf3_12, i64 0, i64 %zext_ln82_42

]]></Node>
<StgValue><ssdm name="buf_29_addr_4"/></StgValue>
</operation>

<operation id="2344" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2691" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712:8 %buf_30_addr_4 = getelementptr i8 %dst_buf3_13, i64 0, i64 %zext_ln82_42

]]></Node>
<StgValue><ssdm name="buf_30_addr_4"/></StgValue>
</operation>

<operation id="2345" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712:9 %buf_31_addr_4 = getelementptr i8 %dst_buf3_14, i64 0, i64 %zext_ln82_42

]]></Node>
<StgValue><ssdm name="buf_31_addr_4"/></StgValue>
</operation>

<operation id="2346" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2693" bw="3" op_0_bw="16">
<![CDATA[
if.then.i712:10 %trunc_ln82_42 = trunc i16 %size3_9

]]></Node>
<StgValue><ssdm name="trunc_ln82_42"/></StgValue>
</operation>

<operation id="2347" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2694" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i712:11 %switch_ln82 = switch i3 %trunc_ln82_42, void %arrayidx.i711851.case.7, i3 0, void %arrayidx.i711851.case.0, i3 1, void %arrayidx.i711851.case.1, i3 2, void %arrayidx.i711851.case.2, i3 3, void %arrayidx.i711851.case.3, i3 4, void %arrayidx.i711851.case.4, i3 5, void %arrayidx.i711851.case.5, i3 6, void %arrayidx.i711851.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>

<operation id="2348" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_42" val="1"/>
<literal name="trunc_ln82_42" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2696" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i711851.case.6:0 %store_ln82 = store i8 0, i10 %buf_30_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2349" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_42" val="1"/>
<literal name="trunc_ln82_42" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2697" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.case.6:1 %br_ln82 = br void %arrayidx.i711851.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2350" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_42" val="1"/>
<literal name="trunc_ln82_42" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2699" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i711851.case.5:0 %store_ln82 = store i8 0, i10 %buf_29_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2351" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_42" val="1"/>
<literal name="trunc_ln82_42" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2700" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.case.5:1 %br_ln82 = br void %arrayidx.i711851.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2352" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_42" val="1"/>
<literal name="trunc_ln82_42" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2702" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i711851.case.4:0 %store_ln82 = store i8 0, i10 %buf_28_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2353" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_42" val="1"/>
<literal name="trunc_ln82_42" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2703" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.case.4:1 %br_ln82 = br void %arrayidx.i711851.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2354" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_42" val="1"/>
<literal name="trunc_ln82_42" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2705" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i711851.case.3:0 %store_ln82 = store i8 0, i10 %buf_27_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2355" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_42" val="1"/>
<literal name="trunc_ln82_42" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2706" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.case.3:1 %br_ln82 = br void %arrayidx.i711851.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2356" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_42" val="1"/>
<literal name="trunc_ln82_42" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2708" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i711851.case.2:0 %store_ln82 = store i8 0, i10 %buf_26_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2357" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_42" val="1"/>
<literal name="trunc_ln82_42" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2709" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.case.2:1 %br_ln82 = br void %arrayidx.i711851.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2358" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_42" val="1"/>
<literal name="trunc_ln82_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2711" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i711851.case.1:0 %store_ln82 = store i8 0, i10 %buf_25_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2359" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_42" val="1"/>
<literal name="trunc_ln82_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2712" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.case.1:1 %br_ln82 = br void %arrayidx.i711851.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2360" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_42" val="1"/>
<literal name="trunc_ln82_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2714" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i711851.case.0:0 %store_ln82 = store i8 0, i10 %buf_24_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2361" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_42" val="1"/>
<literal name="trunc_ln82_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2715" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.case.0:1 %br_ln82 = br void %arrayidx.i711851.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2362" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_42" val="1"/>
<literal name="trunc_ln82_42" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2717" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i711851.case.7:0 %store_ln82 = store i8 0, i10 %buf_31_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2363" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_42" val="1"/>
<literal name="trunc_ln82_42" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2718" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.case.7:1 %br_ln82 = br void %arrayidx.i711851.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2364" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2720" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.exit:0 %br_ln82 = br void %if.end.i713

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2365" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i713:0 %tmp_41 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %padding_size_6, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="2366" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.end.i713:1 %icmp_ln81_43 = icmp_sgt  i15 %tmp_41, i15 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_43"/></StgValue>
</operation>

<operation id="2367" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i713:2 %br_ln81 = br i1 %icmp_ln81_43, void %if.end.i713.1, void %if.then.i712.1

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="2368" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2726" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i712.1:0 %add_ln82_36 = add i13 %trunc_ln163_3, i13 1

]]></Node>
<StgValue><ssdm name="add_ln82_36"/></StgValue>
</operation>

<operation id="2369" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2727" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i712.1:1 %lshr_ln82_42 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_36, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln82_42"/></StgValue>
</operation>

<operation id="2370" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2728" bw="64" op_0_bw="10">
<![CDATA[
if.then.i712.1:2 %zext_ln82_43 = zext i10 %lshr_ln82_42

]]></Node>
<StgValue><ssdm name="zext_ln82_43"/></StgValue>
</operation>

<operation id="2371" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2729" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.1:3 %buf_24_addr_5 = getelementptr i8 %dst_buf3, i64 0, i64 %zext_ln82_43

]]></Node>
<StgValue><ssdm name="buf_24_addr_5"/></StgValue>
</operation>

<operation id="2372" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2730" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.1:4 %buf_25_addr_5 = getelementptr i8 %dst_buf3_8, i64 0, i64 %zext_ln82_43

]]></Node>
<StgValue><ssdm name="buf_25_addr_5"/></StgValue>
</operation>

<operation id="2373" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2731" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.1:5 %buf_26_addr_5 = getelementptr i8 %dst_buf3_9, i64 0, i64 %zext_ln82_43

]]></Node>
<StgValue><ssdm name="buf_26_addr_5"/></StgValue>
</operation>

<operation id="2374" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2732" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.1:6 %buf_27_addr_5 = getelementptr i8 %dst_buf3_10, i64 0, i64 %zext_ln82_43

]]></Node>
<StgValue><ssdm name="buf_27_addr_5"/></StgValue>
</operation>

<operation id="2375" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2733" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.1:7 %buf_28_addr_5 = getelementptr i8 %dst_buf3_11, i64 0, i64 %zext_ln82_43

]]></Node>
<StgValue><ssdm name="buf_28_addr_5"/></StgValue>
</operation>

<operation id="2376" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2734" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.1:8 %buf_29_addr_5 = getelementptr i8 %dst_buf3_12, i64 0, i64 %zext_ln82_43

]]></Node>
<StgValue><ssdm name="buf_29_addr_5"/></StgValue>
</operation>

<operation id="2377" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2735" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.1:9 %buf_30_addr_5 = getelementptr i8 %dst_buf3_13, i64 0, i64 %zext_ln82_43

]]></Node>
<StgValue><ssdm name="buf_30_addr_5"/></StgValue>
</operation>

<operation id="2378" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2736" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.1:10 %buf_31_addr_5 = getelementptr i8 %dst_buf3_14, i64 0, i64 %zext_ln82_43

]]></Node>
<StgValue><ssdm name="buf_31_addr_5"/></StgValue>
</operation>

<operation id="2379" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2737" bw="3" op_0_bw="16">
<![CDATA[
if.then.i712.1:11 %trunc_ln82_43 = trunc i16 %size3_9

]]></Node>
<StgValue><ssdm name="trunc_ln82_43"/></StgValue>
</operation>

<operation id="2380" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2738" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i712.1:12 %switch_ln82 = switch i3 %trunc_ln82_43, void %arrayidx.i711851.1.case.0, i3 6, void %arrayidx.i711851.1.case.7, i3 0, void %arrayidx.i711851.1.case.1, i3 1, void %arrayidx.i711851.1.case.2, i3 2, void %arrayidx.i711851.1.case.3, i3 3, void %arrayidx.i711851.1.case.4, i3 4, void %arrayidx.i711851.1.case.5, i3 5, void %arrayidx.i711851.1.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="2381" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_43" val="1"/>
<literal name="trunc_ln82_43" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2740" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i711851.1.case.6:0 %store_ln82 = store i8 0, i10 %buf_30_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2382" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_43" val="1"/>
<literal name="trunc_ln82_43" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2741" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.1.case.6:1 %br_ln82 = br void %arrayidx.i711851.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2383" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_43" val="1"/>
<literal name="trunc_ln82_43" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2743" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i711851.1.case.5:0 %store_ln82 = store i8 0, i10 %buf_29_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2384" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_43" val="1"/>
<literal name="trunc_ln82_43" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2744" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.1.case.5:1 %br_ln82 = br void %arrayidx.i711851.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2385" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_43" val="1"/>
<literal name="trunc_ln82_43" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2746" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i711851.1.case.4:0 %store_ln82 = store i8 0, i10 %buf_28_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2386" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_43" val="1"/>
<literal name="trunc_ln82_43" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2747" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.1.case.4:1 %br_ln82 = br void %arrayidx.i711851.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2387" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_43" val="1"/>
<literal name="trunc_ln82_43" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2749" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i711851.1.case.3:0 %store_ln82 = store i8 0, i10 %buf_27_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2388" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_43" val="1"/>
<literal name="trunc_ln82_43" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2750" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.1.case.3:1 %br_ln82 = br void %arrayidx.i711851.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2389" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_43" val="1"/>
<literal name="trunc_ln82_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2752" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i711851.1.case.2:0 %store_ln82 = store i8 0, i10 %buf_26_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2390" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_43" val="1"/>
<literal name="trunc_ln82_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2753" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.1.case.2:1 %br_ln82 = br void %arrayidx.i711851.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2391" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_43" val="1"/>
<literal name="trunc_ln82_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2755" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i711851.1.case.1:0 %store_ln82 = store i8 0, i10 %buf_25_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2392" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_43" val="1"/>
<literal name="trunc_ln82_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2756" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.1.case.1:1 %br_ln82 = br void %arrayidx.i711851.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2393" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_43" val="1"/>
<literal name="trunc_ln82_43" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2758" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i711851.1.case.7:0 %store_ln82 = store i8 0, i10 %buf_31_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2394" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_43" val="1"/>
<literal name="trunc_ln82_43" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2759" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.1.case.7:1 %br_ln82 = br void %arrayidx.i711851.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2395" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_43" val="1"/>
<literal name="trunc_ln82_43" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2761" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i711851.1.case.0:0 %store_ln82 = store i8 0, i10 %buf_24_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2396" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_43" val="1"/>
<literal name="trunc_ln82_43" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2762" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.1.case.0:1 %br_ln82 = br void %arrayidx.i711851.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2397" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2764" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.1.exit:0 %br_ln82 = br void %if.end.i713.1

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2398" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i713.1:0 %icmp_ln81_44 = icmp_sgt  i16 %padding_size_6, i16 2

]]></Node>
<StgValue><ssdm name="icmp_ln81_44"/></StgValue>
</operation>

<operation id="2399" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i713.1:1 %br_ln81 = br i1 %icmp_ln81_44, void %if.end.i713.2, void %if.then.i712.2

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="2400" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2769" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i712.2:0 %add_ln82_37 = add i13 %trunc_ln163_3, i13 2

]]></Node>
<StgValue><ssdm name="add_ln82_37"/></StgValue>
</operation>

<operation id="2401" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2770" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i712.2:1 %lshr_ln82_43 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_37, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln82_43"/></StgValue>
</operation>

<operation id="2402" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2771" bw="64" op_0_bw="10">
<![CDATA[
if.then.i712.2:2 %zext_ln82_44 = zext i10 %lshr_ln82_43

]]></Node>
<StgValue><ssdm name="zext_ln82_44"/></StgValue>
</operation>

<operation id="2403" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2772" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.2:3 %buf_24_addr_6 = getelementptr i8 %dst_buf3, i64 0, i64 %zext_ln82_44

]]></Node>
<StgValue><ssdm name="buf_24_addr_6"/></StgValue>
</operation>

<operation id="2404" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2773" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.2:4 %buf_25_addr_6 = getelementptr i8 %dst_buf3_8, i64 0, i64 %zext_ln82_44

]]></Node>
<StgValue><ssdm name="buf_25_addr_6"/></StgValue>
</operation>

<operation id="2405" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2774" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.2:5 %buf_26_addr_6 = getelementptr i8 %dst_buf3_9, i64 0, i64 %zext_ln82_44

]]></Node>
<StgValue><ssdm name="buf_26_addr_6"/></StgValue>
</operation>

<operation id="2406" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2775" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.2:6 %buf_27_addr_6 = getelementptr i8 %dst_buf3_10, i64 0, i64 %zext_ln82_44

]]></Node>
<StgValue><ssdm name="buf_27_addr_6"/></StgValue>
</operation>

<operation id="2407" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2776" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.2:7 %buf_28_addr_6 = getelementptr i8 %dst_buf3_11, i64 0, i64 %zext_ln82_44

]]></Node>
<StgValue><ssdm name="buf_28_addr_6"/></StgValue>
</operation>

<operation id="2408" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2777" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.2:8 %buf_29_addr_6 = getelementptr i8 %dst_buf3_12, i64 0, i64 %zext_ln82_44

]]></Node>
<StgValue><ssdm name="buf_29_addr_6"/></StgValue>
</operation>

<operation id="2409" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2778" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.2:9 %buf_30_addr_6 = getelementptr i8 %dst_buf3_13, i64 0, i64 %zext_ln82_44

]]></Node>
<StgValue><ssdm name="buf_30_addr_6"/></StgValue>
</operation>

<operation id="2410" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2779" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.2:10 %buf_31_addr_6 = getelementptr i8 %dst_buf3_14, i64 0, i64 %zext_ln82_44

]]></Node>
<StgValue><ssdm name="buf_31_addr_6"/></StgValue>
</operation>

<operation id="2411" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2780" bw="3" op_0_bw="16">
<![CDATA[
if.then.i712.2:11 %trunc_ln82_44 = trunc i16 %size3_9

]]></Node>
<StgValue><ssdm name="trunc_ln82_44"/></StgValue>
</operation>

<operation id="2412" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2781" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i712.2:12 %switch_ln82 = switch i3 %trunc_ln82_44, void %arrayidx.i711851.2.case.1, i3 6, void %arrayidx.i711851.2.case.0, i3 5, void %arrayidx.i711851.2.case.7, i3 0, void %arrayidx.i711851.2.case.2, i3 1, void %arrayidx.i711851.2.case.3, i3 2, void %arrayidx.i711851.2.case.4, i3 3, void %arrayidx.i711851.2.case.5, i3 4, void %arrayidx.i711851.2.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="2413" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_44" val="1"/>
<literal name="trunc_ln82_44" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2783" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i711851.2.case.6:0 %store_ln82 = store i8 0, i10 %buf_30_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2414" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_44" val="1"/>
<literal name="trunc_ln82_44" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2784" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.2.case.6:1 %br_ln82 = br void %arrayidx.i711851.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2415" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_44" val="1"/>
<literal name="trunc_ln82_44" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2786" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i711851.2.case.5:0 %store_ln82 = store i8 0, i10 %buf_29_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2416" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_44" val="1"/>
<literal name="trunc_ln82_44" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2787" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.2.case.5:1 %br_ln82 = br void %arrayidx.i711851.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2417" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_44" val="1"/>
<literal name="trunc_ln82_44" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2789" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i711851.2.case.4:0 %store_ln82 = store i8 0, i10 %buf_28_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2418" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_44" val="1"/>
<literal name="trunc_ln82_44" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2790" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.2.case.4:1 %br_ln82 = br void %arrayidx.i711851.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2419" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_44" val="1"/>
<literal name="trunc_ln82_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2792" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i711851.2.case.3:0 %store_ln82 = store i8 0, i10 %buf_27_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2420" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_44" val="1"/>
<literal name="trunc_ln82_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2793" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.2.case.3:1 %br_ln82 = br void %arrayidx.i711851.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2421" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_44" val="1"/>
<literal name="trunc_ln82_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2795" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i711851.2.case.2:0 %store_ln82 = store i8 0, i10 %buf_26_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2422" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_44" val="1"/>
<literal name="trunc_ln82_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2796" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.2.case.2:1 %br_ln82 = br void %arrayidx.i711851.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2423" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_44" val="1"/>
<literal name="trunc_ln82_44" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2798" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i711851.2.case.7:0 %store_ln82 = store i8 0, i10 %buf_31_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2424" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_44" val="1"/>
<literal name="trunc_ln82_44" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2799" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.2.case.7:1 %br_ln82 = br void %arrayidx.i711851.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2425" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_44" val="1"/>
<literal name="trunc_ln82_44" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2801" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i711851.2.case.0:0 %store_ln82 = store i8 0, i10 %buf_24_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2426" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_44" val="1"/>
<literal name="trunc_ln82_44" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2802" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.2.case.0:1 %br_ln82 = br void %arrayidx.i711851.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2427" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_44" val="1"/>
<literal name="trunc_ln82_44" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2804" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i711851.2.case.1:0 %store_ln82 = store i8 0, i10 %buf_25_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2428" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_44" val="1"/>
<literal name="trunc_ln82_44" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2805" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.2.case.1:1 %br_ln82 = br void %arrayidx.i711851.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2429" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2807" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.2.exit:0 %br_ln82 = br void %if.end.i713.2

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2430" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i713.2:0 %tmp_42 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %padding_size_6, i32 2, i32 15

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="2431" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
if.end.i713.2:1 %icmp_ln81_45 = icmp_sgt  i14 %tmp_42, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_45"/></StgValue>
</operation>

<operation id="2432" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i713.2:2 %br_ln81 = br i1 %icmp_ln81_45, void %if.end.i713.3, void %if.then.i712.3

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="2433" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2813" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i712.3:0 %add_ln82_38 = add i13 %trunc_ln163_3, i13 3

]]></Node>
<StgValue><ssdm name="add_ln82_38"/></StgValue>
</operation>

<operation id="2434" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2814" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i712.3:1 %lshr_ln82_44 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_38, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln82_44"/></StgValue>
</operation>

<operation id="2435" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2815" bw="64" op_0_bw="10">
<![CDATA[
if.then.i712.3:2 %zext_ln82_45 = zext i10 %lshr_ln82_44

]]></Node>
<StgValue><ssdm name="zext_ln82_45"/></StgValue>
</operation>

<operation id="2436" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.3:3 %buf_24_addr_7 = getelementptr i8 %dst_buf3, i64 0, i64 %zext_ln82_45

]]></Node>
<StgValue><ssdm name="buf_24_addr_7"/></StgValue>
</operation>

<operation id="2437" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2817" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.3:4 %buf_25_addr_7 = getelementptr i8 %dst_buf3_8, i64 0, i64 %zext_ln82_45

]]></Node>
<StgValue><ssdm name="buf_25_addr_7"/></StgValue>
</operation>

<operation id="2438" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2818" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.3:5 %buf_26_addr_7 = getelementptr i8 %dst_buf3_9, i64 0, i64 %zext_ln82_45

]]></Node>
<StgValue><ssdm name="buf_26_addr_7"/></StgValue>
</operation>

<operation id="2439" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2819" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.3:6 %buf_27_addr_7 = getelementptr i8 %dst_buf3_10, i64 0, i64 %zext_ln82_45

]]></Node>
<StgValue><ssdm name="buf_27_addr_7"/></StgValue>
</operation>

<operation id="2440" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2820" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.3:7 %buf_28_addr_7 = getelementptr i8 %dst_buf3_11, i64 0, i64 %zext_ln82_45

]]></Node>
<StgValue><ssdm name="buf_28_addr_7"/></StgValue>
</operation>

<operation id="2441" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2821" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.3:8 %buf_29_addr_7 = getelementptr i8 %dst_buf3_12, i64 0, i64 %zext_ln82_45

]]></Node>
<StgValue><ssdm name="buf_29_addr_7"/></StgValue>
</operation>

<operation id="2442" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2822" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.3:9 %buf_30_addr_7 = getelementptr i8 %dst_buf3_13, i64 0, i64 %zext_ln82_45

]]></Node>
<StgValue><ssdm name="buf_30_addr_7"/></StgValue>
</operation>

<operation id="2443" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2823" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.3:10 %buf_31_addr_7 = getelementptr i8 %dst_buf3_14, i64 0, i64 %zext_ln82_45

]]></Node>
<StgValue><ssdm name="buf_31_addr_7"/></StgValue>
</operation>

<operation id="2444" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2824" bw="3" op_0_bw="16">
<![CDATA[
if.then.i712.3:11 %trunc_ln82_45 = trunc i16 %size3_9

]]></Node>
<StgValue><ssdm name="trunc_ln82_45"/></StgValue>
</operation>

<operation id="2445" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2825" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i712.3:12 %switch_ln82 = switch i3 %trunc_ln82_45, void %arrayidx.i711851.3.case.2, i3 5, void %arrayidx.i711851.3.case.0, i3 6, void %arrayidx.i711851.3.case.1, i3 4, void %arrayidx.i711851.3.case.7, i3 0, void %arrayidx.i711851.3.case.3, i3 1, void %arrayidx.i711851.3.case.4, i3 2, void %arrayidx.i711851.3.case.5, i3 3, void %arrayidx.i711851.3.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="2446" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_45" val="1"/>
<literal name="trunc_ln82_45" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2827" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i711851.3.case.6:0 %store_ln82 = store i8 0, i10 %buf_30_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2447" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_45" val="1"/>
<literal name="trunc_ln82_45" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2828" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.3.case.6:1 %br_ln82 = br void %arrayidx.i711851.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2448" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_45" val="1"/>
<literal name="trunc_ln82_45" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2830" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i711851.3.case.5:0 %store_ln82 = store i8 0, i10 %buf_29_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2449" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_45" val="1"/>
<literal name="trunc_ln82_45" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2831" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.3.case.5:1 %br_ln82 = br void %arrayidx.i711851.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2450" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_45" val="1"/>
<literal name="trunc_ln82_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2833" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i711851.3.case.4:0 %store_ln82 = store i8 0, i10 %buf_28_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2451" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_45" val="1"/>
<literal name="trunc_ln82_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2834" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.3.case.4:1 %br_ln82 = br void %arrayidx.i711851.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2452" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_45" val="1"/>
<literal name="trunc_ln82_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2836" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i711851.3.case.3:0 %store_ln82 = store i8 0, i10 %buf_27_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2453" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_45" val="1"/>
<literal name="trunc_ln82_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2837" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.3.case.3:1 %br_ln82 = br void %arrayidx.i711851.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2454" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_45" val="1"/>
<literal name="trunc_ln82_45" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2839" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i711851.3.case.7:0 %store_ln82 = store i8 0, i10 %buf_31_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2455" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_45" val="1"/>
<literal name="trunc_ln82_45" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2840" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.3.case.7:1 %br_ln82 = br void %arrayidx.i711851.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2456" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_45" val="1"/>
<literal name="trunc_ln82_45" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2842" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i711851.3.case.1:0 %store_ln82 = store i8 0, i10 %buf_25_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2457" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_45" val="1"/>
<literal name="trunc_ln82_45" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2843" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.3.case.1:1 %br_ln82 = br void %arrayidx.i711851.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2458" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_45" val="1"/>
<literal name="trunc_ln82_45" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2845" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i711851.3.case.0:0 %store_ln82 = store i8 0, i10 %buf_24_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2459" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_45" val="1"/>
<literal name="trunc_ln82_45" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2846" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.3.case.0:1 %br_ln82 = br void %arrayidx.i711851.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2460" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_45" val="1"/>
<literal name="trunc_ln82_45" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2848" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i711851.3.case.2:0 %store_ln82 = store i8 0, i10 %buf_26_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2461" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_45" val="1"/>
<literal name="trunc_ln82_45" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2849" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.3.case.2:1 %br_ln82 = br void %arrayidx.i711851.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2462" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2851" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.3.exit:0 %br_ln82 = br void %if.end.i713.3

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2463" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i713.3:0 %icmp_ln81_46 = icmp_sgt  i16 %padding_size_6, i16 4

]]></Node>
<StgValue><ssdm name="icmp_ln81_46"/></StgValue>
</operation>

<operation id="2464" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i713.3:1 %br_ln81 = br i1 %icmp_ln81_46, void %if.end.i713.4, void %if.then.i712.4

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="2465" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2856" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i712.4:0 %add_ln82_39 = add i13 %trunc_ln163_3, i13 4

]]></Node>
<StgValue><ssdm name="add_ln82_39"/></StgValue>
</operation>

<operation id="2466" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2857" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i712.4:1 %lshr_ln82_45 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_39, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln82_45"/></StgValue>
</operation>

<operation id="2467" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2858" bw="64" op_0_bw="10">
<![CDATA[
if.then.i712.4:2 %zext_ln82_46 = zext i10 %lshr_ln82_45

]]></Node>
<StgValue><ssdm name="zext_ln82_46"/></StgValue>
</operation>

<operation id="2468" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2859" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.4:3 %buf_24_addr_8 = getelementptr i8 %dst_buf3, i64 0, i64 %zext_ln82_46

]]></Node>
<StgValue><ssdm name="buf_24_addr_8"/></StgValue>
</operation>

<operation id="2469" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2860" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.4:4 %buf_25_addr_8 = getelementptr i8 %dst_buf3_8, i64 0, i64 %zext_ln82_46

]]></Node>
<StgValue><ssdm name="buf_25_addr_8"/></StgValue>
</operation>

<operation id="2470" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2861" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.4:5 %buf_26_addr_8 = getelementptr i8 %dst_buf3_9, i64 0, i64 %zext_ln82_46

]]></Node>
<StgValue><ssdm name="buf_26_addr_8"/></StgValue>
</operation>

<operation id="2471" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2862" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.4:6 %buf_27_addr_8 = getelementptr i8 %dst_buf3_10, i64 0, i64 %zext_ln82_46

]]></Node>
<StgValue><ssdm name="buf_27_addr_8"/></StgValue>
</operation>

<operation id="2472" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2863" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.4:7 %buf_28_addr_8 = getelementptr i8 %dst_buf3_11, i64 0, i64 %zext_ln82_46

]]></Node>
<StgValue><ssdm name="buf_28_addr_8"/></StgValue>
</operation>

<operation id="2473" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2864" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.4:8 %buf_29_addr_8 = getelementptr i8 %dst_buf3_12, i64 0, i64 %zext_ln82_46

]]></Node>
<StgValue><ssdm name="buf_29_addr_8"/></StgValue>
</operation>

<operation id="2474" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2865" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.4:9 %buf_30_addr_8 = getelementptr i8 %dst_buf3_13, i64 0, i64 %zext_ln82_46

]]></Node>
<StgValue><ssdm name="buf_30_addr_8"/></StgValue>
</operation>

<operation id="2475" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2866" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.4:10 %buf_31_addr_8 = getelementptr i8 %dst_buf3_14, i64 0, i64 %zext_ln82_46

]]></Node>
<StgValue><ssdm name="buf_31_addr_8"/></StgValue>
</operation>

<operation id="2476" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2867" bw="3" op_0_bw="16">
<![CDATA[
if.then.i712.4:11 %trunc_ln82_46 = trunc i16 %size3_9

]]></Node>
<StgValue><ssdm name="trunc_ln82_46"/></StgValue>
</operation>

<operation id="2477" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2868" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i712.4:12 %switch_ln82 = switch i3 %trunc_ln82_46, void %arrayidx.i711851.4.case.3, i3 4, void %arrayidx.i711851.4.case.0, i3 5, void %arrayidx.i711851.4.case.1, i3 6, void %arrayidx.i711851.4.case.2, i3 3, void %arrayidx.i711851.4.case.7, i3 0, void %arrayidx.i711851.4.case.4, i3 1, void %arrayidx.i711851.4.case.5, i3 2, void %arrayidx.i711851.4.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="2478" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_46" val="1"/>
<literal name="trunc_ln82_46" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2870" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i711851.4.case.6:0 %store_ln82 = store i8 0, i10 %buf_30_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2479" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_46" val="1"/>
<literal name="trunc_ln82_46" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2871" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.4.case.6:1 %br_ln82 = br void %arrayidx.i711851.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2480" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_46" val="1"/>
<literal name="trunc_ln82_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2873" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i711851.4.case.5:0 %store_ln82 = store i8 0, i10 %buf_29_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2481" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_46" val="1"/>
<literal name="trunc_ln82_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2874" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.4.case.5:1 %br_ln82 = br void %arrayidx.i711851.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2482" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_46" val="1"/>
<literal name="trunc_ln82_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2876" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i711851.4.case.4:0 %store_ln82 = store i8 0, i10 %buf_28_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2483" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_46" val="1"/>
<literal name="trunc_ln82_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2877" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.4.case.4:1 %br_ln82 = br void %arrayidx.i711851.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2484" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_46" val="1"/>
<literal name="trunc_ln82_46" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2879" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i711851.4.case.7:0 %store_ln82 = store i8 0, i10 %buf_31_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2485" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_46" val="1"/>
<literal name="trunc_ln82_46" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2880" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.4.case.7:1 %br_ln82 = br void %arrayidx.i711851.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2486" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_46" val="1"/>
<literal name="trunc_ln82_46" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2882" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i711851.4.case.2:0 %store_ln82 = store i8 0, i10 %buf_26_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2487" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_46" val="1"/>
<literal name="trunc_ln82_46" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2883" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.4.case.2:1 %br_ln82 = br void %arrayidx.i711851.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2488" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_46" val="1"/>
<literal name="trunc_ln82_46" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2885" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i711851.4.case.1:0 %store_ln82 = store i8 0, i10 %buf_25_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2489" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_46" val="1"/>
<literal name="trunc_ln82_46" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2886" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.4.case.1:1 %br_ln82 = br void %arrayidx.i711851.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2490" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_46" val="1"/>
<literal name="trunc_ln82_46" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2888" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i711851.4.case.0:0 %store_ln82 = store i8 0, i10 %buf_24_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2491" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_46" val="1"/>
<literal name="trunc_ln82_46" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2889" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.4.case.0:1 %br_ln82 = br void %arrayidx.i711851.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2492" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_46" val="1"/>
<literal name="trunc_ln82_46" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2891" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i711851.4.case.3:0 %store_ln82 = store i8 0, i10 %buf_27_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2493" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_46" val="1"/>
<literal name="trunc_ln82_46" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2892" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.4.case.3:1 %br_ln82 = br void %arrayidx.i711851.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2494" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2894" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.4.exit:0 %br_ln82 = br void %if.end.i713.4

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2495" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i713.4:0 %icmp_ln81_47 = icmp_sgt  i16 %padding_size_6, i16 5

]]></Node>
<StgValue><ssdm name="icmp_ln81_47"/></StgValue>
</operation>

<operation id="2496" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i713.4:1 %br_ln81 = br i1 %icmp_ln81_47, void %if.end.i713.5, void %if.then.i712.5

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="2497" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2899" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i712.5:0 %add_ln82_40 = add i13 %trunc_ln163_3, i13 5

]]></Node>
<StgValue><ssdm name="add_ln82_40"/></StgValue>
</operation>

<operation id="2498" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2900" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i712.5:1 %lshr_ln82_46 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_40, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln82_46"/></StgValue>
</operation>

<operation id="2499" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2901" bw="64" op_0_bw="10">
<![CDATA[
if.then.i712.5:2 %zext_ln82_47 = zext i10 %lshr_ln82_46

]]></Node>
<StgValue><ssdm name="zext_ln82_47"/></StgValue>
</operation>

<operation id="2500" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2902" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.5:3 %buf_24_addr_9 = getelementptr i8 %dst_buf3, i64 0, i64 %zext_ln82_47

]]></Node>
<StgValue><ssdm name="buf_24_addr_9"/></StgValue>
</operation>

<operation id="2501" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2903" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.5:4 %buf_25_addr_9 = getelementptr i8 %dst_buf3_8, i64 0, i64 %zext_ln82_47

]]></Node>
<StgValue><ssdm name="buf_25_addr_9"/></StgValue>
</operation>

<operation id="2502" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2904" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.5:5 %buf_26_addr_9 = getelementptr i8 %dst_buf3_9, i64 0, i64 %zext_ln82_47

]]></Node>
<StgValue><ssdm name="buf_26_addr_9"/></StgValue>
</operation>

<operation id="2503" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2905" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.5:6 %buf_27_addr_9 = getelementptr i8 %dst_buf3_10, i64 0, i64 %zext_ln82_47

]]></Node>
<StgValue><ssdm name="buf_27_addr_9"/></StgValue>
</operation>

<operation id="2504" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2906" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.5:7 %buf_28_addr_9 = getelementptr i8 %dst_buf3_11, i64 0, i64 %zext_ln82_47

]]></Node>
<StgValue><ssdm name="buf_28_addr_9"/></StgValue>
</operation>

<operation id="2505" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2907" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.5:8 %buf_29_addr_9 = getelementptr i8 %dst_buf3_12, i64 0, i64 %zext_ln82_47

]]></Node>
<StgValue><ssdm name="buf_29_addr_9"/></StgValue>
</operation>

<operation id="2506" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2908" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.5:9 %buf_30_addr_9 = getelementptr i8 %dst_buf3_13, i64 0, i64 %zext_ln82_47

]]></Node>
<StgValue><ssdm name="buf_30_addr_9"/></StgValue>
</operation>

<operation id="2507" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.5:10 %buf_31_addr_9 = getelementptr i8 %dst_buf3_14, i64 0, i64 %zext_ln82_47

]]></Node>
<StgValue><ssdm name="buf_31_addr_9"/></StgValue>
</operation>

<operation id="2508" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2910" bw="3" op_0_bw="16">
<![CDATA[
if.then.i712.5:11 %trunc_ln82_47 = trunc i16 %size3_9

]]></Node>
<StgValue><ssdm name="trunc_ln82_47"/></StgValue>
</operation>

<operation id="2509" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2911" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i712.5:12 %switch_ln82 = switch i3 %trunc_ln82_47, void %arrayidx.i711851.5.case.4, i3 3, void %arrayidx.i711851.5.case.0, i3 4, void %arrayidx.i711851.5.case.1, i3 5, void %arrayidx.i711851.5.case.2, i3 6, void %arrayidx.i711851.5.case.3, i3 2, void %arrayidx.i711851.5.case.7, i3 0, void %arrayidx.i711851.5.case.5, i3 1, void %arrayidx.i711851.5.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="2510" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_47" val="1"/>
<literal name="trunc_ln82_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2913" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i711851.5.case.6:0 %store_ln82 = store i8 0, i10 %buf_30_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2511" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_47" val="1"/>
<literal name="trunc_ln82_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2914" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.5.case.6:1 %br_ln82 = br void %arrayidx.i711851.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2512" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_47" val="1"/>
<literal name="trunc_ln82_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2916" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i711851.5.case.5:0 %store_ln82 = store i8 0, i10 %buf_29_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2513" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_47" val="1"/>
<literal name="trunc_ln82_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2917" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.5.case.5:1 %br_ln82 = br void %arrayidx.i711851.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2514" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_47" val="1"/>
<literal name="trunc_ln82_47" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2919" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i711851.5.case.7:0 %store_ln82 = store i8 0, i10 %buf_31_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2515" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_47" val="1"/>
<literal name="trunc_ln82_47" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2920" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.5.case.7:1 %br_ln82 = br void %arrayidx.i711851.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2516" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_47" val="1"/>
<literal name="trunc_ln82_47" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2922" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i711851.5.case.3:0 %store_ln82 = store i8 0, i10 %buf_27_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2517" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_47" val="1"/>
<literal name="trunc_ln82_47" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2923" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.5.case.3:1 %br_ln82 = br void %arrayidx.i711851.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2518" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_47" val="1"/>
<literal name="trunc_ln82_47" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2925" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i711851.5.case.2:0 %store_ln82 = store i8 0, i10 %buf_26_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2519" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_47" val="1"/>
<literal name="trunc_ln82_47" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2926" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.5.case.2:1 %br_ln82 = br void %arrayidx.i711851.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2520" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_47" val="1"/>
<literal name="trunc_ln82_47" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2928" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i711851.5.case.1:0 %store_ln82 = store i8 0, i10 %buf_25_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2521" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_47" val="1"/>
<literal name="trunc_ln82_47" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2929" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.5.case.1:1 %br_ln82 = br void %arrayidx.i711851.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2522" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_47" val="1"/>
<literal name="trunc_ln82_47" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2931" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i711851.5.case.0:0 %store_ln82 = store i8 0, i10 %buf_24_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2523" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_47" val="1"/>
<literal name="trunc_ln82_47" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2932" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.5.case.0:1 %br_ln82 = br void %arrayidx.i711851.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2524" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_47" val="1"/>
<literal name="trunc_ln82_47" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2934" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i711851.5.case.4:0 %store_ln82 = store i8 0, i10 %buf_28_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2525" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_47" val="1"/>
<literal name="trunc_ln82_47" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2935" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.5.case.4:1 %br_ln82 = br void %arrayidx.i711851.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2526" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2937" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.5.exit:0 %br_ln82 = br void %if.end.i713.5

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2527" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2939" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i713.5:0 %icmp_ln81_48 = icmp_sgt  i16 %padding_size_6, i16 6

]]></Node>
<StgValue><ssdm name="icmp_ln81_48"/></StgValue>
</operation>

<operation id="2528" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i713.5:1 %br_ln81 = br i1 %icmp_ln81_48, void %if.end.i713.6, void %if.then.i712.6

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="2529" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2942" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i712.6:0 %add_ln82_41 = add i13 %trunc_ln163_3, i13 6

]]></Node>
<StgValue><ssdm name="add_ln82_41"/></StgValue>
</operation>

<operation id="2530" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2943" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i712.6:1 %lshr_ln82_47 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_41, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln82_47"/></StgValue>
</operation>

<operation id="2531" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2944" bw="64" op_0_bw="10">
<![CDATA[
if.then.i712.6:2 %zext_ln82_48 = zext i10 %lshr_ln82_47

]]></Node>
<StgValue><ssdm name="zext_ln82_48"/></StgValue>
</operation>

<operation id="2532" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2945" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.6:3 %buf_24_addr_10 = getelementptr i8 %dst_buf3, i64 0, i64 %zext_ln82_48

]]></Node>
<StgValue><ssdm name="buf_24_addr_10"/></StgValue>
</operation>

<operation id="2533" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2946" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.6:4 %buf_25_addr_10 = getelementptr i8 %dst_buf3_8, i64 0, i64 %zext_ln82_48

]]></Node>
<StgValue><ssdm name="buf_25_addr_10"/></StgValue>
</operation>

<operation id="2534" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2947" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.6:5 %buf_26_addr_10 = getelementptr i8 %dst_buf3_9, i64 0, i64 %zext_ln82_48

]]></Node>
<StgValue><ssdm name="buf_26_addr_10"/></StgValue>
</operation>

<operation id="2535" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2948" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.6:6 %buf_27_addr_10 = getelementptr i8 %dst_buf3_10, i64 0, i64 %zext_ln82_48

]]></Node>
<StgValue><ssdm name="buf_27_addr_10"/></StgValue>
</operation>

<operation id="2536" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2949" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.6:7 %buf_28_addr_10 = getelementptr i8 %dst_buf3_11, i64 0, i64 %zext_ln82_48

]]></Node>
<StgValue><ssdm name="buf_28_addr_10"/></StgValue>
</operation>

<operation id="2537" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2950" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.6:8 %buf_29_addr_10 = getelementptr i8 %dst_buf3_12, i64 0, i64 %zext_ln82_48

]]></Node>
<StgValue><ssdm name="buf_29_addr_10"/></StgValue>
</operation>

<operation id="2538" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2951" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.6:9 %buf_30_addr_10 = getelementptr i8 %dst_buf3_13, i64 0, i64 %zext_ln82_48

]]></Node>
<StgValue><ssdm name="buf_30_addr_10"/></StgValue>
</operation>

<operation id="2539" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2952" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i712.6:10 %buf_31_addr_10 = getelementptr i8 %dst_buf3_14, i64 0, i64 %zext_ln82_48

]]></Node>
<StgValue><ssdm name="buf_31_addr_10"/></StgValue>
</operation>

<operation id="2540" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2953" bw="3" op_0_bw="16">
<![CDATA[
if.then.i712.6:11 %trunc_ln82_48 = trunc i16 %size3_9

]]></Node>
<StgValue><ssdm name="trunc_ln82_48"/></StgValue>
</operation>

<operation id="2541" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2954" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i712.6:12 %switch_ln82 = switch i3 %trunc_ln82_48, void %arrayidx.i711851.6.case.5, i3 2, void %arrayidx.i711851.6.case.0, i3 3, void %arrayidx.i711851.6.case.1, i3 4, void %arrayidx.i711851.6.case.2, i3 5, void %arrayidx.i711851.6.case.3, i3 6, void %arrayidx.i711851.6.case.4, i3 1, void %arrayidx.i711851.6.case.7, i3 0, void %arrayidx.i711851.6.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="2542" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_48" val="1"/>
<literal name="trunc_ln82_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2956" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i711851.6.case.6:0 %store_ln82 = store i8 0, i10 %buf_30_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2543" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_48" val="1"/>
<literal name="trunc_ln82_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2957" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.6.case.6:1 %br_ln82 = br void %arrayidx.i711851.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2544" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_48" val="1"/>
<literal name="trunc_ln82_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2959" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i711851.6.case.7:0 %store_ln82 = store i8 0, i10 %buf_31_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2545" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_48" val="1"/>
<literal name="trunc_ln82_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2960" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.6.case.7:1 %br_ln82 = br void %arrayidx.i711851.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2546" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_48" val="1"/>
<literal name="trunc_ln82_48" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2962" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i711851.6.case.4:0 %store_ln82 = store i8 0, i10 %buf_28_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2547" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_48" val="1"/>
<literal name="trunc_ln82_48" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2963" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.6.case.4:1 %br_ln82 = br void %arrayidx.i711851.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2548" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_48" val="1"/>
<literal name="trunc_ln82_48" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2965" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i711851.6.case.3:0 %store_ln82 = store i8 0, i10 %buf_27_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2549" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_48" val="1"/>
<literal name="trunc_ln82_48" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2966" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.6.case.3:1 %br_ln82 = br void %arrayidx.i711851.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2550" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_48" val="1"/>
<literal name="trunc_ln82_48" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2968" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i711851.6.case.2:0 %store_ln82 = store i8 0, i10 %buf_26_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2551" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_48" val="1"/>
<literal name="trunc_ln82_48" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2969" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.6.case.2:1 %br_ln82 = br void %arrayidx.i711851.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2552" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_48" val="1"/>
<literal name="trunc_ln82_48" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i711851.6.case.1:0 %store_ln82 = store i8 0, i10 %buf_25_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2553" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_48" val="1"/>
<literal name="trunc_ln82_48" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2972" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.6.case.1:1 %br_ln82 = br void %arrayidx.i711851.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2554" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_48" val="1"/>
<literal name="trunc_ln82_48" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2974" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i711851.6.case.0:0 %store_ln82 = store i8 0, i10 %buf_24_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2555" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_48" val="1"/>
<literal name="trunc_ln82_48" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2975" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.6.case.0:1 %br_ln82 = br void %arrayidx.i711851.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2556" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_48" val="1"/>
<literal name="trunc_ln82_48" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2977" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i711851.6.case.5:0 %store_ln82 = store i8 0, i10 %buf_29_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2557" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_48" val="1"/>
<literal name="trunc_ln82_48" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2978" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.6.case.5:1 %br_ln82 = br void %arrayidx.i711851.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2558" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2980" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i711851.6.exit:0 %br_ln82 = br void %if.end.i713.6

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2559" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="17" op_0_bw="16">
<![CDATA[
if.end.i713.6:0 %sext_ln75_7 = sext i16 %val_size3_3_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln75_7"/></StgValue>
</operation>

<operation id="2560" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.end.i713.6:1 %add_ln75_7 = add i17 %sext_ln75_7, i17 7

]]></Node>
<StgValue><ssdm name="add_ln75_7"/></StgValue>
</operation>

<operation id="2561" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i713.6:2 %add_ln75_19 = add i16 %val_size3_3_loc_load, i16 7

]]></Node>
<StgValue><ssdm name="add_ln75_19"/></StgValue>
</operation>

<operation id="2562" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
if.end.i713.6:3 %tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln75_7, i32 16

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="2563" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2986" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i713.6:4 %sub_ln75_21 = sub i16 65529, i16 %val_size3_3_loc_load

]]></Node>
<StgValue><ssdm name="sub_ln75_21"/></StgValue>
</operation>

<operation id="2564" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2987" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i713.6:5 %trunc_ln75_3 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln75_21, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln75_3"/></StgValue>
</operation>

<operation id="2565" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.end.i713.6:6 %sub_ln75_22 = sub i13 0, i13 %trunc_ln75_3

]]></Node>
<StgValue><ssdm name="sub_ln75_22"/></StgValue>
</operation>

<operation id="2566" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2989" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i713.6:7 %tmp_6 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %add_ln75_19, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="2567" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2990" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
if.end.i713.6:8 %select_ln75_7 = select i1 %tmp_43, i13 %sub_ln75_22, i13 %tmp_6

]]></Node>
<StgValue><ssdm name="select_ln75_7"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="2568" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
if.end.i713.6:9 %val_size3_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i13.i3, i13 %select_ln75_7, i3 0

]]></Node>
<StgValue><ssdm name="val_size3_1"/></StgValue>
</operation>

<operation id="2569" st_id="100" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i713.6:10 %padding_size_7 = sub i16 %val_size3_1, i16 %val_size3_3_loc_load

]]></Node>
<StgValue><ssdm name="padding_size_7"/></StgValue>
</operation>

<operation id="2570" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i713.6:11 %icmp_ln81_49 = icmp_sgt  i16 %padding_size_7, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_49"/></StgValue>
</operation>

<operation id="2571" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i713.6:12 %br_ln81 = br i1 %icmp_ln81_49, void %if.end.i739, void %if.then.i738

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="2572" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2996" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i738:0 %lshr_ln82_48 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %val_size3_3_loc_load, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln82_48"/></StgValue>
</operation>

<operation id="2573" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2997" bw="64" op_0_bw="12">
<![CDATA[
if.then.i738:1 %zext_ln82_49 = zext i12 %lshr_ln82_48

]]></Node>
<StgValue><ssdm name="zext_ln82_49"/></StgValue>
</operation>

<operation id="2574" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2998" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738:2 %buf_72_addr = getelementptr i8 %val_buf3, i64 0, i64 %zext_ln82_49

]]></Node>
<StgValue><ssdm name="buf_72_addr"/></StgValue>
</operation>

<operation id="2575" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2999" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738:3 %buf_73_addr = getelementptr i8 %val_buf3_8, i64 0, i64 %zext_ln82_49

]]></Node>
<StgValue><ssdm name="buf_73_addr"/></StgValue>
</operation>

<operation id="2576" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3000" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738:4 %buf_74_addr = getelementptr i8 %val_buf3_9, i64 0, i64 %zext_ln82_49

]]></Node>
<StgValue><ssdm name="buf_74_addr"/></StgValue>
</operation>

<operation id="2577" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3001" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738:5 %buf_75_addr = getelementptr i8 %val_buf3_10, i64 0, i64 %zext_ln82_49

]]></Node>
<StgValue><ssdm name="buf_75_addr"/></StgValue>
</operation>

<operation id="2578" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738:6 %buf_76_addr = getelementptr i8 %val_buf3_11, i64 0, i64 %zext_ln82_49

]]></Node>
<StgValue><ssdm name="buf_76_addr"/></StgValue>
</operation>

<operation id="2579" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3003" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738:7 %buf_77_addr = getelementptr i8 %val_buf3_12, i64 0, i64 %zext_ln82_49

]]></Node>
<StgValue><ssdm name="buf_77_addr"/></StgValue>
</operation>

<operation id="2580" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3004" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738:8 %buf_78_addr = getelementptr i8 %val_buf3_13, i64 0, i64 %zext_ln82_49

]]></Node>
<StgValue><ssdm name="buf_78_addr"/></StgValue>
</operation>

<operation id="2581" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3005" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738:9 %buf_79_addr = getelementptr i8 %val_buf3_14, i64 0, i64 %zext_ln82_49

]]></Node>
<StgValue><ssdm name="buf_79_addr"/></StgValue>
</operation>

<operation id="2582" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3006" bw="3" op_0_bw="16">
<![CDATA[
if.then.i738:10 %trunc_ln82_49 = trunc i16 %val_size3_3_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln82_49"/></StgValue>
</operation>

<operation id="2583" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3007" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i738:11 %switch_ln82 = switch i3 %trunc_ln82_49, void %arrayidx.i737850.case.7, i3 0, void %arrayidx.i737850.case.0, i3 1, void %arrayidx.i737850.case.1, i3 2, void %arrayidx.i737850.case.2, i3 3, void %arrayidx.i737850.case.3, i3 4, void %arrayidx.i737850.case.4, i3 5, void %arrayidx.i737850.case.5, i3 6, void %arrayidx.i737850.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>

<operation id="2584" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_49" val="1"/>
<literal name="trunc_ln82_49" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3009" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i737850.case.6:0 %store_ln82 = store i8 0, i12 %buf_78_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2585" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_49" val="1"/>
<literal name="trunc_ln82_49" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3010" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.case.6:1 %br_ln82 = br void %arrayidx.i737850.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2586" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_49" val="1"/>
<literal name="trunc_ln82_49" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3012" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i737850.case.5:0 %store_ln82 = store i8 0, i12 %buf_77_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2587" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_49" val="1"/>
<literal name="trunc_ln82_49" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3013" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.case.5:1 %br_ln82 = br void %arrayidx.i737850.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2588" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_49" val="1"/>
<literal name="trunc_ln82_49" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3015" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i737850.case.4:0 %store_ln82 = store i8 0, i12 %buf_76_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2589" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_49" val="1"/>
<literal name="trunc_ln82_49" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3016" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.case.4:1 %br_ln82 = br void %arrayidx.i737850.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2590" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_49" val="1"/>
<literal name="trunc_ln82_49" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3018" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i737850.case.3:0 %store_ln82 = store i8 0, i12 %buf_75_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2591" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_49" val="1"/>
<literal name="trunc_ln82_49" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3019" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.case.3:1 %br_ln82 = br void %arrayidx.i737850.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2592" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_49" val="1"/>
<literal name="trunc_ln82_49" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3021" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i737850.case.2:0 %store_ln82 = store i8 0, i12 %buf_74_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2593" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_49" val="1"/>
<literal name="trunc_ln82_49" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3022" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.case.2:1 %br_ln82 = br void %arrayidx.i737850.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2594" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_49" val="1"/>
<literal name="trunc_ln82_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3024" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i737850.case.1:0 %store_ln82 = store i8 0, i12 %buf_73_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2595" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_49" val="1"/>
<literal name="trunc_ln82_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3025" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.case.1:1 %br_ln82 = br void %arrayidx.i737850.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2596" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_49" val="1"/>
<literal name="trunc_ln82_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3027" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i737850.case.0:0 %store_ln82 = store i8 0, i12 %buf_72_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2597" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_49" val="1"/>
<literal name="trunc_ln82_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3028" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.case.0:1 %br_ln82 = br void %arrayidx.i737850.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2598" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_49" val="1"/>
<literal name="trunc_ln82_49" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3030" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i737850.case.7:0 %store_ln82 = store i8 0, i12 %buf_79_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2599" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_49" val="1"/>
<literal name="trunc_ln82_49" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3031" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.case.7:1 %br_ln82 = br void %arrayidx.i737850.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2600" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.exit:0 %br_ln82 = br void %if.end.i739

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2601" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i739:0 %tmp_44 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %padding_size_7, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="2602" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3036" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.end.i739:1 %icmp_ln81_50 = icmp_sgt  i15 %tmp_44, i15 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_50"/></StgValue>
</operation>

<operation id="2603" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i739:2 %br_ln81 = br i1 %icmp_ln81_50, void %if.end.i739.1, void %if.then.i738.1

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="2604" st_id="101" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3039" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.then.i738.1:0 %add_ln82_42 = add i15 %trunc_ln171_2_loc_load, i15 1

]]></Node>
<StgValue><ssdm name="add_ln82_42"/></StgValue>
</operation>

<operation id="2605" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3040" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i738.1:1 %lshr_ln82_49 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_42, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln82_49"/></StgValue>
</operation>

<operation id="2606" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3041" bw="64" op_0_bw="12">
<![CDATA[
if.then.i738.1:2 %zext_ln82_50 = zext i12 %lshr_ln82_49

]]></Node>
<StgValue><ssdm name="zext_ln82_50"/></StgValue>
</operation>

<operation id="2607" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3042" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.1:3 %buf_72_addr_1 = getelementptr i8 %val_buf3, i64 0, i64 %zext_ln82_50

]]></Node>
<StgValue><ssdm name="buf_72_addr_1"/></StgValue>
</operation>

<operation id="2608" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3043" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.1:4 %buf_73_addr_1 = getelementptr i8 %val_buf3_8, i64 0, i64 %zext_ln82_50

]]></Node>
<StgValue><ssdm name="buf_73_addr_1"/></StgValue>
</operation>

<operation id="2609" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3044" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.1:5 %buf_74_addr_1 = getelementptr i8 %val_buf3_9, i64 0, i64 %zext_ln82_50

]]></Node>
<StgValue><ssdm name="buf_74_addr_1"/></StgValue>
</operation>

<operation id="2610" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3045" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.1:6 %buf_75_addr_1 = getelementptr i8 %val_buf3_10, i64 0, i64 %zext_ln82_50

]]></Node>
<StgValue><ssdm name="buf_75_addr_1"/></StgValue>
</operation>

<operation id="2611" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3046" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.1:7 %buf_76_addr_1 = getelementptr i8 %val_buf3_11, i64 0, i64 %zext_ln82_50

]]></Node>
<StgValue><ssdm name="buf_76_addr_1"/></StgValue>
</operation>

<operation id="2612" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3047" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.1:8 %buf_77_addr_1 = getelementptr i8 %val_buf3_12, i64 0, i64 %zext_ln82_50

]]></Node>
<StgValue><ssdm name="buf_77_addr_1"/></StgValue>
</operation>

<operation id="2613" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3048" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.1:9 %buf_78_addr_1 = getelementptr i8 %val_buf3_13, i64 0, i64 %zext_ln82_50

]]></Node>
<StgValue><ssdm name="buf_78_addr_1"/></StgValue>
</operation>

<operation id="2614" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3049" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.1:10 %buf_79_addr_1 = getelementptr i8 %val_buf3_14, i64 0, i64 %zext_ln82_50

]]></Node>
<StgValue><ssdm name="buf_79_addr_1"/></StgValue>
</operation>

<operation id="2615" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3050" bw="3" op_0_bw="16">
<![CDATA[
if.then.i738.1:11 %trunc_ln82_50 = trunc i16 %val_size3_3_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln82_50"/></StgValue>
</operation>

<operation id="2616" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3051" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i738.1:12 %switch_ln82 = switch i3 %trunc_ln82_50, void %arrayidx.i737850.1.case.0, i3 6, void %arrayidx.i737850.1.case.7, i3 0, void %arrayidx.i737850.1.case.1, i3 1, void %arrayidx.i737850.1.case.2, i3 2, void %arrayidx.i737850.1.case.3, i3 3, void %arrayidx.i737850.1.case.4, i3 4, void %arrayidx.i737850.1.case.5, i3 5, void %arrayidx.i737850.1.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="2617" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_50" val="1"/>
<literal name="trunc_ln82_50" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3053" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i737850.1.case.6:0 %store_ln82 = store i8 0, i12 %buf_78_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2618" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_50" val="1"/>
<literal name="trunc_ln82_50" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3054" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.1.case.6:1 %br_ln82 = br void %arrayidx.i737850.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2619" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_50" val="1"/>
<literal name="trunc_ln82_50" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3056" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i737850.1.case.5:0 %store_ln82 = store i8 0, i12 %buf_77_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2620" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_50" val="1"/>
<literal name="trunc_ln82_50" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3057" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.1.case.5:1 %br_ln82 = br void %arrayidx.i737850.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2621" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_50" val="1"/>
<literal name="trunc_ln82_50" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3059" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i737850.1.case.4:0 %store_ln82 = store i8 0, i12 %buf_76_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2622" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_50" val="1"/>
<literal name="trunc_ln82_50" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3060" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.1.case.4:1 %br_ln82 = br void %arrayidx.i737850.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2623" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_50" val="1"/>
<literal name="trunc_ln82_50" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3062" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i737850.1.case.3:0 %store_ln82 = store i8 0, i12 %buf_75_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2624" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_50" val="1"/>
<literal name="trunc_ln82_50" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3063" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.1.case.3:1 %br_ln82 = br void %arrayidx.i737850.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2625" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_50" val="1"/>
<literal name="trunc_ln82_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3065" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i737850.1.case.2:0 %store_ln82 = store i8 0, i12 %buf_74_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2626" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_50" val="1"/>
<literal name="trunc_ln82_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3066" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.1.case.2:1 %br_ln82 = br void %arrayidx.i737850.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2627" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_50" val="1"/>
<literal name="trunc_ln82_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3068" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i737850.1.case.1:0 %store_ln82 = store i8 0, i12 %buf_73_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2628" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_50" val="1"/>
<literal name="trunc_ln82_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3069" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.1.case.1:1 %br_ln82 = br void %arrayidx.i737850.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2629" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_50" val="1"/>
<literal name="trunc_ln82_50" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3071" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i737850.1.case.7:0 %store_ln82 = store i8 0, i12 %buf_79_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2630" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_50" val="1"/>
<literal name="trunc_ln82_50" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3072" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.1.case.7:1 %br_ln82 = br void %arrayidx.i737850.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2631" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_50" val="1"/>
<literal name="trunc_ln82_50" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3074" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i737850.1.case.0:0 %store_ln82 = store i8 0, i12 %buf_72_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2632" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_50" val="1"/>
<literal name="trunc_ln82_50" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3075" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.1.case.0:1 %br_ln82 = br void %arrayidx.i737850.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2633" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3077" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.1.exit:0 %br_ln82 = br void %if.end.i739.1

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2634" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3079" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i739.1:0 %icmp_ln81_51 = icmp_sgt  i16 %padding_size_7, i16 2

]]></Node>
<StgValue><ssdm name="icmp_ln81_51"/></StgValue>
</operation>

<operation id="2635" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3080" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i739.1:1 %br_ln81 = br i1 %icmp_ln81_51, void %if.end.i739.2, void %if.then.i738.2

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="2636" st_id="102" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3082" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.then.i738.2:0 %add_ln82_43 = add i15 %trunc_ln171_2_loc_load, i15 2

]]></Node>
<StgValue><ssdm name="add_ln82_43"/></StgValue>
</operation>

<operation id="2637" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3083" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i738.2:1 %lshr_ln82_50 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_43, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln82_50"/></StgValue>
</operation>

<operation id="2638" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3084" bw="64" op_0_bw="12">
<![CDATA[
if.then.i738.2:2 %zext_ln82_51 = zext i12 %lshr_ln82_50

]]></Node>
<StgValue><ssdm name="zext_ln82_51"/></StgValue>
</operation>

<operation id="2639" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3085" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.2:3 %buf_72_addr_2 = getelementptr i8 %val_buf3, i64 0, i64 %zext_ln82_51

]]></Node>
<StgValue><ssdm name="buf_72_addr_2"/></StgValue>
</operation>

<operation id="2640" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3086" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.2:4 %buf_73_addr_2 = getelementptr i8 %val_buf3_8, i64 0, i64 %zext_ln82_51

]]></Node>
<StgValue><ssdm name="buf_73_addr_2"/></StgValue>
</operation>

<operation id="2641" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3087" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.2:5 %buf_74_addr_2 = getelementptr i8 %val_buf3_9, i64 0, i64 %zext_ln82_51

]]></Node>
<StgValue><ssdm name="buf_74_addr_2"/></StgValue>
</operation>

<operation id="2642" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3088" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.2:6 %buf_75_addr_2 = getelementptr i8 %val_buf3_10, i64 0, i64 %zext_ln82_51

]]></Node>
<StgValue><ssdm name="buf_75_addr_2"/></StgValue>
</operation>

<operation id="2643" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3089" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.2:7 %buf_76_addr_2 = getelementptr i8 %val_buf3_11, i64 0, i64 %zext_ln82_51

]]></Node>
<StgValue><ssdm name="buf_76_addr_2"/></StgValue>
</operation>

<operation id="2644" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3090" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.2:8 %buf_77_addr_2 = getelementptr i8 %val_buf3_12, i64 0, i64 %zext_ln82_51

]]></Node>
<StgValue><ssdm name="buf_77_addr_2"/></StgValue>
</operation>

<operation id="2645" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3091" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.2:9 %buf_78_addr_2 = getelementptr i8 %val_buf3_13, i64 0, i64 %zext_ln82_51

]]></Node>
<StgValue><ssdm name="buf_78_addr_2"/></StgValue>
</operation>

<operation id="2646" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3092" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.2:10 %buf_79_addr_2 = getelementptr i8 %val_buf3_14, i64 0, i64 %zext_ln82_51

]]></Node>
<StgValue><ssdm name="buf_79_addr_2"/></StgValue>
</operation>

<operation id="2647" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3093" bw="3" op_0_bw="16">
<![CDATA[
if.then.i738.2:11 %trunc_ln82_51 = trunc i16 %val_size3_3_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln82_51"/></StgValue>
</operation>

<operation id="2648" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3094" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i738.2:12 %switch_ln82 = switch i3 %trunc_ln82_51, void %arrayidx.i737850.2.case.1, i3 6, void %arrayidx.i737850.2.case.0, i3 5, void %arrayidx.i737850.2.case.7, i3 0, void %arrayidx.i737850.2.case.2, i3 1, void %arrayidx.i737850.2.case.3, i3 2, void %arrayidx.i737850.2.case.4, i3 3, void %arrayidx.i737850.2.case.5, i3 4, void %arrayidx.i737850.2.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="2649" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_51" val="1"/>
<literal name="trunc_ln82_51" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3096" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i737850.2.case.6:0 %store_ln82 = store i8 0, i12 %buf_78_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2650" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_51" val="1"/>
<literal name="trunc_ln82_51" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3097" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.2.case.6:1 %br_ln82 = br void %arrayidx.i737850.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2651" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_51" val="1"/>
<literal name="trunc_ln82_51" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3099" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i737850.2.case.5:0 %store_ln82 = store i8 0, i12 %buf_77_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2652" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_51" val="1"/>
<literal name="trunc_ln82_51" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3100" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.2.case.5:1 %br_ln82 = br void %arrayidx.i737850.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2653" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_51" val="1"/>
<literal name="trunc_ln82_51" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3102" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i737850.2.case.4:0 %store_ln82 = store i8 0, i12 %buf_76_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2654" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_51" val="1"/>
<literal name="trunc_ln82_51" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3103" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.2.case.4:1 %br_ln82 = br void %arrayidx.i737850.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2655" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_51" val="1"/>
<literal name="trunc_ln82_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3105" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i737850.2.case.3:0 %store_ln82 = store i8 0, i12 %buf_75_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2656" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_51" val="1"/>
<literal name="trunc_ln82_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3106" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.2.case.3:1 %br_ln82 = br void %arrayidx.i737850.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2657" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_51" val="1"/>
<literal name="trunc_ln82_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3108" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i737850.2.case.2:0 %store_ln82 = store i8 0, i12 %buf_74_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2658" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_51" val="1"/>
<literal name="trunc_ln82_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3109" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.2.case.2:1 %br_ln82 = br void %arrayidx.i737850.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2659" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_51" val="1"/>
<literal name="trunc_ln82_51" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3111" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i737850.2.case.7:0 %store_ln82 = store i8 0, i12 %buf_79_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2660" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_51" val="1"/>
<literal name="trunc_ln82_51" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3112" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.2.case.7:1 %br_ln82 = br void %arrayidx.i737850.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2661" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_51" val="1"/>
<literal name="trunc_ln82_51" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3114" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i737850.2.case.0:0 %store_ln82 = store i8 0, i12 %buf_72_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2662" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_51" val="1"/>
<literal name="trunc_ln82_51" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3115" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.2.case.0:1 %br_ln82 = br void %arrayidx.i737850.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2663" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_51" val="1"/>
<literal name="trunc_ln82_51" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3117" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i737850.2.case.1:0 %store_ln82 = store i8 0, i12 %buf_73_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2664" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_51" val="1"/>
<literal name="trunc_ln82_51" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3118" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.2.case.1:1 %br_ln82 = br void %arrayidx.i737850.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2665" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3120" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.2.exit:0 %br_ln82 = br void %if.end.i739.2

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2666" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i739.2:0 %tmp_45 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %padding_size_7, i32 2, i32 15

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="2667" st_id="103" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
if.end.i739.2:1 %icmp_ln81_52 = icmp_sgt  i14 %tmp_45, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_52"/></StgValue>
</operation>

<operation id="2668" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i739.2:2 %br_ln81 = br i1 %icmp_ln81_52, void %if.end.i739.3, void %if.then.i738.3

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="2669" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3126" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.then.i738.3:0 %add_ln82_44 = add i15 %trunc_ln171_2_loc_load, i15 3

]]></Node>
<StgValue><ssdm name="add_ln82_44"/></StgValue>
</operation>

<operation id="2670" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3127" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i738.3:1 %lshr_ln82_51 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_44, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln82_51"/></StgValue>
</operation>

<operation id="2671" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3128" bw="64" op_0_bw="12">
<![CDATA[
if.then.i738.3:2 %zext_ln82_52 = zext i12 %lshr_ln82_51

]]></Node>
<StgValue><ssdm name="zext_ln82_52"/></StgValue>
</operation>

<operation id="2672" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3129" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.3:3 %buf_72_addr_3 = getelementptr i8 %val_buf3, i64 0, i64 %zext_ln82_52

]]></Node>
<StgValue><ssdm name="buf_72_addr_3"/></StgValue>
</operation>

<operation id="2673" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3130" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.3:4 %buf_73_addr_3 = getelementptr i8 %val_buf3_8, i64 0, i64 %zext_ln82_52

]]></Node>
<StgValue><ssdm name="buf_73_addr_3"/></StgValue>
</operation>

<operation id="2674" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3131" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.3:5 %buf_74_addr_3 = getelementptr i8 %val_buf3_9, i64 0, i64 %zext_ln82_52

]]></Node>
<StgValue><ssdm name="buf_74_addr_3"/></StgValue>
</operation>

<operation id="2675" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3132" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.3:6 %buf_75_addr_3 = getelementptr i8 %val_buf3_10, i64 0, i64 %zext_ln82_52

]]></Node>
<StgValue><ssdm name="buf_75_addr_3"/></StgValue>
</operation>

<operation id="2676" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3133" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.3:7 %buf_76_addr_3 = getelementptr i8 %val_buf3_11, i64 0, i64 %zext_ln82_52

]]></Node>
<StgValue><ssdm name="buf_76_addr_3"/></StgValue>
</operation>

<operation id="2677" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3134" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.3:8 %buf_77_addr_3 = getelementptr i8 %val_buf3_12, i64 0, i64 %zext_ln82_52

]]></Node>
<StgValue><ssdm name="buf_77_addr_3"/></StgValue>
</operation>

<operation id="2678" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3135" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.3:9 %buf_78_addr_3 = getelementptr i8 %val_buf3_13, i64 0, i64 %zext_ln82_52

]]></Node>
<StgValue><ssdm name="buf_78_addr_3"/></StgValue>
</operation>

<operation id="2679" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3136" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.3:10 %buf_79_addr_3 = getelementptr i8 %val_buf3_14, i64 0, i64 %zext_ln82_52

]]></Node>
<StgValue><ssdm name="buf_79_addr_3"/></StgValue>
</operation>

<operation id="2680" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3137" bw="3" op_0_bw="16">
<![CDATA[
if.then.i738.3:11 %trunc_ln82_52 = trunc i16 %val_size3_3_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln82_52"/></StgValue>
</operation>

<operation id="2681" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3138" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i738.3:12 %switch_ln82 = switch i3 %trunc_ln82_52, void %arrayidx.i737850.3.case.2, i3 5, void %arrayidx.i737850.3.case.0, i3 6, void %arrayidx.i737850.3.case.1, i3 4, void %arrayidx.i737850.3.case.7, i3 0, void %arrayidx.i737850.3.case.3, i3 1, void %arrayidx.i737850.3.case.4, i3 2, void %arrayidx.i737850.3.case.5, i3 3, void %arrayidx.i737850.3.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="2682" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_52" val="1"/>
<literal name="trunc_ln82_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3140" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i737850.3.case.6:0 %store_ln82 = store i8 0, i12 %buf_78_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2683" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_52" val="1"/>
<literal name="trunc_ln82_52" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3141" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.3.case.6:1 %br_ln82 = br void %arrayidx.i737850.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2684" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_52" val="1"/>
<literal name="trunc_ln82_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3143" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i737850.3.case.5:0 %store_ln82 = store i8 0, i12 %buf_77_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2685" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_52" val="1"/>
<literal name="trunc_ln82_52" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3144" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.3.case.5:1 %br_ln82 = br void %arrayidx.i737850.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2686" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_52" val="1"/>
<literal name="trunc_ln82_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3146" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i737850.3.case.4:0 %store_ln82 = store i8 0, i12 %buf_76_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2687" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_52" val="1"/>
<literal name="trunc_ln82_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3147" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.3.case.4:1 %br_ln82 = br void %arrayidx.i737850.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2688" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_52" val="1"/>
<literal name="trunc_ln82_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3149" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i737850.3.case.3:0 %store_ln82 = store i8 0, i12 %buf_75_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2689" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_52" val="1"/>
<literal name="trunc_ln82_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3150" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.3.case.3:1 %br_ln82 = br void %arrayidx.i737850.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2690" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_52" val="1"/>
<literal name="trunc_ln82_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3152" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i737850.3.case.7:0 %store_ln82 = store i8 0, i12 %buf_79_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2691" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_52" val="1"/>
<literal name="trunc_ln82_52" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3153" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.3.case.7:1 %br_ln82 = br void %arrayidx.i737850.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2692" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_52" val="1"/>
<literal name="trunc_ln82_52" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3155" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i737850.3.case.1:0 %store_ln82 = store i8 0, i12 %buf_73_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2693" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_52" val="1"/>
<literal name="trunc_ln82_52" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3156" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.3.case.1:1 %br_ln82 = br void %arrayidx.i737850.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2694" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_52" val="1"/>
<literal name="trunc_ln82_52" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3158" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i737850.3.case.0:0 %store_ln82 = store i8 0, i12 %buf_72_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2695" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_52" val="1"/>
<literal name="trunc_ln82_52" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3159" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.3.case.0:1 %br_ln82 = br void %arrayidx.i737850.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2696" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_52" val="1"/>
<literal name="trunc_ln82_52" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3161" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i737850.3.case.2:0 %store_ln82 = store i8 0, i12 %buf_74_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2697" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_52" val="1"/>
<literal name="trunc_ln82_52" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3162" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.3.case.2:1 %br_ln82 = br void %arrayidx.i737850.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2698" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3164" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.3.exit:0 %br_ln82 = br void %if.end.i739.3

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2699" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3166" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i739.3:0 %icmp_ln81_53 = icmp_sgt  i16 %padding_size_7, i16 4

]]></Node>
<StgValue><ssdm name="icmp_ln81_53"/></StgValue>
</operation>

<operation id="2700" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i739.3:1 %br_ln81 = br i1 %icmp_ln81_53, void %if.end.i739.4, void %if.then.i738.4

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="2701" st_id="104" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3169" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.then.i738.4:0 %add_ln82_45 = add i15 %trunc_ln171_2_loc_load, i15 4

]]></Node>
<StgValue><ssdm name="add_ln82_45"/></StgValue>
</operation>

<operation id="2702" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3170" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i738.4:1 %lshr_ln82_52 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_45, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln82_52"/></StgValue>
</operation>

<operation id="2703" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3171" bw="64" op_0_bw="12">
<![CDATA[
if.then.i738.4:2 %zext_ln82_53 = zext i12 %lshr_ln82_52

]]></Node>
<StgValue><ssdm name="zext_ln82_53"/></StgValue>
</operation>

<operation id="2704" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3172" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.4:3 %buf_72_addr_4 = getelementptr i8 %val_buf3, i64 0, i64 %zext_ln82_53

]]></Node>
<StgValue><ssdm name="buf_72_addr_4"/></StgValue>
</operation>

<operation id="2705" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3173" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.4:4 %buf_73_addr_4 = getelementptr i8 %val_buf3_8, i64 0, i64 %zext_ln82_53

]]></Node>
<StgValue><ssdm name="buf_73_addr_4"/></StgValue>
</operation>

<operation id="2706" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3174" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.4:5 %buf_74_addr_4 = getelementptr i8 %val_buf3_9, i64 0, i64 %zext_ln82_53

]]></Node>
<StgValue><ssdm name="buf_74_addr_4"/></StgValue>
</operation>

<operation id="2707" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3175" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.4:6 %buf_75_addr_4 = getelementptr i8 %val_buf3_10, i64 0, i64 %zext_ln82_53

]]></Node>
<StgValue><ssdm name="buf_75_addr_4"/></StgValue>
</operation>

<operation id="2708" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3176" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.4:7 %buf_76_addr_4 = getelementptr i8 %val_buf3_11, i64 0, i64 %zext_ln82_53

]]></Node>
<StgValue><ssdm name="buf_76_addr_4"/></StgValue>
</operation>

<operation id="2709" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3177" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.4:8 %buf_77_addr_4 = getelementptr i8 %val_buf3_12, i64 0, i64 %zext_ln82_53

]]></Node>
<StgValue><ssdm name="buf_77_addr_4"/></StgValue>
</operation>

<operation id="2710" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3178" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.4:9 %buf_78_addr_4 = getelementptr i8 %val_buf3_13, i64 0, i64 %zext_ln82_53

]]></Node>
<StgValue><ssdm name="buf_78_addr_4"/></StgValue>
</operation>

<operation id="2711" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3179" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.4:10 %buf_79_addr_4 = getelementptr i8 %val_buf3_14, i64 0, i64 %zext_ln82_53

]]></Node>
<StgValue><ssdm name="buf_79_addr_4"/></StgValue>
</operation>

<operation id="2712" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3180" bw="3" op_0_bw="16">
<![CDATA[
if.then.i738.4:11 %trunc_ln82_53 = trunc i16 %val_size3_3_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln82_53"/></StgValue>
</operation>

<operation id="2713" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3181" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i738.4:12 %switch_ln82 = switch i3 %trunc_ln82_53, void %arrayidx.i737850.4.case.3, i3 4, void %arrayidx.i737850.4.case.0, i3 5, void %arrayidx.i737850.4.case.1, i3 6, void %arrayidx.i737850.4.case.2, i3 3, void %arrayidx.i737850.4.case.7, i3 0, void %arrayidx.i737850.4.case.4, i3 1, void %arrayidx.i737850.4.case.5, i3 2, void %arrayidx.i737850.4.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="2714" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_53" val="1"/>
<literal name="trunc_ln82_53" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3183" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i737850.4.case.6:0 %store_ln82 = store i8 0, i12 %buf_78_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2715" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_53" val="1"/>
<literal name="trunc_ln82_53" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3184" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.4.case.6:1 %br_ln82 = br void %arrayidx.i737850.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2716" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_53" val="1"/>
<literal name="trunc_ln82_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3186" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i737850.4.case.5:0 %store_ln82 = store i8 0, i12 %buf_77_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2717" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_53" val="1"/>
<literal name="trunc_ln82_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3187" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.4.case.5:1 %br_ln82 = br void %arrayidx.i737850.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2718" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_53" val="1"/>
<literal name="trunc_ln82_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3189" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i737850.4.case.4:0 %store_ln82 = store i8 0, i12 %buf_76_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2719" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_53" val="1"/>
<literal name="trunc_ln82_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3190" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.4.case.4:1 %br_ln82 = br void %arrayidx.i737850.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2720" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_53" val="1"/>
<literal name="trunc_ln82_53" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3192" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i737850.4.case.7:0 %store_ln82 = store i8 0, i12 %buf_79_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2721" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_53" val="1"/>
<literal name="trunc_ln82_53" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3193" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.4.case.7:1 %br_ln82 = br void %arrayidx.i737850.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2722" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_53" val="1"/>
<literal name="trunc_ln82_53" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3195" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i737850.4.case.2:0 %store_ln82 = store i8 0, i12 %buf_74_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2723" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_53" val="1"/>
<literal name="trunc_ln82_53" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3196" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.4.case.2:1 %br_ln82 = br void %arrayidx.i737850.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2724" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_53" val="1"/>
<literal name="trunc_ln82_53" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3198" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i737850.4.case.1:0 %store_ln82 = store i8 0, i12 %buf_73_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2725" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_53" val="1"/>
<literal name="trunc_ln82_53" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3199" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.4.case.1:1 %br_ln82 = br void %arrayidx.i737850.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2726" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_53" val="1"/>
<literal name="trunc_ln82_53" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3201" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i737850.4.case.0:0 %store_ln82 = store i8 0, i12 %buf_72_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2727" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_53" val="1"/>
<literal name="trunc_ln82_53" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3202" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.4.case.0:1 %br_ln82 = br void %arrayidx.i737850.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2728" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_53" val="1"/>
<literal name="trunc_ln82_53" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3204" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i737850.4.case.3:0 %store_ln82 = store i8 0, i12 %buf_75_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2729" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_53" val="1"/>
<literal name="trunc_ln82_53" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3205" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.4.case.3:1 %br_ln82 = br void %arrayidx.i737850.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2730" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3207" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.4.exit:0 %br_ln82 = br void %if.end.i739.4

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2731" st_id="105" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3209" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i739.4:0 %icmp_ln81_54 = icmp_sgt  i16 %padding_size_7, i16 5

]]></Node>
<StgValue><ssdm name="icmp_ln81_54"/></StgValue>
</operation>

<operation id="2732" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3210" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i739.4:1 %br_ln81 = br i1 %icmp_ln81_54, void %if.end.i739.5, void %if.then.i738.5

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="2733" st_id="105" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3212" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.then.i738.5:0 %add_ln82_46 = add i15 %trunc_ln171_2_loc_load, i15 5

]]></Node>
<StgValue><ssdm name="add_ln82_46"/></StgValue>
</operation>

<operation id="2734" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3213" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i738.5:1 %lshr_ln82_53 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_46, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln82_53"/></StgValue>
</operation>

<operation id="2735" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3214" bw="64" op_0_bw="12">
<![CDATA[
if.then.i738.5:2 %zext_ln82_54 = zext i12 %lshr_ln82_53

]]></Node>
<StgValue><ssdm name="zext_ln82_54"/></StgValue>
</operation>

<operation id="2736" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3215" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.5:3 %buf_72_addr_5 = getelementptr i8 %val_buf3, i64 0, i64 %zext_ln82_54

]]></Node>
<StgValue><ssdm name="buf_72_addr_5"/></StgValue>
</operation>

<operation id="2737" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3216" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.5:4 %buf_73_addr_5 = getelementptr i8 %val_buf3_8, i64 0, i64 %zext_ln82_54

]]></Node>
<StgValue><ssdm name="buf_73_addr_5"/></StgValue>
</operation>

<operation id="2738" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3217" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.5:5 %buf_74_addr_5 = getelementptr i8 %val_buf3_9, i64 0, i64 %zext_ln82_54

]]></Node>
<StgValue><ssdm name="buf_74_addr_5"/></StgValue>
</operation>

<operation id="2739" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3218" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.5:6 %buf_75_addr_5 = getelementptr i8 %val_buf3_10, i64 0, i64 %zext_ln82_54

]]></Node>
<StgValue><ssdm name="buf_75_addr_5"/></StgValue>
</operation>

<operation id="2740" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3219" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.5:7 %buf_76_addr_5 = getelementptr i8 %val_buf3_11, i64 0, i64 %zext_ln82_54

]]></Node>
<StgValue><ssdm name="buf_76_addr_5"/></StgValue>
</operation>

<operation id="2741" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3220" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.5:8 %buf_77_addr_5 = getelementptr i8 %val_buf3_12, i64 0, i64 %zext_ln82_54

]]></Node>
<StgValue><ssdm name="buf_77_addr_5"/></StgValue>
</operation>

<operation id="2742" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3221" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.5:9 %buf_78_addr_5 = getelementptr i8 %val_buf3_13, i64 0, i64 %zext_ln82_54

]]></Node>
<StgValue><ssdm name="buf_78_addr_5"/></StgValue>
</operation>

<operation id="2743" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3222" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.5:10 %buf_79_addr_5 = getelementptr i8 %val_buf3_14, i64 0, i64 %zext_ln82_54

]]></Node>
<StgValue><ssdm name="buf_79_addr_5"/></StgValue>
</operation>

<operation id="2744" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3223" bw="3" op_0_bw="16">
<![CDATA[
if.then.i738.5:11 %trunc_ln82_54 = trunc i16 %val_size3_3_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln82_54"/></StgValue>
</operation>

<operation id="2745" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3224" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i738.5:12 %switch_ln82 = switch i3 %trunc_ln82_54, void %arrayidx.i737850.5.case.4, i3 3, void %arrayidx.i737850.5.case.0, i3 4, void %arrayidx.i737850.5.case.1, i3 5, void %arrayidx.i737850.5.case.2, i3 6, void %arrayidx.i737850.5.case.3, i3 2, void %arrayidx.i737850.5.case.7, i3 0, void %arrayidx.i737850.5.case.5, i3 1, void %arrayidx.i737850.5.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="2746" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_54" val="1"/>
<literal name="trunc_ln82_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3226" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i737850.5.case.6:0 %store_ln82 = store i8 0, i12 %buf_78_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2747" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_54" val="1"/>
<literal name="trunc_ln82_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3227" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.5.case.6:1 %br_ln82 = br void %arrayidx.i737850.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2748" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_54" val="1"/>
<literal name="trunc_ln82_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3229" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i737850.5.case.5:0 %store_ln82 = store i8 0, i12 %buf_77_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2749" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_54" val="1"/>
<literal name="trunc_ln82_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3230" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.5.case.5:1 %br_ln82 = br void %arrayidx.i737850.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2750" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_54" val="1"/>
<literal name="trunc_ln82_54" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3232" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i737850.5.case.7:0 %store_ln82 = store i8 0, i12 %buf_79_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2751" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_54" val="1"/>
<literal name="trunc_ln82_54" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3233" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.5.case.7:1 %br_ln82 = br void %arrayidx.i737850.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2752" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_54" val="1"/>
<literal name="trunc_ln82_54" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3235" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i737850.5.case.3:0 %store_ln82 = store i8 0, i12 %buf_75_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2753" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_54" val="1"/>
<literal name="trunc_ln82_54" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3236" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.5.case.3:1 %br_ln82 = br void %arrayidx.i737850.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2754" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_54" val="1"/>
<literal name="trunc_ln82_54" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3238" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i737850.5.case.2:0 %store_ln82 = store i8 0, i12 %buf_74_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2755" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_54" val="1"/>
<literal name="trunc_ln82_54" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3239" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.5.case.2:1 %br_ln82 = br void %arrayidx.i737850.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2756" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_54" val="1"/>
<literal name="trunc_ln82_54" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3241" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i737850.5.case.1:0 %store_ln82 = store i8 0, i12 %buf_73_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2757" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_54" val="1"/>
<literal name="trunc_ln82_54" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3242" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.5.case.1:1 %br_ln82 = br void %arrayidx.i737850.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2758" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_54" val="1"/>
<literal name="trunc_ln82_54" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3244" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i737850.5.case.0:0 %store_ln82 = store i8 0, i12 %buf_72_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2759" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_54" val="1"/>
<literal name="trunc_ln82_54" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3245" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.5.case.0:1 %br_ln82 = br void %arrayidx.i737850.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2760" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_54" val="1"/>
<literal name="trunc_ln82_54" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3247" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i737850.5.case.4:0 %store_ln82 = store i8 0, i12 %buf_76_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2761" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_54" val="1"/>
<literal name="trunc_ln82_54" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3248" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.5.case.4:1 %br_ln82 = br void %arrayidx.i737850.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2762" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3250" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.5.exit:0 %br_ln82 = br void %if.end.i739.5

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2763" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i739.5:0 %icmp_ln81_55 = icmp_sgt  i16 %padding_size_7, i16 6

]]></Node>
<StgValue><ssdm name="icmp_ln81_55"/></StgValue>
</operation>

<operation id="2764" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3253" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i739.5:1 %br_ln81 = br i1 %icmp_ln81_55, void %if.end.i739.6, void %if.then.i738.6

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="2765" st_id="106" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3255" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.then.i738.6:0 %add_ln82_47 = add i15 %trunc_ln171_2_loc_load, i15 6

]]></Node>
<StgValue><ssdm name="add_ln82_47"/></StgValue>
</operation>

<operation id="2766" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3256" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i738.6:1 %lshr_ln82_54 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_47, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln82_54"/></StgValue>
</operation>

<operation id="2767" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3257" bw="64" op_0_bw="12">
<![CDATA[
if.then.i738.6:2 %zext_ln82_55 = zext i12 %lshr_ln82_54

]]></Node>
<StgValue><ssdm name="zext_ln82_55"/></StgValue>
</operation>

<operation id="2768" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3258" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.6:3 %buf_72_addr_6 = getelementptr i8 %val_buf3, i64 0, i64 %zext_ln82_55

]]></Node>
<StgValue><ssdm name="buf_72_addr_6"/></StgValue>
</operation>

<operation id="2769" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3259" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.6:4 %buf_73_addr_6 = getelementptr i8 %val_buf3_8, i64 0, i64 %zext_ln82_55

]]></Node>
<StgValue><ssdm name="buf_73_addr_6"/></StgValue>
</operation>

<operation id="2770" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3260" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.6:5 %buf_74_addr_6 = getelementptr i8 %val_buf3_9, i64 0, i64 %zext_ln82_55

]]></Node>
<StgValue><ssdm name="buf_74_addr_6"/></StgValue>
</operation>

<operation id="2771" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3261" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.6:6 %buf_75_addr_6 = getelementptr i8 %val_buf3_10, i64 0, i64 %zext_ln82_55

]]></Node>
<StgValue><ssdm name="buf_75_addr_6"/></StgValue>
</operation>

<operation id="2772" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3262" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.6:7 %buf_76_addr_6 = getelementptr i8 %val_buf3_11, i64 0, i64 %zext_ln82_55

]]></Node>
<StgValue><ssdm name="buf_76_addr_6"/></StgValue>
</operation>

<operation id="2773" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3263" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.6:8 %buf_77_addr_6 = getelementptr i8 %val_buf3_12, i64 0, i64 %zext_ln82_55

]]></Node>
<StgValue><ssdm name="buf_77_addr_6"/></StgValue>
</operation>

<operation id="2774" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3264" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.6:9 %buf_78_addr_6 = getelementptr i8 %val_buf3_13, i64 0, i64 %zext_ln82_55

]]></Node>
<StgValue><ssdm name="buf_78_addr_6"/></StgValue>
</operation>

<operation id="2775" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3265" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i738.6:10 %buf_79_addr_6 = getelementptr i8 %val_buf3_14, i64 0, i64 %zext_ln82_55

]]></Node>
<StgValue><ssdm name="buf_79_addr_6"/></StgValue>
</operation>

<operation id="2776" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3266" bw="3" op_0_bw="16">
<![CDATA[
if.then.i738.6:11 %trunc_ln82_55 = trunc i16 %val_size3_3_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln82_55"/></StgValue>
</operation>

<operation id="2777" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3267" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i738.6:12 %switch_ln82 = switch i3 %trunc_ln82_55, void %arrayidx.i737850.6.case.5, i3 2, void %arrayidx.i737850.6.case.0, i3 3, void %arrayidx.i737850.6.case.1, i3 4, void %arrayidx.i737850.6.case.2, i3 5, void %arrayidx.i737850.6.case.3, i3 6, void %arrayidx.i737850.6.case.4, i3 1, void %arrayidx.i737850.6.case.7, i3 0, void %arrayidx.i737850.6.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="2778" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_55" val="1"/>
<literal name="trunc_ln82_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3269" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i737850.6.case.6:0 %store_ln82 = store i8 0, i12 %buf_78_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2779" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_55" val="1"/>
<literal name="trunc_ln82_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3270" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.6.case.6:1 %br_ln82 = br void %arrayidx.i737850.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2780" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_55" val="1"/>
<literal name="trunc_ln82_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3272" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i737850.6.case.7:0 %store_ln82 = store i8 0, i12 %buf_79_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2781" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_55" val="1"/>
<literal name="trunc_ln82_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3273" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.6.case.7:1 %br_ln82 = br void %arrayidx.i737850.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2782" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_55" val="1"/>
<literal name="trunc_ln82_55" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3275" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i737850.6.case.4:0 %store_ln82 = store i8 0, i12 %buf_76_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2783" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_55" val="1"/>
<literal name="trunc_ln82_55" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3276" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.6.case.4:1 %br_ln82 = br void %arrayidx.i737850.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2784" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_55" val="1"/>
<literal name="trunc_ln82_55" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3278" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i737850.6.case.3:0 %store_ln82 = store i8 0, i12 %buf_75_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2785" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_55" val="1"/>
<literal name="trunc_ln82_55" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3279" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.6.case.3:1 %br_ln82 = br void %arrayidx.i737850.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2786" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_55" val="1"/>
<literal name="trunc_ln82_55" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3281" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i737850.6.case.2:0 %store_ln82 = store i8 0, i12 %buf_74_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2787" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_55" val="1"/>
<literal name="trunc_ln82_55" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3282" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.6.case.2:1 %br_ln82 = br void %arrayidx.i737850.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2788" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_55" val="1"/>
<literal name="trunc_ln82_55" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3284" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i737850.6.case.1:0 %store_ln82 = store i8 0, i12 %buf_73_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2789" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_55" val="1"/>
<literal name="trunc_ln82_55" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3285" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.6.case.1:1 %br_ln82 = br void %arrayidx.i737850.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2790" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_55" val="1"/>
<literal name="trunc_ln82_55" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3287" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i737850.6.case.0:0 %store_ln82 = store i8 0, i12 %buf_72_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2791" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_55" val="1"/>
<literal name="trunc_ln82_55" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3288" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.6.case.0:1 %br_ln82 = br void %arrayidx.i737850.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2792" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_55" val="1"/>
<literal name="trunc_ln82_55" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3290" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i737850.6.case.5:0 %store_ln82 = store i8 0, i12 %buf_77_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2793" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_55" val="1"/>
<literal name="trunc_ln82_55" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3291" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.6.case.5:1 %br_ln82 = br void %arrayidx.i737850.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2794" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3293" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i737850.6.exit:0 %br_ln82 = br void %if.end.i739.6

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2795" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3295" bw="17" op_0_bw="16">
<![CDATA[
if.end.i739.6:0 %sext_ln75_8 = sext i16 %size4_9

]]></Node>
<StgValue><ssdm name="sext_ln75_8"/></StgValue>
</operation>

<operation id="2796" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3296" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.end.i739.6:1 %add_ln75_8 = add i17 %sext_ln75_8, i17 7

]]></Node>
<StgValue><ssdm name="add_ln75_8"/></StgValue>
</operation>

<operation id="2797" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3297" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i739.6:2 %add_ln75_20 = add i16 %size4_9, i16 7

]]></Node>
<StgValue><ssdm name="add_ln75_20"/></StgValue>
</operation>

<operation id="2798" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3298" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
if.end.i739.6:3 %tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln75_8, i32 16

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="2799" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3299" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i739.6:4 %sub_ln75_24 = sub i16 65529, i16 %size4_9

]]></Node>
<StgValue><ssdm name="sub_ln75_24"/></StgValue>
</operation>

<operation id="2800" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3300" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i739.6:5 %trunc_ln75_6 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln75_24, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln75_6"/></StgValue>
</operation>

<operation id="2801" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3301" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.end.i739.6:6 %sub_ln75_25 = sub i13 0, i13 %trunc_ln75_6

]]></Node>
<StgValue><ssdm name="sub_ln75_25"/></StgValue>
</operation>

<operation id="2802" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3302" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i739.6:7 %tmp_26 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %add_ln75_20, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="2803" st_id="107" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3303" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
if.end.i739.6:8 %select_ln75_8 = select i1 %tmp_46, i13 %sub_ln75_25, i13 %tmp_26

]]></Node>
<StgValue><ssdm name="select_ln75_8"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="2804" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3304" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
if.end.i739.6:9 %size4_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i13.i3, i13 %select_ln75_8, i3 0

]]></Node>
<StgValue><ssdm name="size4_8"/></StgValue>
</operation>

<operation id="2805" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3305" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i739.6:10 %padding_size_8 = sub i16 %size4_8, i16 %size4_9

]]></Node>
<StgValue><ssdm name="padding_size_8"/></StgValue>
</operation>

<operation id="2806" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i739.6:11 %icmp_ln81_56 = icmp_sgt  i16 %padding_size_8, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_56"/></StgValue>
</operation>

<operation id="2807" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3307" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i739.6:12 %br_ln81 = br i1 %icmp_ln81_56, void %if.end.i765, void %if.then.i764

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="2808" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3309" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i764:0 %lshr_ln82_55 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %size4_9, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln82_55"/></StgValue>
</operation>

<operation id="2809" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3310" bw="64" op_0_bw="10">
<![CDATA[
if.then.i764:1 %zext_ln82_56 = zext i10 %lshr_ln82_55

]]></Node>
<StgValue><ssdm name="zext_ln82_56"/></StgValue>
</operation>

<operation id="2810" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3311" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764:2 %buf_32_addr_4 = getelementptr i8 %dst_buf4, i64 0, i64 %zext_ln82_56

]]></Node>
<StgValue><ssdm name="buf_32_addr_4"/></StgValue>
</operation>

<operation id="2811" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3312" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764:3 %buf_33_addr_4 = getelementptr i8 %dst_buf4_8, i64 0, i64 %zext_ln82_56

]]></Node>
<StgValue><ssdm name="buf_33_addr_4"/></StgValue>
</operation>

<operation id="2812" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3313" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764:4 %buf_34_addr_4 = getelementptr i8 %dst_buf4_9, i64 0, i64 %zext_ln82_56

]]></Node>
<StgValue><ssdm name="buf_34_addr_4"/></StgValue>
</operation>

<operation id="2813" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3314" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764:5 %buf_35_addr_4 = getelementptr i8 %dst_buf4_10, i64 0, i64 %zext_ln82_56

]]></Node>
<StgValue><ssdm name="buf_35_addr_4"/></StgValue>
</operation>

<operation id="2814" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3315" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764:6 %buf_36_addr_4 = getelementptr i8 %dst_buf4_11, i64 0, i64 %zext_ln82_56

]]></Node>
<StgValue><ssdm name="buf_36_addr_4"/></StgValue>
</operation>

<operation id="2815" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3316" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764:7 %buf_37_addr_4 = getelementptr i8 %dst_buf4_12, i64 0, i64 %zext_ln82_56

]]></Node>
<StgValue><ssdm name="buf_37_addr_4"/></StgValue>
</operation>

<operation id="2816" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3317" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764:8 %buf_38_addr_4 = getelementptr i8 %dst_buf4_13, i64 0, i64 %zext_ln82_56

]]></Node>
<StgValue><ssdm name="buf_38_addr_4"/></StgValue>
</operation>

<operation id="2817" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3318" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764:9 %buf_39_addr_4 = getelementptr i8 %dst_buf4_14, i64 0, i64 %zext_ln82_56

]]></Node>
<StgValue><ssdm name="buf_39_addr_4"/></StgValue>
</operation>

<operation id="2818" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3319" bw="3" op_0_bw="16">
<![CDATA[
if.then.i764:10 %trunc_ln82_56 = trunc i16 %size4_9

]]></Node>
<StgValue><ssdm name="trunc_ln82_56"/></StgValue>
</operation>

<operation id="2819" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3320" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i764:11 %switch_ln82 = switch i3 %trunc_ln82_56, void %arrayidx.i763849.case.7, i3 0, void %arrayidx.i763849.case.0, i3 1, void %arrayidx.i763849.case.1, i3 2, void %arrayidx.i763849.case.2, i3 3, void %arrayidx.i763849.case.3, i3 4, void %arrayidx.i763849.case.4, i3 5, void %arrayidx.i763849.case.5, i3 6, void %arrayidx.i763849.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>

<operation id="2820" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_56" val="1"/>
<literal name="trunc_ln82_56" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3322" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i763849.case.6:0 %store_ln82 = store i8 0, i10 %buf_38_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2821" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_56" val="1"/>
<literal name="trunc_ln82_56" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3323" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.case.6:1 %br_ln82 = br void %arrayidx.i763849.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2822" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_56" val="1"/>
<literal name="trunc_ln82_56" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3325" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i763849.case.5:0 %store_ln82 = store i8 0, i10 %buf_37_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2823" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_56" val="1"/>
<literal name="trunc_ln82_56" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3326" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.case.5:1 %br_ln82 = br void %arrayidx.i763849.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2824" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_56" val="1"/>
<literal name="trunc_ln82_56" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3328" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i763849.case.4:0 %store_ln82 = store i8 0, i10 %buf_36_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2825" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_56" val="1"/>
<literal name="trunc_ln82_56" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3329" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.case.4:1 %br_ln82 = br void %arrayidx.i763849.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2826" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_56" val="1"/>
<literal name="trunc_ln82_56" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3331" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i763849.case.3:0 %store_ln82 = store i8 0, i10 %buf_35_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2827" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_56" val="1"/>
<literal name="trunc_ln82_56" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3332" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.case.3:1 %br_ln82 = br void %arrayidx.i763849.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2828" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_56" val="1"/>
<literal name="trunc_ln82_56" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3334" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i763849.case.2:0 %store_ln82 = store i8 0, i10 %buf_34_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2829" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_56" val="1"/>
<literal name="trunc_ln82_56" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3335" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.case.2:1 %br_ln82 = br void %arrayidx.i763849.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2830" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_56" val="1"/>
<literal name="trunc_ln82_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3337" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i763849.case.1:0 %store_ln82 = store i8 0, i10 %buf_33_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2831" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_56" val="1"/>
<literal name="trunc_ln82_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3338" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.case.1:1 %br_ln82 = br void %arrayidx.i763849.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2832" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_56" val="1"/>
<literal name="trunc_ln82_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3340" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i763849.case.0:0 %store_ln82 = store i8 0, i10 %buf_32_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2833" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_56" val="1"/>
<literal name="trunc_ln82_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3341" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.case.0:1 %br_ln82 = br void %arrayidx.i763849.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2834" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_56" val="1"/>
<literal name="trunc_ln82_56" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3343" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i763849.case.7:0 %store_ln82 = store i8 0, i10 %buf_39_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2835" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_56" val="1"/>
<literal name="trunc_ln82_56" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3344" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.case.7:1 %br_ln82 = br void %arrayidx.i763849.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2836" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3346" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.exit:0 %br_ln82 = br void %if.end.i765

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2837" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i765:0 %tmp_47 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %padding_size_8, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="2838" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3349" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.end.i765:1 %icmp_ln81_57 = icmp_sgt  i15 %tmp_47, i15 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_57"/></StgValue>
</operation>

<operation id="2839" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3350" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i765:2 %br_ln81 = br i1 %icmp_ln81_57, void %if.end.i765.1, void %if.then.i764.1

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="2840" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3352" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i764.1:0 %add_ln82_48 = add i13 %trunc_ln163_4, i13 1

]]></Node>
<StgValue><ssdm name="add_ln82_48"/></StgValue>
</operation>

<operation id="2841" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3353" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i764.1:1 %lshr_ln82_56 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_48, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln82_56"/></StgValue>
</operation>

<operation id="2842" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3354" bw="64" op_0_bw="10">
<![CDATA[
if.then.i764.1:2 %zext_ln82_57 = zext i10 %lshr_ln82_56

]]></Node>
<StgValue><ssdm name="zext_ln82_57"/></StgValue>
</operation>

<operation id="2843" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3355" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.1:3 %buf_32_addr_5 = getelementptr i8 %dst_buf4, i64 0, i64 %zext_ln82_57

]]></Node>
<StgValue><ssdm name="buf_32_addr_5"/></StgValue>
</operation>

<operation id="2844" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3356" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.1:4 %buf_33_addr_5 = getelementptr i8 %dst_buf4_8, i64 0, i64 %zext_ln82_57

]]></Node>
<StgValue><ssdm name="buf_33_addr_5"/></StgValue>
</operation>

<operation id="2845" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3357" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.1:5 %buf_34_addr_5 = getelementptr i8 %dst_buf4_9, i64 0, i64 %zext_ln82_57

]]></Node>
<StgValue><ssdm name="buf_34_addr_5"/></StgValue>
</operation>

<operation id="2846" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3358" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.1:6 %buf_35_addr_5 = getelementptr i8 %dst_buf4_10, i64 0, i64 %zext_ln82_57

]]></Node>
<StgValue><ssdm name="buf_35_addr_5"/></StgValue>
</operation>

<operation id="2847" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3359" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.1:7 %buf_36_addr_5 = getelementptr i8 %dst_buf4_11, i64 0, i64 %zext_ln82_57

]]></Node>
<StgValue><ssdm name="buf_36_addr_5"/></StgValue>
</operation>

<operation id="2848" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3360" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.1:8 %buf_37_addr_5 = getelementptr i8 %dst_buf4_12, i64 0, i64 %zext_ln82_57

]]></Node>
<StgValue><ssdm name="buf_37_addr_5"/></StgValue>
</operation>

<operation id="2849" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3361" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.1:9 %buf_38_addr_5 = getelementptr i8 %dst_buf4_13, i64 0, i64 %zext_ln82_57

]]></Node>
<StgValue><ssdm name="buf_38_addr_5"/></StgValue>
</operation>

<operation id="2850" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3362" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.1:10 %buf_39_addr_5 = getelementptr i8 %dst_buf4_14, i64 0, i64 %zext_ln82_57

]]></Node>
<StgValue><ssdm name="buf_39_addr_5"/></StgValue>
</operation>

<operation id="2851" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3363" bw="3" op_0_bw="16">
<![CDATA[
if.then.i764.1:11 %trunc_ln82_57 = trunc i16 %size4_9

]]></Node>
<StgValue><ssdm name="trunc_ln82_57"/></StgValue>
</operation>

<operation id="2852" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3364" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i764.1:12 %switch_ln82 = switch i3 %trunc_ln82_57, void %arrayidx.i763849.1.case.0, i3 6, void %arrayidx.i763849.1.case.7, i3 0, void %arrayidx.i763849.1.case.1, i3 1, void %arrayidx.i763849.1.case.2, i3 2, void %arrayidx.i763849.1.case.3, i3 3, void %arrayidx.i763849.1.case.4, i3 4, void %arrayidx.i763849.1.case.5, i3 5, void %arrayidx.i763849.1.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="2853" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_57" val="1"/>
<literal name="trunc_ln82_57" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3366" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i763849.1.case.6:0 %store_ln82 = store i8 0, i10 %buf_38_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2854" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_57" val="1"/>
<literal name="trunc_ln82_57" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3367" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.1.case.6:1 %br_ln82 = br void %arrayidx.i763849.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2855" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_57" val="1"/>
<literal name="trunc_ln82_57" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3369" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i763849.1.case.5:0 %store_ln82 = store i8 0, i10 %buf_37_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2856" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_57" val="1"/>
<literal name="trunc_ln82_57" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3370" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.1.case.5:1 %br_ln82 = br void %arrayidx.i763849.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2857" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_57" val="1"/>
<literal name="trunc_ln82_57" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3372" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i763849.1.case.4:0 %store_ln82 = store i8 0, i10 %buf_36_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2858" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_57" val="1"/>
<literal name="trunc_ln82_57" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3373" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.1.case.4:1 %br_ln82 = br void %arrayidx.i763849.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2859" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_57" val="1"/>
<literal name="trunc_ln82_57" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3375" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i763849.1.case.3:0 %store_ln82 = store i8 0, i10 %buf_35_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2860" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_57" val="1"/>
<literal name="trunc_ln82_57" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3376" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.1.case.3:1 %br_ln82 = br void %arrayidx.i763849.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2861" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_57" val="1"/>
<literal name="trunc_ln82_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3378" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i763849.1.case.2:0 %store_ln82 = store i8 0, i10 %buf_34_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2862" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_57" val="1"/>
<literal name="trunc_ln82_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3379" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.1.case.2:1 %br_ln82 = br void %arrayidx.i763849.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2863" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_57" val="1"/>
<literal name="trunc_ln82_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3381" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i763849.1.case.1:0 %store_ln82 = store i8 0, i10 %buf_33_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2864" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_57" val="1"/>
<literal name="trunc_ln82_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3382" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.1.case.1:1 %br_ln82 = br void %arrayidx.i763849.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2865" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_57" val="1"/>
<literal name="trunc_ln82_57" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3384" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i763849.1.case.7:0 %store_ln82 = store i8 0, i10 %buf_39_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2866" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_57" val="1"/>
<literal name="trunc_ln82_57" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3385" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.1.case.7:1 %br_ln82 = br void %arrayidx.i763849.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2867" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_57" val="1"/>
<literal name="trunc_ln82_57" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3387" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i763849.1.case.0:0 %store_ln82 = store i8 0, i10 %buf_32_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2868" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_57" val="1"/>
<literal name="trunc_ln82_57" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3388" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.1.case.0:1 %br_ln82 = br void %arrayidx.i763849.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2869" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3390" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.1.exit:0 %br_ln82 = br void %if.end.i765.1

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2870" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3392" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i765.1:0 %icmp_ln81_58 = icmp_sgt  i16 %padding_size_8, i16 2

]]></Node>
<StgValue><ssdm name="icmp_ln81_58"/></StgValue>
</operation>

<operation id="2871" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3393" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i765.1:1 %br_ln81 = br i1 %icmp_ln81_58, void %if.end.i765.2, void %if.then.i764.2

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="2872" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3395" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i764.2:0 %add_ln82_49 = add i13 %trunc_ln163_4, i13 2

]]></Node>
<StgValue><ssdm name="add_ln82_49"/></StgValue>
</operation>

<operation id="2873" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3396" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i764.2:1 %lshr_ln82_57 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_49, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln82_57"/></StgValue>
</operation>

<operation id="2874" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3397" bw="64" op_0_bw="10">
<![CDATA[
if.then.i764.2:2 %zext_ln82_58 = zext i10 %lshr_ln82_57

]]></Node>
<StgValue><ssdm name="zext_ln82_58"/></StgValue>
</operation>

<operation id="2875" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3398" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.2:3 %buf_32_addr_6 = getelementptr i8 %dst_buf4, i64 0, i64 %zext_ln82_58

]]></Node>
<StgValue><ssdm name="buf_32_addr_6"/></StgValue>
</operation>

<operation id="2876" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3399" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.2:4 %buf_33_addr_6 = getelementptr i8 %dst_buf4_8, i64 0, i64 %zext_ln82_58

]]></Node>
<StgValue><ssdm name="buf_33_addr_6"/></StgValue>
</operation>

<operation id="2877" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3400" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.2:5 %buf_34_addr_6 = getelementptr i8 %dst_buf4_9, i64 0, i64 %zext_ln82_58

]]></Node>
<StgValue><ssdm name="buf_34_addr_6"/></StgValue>
</operation>

<operation id="2878" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3401" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.2:6 %buf_35_addr_6 = getelementptr i8 %dst_buf4_10, i64 0, i64 %zext_ln82_58

]]></Node>
<StgValue><ssdm name="buf_35_addr_6"/></StgValue>
</operation>

<operation id="2879" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3402" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.2:7 %buf_36_addr_6 = getelementptr i8 %dst_buf4_11, i64 0, i64 %zext_ln82_58

]]></Node>
<StgValue><ssdm name="buf_36_addr_6"/></StgValue>
</operation>

<operation id="2880" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3403" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.2:8 %buf_37_addr_6 = getelementptr i8 %dst_buf4_12, i64 0, i64 %zext_ln82_58

]]></Node>
<StgValue><ssdm name="buf_37_addr_6"/></StgValue>
</operation>

<operation id="2881" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3404" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.2:9 %buf_38_addr_6 = getelementptr i8 %dst_buf4_13, i64 0, i64 %zext_ln82_58

]]></Node>
<StgValue><ssdm name="buf_38_addr_6"/></StgValue>
</operation>

<operation id="2882" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3405" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.2:10 %buf_39_addr_6 = getelementptr i8 %dst_buf4_14, i64 0, i64 %zext_ln82_58

]]></Node>
<StgValue><ssdm name="buf_39_addr_6"/></StgValue>
</operation>

<operation id="2883" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3406" bw="3" op_0_bw="16">
<![CDATA[
if.then.i764.2:11 %trunc_ln82_58 = trunc i16 %size4_9

]]></Node>
<StgValue><ssdm name="trunc_ln82_58"/></StgValue>
</operation>

<operation id="2884" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3407" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i764.2:12 %switch_ln82 = switch i3 %trunc_ln82_58, void %arrayidx.i763849.2.case.1, i3 6, void %arrayidx.i763849.2.case.0, i3 5, void %arrayidx.i763849.2.case.7, i3 0, void %arrayidx.i763849.2.case.2, i3 1, void %arrayidx.i763849.2.case.3, i3 2, void %arrayidx.i763849.2.case.4, i3 3, void %arrayidx.i763849.2.case.5, i3 4, void %arrayidx.i763849.2.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="2885" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_58" val="1"/>
<literal name="trunc_ln82_58" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3409" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i763849.2.case.6:0 %store_ln82 = store i8 0, i10 %buf_38_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2886" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_58" val="1"/>
<literal name="trunc_ln82_58" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3410" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.2.case.6:1 %br_ln82 = br void %arrayidx.i763849.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2887" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_58" val="1"/>
<literal name="trunc_ln82_58" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3412" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i763849.2.case.5:0 %store_ln82 = store i8 0, i10 %buf_37_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2888" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_58" val="1"/>
<literal name="trunc_ln82_58" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3413" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.2.case.5:1 %br_ln82 = br void %arrayidx.i763849.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2889" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_58" val="1"/>
<literal name="trunc_ln82_58" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3415" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i763849.2.case.4:0 %store_ln82 = store i8 0, i10 %buf_36_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2890" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_58" val="1"/>
<literal name="trunc_ln82_58" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3416" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.2.case.4:1 %br_ln82 = br void %arrayidx.i763849.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2891" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_58" val="1"/>
<literal name="trunc_ln82_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3418" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i763849.2.case.3:0 %store_ln82 = store i8 0, i10 %buf_35_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2892" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_58" val="1"/>
<literal name="trunc_ln82_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3419" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.2.case.3:1 %br_ln82 = br void %arrayidx.i763849.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2893" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_58" val="1"/>
<literal name="trunc_ln82_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3421" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i763849.2.case.2:0 %store_ln82 = store i8 0, i10 %buf_34_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2894" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_58" val="1"/>
<literal name="trunc_ln82_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3422" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.2.case.2:1 %br_ln82 = br void %arrayidx.i763849.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2895" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_58" val="1"/>
<literal name="trunc_ln82_58" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3424" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i763849.2.case.7:0 %store_ln82 = store i8 0, i10 %buf_39_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2896" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_58" val="1"/>
<literal name="trunc_ln82_58" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3425" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.2.case.7:1 %br_ln82 = br void %arrayidx.i763849.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2897" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_58" val="1"/>
<literal name="trunc_ln82_58" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3427" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i763849.2.case.0:0 %store_ln82 = store i8 0, i10 %buf_32_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2898" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_58" val="1"/>
<literal name="trunc_ln82_58" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3428" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.2.case.0:1 %br_ln82 = br void %arrayidx.i763849.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2899" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_58" val="1"/>
<literal name="trunc_ln82_58" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3430" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i763849.2.case.1:0 %store_ln82 = store i8 0, i10 %buf_33_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2900" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_58" val="1"/>
<literal name="trunc_ln82_58" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3431" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.2.case.1:1 %br_ln82 = br void %arrayidx.i763849.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2901" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3433" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.2.exit:0 %br_ln82 = br void %if.end.i765.2

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2902" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3435" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i765.2:0 %tmp_48 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %padding_size_8, i32 2, i32 15

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="2903" st_id="111" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3436" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
if.end.i765.2:1 %icmp_ln81_59 = icmp_sgt  i14 %tmp_48, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_59"/></StgValue>
</operation>

<operation id="2904" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3437" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i765.2:2 %br_ln81 = br i1 %icmp_ln81_59, void %if.end.i765.3, void %if.then.i764.3

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="2905" st_id="111" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3439" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i764.3:0 %add_ln82_50 = add i13 %trunc_ln163_4, i13 3

]]></Node>
<StgValue><ssdm name="add_ln82_50"/></StgValue>
</operation>

<operation id="2906" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3440" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i764.3:1 %lshr_ln82_58 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_50, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln82_58"/></StgValue>
</operation>

<operation id="2907" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3441" bw="64" op_0_bw="10">
<![CDATA[
if.then.i764.3:2 %zext_ln82_59 = zext i10 %lshr_ln82_58

]]></Node>
<StgValue><ssdm name="zext_ln82_59"/></StgValue>
</operation>

<operation id="2908" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3442" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.3:3 %buf_32_addr_7 = getelementptr i8 %dst_buf4, i64 0, i64 %zext_ln82_59

]]></Node>
<StgValue><ssdm name="buf_32_addr_7"/></StgValue>
</operation>

<operation id="2909" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3443" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.3:4 %buf_33_addr_7 = getelementptr i8 %dst_buf4_8, i64 0, i64 %zext_ln82_59

]]></Node>
<StgValue><ssdm name="buf_33_addr_7"/></StgValue>
</operation>

<operation id="2910" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3444" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.3:5 %buf_34_addr_7 = getelementptr i8 %dst_buf4_9, i64 0, i64 %zext_ln82_59

]]></Node>
<StgValue><ssdm name="buf_34_addr_7"/></StgValue>
</operation>

<operation id="2911" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3445" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.3:6 %buf_35_addr_7 = getelementptr i8 %dst_buf4_10, i64 0, i64 %zext_ln82_59

]]></Node>
<StgValue><ssdm name="buf_35_addr_7"/></StgValue>
</operation>

<operation id="2912" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3446" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.3:7 %buf_36_addr_7 = getelementptr i8 %dst_buf4_11, i64 0, i64 %zext_ln82_59

]]></Node>
<StgValue><ssdm name="buf_36_addr_7"/></StgValue>
</operation>

<operation id="2913" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3447" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.3:8 %buf_37_addr_7 = getelementptr i8 %dst_buf4_12, i64 0, i64 %zext_ln82_59

]]></Node>
<StgValue><ssdm name="buf_37_addr_7"/></StgValue>
</operation>

<operation id="2914" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3448" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.3:9 %buf_38_addr_7 = getelementptr i8 %dst_buf4_13, i64 0, i64 %zext_ln82_59

]]></Node>
<StgValue><ssdm name="buf_38_addr_7"/></StgValue>
</operation>

<operation id="2915" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3449" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.3:10 %buf_39_addr_7 = getelementptr i8 %dst_buf4_14, i64 0, i64 %zext_ln82_59

]]></Node>
<StgValue><ssdm name="buf_39_addr_7"/></StgValue>
</operation>

<operation id="2916" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3450" bw="3" op_0_bw="16">
<![CDATA[
if.then.i764.3:11 %trunc_ln82_59 = trunc i16 %size4_9

]]></Node>
<StgValue><ssdm name="trunc_ln82_59"/></StgValue>
</operation>

<operation id="2917" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3451" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i764.3:12 %switch_ln82 = switch i3 %trunc_ln82_59, void %arrayidx.i763849.3.case.2, i3 5, void %arrayidx.i763849.3.case.0, i3 6, void %arrayidx.i763849.3.case.1, i3 4, void %arrayidx.i763849.3.case.7, i3 0, void %arrayidx.i763849.3.case.3, i3 1, void %arrayidx.i763849.3.case.4, i3 2, void %arrayidx.i763849.3.case.5, i3 3, void %arrayidx.i763849.3.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="2918" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_59" val="1"/>
<literal name="trunc_ln82_59" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3453" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i763849.3.case.6:0 %store_ln82 = store i8 0, i10 %buf_38_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2919" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_59" val="1"/>
<literal name="trunc_ln82_59" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3454" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.3.case.6:1 %br_ln82 = br void %arrayidx.i763849.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2920" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_59" val="1"/>
<literal name="trunc_ln82_59" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3456" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i763849.3.case.5:0 %store_ln82 = store i8 0, i10 %buf_37_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2921" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_59" val="1"/>
<literal name="trunc_ln82_59" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3457" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.3.case.5:1 %br_ln82 = br void %arrayidx.i763849.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2922" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_59" val="1"/>
<literal name="trunc_ln82_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3459" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i763849.3.case.4:0 %store_ln82 = store i8 0, i10 %buf_36_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2923" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_59" val="1"/>
<literal name="trunc_ln82_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3460" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.3.case.4:1 %br_ln82 = br void %arrayidx.i763849.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2924" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_59" val="1"/>
<literal name="trunc_ln82_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3462" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i763849.3.case.3:0 %store_ln82 = store i8 0, i10 %buf_35_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2925" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_59" val="1"/>
<literal name="trunc_ln82_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3463" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.3.case.3:1 %br_ln82 = br void %arrayidx.i763849.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2926" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_59" val="1"/>
<literal name="trunc_ln82_59" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3465" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i763849.3.case.7:0 %store_ln82 = store i8 0, i10 %buf_39_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2927" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_59" val="1"/>
<literal name="trunc_ln82_59" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3466" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.3.case.7:1 %br_ln82 = br void %arrayidx.i763849.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2928" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_59" val="1"/>
<literal name="trunc_ln82_59" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3468" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i763849.3.case.1:0 %store_ln82 = store i8 0, i10 %buf_33_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2929" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_59" val="1"/>
<literal name="trunc_ln82_59" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3469" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.3.case.1:1 %br_ln82 = br void %arrayidx.i763849.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2930" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_59" val="1"/>
<literal name="trunc_ln82_59" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3471" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i763849.3.case.0:0 %store_ln82 = store i8 0, i10 %buf_32_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2931" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_59" val="1"/>
<literal name="trunc_ln82_59" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3472" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.3.case.0:1 %br_ln82 = br void %arrayidx.i763849.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2932" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_59" val="1"/>
<literal name="trunc_ln82_59" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3474" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i763849.3.case.2:0 %store_ln82 = store i8 0, i10 %buf_34_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2933" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_59" val="1"/>
<literal name="trunc_ln82_59" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3475" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.3.case.2:1 %br_ln82 = br void %arrayidx.i763849.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2934" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3477" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.3.exit:0 %br_ln82 = br void %if.end.i765.3

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2935" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3479" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i765.3:0 %icmp_ln81_60 = icmp_sgt  i16 %padding_size_8, i16 4

]]></Node>
<StgValue><ssdm name="icmp_ln81_60"/></StgValue>
</operation>

<operation id="2936" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3480" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i765.3:1 %br_ln81 = br i1 %icmp_ln81_60, void %if.end.i765.4, void %if.then.i764.4

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="2937" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3482" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i764.4:0 %add_ln82_51 = add i13 %trunc_ln163_4, i13 4

]]></Node>
<StgValue><ssdm name="add_ln82_51"/></StgValue>
</operation>

<operation id="2938" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3483" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i764.4:1 %lshr_ln82_59 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_51, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln82_59"/></StgValue>
</operation>

<operation id="2939" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3484" bw="64" op_0_bw="10">
<![CDATA[
if.then.i764.4:2 %zext_ln82_60 = zext i10 %lshr_ln82_59

]]></Node>
<StgValue><ssdm name="zext_ln82_60"/></StgValue>
</operation>

<operation id="2940" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3485" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.4:3 %buf_32_addr_8 = getelementptr i8 %dst_buf4, i64 0, i64 %zext_ln82_60

]]></Node>
<StgValue><ssdm name="buf_32_addr_8"/></StgValue>
</operation>

<operation id="2941" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3486" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.4:4 %buf_33_addr_8 = getelementptr i8 %dst_buf4_8, i64 0, i64 %zext_ln82_60

]]></Node>
<StgValue><ssdm name="buf_33_addr_8"/></StgValue>
</operation>

<operation id="2942" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3487" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.4:5 %buf_34_addr_8 = getelementptr i8 %dst_buf4_9, i64 0, i64 %zext_ln82_60

]]></Node>
<StgValue><ssdm name="buf_34_addr_8"/></StgValue>
</operation>

<operation id="2943" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3488" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.4:6 %buf_35_addr_8 = getelementptr i8 %dst_buf4_10, i64 0, i64 %zext_ln82_60

]]></Node>
<StgValue><ssdm name="buf_35_addr_8"/></StgValue>
</operation>

<operation id="2944" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3489" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.4:7 %buf_36_addr_8 = getelementptr i8 %dst_buf4_11, i64 0, i64 %zext_ln82_60

]]></Node>
<StgValue><ssdm name="buf_36_addr_8"/></StgValue>
</operation>

<operation id="2945" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3490" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.4:8 %buf_37_addr_8 = getelementptr i8 %dst_buf4_12, i64 0, i64 %zext_ln82_60

]]></Node>
<StgValue><ssdm name="buf_37_addr_8"/></StgValue>
</operation>

<operation id="2946" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3491" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.4:9 %buf_38_addr_8 = getelementptr i8 %dst_buf4_13, i64 0, i64 %zext_ln82_60

]]></Node>
<StgValue><ssdm name="buf_38_addr_8"/></StgValue>
</operation>

<operation id="2947" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3492" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.4:10 %buf_39_addr_8 = getelementptr i8 %dst_buf4_14, i64 0, i64 %zext_ln82_60

]]></Node>
<StgValue><ssdm name="buf_39_addr_8"/></StgValue>
</operation>

<operation id="2948" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3493" bw="3" op_0_bw="16">
<![CDATA[
if.then.i764.4:11 %trunc_ln82_60 = trunc i16 %size4_9

]]></Node>
<StgValue><ssdm name="trunc_ln82_60"/></StgValue>
</operation>

<operation id="2949" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3494" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i764.4:12 %switch_ln82 = switch i3 %trunc_ln82_60, void %arrayidx.i763849.4.case.3, i3 4, void %arrayidx.i763849.4.case.0, i3 5, void %arrayidx.i763849.4.case.1, i3 6, void %arrayidx.i763849.4.case.2, i3 3, void %arrayidx.i763849.4.case.7, i3 0, void %arrayidx.i763849.4.case.4, i3 1, void %arrayidx.i763849.4.case.5, i3 2, void %arrayidx.i763849.4.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="2950" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_60" val="1"/>
<literal name="trunc_ln82_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3496" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i763849.4.case.6:0 %store_ln82 = store i8 0, i10 %buf_38_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2951" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_60" val="1"/>
<literal name="trunc_ln82_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3497" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.4.case.6:1 %br_ln82 = br void %arrayidx.i763849.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2952" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_60" val="1"/>
<literal name="trunc_ln82_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3499" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i763849.4.case.5:0 %store_ln82 = store i8 0, i10 %buf_37_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2953" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_60" val="1"/>
<literal name="trunc_ln82_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3500" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.4.case.5:1 %br_ln82 = br void %arrayidx.i763849.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2954" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_60" val="1"/>
<literal name="trunc_ln82_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3502" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i763849.4.case.4:0 %store_ln82 = store i8 0, i10 %buf_36_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2955" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_60" val="1"/>
<literal name="trunc_ln82_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3503" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.4.case.4:1 %br_ln82 = br void %arrayidx.i763849.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2956" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_60" val="1"/>
<literal name="trunc_ln82_60" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3505" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i763849.4.case.7:0 %store_ln82 = store i8 0, i10 %buf_39_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2957" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_60" val="1"/>
<literal name="trunc_ln82_60" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3506" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.4.case.7:1 %br_ln82 = br void %arrayidx.i763849.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2958" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_60" val="1"/>
<literal name="trunc_ln82_60" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3508" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i763849.4.case.2:0 %store_ln82 = store i8 0, i10 %buf_34_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2959" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_60" val="1"/>
<literal name="trunc_ln82_60" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3509" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.4.case.2:1 %br_ln82 = br void %arrayidx.i763849.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2960" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_60" val="1"/>
<literal name="trunc_ln82_60" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3511" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i763849.4.case.1:0 %store_ln82 = store i8 0, i10 %buf_33_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2961" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_60" val="1"/>
<literal name="trunc_ln82_60" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3512" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.4.case.1:1 %br_ln82 = br void %arrayidx.i763849.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2962" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_60" val="1"/>
<literal name="trunc_ln82_60" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3514" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i763849.4.case.0:0 %store_ln82 = store i8 0, i10 %buf_32_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2963" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_60" val="1"/>
<literal name="trunc_ln82_60" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3515" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.4.case.0:1 %br_ln82 = br void %arrayidx.i763849.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2964" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_60" val="1"/>
<literal name="trunc_ln82_60" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3517" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i763849.4.case.3:0 %store_ln82 = store i8 0, i10 %buf_35_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2965" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_60" val="1"/>
<literal name="trunc_ln82_60" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3518" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.4.case.3:1 %br_ln82 = br void %arrayidx.i763849.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2966" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3520" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.4.exit:0 %br_ln82 = br void %if.end.i765.4

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2967" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3522" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i765.4:0 %icmp_ln81_61 = icmp_sgt  i16 %padding_size_8, i16 5

]]></Node>
<StgValue><ssdm name="icmp_ln81_61"/></StgValue>
</operation>

<operation id="2968" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3523" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i765.4:1 %br_ln81 = br i1 %icmp_ln81_61, void %if.end.i765.5, void %if.then.i764.5

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="2969" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3525" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i764.5:0 %add_ln82_52 = add i13 %trunc_ln163_4, i13 5

]]></Node>
<StgValue><ssdm name="add_ln82_52"/></StgValue>
</operation>

<operation id="2970" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3526" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i764.5:1 %lshr_ln82_60 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_52, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln82_60"/></StgValue>
</operation>

<operation id="2971" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3527" bw="64" op_0_bw="10">
<![CDATA[
if.then.i764.5:2 %zext_ln82_61 = zext i10 %lshr_ln82_60

]]></Node>
<StgValue><ssdm name="zext_ln82_61"/></StgValue>
</operation>

<operation id="2972" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3528" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.5:3 %buf_32_addr_9 = getelementptr i8 %dst_buf4, i64 0, i64 %zext_ln82_61

]]></Node>
<StgValue><ssdm name="buf_32_addr_9"/></StgValue>
</operation>

<operation id="2973" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3529" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.5:4 %buf_33_addr_9 = getelementptr i8 %dst_buf4_8, i64 0, i64 %zext_ln82_61

]]></Node>
<StgValue><ssdm name="buf_33_addr_9"/></StgValue>
</operation>

<operation id="2974" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3530" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.5:5 %buf_34_addr_9 = getelementptr i8 %dst_buf4_9, i64 0, i64 %zext_ln82_61

]]></Node>
<StgValue><ssdm name="buf_34_addr_9"/></StgValue>
</operation>

<operation id="2975" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3531" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.5:6 %buf_35_addr_9 = getelementptr i8 %dst_buf4_10, i64 0, i64 %zext_ln82_61

]]></Node>
<StgValue><ssdm name="buf_35_addr_9"/></StgValue>
</operation>

<operation id="2976" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3532" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.5:7 %buf_36_addr_9 = getelementptr i8 %dst_buf4_11, i64 0, i64 %zext_ln82_61

]]></Node>
<StgValue><ssdm name="buf_36_addr_9"/></StgValue>
</operation>

<operation id="2977" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3533" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.5:8 %buf_37_addr_9 = getelementptr i8 %dst_buf4_12, i64 0, i64 %zext_ln82_61

]]></Node>
<StgValue><ssdm name="buf_37_addr_9"/></StgValue>
</operation>

<operation id="2978" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3534" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.5:9 %buf_38_addr_9 = getelementptr i8 %dst_buf4_13, i64 0, i64 %zext_ln82_61

]]></Node>
<StgValue><ssdm name="buf_38_addr_9"/></StgValue>
</operation>

<operation id="2979" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3535" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.5:10 %buf_39_addr_9 = getelementptr i8 %dst_buf4_14, i64 0, i64 %zext_ln82_61

]]></Node>
<StgValue><ssdm name="buf_39_addr_9"/></StgValue>
</operation>

<operation id="2980" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3536" bw="3" op_0_bw="16">
<![CDATA[
if.then.i764.5:11 %trunc_ln82_61 = trunc i16 %size4_9

]]></Node>
<StgValue><ssdm name="trunc_ln82_61"/></StgValue>
</operation>

<operation id="2981" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3537" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i764.5:12 %switch_ln82 = switch i3 %trunc_ln82_61, void %arrayidx.i763849.5.case.4, i3 3, void %arrayidx.i763849.5.case.0, i3 4, void %arrayidx.i763849.5.case.1, i3 5, void %arrayidx.i763849.5.case.2, i3 6, void %arrayidx.i763849.5.case.3, i3 2, void %arrayidx.i763849.5.case.7, i3 0, void %arrayidx.i763849.5.case.5, i3 1, void %arrayidx.i763849.5.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="2982" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_61" val="1"/>
<literal name="trunc_ln82_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3539" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i763849.5.case.6:0 %store_ln82 = store i8 0, i10 %buf_38_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2983" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_61" val="1"/>
<literal name="trunc_ln82_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3540" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.5.case.6:1 %br_ln82 = br void %arrayidx.i763849.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2984" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_61" val="1"/>
<literal name="trunc_ln82_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3542" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i763849.5.case.5:0 %store_ln82 = store i8 0, i10 %buf_37_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2985" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_61" val="1"/>
<literal name="trunc_ln82_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3543" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.5.case.5:1 %br_ln82 = br void %arrayidx.i763849.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2986" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_61" val="1"/>
<literal name="trunc_ln82_61" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3545" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i763849.5.case.7:0 %store_ln82 = store i8 0, i10 %buf_39_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2987" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_61" val="1"/>
<literal name="trunc_ln82_61" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3546" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.5.case.7:1 %br_ln82 = br void %arrayidx.i763849.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2988" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_61" val="1"/>
<literal name="trunc_ln82_61" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3548" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i763849.5.case.3:0 %store_ln82 = store i8 0, i10 %buf_35_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2989" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_61" val="1"/>
<literal name="trunc_ln82_61" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3549" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.5.case.3:1 %br_ln82 = br void %arrayidx.i763849.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2990" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_61" val="1"/>
<literal name="trunc_ln82_61" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3551" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i763849.5.case.2:0 %store_ln82 = store i8 0, i10 %buf_34_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2991" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_61" val="1"/>
<literal name="trunc_ln82_61" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3552" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.5.case.2:1 %br_ln82 = br void %arrayidx.i763849.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2992" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_61" val="1"/>
<literal name="trunc_ln82_61" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3554" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i763849.5.case.1:0 %store_ln82 = store i8 0, i10 %buf_33_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2993" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_61" val="1"/>
<literal name="trunc_ln82_61" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3555" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.5.case.1:1 %br_ln82 = br void %arrayidx.i763849.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2994" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_61" val="1"/>
<literal name="trunc_ln82_61" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3557" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i763849.5.case.0:0 %store_ln82 = store i8 0, i10 %buf_32_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2995" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_61" val="1"/>
<literal name="trunc_ln82_61" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3558" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.5.case.0:1 %br_ln82 = br void %arrayidx.i763849.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2996" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_61" val="1"/>
<literal name="trunc_ln82_61" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3560" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i763849.5.case.4:0 %store_ln82 = store i8 0, i10 %buf_36_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="2997" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_61" val="1"/>
<literal name="trunc_ln82_61" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3561" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.5.case.4:1 %br_ln82 = br void %arrayidx.i763849.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2998" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3563" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.5.exit:0 %br_ln82 = br void %if.end.i765.5

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="2999" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3565" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i765.5:0 %icmp_ln81_62 = icmp_sgt  i16 %padding_size_8, i16 6

]]></Node>
<StgValue><ssdm name="icmp_ln81_62"/></StgValue>
</operation>

<operation id="3000" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3566" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i765.5:1 %br_ln81 = br i1 %icmp_ln81_62, void %if.end.i765.6, void %if.then.i764.6

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="3001" st_id="114" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3568" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i764.6:0 %add_ln82_53 = add i13 %trunc_ln163_4, i13 6

]]></Node>
<StgValue><ssdm name="add_ln82_53"/></StgValue>
</operation>

<operation id="3002" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3569" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i764.6:1 %lshr_ln82_61 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_53, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln82_61"/></StgValue>
</operation>

<operation id="3003" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3570" bw="64" op_0_bw="10">
<![CDATA[
if.then.i764.6:2 %zext_ln82_62 = zext i10 %lshr_ln82_61

]]></Node>
<StgValue><ssdm name="zext_ln82_62"/></StgValue>
</operation>

<operation id="3004" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3571" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.6:3 %buf_32_addr_10 = getelementptr i8 %dst_buf4, i64 0, i64 %zext_ln82_62

]]></Node>
<StgValue><ssdm name="buf_32_addr_10"/></StgValue>
</operation>

<operation id="3005" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3572" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.6:4 %buf_33_addr_10 = getelementptr i8 %dst_buf4_8, i64 0, i64 %zext_ln82_62

]]></Node>
<StgValue><ssdm name="buf_33_addr_10"/></StgValue>
</operation>

<operation id="3006" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3573" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.6:5 %buf_34_addr_10 = getelementptr i8 %dst_buf4_9, i64 0, i64 %zext_ln82_62

]]></Node>
<StgValue><ssdm name="buf_34_addr_10"/></StgValue>
</operation>

<operation id="3007" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3574" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.6:6 %buf_35_addr_10 = getelementptr i8 %dst_buf4_10, i64 0, i64 %zext_ln82_62

]]></Node>
<StgValue><ssdm name="buf_35_addr_10"/></StgValue>
</operation>

<operation id="3008" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3575" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.6:7 %buf_36_addr_10 = getelementptr i8 %dst_buf4_11, i64 0, i64 %zext_ln82_62

]]></Node>
<StgValue><ssdm name="buf_36_addr_10"/></StgValue>
</operation>

<operation id="3009" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3576" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.6:8 %buf_37_addr_10 = getelementptr i8 %dst_buf4_12, i64 0, i64 %zext_ln82_62

]]></Node>
<StgValue><ssdm name="buf_37_addr_10"/></StgValue>
</operation>

<operation id="3010" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3577" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.6:9 %buf_38_addr_10 = getelementptr i8 %dst_buf4_13, i64 0, i64 %zext_ln82_62

]]></Node>
<StgValue><ssdm name="buf_38_addr_10"/></StgValue>
</operation>

<operation id="3011" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3578" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i764.6:10 %buf_39_addr_10 = getelementptr i8 %dst_buf4_14, i64 0, i64 %zext_ln82_62

]]></Node>
<StgValue><ssdm name="buf_39_addr_10"/></StgValue>
</operation>

<operation id="3012" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3579" bw="3" op_0_bw="16">
<![CDATA[
if.then.i764.6:11 %trunc_ln82_62 = trunc i16 %size4_9

]]></Node>
<StgValue><ssdm name="trunc_ln82_62"/></StgValue>
</operation>

<operation id="3013" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3580" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i764.6:12 %switch_ln82 = switch i3 %trunc_ln82_62, void %arrayidx.i763849.6.case.5, i3 2, void %arrayidx.i763849.6.case.0, i3 3, void %arrayidx.i763849.6.case.1, i3 4, void %arrayidx.i763849.6.case.2, i3 5, void %arrayidx.i763849.6.case.3, i3 6, void %arrayidx.i763849.6.case.4, i3 1, void %arrayidx.i763849.6.case.7, i3 0, void %arrayidx.i763849.6.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="3014" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_62" val="1"/>
<literal name="trunc_ln82_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3582" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i763849.6.case.6:0 %store_ln82 = store i8 0, i10 %buf_38_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3015" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_62" val="1"/>
<literal name="trunc_ln82_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3583" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.6.case.6:1 %br_ln82 = br void %arrayidx.i763849.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3016" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_62" val="1"/>
<literal name="trunc_ln82_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3585" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i763849.6.case.7:0 %store_ln82 = store i8 0, i10 %buf_39_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3017" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_62" val="1"/>
<literal name="trunc_ln82_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3586" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.6.case.7:1 %br_ln82 = br void %arrayidx.i763849.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3018" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_62" val="1"/>
<literal name="trunc_ln82_62" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3588" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i763849.6.case.4:0 %store_ln82 = store i8 0, i10 %buf_36_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3019" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_62" val="1"/>
<literal name="trunc_ln82_62" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3589" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.6.case.4:1 %br_ln82 = br void %arrayidx.i763849.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3020" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_62" val="1"/>
<literal name="trunc_ln82_62" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3591" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i763849.6.case.3:0 %store_ln82 = store i8 0, i10 %buf_35_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3021" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_62" val="1"/>
<literal name="trunc_ln82_62" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3592" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.6.case.3:1 %br_ln82 = br void %arrayidx.i763849.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3022" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_62" val="1"/>
<literal name="trunc_ln82_62" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3594" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i763849.6.case.2:0 %store_ln82 = store i8 0, i10 %buf_34_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3023" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_62" val="1"/>
<literal name="trunc_ln82_62" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3595" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.6.case.2:1 %br_ln82 = br void %arrayidx.i763849.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3024" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_62" val="1"/>
<literal name="trunc_ln82_62" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3597" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i763849.6.case.1:0 %store_ln82 = store i8 0, i10 %buf_33_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3025" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_62" val="1"/>
<literal name="trunc_ln82_62" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3598" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.6.case.1:1 %br_ln82 = br void %arrayidx.i763849.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3026" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_62" val="1"/>
<literal name="trunc_ln82_62" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3600" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i763849.6.case.0:0 %store_ln82 = store i8 0, i10 %buf_32_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3027" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_62" val="1"/>
<literal name="trunc_ln82_62" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3601" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.6.case.0:1 %br_ln82 = br void %arrayidx.i763849.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3028" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_62" val="1"/>
<literal name="trunc_ln82_62" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3603" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i763849.6.case.5:0 %store_ln82 = store i8 0, i10 %buf_37_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3029" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_62" val="1"/>
<literal name="trunc_ln82_62" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3604" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.6.case.5:1 %br_ln82 = br void %arrayidx.i763849.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3030" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3606" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i763849.6.exit:0 %br_ln82 = br void %if.end.i765.6

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3031" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3608" bw="17" op_0_bw="16">
<![CDATA[
if.end.i765.6:0 %sext_ln75_9 = sext i16 %val_size4_3_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln75_9"/></StgValue>
</operation>

<operation id="3032" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3609" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.end.i765.6:1 %add_ln75_9 = add i17 %sext_ln75_9, i17 7

]]></Node>
<StgValue><ssdm name="add_ln75_9"/></StgValue>
</operation>

<operation id="3033" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3610" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i765.6:2 %add_ln75_21 = add i16 %val_size4_3_loc_load, i16 7

]]></Node>
<StgValue><ssdm name="add_ln75_21"/></StgValue>
</operation>

<operation id="3034" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3611" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
if.end.i765.6:3 %tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln75_9, i32 16

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="3035" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3612" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i765.6:4 %sub_ln75_27 = sub i16 65529, i16 %val_size4_3_loc_load

]]></Node>
<StgValue><ssdm name="sub_ln75_27"/></StgValue>
</operation>

<operation id="3036" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3613" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i765.6:5 %trunc_ln75_8 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln75_27, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln75_8"/></StgValue>
</operation>

<operation id="3037" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3614" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.end.i765.6:6 %sub_ln75_28 = sub i13 0, i13 %trunc_ln75_8

]]></Node>
<StgValue><ssdm name="sub_ln75_28"/></StgValue>
</operation>

<operation id="3038" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3615" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i765.6:7 %tmp_27 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %add_ln75_21, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="3039" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3616" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
if.end.i765.6:8 %select_ln75_9 = select i1 %tmp_49, i13 %sub_ln75_28, i13 %tmp_27

]]></Node>
<StgValue><ssdm name="select_ln75_9"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="3040" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3617" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
if.end.i765.6:9 %val_size4_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i13.i3, i13 %select_ln75_9, i3 0

]]></Node>
<StgValue><ssdm name="val_size4_1"/></StgValue>
</operation>

<operation id="3041" st_id="116" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3618" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i765.6:10 %padding_size_9 = sub i16 %val_size4_1, i16 %val_size4_3_loc_load

]]></Node>
<StgValue><ssdm name="padding_size_9"/></StgValue>
</operation>

<operation id="3042" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3619" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i765.6:11 %icmp_ln81_63 = icmp_sgt  i16 %padding_size_9, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_63"/></StgValue>
</operation>

<operation id="3043" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3620" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i765.6:12 %br_ln81 = br i1 %icmp_ln81_63, void %if.end.i791, void %if.then.i790

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="3044" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3622" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i790:0 %lshr_ln82_62 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %val_size4_3_loc_load, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln82_62"/></StgValue>
</operation>

<operation id="3045" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3623" bw="64" op_0_bw="12">
<![CDATA[
if.then.i790:1 %zext_ln82_63 = zext i12 %lshr_ln82_62

]]></Node>
<StgValue><ssdm name="zext_ln82_63"/></StgValue>
</operation>

<operation id="3046" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3624" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790:2 %buf_80_addr = getelementptr i8 %val_buf4, i64 0, i64 %zext_ln82_63

]]></Node>
<StgValue><ssdm name="buf_80_addr"/></StgValue>
</operation>

<operation id="3047" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3625" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790:3 %buf_81_addr = getelementptr i8 %val_buf4_8, i64 0, i64 %zext_ln82_63

]]></Node>
<StgValue><ssdm name="buf_81_addr"/></StgValue>
</operation>

<operation id="3048" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3626" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790:4 %buf_82_addr = getelementptr i8 %val_buf4_9, i64 0, i64 %zext_ln82_63

]]></Node>
<StgValue><ssdm name="buf_82_addr"/></StgValue>
</operation>

<operation id="3049" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3627" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790:5 %buf_83_addr = getelementptr i8 %val_buf4_10, i64 0, i64 %zext_ln82_63

]]></Node>
<StgValue><ssdm name="buf_83_addr"/></StgValue>
</operation>

<operation id="3050" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3628" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790:6 %buf_84_addr = getelementptr i8 %val_buf4_11, i64 0, i64 %zext_ln82_63

]]></Node>
<StgValue><ssdm name="buf_84_addr"/></StgValue>
</operation>

<operation id="3051" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3629" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790:7 %buf_85_addr = getelementptr i8 %val_buf4_12, i64 0, i64 %zext_ln82_63

]]></Node>
<StgValue><ssdm name="buf_85_addr"/></StgValue>
</operation>

<operation id="3052" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3630" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790:8 %buf_86_addr = getelementptr i8 %val_buf4_13, i64 0, i64 %zext_ln82_63

]]></Node>
<StgValue><ssdm name="buf_86_addr"/></StgValue>
</operation>

<operation id="3053" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3631" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790:9 %buf_87_addr = getelementptr i8 %val_buf4_14, i64 0, i64 %zext_ln82_63

]]></Node>
<StgValue><ssdm name="buf_87_addr"/></StgValue>
</operation>

<operation id="3054" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3632" bw="3" op_0_bw="16">
<![CDATA[
if.then.i790:10 %trunc_ln82_63 = trunc i16 %val_size4_3_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln82_63"/></StgValue>
</operation>

<operation id="3055" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3633" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i790:11 %switch_ln82 = switch i3 %trunc_ln82_63, void %arrayidx.i789848.case.7, i3 0, void %arrayidx.i789848.case.0, i3 1, void %arrayidx.i789848.case.1, i3 2, void %arrayidx.i789848.case.2, i3 3, void %arrayidx.i789848.case.3, i3 4, void %arrayidx.i789848.case.4, i3 5, void %arrayidx.i789848.case.5, i3 6, void %arrayidx.i789848.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>

<operation id="3056" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_63" val="1"/>
<literal name="trunc_ln82_63" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3635" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i789848.case.6:0 %store_ln82 = store i8 0, i12 %buf_86_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3057" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_63" val="1"/>
<literal name="trunc_ln82_63" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3636" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.case.6:1 %br_ln82 = br void %arrayidx.i789848.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3058" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_63" val="1"/>
<literal name="trunc_ln82_63" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3638" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i789848.case.5:0 %store_ln82 = store i8 0, i12 %buf_85_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3059" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_63" val="1"/>
<literal name="trunc_ln82_63" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3639" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.case.5:1 %br_ln82 = br void %arrayidx.i789848.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3060" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_63" val="1"/>
<literal name="trunc_ln82_63" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3641" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i789848.case.4:0 %store_ln82 = store i8 0, i12 %buf_84_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3061" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_63" val="1"/>
<literal name="trunc_ln82_63" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3642" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.case.4:1 %br_ln82 = br void %arrayidx.i789848.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3062" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_63" val="1"/>
<literal name="trunc_ln82_63" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3644" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i789848.case.3:0 %store_ln82 = store i8 0, i12 %buf_83_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3063" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_63" val="1"/>
<literal name="trunc_ln82_63" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3645" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.case.3:1 %br_ln82 = br void %arrayidx.i789848.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3064" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_63" val="1"/>
<literal name="trunc_ln82_63" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3647" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i789848.case.2:0 %store_ln82 = store i8 0, i12 %buf_82_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3065" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_63" val="1"/>
<literal name="trunc_ln82_63" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3648" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.case.2:1 %br_ln82 = br void %arrayidx.i789848.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3066" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_63" val="1"/>
<literal name="trunc_ln82_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3650" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i789848.case.1:0 %store_ln82 = store i8 0, i12 %buf_81_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3067" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_63" val="1"/>
<literal name="trunc_ln82_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3651" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.case.1:1 %br_ln82 = br void %arrayidx.i789848.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3068" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_63" val="1"/>
<literal name="trunc_ln82_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3653" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i789848.case.0:0 %store_ln82 = store i8 0, i12 %buf_80_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3069" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_63" val="1"/>
<literal name="trunc_ln82_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3654" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.case.0:1 %br_ln82 = br void %arrayidx.i789848.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3070" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_63" val="1"/>
<literal name="trunc_ln82_63" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3656" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i789848.case.7:0 %store_ln82 = store i8 0, i12 %buf_87_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3071" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_63" val="1"/>
<literal name="trunc_ln82_63" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3657" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.case.7:1 %br_ln82 = br void %arrayidx.i789848.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3072" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3659" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.exit:0 %br_ln82 = br void %if.end.i791

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3073" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3661" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i791:0 %tmp_50 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %padding_size_9, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="3074" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3662" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.end.i791:1 %icmp_ln81_64 = icmp_sgt  i15 %tmp_50, i15 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_64"/></StgValue>
</operation>

<operation id="3075" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3663" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i791:2 %br_ln81 = br i1 %icmp_ln81_64, void %if.end.i791.1, void %if.then.i790.1

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="3076" st_id="117" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3665" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.then.i790.1:0 %add_ln82_54 = add i15 %trunc_ln171_1_loc_load, i15 1

]]></Node>
<StgValue><ssdm name="add_ln82_54"/></StgValue>
</operation>

<operation id="3077" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3666" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i790.1:1 %lshr_ln82_63 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_54, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln82_63"/></StgValue>
</operation>

<operation id="3078" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3667" bw="64" op_0_bw="12">
<![CDATA[
if.then.i790.1:2 %zext_ln82_64 = zext i12 %lshr_ln82_63

]]></Node>
<StgValue><ssdm name="zext_ln82_64"/></StgValue>
</operation>

<operation id="3079" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3668" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.1:3 %buf_80_addr_1 = getelementptr i8 %val_buf4, i64 0, i64 %zext_ln82_64

]]></Node>
<StgValue><ssdm name="buf_80_addr_1"/></StgValue>
</operation>

<operation id="3080" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3669" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.1:4 %buf_81_addr_1 = getelementptr i8 %val_buf4_8, i64 0, i64 %zext_ln82_64

]]></Node>
<StgValue><ssdm name="buf_81_addr_1"/></StgValue>
</operation>

<operation id="3081" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3670" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.1:5 %buf_82_addr_1 = getelementptr i8 %val_buf4_9, i64 0, i64 %zext_ln82_64

]]></Node>
<StgValue><ssdm name="buf_82_addr_1"/></StgValue>
</operation>

<operation id="3082" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3671" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.1:6 %buf_83_addr_1 = getelementptr i8 %val_buf4_10, i64 0, i64 %zext_ln82_64

]]></Node>
<StgValue><ssdm name="buf_83_addr_1"/></StgValue>
</operation>

<operation id="3083" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3672" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.1:7 %buf_84_addr_1 = getelementptr i8 %val_buf4_11, i64 0, i64 %zext_ln82_64

]]></Node>
<StgValue><ssdm name="buf_84_addr_1"/></StgValue>
</operation>

<operation id="3084" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3673" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.1:8 %buf_85_addr_1 = getelementptr i8 %val_buf4_12, i64 0, i64 %zext_ln82_64

]]></Node>
<StgValue><ssdm name="buf_85_addr_1"/></StgValue>
</operation>

<operation id="3085" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3674" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.1:9 %buf_86_addr_1 = getelementptr i8 %val_buf4_13, i64 0, i64 %zext_ln82_64

]]></Node>
<StgValue><ssdm name="buf_86_addr_1"/></StgValue>
</operation>

<operation id="3086" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3675" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.1:10 %buf_87_addr_1 = getelementptr i8 %val_buf4_14, i64 0, i64 %zext_ln82_64

]]></Node>
<StgValue><ssdm name="buf_87_addr_1"/></StgValue>
</operation>

<operation id="3087" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3676" bw="3" op_0_bw="16">
<![CDATA[
if.then.i790.1:11 %trunc_ln82_64 = trunc i16 %val_size4_3_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln82_64"/></StgValue>
</operation>

<operation id="3088" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3677" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i790.1:12 %switch_ln82 = switch i3 %trunc_ln82_64, void %arrayidx.i789848.1.case.0, i3 6, void %arrayidx.i789848.1.case.7, i3 0, void %arrayidx.i789848.1.case.1, i3 1, void %arrayidx.i789848.1.case.2, i3 2, void %arrayidx.i789848.1.case.3, i3 3, void %arrayidx.i789848.1.case.4, i3 4, void %arrayidx.i789848.1.case.5, i3 5, void %arrayidx.i789848.1.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="3089" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_64" val="1"/>
<literal name="trunc_ln82_64" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3679" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i789848.1.case.6:0 %store_ln82 = store i8 0, i12 %buf_86_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3090" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_64" val="1"/>
<literal name="trunc_ln82_64" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3680" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.1.case.6:1 %br_ln82 = br void %arrayidx.i789848.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3091" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_64" val="1"/>
<literal name="trunc_ln82_64" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3682" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i789848.1.case.5:0 %store_ln82 = store i8 0, i12 %buf_85_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3092" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_64" val="1"/>
<literal name="trunc_ln82_64" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3683" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.1.case.5:1 %br_ln82 = br void %arrayidx.i789848.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3093" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_64" val="1"/>
<literal name="trunc_ln82_64" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3685" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i789848.1.case.4:0 %store_ln82 = store i8 0, i12 %buf_84_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3094" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_64" val="1"/>
<literal name="trunc_ln82_64" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3686" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.1.case.4:1 %br_ln82 = br void %arrayidx.i789848.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3095" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_64" val="1"/>
<literal name="trunc_ln82_64" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3688" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i789848.1.case.3:0 %store_ln82 = store i8 0, i12 %buf_83_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3096" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_64" val="1"/>
<literal name="trunc_ln82_64" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3689" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.1.case.3:1 %br_ln82 = br void %arrayidx.i789848.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3097" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_64" val="1"/>
<literal name="trunc_ln82_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3691" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i789848.1.case.2:0 %store_ln82 = store i8 0, i12 %buf_82_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3098" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_64" val="1"/>
<literal name="trunc_ln82_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3692" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.1.case.2:1 %br_ln82 = br void %arrayidx.i789848.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3099" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_64" val="1"/>
<literal name="trunc_ln82_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3694" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i789848.1.case.1:0 %store_ln82 = store i8 0, i12 %buf_81_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3100" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_64" val="1"/>
<literal name="trunc_ln82_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3695" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.1.case.1:1 %br_ln82 = br void %arrayidx.i789848.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3101" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_64" val="1"/>
<literal name="trunc_ln82_64" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3697" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i789848.1.case.7:0 %store_ln82 = store i8 0, i12 %buf_87_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3102" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_64" val="1"/>
<literal name="trunc_ln82_64" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3698" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.1.case.7:1 %br_ln82 = br void %arrayidx.i789848.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3103" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_64" val="1"/>
<literal name="trunc_ln82_64" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3700" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i789848.1.case.0:0 %store_ln82 = store i8 0, i12 %buf_80_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3104" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_64" val="1"/>
<literal name="trunc_ln82_64" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3701" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.1.case.0:1 %br_ln82 = br void %arrayidx.i789848.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3105" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3703" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.1.exit:0 %br_ln82 = br void %if.end.i791.1

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3106" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3705" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i791.1:0 %icmp_ln81_65 = icmp_sgt  i16 %padding_size_9, i16 2

]]></Node>
<StgValue><ssdm name="icmp_ln81_65"/></StgValue>
</operation>

<operation id="3107" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3706" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i791.1:1 %br_ln81 = br i1 %icmp_ln81_65, void %if.end.i791.2, void %if.then.i790.2

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="3108" st_id="118" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3708" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.then.i790.2:0 %add_ln82_55 = add i15 %trunc_ln171_1_loc_load, i15 2

]]></Node>
<StgValue><ssdm name="add_ln82_55"/></StgValue>
</operation>

<operation id="3109" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3709" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i790.2:1 %lshr_ln82_64 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_55, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln82_64"/></StgValue>
</operation>

<operation id="3110" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3710" bw="64" op_0_bw="12">
<![CDATA[
if.then.i790.2:2 %zext_ln82_65 = zext i12 %lshr_ln82_64

]]></Node>
<StgValue><ssdm name="zext_ln82_65"/></StgValue>
</operation>

<operation id="3111" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3711" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.2:3 %buf_80_addr_2 = getelementptr i8 %val_buf4, i64 0, i64 %zext_ln82_65

]]></Node>
<StgValue><ssdm name="buf_80_addr_2"/></StgValue>
</operation>

<operation id="3112" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3712" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.2:4 %buf_81_addr_2 = getelementptr i8 %val_buf4_8, i64 0, i64 %zext_ln82_65

]]></Node>
<StgValue><ssdm name="buf_81_addr_2"/></StgValue>
</operation>

<operation id="3113" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3713" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.2:5 %buf_82_addr_2 = getelementptr i8 %val_buf4_9, i64 0, i64 %zext_ln82_65

]]></Node>
<StgValue><ssdm name="buf_82_addr_2"/></StgValue>
</operation>

<operation id="3114" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3714" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.2:6 %buf_83_addr_2 = getelementptr i8 %val_buf4_10, i64 0, i64 %zext_ln82_65

]]></Node>
<StgValue><ssdm name="buf_83_addr_2"/></StgValue>
</operation>

<operation id="3115" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3715" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.2:7 %buf_84_addr_2 = getelementptr i8 %val_buf4_11, i64 0, i64 %zext_ln82_65

]]></Node>
<StgValue><ssdm name="buf_84_addr_2"/></StgValue>
</operation>

<operation id="3116" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3716" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.2:8 %buf_85_addr_2 = getelementptr i8 %val_buf4_12, i64 0, i64 %zext_ln82_65

]]></Node>
<StgValue><ssdm name="buf_85_addr_2"/></StgValue>
</operation>

<operation id="3117" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3717" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.2:9 %buf_86_addr_2 = getelementptr i8 %val_buf4_13, i64 0, i64 %zext_ln82_65

]]></Node>
<StgValue><ssdm name="buf_86_addr_2"/></StgValue>
</operation>

<operation id="3118" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3718" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.2:10 %buf_87_addr_2 = getelementptr i8 %val_buf4_14, i64 0, i64 %zext_ln82_65

]]></Node>
<StgValue><ssdm name="buf_87_addr_2"/></StgValue>
</operation>

<operation id="3119" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3719" bw="3" op_0_bw="16">
<![CDATA[
if.then.i790.2:11 %trunc_ln82_65 = trunc i16 %val_size4_3_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln82_65"/></StgValue>
</operation>

<operation id="3120" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3720" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i790.2:12 %switch_ln82 = switch i3 %trunc_ln82_65, void %arrayidx.i789848.2.case.1, i3 6, void %arrayidx.i789848.2.case.0, i3 5, void %arrayidx.i789848.2.case.7, i3 0, void %arrayidx.i789848.2.case.2, i3 1, void %arrayidx.i789848.2.case.3, i3 2, void %arrayidx.i789848.2.case.4, i3 3, void %arrayidx.i789848.2.case.5, i3 4, void %arrayidx.i789848.2.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="3121" st_id="119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_65" val="1"/>
<literal name="trunc_ln82_65" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3722" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i789848.2.case.6:0 %store_ln82 = store i8 0, i12 %buf_86_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3122" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_65" val="1"/>
<literal name="trunc_ln82_65" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3723" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.2.case.6:1 %br_ln82 = br void %arrayidx.i789848.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3123" st_id="119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_65" val="1"/>
<literal name="trunc_ln82_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3725" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i789848.2.case.5:0 %store_ln82 = store i8 0, i12 %buf_85_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3124" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_65" val="1"/>
<literal name="trunc_ln82_65" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3726" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.2.case.5:1 %br_ln82 = br void %arrayidx.i789848.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3125" st_id="119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_65" val="1"/>
<literal name="trunc_ln82_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3728" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i789848.2.case.4:0 %store_ln82 = store i8 0, i12 %buf_84_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3126" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_65" val="1"/>
<literal name="trunc_ln82_65" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3729" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.2.case.4:1 %br_ln82 = br void %arrayidx.i789848.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3127" st_id="119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_65" val="1"/>
<literal name="trunc_ln82_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3731" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i789848.2.case.3:0 %store_ln82 = store i8 0, i12 %buf_83_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3128" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_65" val="1"/>
<literal name="trunc_ln82_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3732" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.2.case.3:1 %br_ln82 = br void %arrayidx.i789848.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3129" st_id="119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_65" val="1"/>
<literal name="trunc_ln82_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3734" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i789848.2.case.2:0 %store_ln82 = store i8 0, i12 %buf_82_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3130" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_65" val="1"/>
<literal name="trunc_ln82_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3735" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.2.case.2:1 %br_ln82 = br void %arrayidx.i789848.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3131" st_id="119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_65" val="1"/>
<literal name="trunc_ln82_65" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3737" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i789848.2.case.7:0 %store_ln82 = store i8 0, i12 %buf_87_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3132" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_65" val="1"/>
<literal name="trunc_ln82_65" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3738" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.2.case.7:1 %br_ln82 = br void %arrayidx.i789848.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3133" st_id="119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_65" val="1"/>
<literal name="trunc_ln82_65" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3740" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i789848.2.case.0:0 %store_ln82 = store i8 0, i12 %buf_80_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3134" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_65" val="1"/>
<literal name="trunc_ln82_65" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3741" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.2.case.0:1 %br_ln82 = br void %arrayidx.i789848.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3135" st_id="119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_65" val="1"/>
<literal name="trunc_ln82_65" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3743" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i789848.2.case.1:0 %store_ln82 = store i8 0, i12 %buf_81_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3136" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_65" val="1"/>
<literal name="trunc_ln82_65" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3744" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.2.case.1:1 %br_ln82 = br void %arrayidx.i789848.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3137" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3746" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.2.exit:0 %br_ln82 = br void %if.end.i791.2

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3138" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3748" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i791.2:0 %tmp_51 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %padding_size_9, i32 2, i32 15

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="3139" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3749" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
if.end.i791.2:1 %icmp_ln81_66 = icmp_sgt  i14 %tmp_51, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_66"/></StgValue>
</operation>

<operation id="3140" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3750" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i791.2:2 %br_ln81 = br i1 %icmp_ln81_66, void %if.end.i791.3, void %if.then.i790.3

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="3141" st_id="119" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3752" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.then.i790.3:0 %add_ln82_56 = add i15 %trunc_ln171_1_loc_load, i15 3

]]></Node>
<StgValue><ssdm name="add_ln82_56"/></StgValue>
</operation>

<operation id="3142" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3753" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i790.3:1 %lshr_ln82_65 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_56, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln82_65"/></StgValue>
</operation>

<operation id="3143" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3754" bw="64" op_0_bw="12">
<![CDATA[
if.then.i790.3:2 %zext_ln82_66 = zext i12 %lshr_ln82_65

]]></Node>
<StgValue><ssdm name="zext_ln82_66"/></StgValue>
</operation>

<operation id="3144" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3755" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.3:3 %buf_80_addr_3 = getelementptr i8 %val_buf4, i64 0, i64 %zext_ln82_66

]]></Node>
<StgValue><ssdm name="buf_80_addr_3"/></StgValue>
</operation>

<operation id="3145" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3756" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.3:4 %buf_81_addr_3 = getelementptr i8 %val_buf4_8, i64 0, i64 %zext_ln82_66

]]></Node>
<StgValue><ssdm name="buf_81_addr_3"/></StgValue>
</operation>

<operation id="3146" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3757" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.3:5 %buf_82_addr_3 = getelementptr i8 %val_buf4_9, i64 0, i64 %zext_ln82_66

]]></Node>
<StgValue><ssdm name="buf_82_addr_3"/></StgValue>
</operation>

<operation id="3147" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3758" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.3:6 %buf_83_addr_3 = getelementptr i8 %val_buf4_10, i64 0, i64 %zext_ln82_66

]]></Node>
<StgValue><ssdm name="buf_83_addr_3"/></StgValue>
</operation>

<operation id="3148" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3759" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.3:7 %buf_84_addr_3 = getelementptr i8 %val_buf4_11, i64 0, i64 %zext_ln82_66

]]></Node>
<StgValue><ssdm name="buf_84_addr_3"/></StgValue>
</operation>

<operation id="3149" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3760" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.3:8 %buf_85_addr_3 = getelementptr i8 %val_buf4_12, i64 0, i64 %zext_ln82_66

]]></Node>
<StgValue><ssdm name="buf_85_addr_3"/></StgValue>
</operation>

<operation id="3150" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3761" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.3:9 %buf_86_addr_3 = getelementptr i8 %val_buf4_13, i64 0, i64 %zext_ln82_66

]]></Node>
<StgValue><ssdm name="buf_86_addr_3"/></StgValue>
</operation>

<operation id="3151" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3762" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.3:10 %buf_87_addr_3 = getelementptr i8 %val_buf4_14, i64 0, i64 %zext_ln82_66

]]></Node>
<StgValue><ssdm name="buf_87_addr_3"/></StgValue>
</operation>

<operation id="3152" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3763" bw="3" op_0_bw="16">
<![CDATA[
if.then.i790.3:11 %trunc_ln82_66 = trunc i16 %val_size4_3_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln82_66"/></StgValue>
</operation>

<operation id="3153" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3764" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i790.3:12 %switch_ln82 = switch i3 %trunc_ln82_66, void %arrayidx.i789848.3.case.2, i3 5, void %arrayidx.i789848.3.case.0, i3 6, void %arrayidx.i789848.3.case.1, i3 4, void %arrayidx.i789848.3.case.7, i3 0, void %arrayidx.i789848.3.case.3, i3 1, void %arrayidx.i789848.3.case.4, i3 2, void %arrayidx.i789848.3.case.5, i3 3, void %arrayidx.i789848.3.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="3154" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_66" val="1"/>
<literal name="trunc_ln82_66" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3766" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i789848.3.case.6:0 %store_ln82 = store i8 0, i12 %buf_86_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3155" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_66" val="1"/>
<literal name="trunc_ln82_66" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3767" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.3.case.6:1 %br_ln82 = br void %arrayidx.i789848.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3156" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_66" val="1"/>
<literal name="trunc_ln82_66" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3769" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i789848.3.case.5:0 %store_ln82 = store i8 0, i12 %buf_85_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3157" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_66" val="1"/>
<literal name="trunc_ln82_66" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3770" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.3.case.5:1 %br_ln82 = br void %arrayidx.i789848.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3158" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_66" val="1"/>
<literal name="trunc_ln82_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3772" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i789848.3.case.4:0 %store_ln82 = store i8 0, i12 %buf_84_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3159" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_66" val="1"/>
<literal name="trunc_ln82_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3773" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.3.case.4:1 %br_ln82 = br void %arrayidx.i789848.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3160" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_66" val="1"/>
<literal name="trunc_ln82_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3775" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i789848.3.case.3:0 %store_ln82 = store i8 0, i12 %buf_83_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3161" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_66" val="1"/>
<literal name="trunc_ln82_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3776" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.3.case.3:1 %br_ln82 = br void %arrayidx.i789848.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3162" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_66" val="1"/>
<literal name="trunc_ln82_66" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3778" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i789848.3.case.7:0 %store_ln82 = store i8 0, i12 %buf_87_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3163" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_66" val="1"/>
<literal name="trunc_ln82_66" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3779" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.3.case.7:1 %br_ln82 = br void %arrayidx.i789848.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3164" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_66" val="1"/>
<literal name="trunc_ln82_66" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3781" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i789848.3.case.1:0 %store_ln82 = store i8 0, i12 %buf_81_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3165" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_66" val="1"/>
<literal name="trunc_ln82_66" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3782" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.3.case.1:1 %br_ln82 = br void %arrayidx.i789848.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3166" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_66" val="1"/>
<literal name="trunc_ln82_66" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3784" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i789848.3.case.0:0 %store_ln82 = store i8 0, i12 %buf_80_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3167" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_66" val="1"/>
<literal name="trunc_ln82_66" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3785" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.3.case.0:1 %br_ln82 = br void %arrayidx.i789848.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3168" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_66" val="1"/>
<literal name="trunc_ln82_66" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3787" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i789848.3.case.2:0 %store_ln82 = store i8 0, i12 %buf_82_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3169" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_66" val="1"/>
<literal name="trunc_ln82_66" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3788" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.3.case.2:1 %br_ln82 = br void %arrayidx.i789848.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3170" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3790" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.3.exit:0 %br_ln82 = br void %if.end.i791.3

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3171" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3792" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i791.3:0 %icmp_ln81_67 = icmp_sgt  i16 %padding_size_9, i16 4

]]></Node>
<StgValue><ssdm name="icmp_ln81_67"/></StgValue>
</operation>

<operation id="3172" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3793" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i791.3:1 %br_ln81 = br i1 %icmp_ln81_67, void %if.end.i791.4, void %if.then.i790.4

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="3173" st_id="120" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3795" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.then.i790.4:0 %add_ln82_57 = add i15 %trunc_ln171_1_loc_load, i15 4

]]></Node>
<StgValue><ssdm name="add_ln82_57"/></StgValue>
</operation>

<operation id="3174" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3796" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i790.4:1 %lshr_ln82_66 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_57, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln82_66"/></StgValue>
</operation>

<operation id="3175" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3797" bw="64" op_0_bw="12">
<![CDATA[
if.then.i790.4:2 %zext_ln82_67 = zext i12 %lshr_ln82_66

]]></Node>
<StgValue><ssdm name="zext_ln82_67"/></StgValue>
</operation>

<operation id="3176" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3798" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.4:3 %buf_80_addr_4 = getelementptr i8 %val_buf4, i64 0, i64 %zext_ln82_67

]]></Node>
<StgValue><ssdm name="buf_80_addr_4"/></StgValue>
</operation>

<operation id="3177" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3799" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.4:4 %buf_81_addr_4 = getelementptr i8 %val_buf4_8, i64 0, i64 %zext_ln82_67

]]></Node>
<StgValue><ssdm name="buf_81_addr_4"/></StgValue>
</operation>

<operation id="3178" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3800" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.4:5 %buf_82_addr_4 = getelementptr i8 %val_buf4_9, i64 0, i64 %zext_ln82_67

]]></Node>
<StgValue><ssdm name="buf_82_addr_4"/></StgValue>
</operation>

<operation id="3179" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3801" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.4:6 %buf_83_addr_4 = getelementptr i8 %val_buf4_10, i64 0, i64 %zext_ln82_67

]]></Node>
<StgValue><ssdm name="buf_83_addr_4"/></StgValue>
</operation>

<operation id="3180" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3802" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.4:7 %buf_84_addr_4 = getelementptr i8 %val_buf4_11, i64 0, i64 %zext_ln82_67

]]></Node>
<StgValue><ssdm name="buf_84_addr_4"/></StgValue>
</operation>

<operation id="3181" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3803" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.4:8 %buf_85_addr_4 = getelementptr i8 %val_buf4_12, i64 0, i64 %zext_ln82_67

]]></Node>
<StgValue><ssdm name="buf_85_addr_4"/></StgValue>
</operation>

<operation id="3182" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3804" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.4:9 %buf_86_addr_4 = getelementptr i8 %val_buf4_13, i64 0, i64 %zext_ln82_67

]]></Node>
<StgValue><ssdm name="buf_86_addr_4"/></StgValue>
</operation>

<operation id="3183" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3805" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.4:10 %buf_87_addr_4 = getelementptr i8 %val_buf4_14, i64 0, i64 %zext_ln82_67

]]></Node>
<StgValue><ssdm name="buf_87_addr_4"/></StgValue>
</operation>

<operation id="3184" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3806" bw="3" op_0_bw="16">
<![CDATA[
if.then.i790.4:11 %trunc_ln82_67 = trunc i16 %val_size4_3_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln82_67"/></StgValue>
</operation>

<operation id="3185" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3807" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i790.4:12 %switch_ln82 = switch i3 %trunc_ln82_67, void %arrayidx.i789848.4.case.3, i3 4, void %arrayidx.i789848.4.case.0, i3 5, void %arrayidx.i789848.4.case.1, i3 6, void %arrayidx.i789848.4.case.2, i3 3, void %arrayidx.i789848.4.case.7, i3 0, void %arrayidx.i789848.4.case.4, i3 1, void %arrayidx.i789848.4.case.5, i3 2, void %arrayidx.i789848.4.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="3186" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_67" val="1"/>
<literal name="trunc_ln82_67" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i789848.4.case.6:0 %store_ln82 = store i8 0, i12 %buf_86_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3187" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_67" val="1"/>
<literal name="trunc_ln82_67" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3810" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.4.case.6:1 %br_ln82 = br void %arrayidx.i789848.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3188" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_67" val="1"/>
<literal name="trunc_ln82_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3812" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i789848.4.case.5:0 %store_ln82 = store i8 0, i12 %buf_85_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3189" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_67" val="1"/>
<literal name="trunc_ln82_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3813" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.4.case.5:1 %br_ln82 = br void %arrayidx.i789848.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3190" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_67" val="1"/>
<literal name="trunc_ln82_67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3815" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i789848.4.case.4:0 %store_ln82 = store i8 0, i12 %buf_84_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3191" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_67" val="1"/>
<literal name="trunc_ln82_67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3816" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.4.case.4:1 %br_ln82 = br void %arrayidx.i789848.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3192" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_67" val="1"/>
<literal name="trunc_ln82_67" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3818" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i789848.4.case.7:0 %store_ln82 = store i8 0, i12 %buf_87_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3193" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_67" val="1"/>
<literal name="trunc_ln82_67" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3819" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.4.case.7:1 %br_ln82 = br void %arrayidx.i789848.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3194" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_67" val="1"/>
<literal name="trunc_ln82_67" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3821" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i789848.4.case.2:0 %store_ln82 = store i8 0, i12 %buf_82_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3195" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_67" val="1"/>
<literal name="trunc_ln82_67" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3822" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.4.case.2:1 %br_ln82 = br void %arrayidx.i789848.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3196" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_67" val="1"/>
<literal name="trunc_ln82_67" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3824" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i789848.4.case.1:0 %store_ln82 = store i8 0, i12 %buf_81_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3197" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_67" val="1"/>
<literal name="trunc_ln82_67" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3825" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.4.case.1:1 %br_ln82 = br void %arrayidx.i789848.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3198" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_67" val="1"/>
<literal name="trunc_ln82_67" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3827" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i789848.4.case.0:0 %store_ln82 = store i8 0, i12 %buf_80_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3199" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_67" val="1"/>
<literal name="trunc_ln82_67" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3828" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.4.case.0:1 %br_ln82 = br void %arrayidx.i789848.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3200" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_67" val="1"/>
<literal name="trunc_ln82_67" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3830" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i789848.4.case.3:0 %store_ln82 = store i8 0, i12 %buf_83_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3201" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_67" val="1"/>
<literal name="trunc_ln82_67" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3831" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.4.case.3:1 %br_ln82 = br void %arrayidx.i789848.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3202" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3833" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.4.exit:0 %br_ln82 = br void %if.end.i791.4

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3203" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3835" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i791.4:0 %icmp_ln81_68 = icmp_sgt  i16 %padding_size_9, i16 5

]]></Node>
<StgValue><ssdm name="icmp_ln81_68"/></StgValue>
</operation>

<operation id="3204" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3836" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i791.4:1 %br_ln81 = br i1 %icmp_ln81_68, void %if.end.i791.5, void %if.then.i790.5

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="3205" st_id="121" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3838" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.then.i790.5:0 %add_ln82_58 = add i15 %trunc_ln171_1_loc_load, i15 5

]]></Node>
<StgValue><ssdm name="add_ln82_58"/></StgValue>
</operation>

<operation id="3206" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3839" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i790.5:1 %lshr_ln82_67 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_58, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln82_67"/></StgValue>
</operation>

<operation id="3207" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3840" bw="64" op_0_bw="12">
<![CDATA[
if.then.i790.5:2 %zext_ln82_68 = zext i12 %lshr_ln82_67

]]></Node>
<StgValue><ssdm name="zext_ln82_68"/></StgValue>
</operation>

<operation id="3208" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3841" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.5:3 %buf_80_addr_5 = getelementptr i8 %val_buf4, i64 0, i64 %zext_ln82_68

]]></Node>
<StgValue><ssdm name="buf_80_addr_5"/></StgValue>
</operation>

<operation id="3209" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3842" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.5:4 %buf_81_addr_5 = getelementptr i8 %val_buf4_8, i64 0, i64 %zext_ln82_68

]]></Node>
<StgValue><ssdm name="buf_81_addr_5"/></StgValue>
</operation>

<operation id="3210" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3843" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.5:5 %buf_82_addr_5 = getelementptr i8 %val_buf4_9, i64 0, i64 %zext_ln82_68

]]></Node>
<StgValue><ssdm name="buf_82_addr_5"/></StgValue>
</operation>

<operation id="3211" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3844" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.5:6 %buf_83_addr_5 = getelementptr i8 %val_buf4_10, i64 0, i64 %zext_ln82_68

]]></Node>
<StgValue><ssdm name="buf_83_addr_5"/></StgValue>
</operation>

<operation id="3212" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3845" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.5:7 %buf_84_addr_5 = getelementptr i8 %val_buf4_11, i64 0, i64 %zext_ln82_68

]]></Node>
<StgValue><ssdm name="buf_84_addr_5"/></StgValue>
</operation>

<operation id="3213" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3846" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.5:8 %buf_85_addr_5 = getelementptr i8 %val_buf4_12, i64 0, i64 %zext_ln82_68

]]></Node>
<StgValue><ssdm name="buf_85_addr_5"/></StgValue>
</operation>

<operation id="3214" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3847" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.5:9 %buf_86_addr_5 = getelementptr i8 %val_buf4_13, i64 0, i64 %zext_ln82_68

]]></Node>
<StgValue><ssdm name="buf_86_addr_5"/></StgValue>
</operation>

<operation id="3215" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3848" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.5:10 %buf_87_addr_5 = getelementptr i8 %val_buf4_14, i64 0, i64 %zext_ln82_68

]]></Node>
<StgValue><ssdm name="buf_87_addr_5"/></StgValue>
</operation>

<operation id="3216" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3849" bw="3" op_0_bw="16">
<![CDATA[
if.then.i790.5:11 %trunc_ln82_68 = trunc i16 %val_size4_3_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln82_68"/></StgValue>
</operation>

<operation id="3217" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3850" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i790.5:12 %switch_ln82 = switch i3 %trunc_ln82_68, void %arrayidx.i789848.5.case.4, i3 3, void %arrayidx.i789848.5.case.0, i3 4, void %arrayidx.i789848.5.case.1, i3 5, void %arrayidx.i789848.5.case.2, i3 6, void %arrayidx.i789848.5.case.3, i3 2, void %arrayidx.i789848.5.case.7, i3 0, void %arrayidx.i789848.5.case.5, i3 1, void %arrayidx.i789848.5.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="3218" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_68" val="1"/>
<literal name="trunc_ln82_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3852" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i789848.5.case.6:0 %store_ln82 = store i8 0, i12 %buf_86_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3219" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_68" val="1"/>
<literal name="trunc_ln82_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3853" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.5.case.6:1 %br_ln82 = br void %arrayidx.i789848.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3220" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_68" val="1"/>
<literal name="trunc_ln82_68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3855" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i789848.5.case.5:0 %store_ln82 = store i8 0, i12 %buf_85_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3221" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_68" val="1"/>
<literal name="trunc_ln82_68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3856" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.5.case.5:1 %br_ln82 = br void %arrayidx.i789848.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3222" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_68" val="1"/>
<literal name="trunc_ln82_68" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3858" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i789848.5.case.7:0 %store_ln82 = store i8 0, i12 %buf_87_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3223" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_68" val="1"/>
<literal name="trunc_ln82_68" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3859" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.5.case.7:1 %br_ln82 = br void %arrayidx.i789848.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3224" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_68" val="1"/>
<literal name="trunc_ln82_68" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3861" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i789848.5.case.3:0 %store_ln82 = store i8 0, i12 %buf_83_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3225" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_68" val="1"/>
<literal name="trunc_ln82_68" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3862" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.5.case.3:1 %br_ln82 = br void %arrayidx.i789848.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3226" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_68" val="1"/>
<literal name="trunc_ln82_68" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3864" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i789848.5.case.2:0 %store_ln82 = store i8 0, i12 %buf_82_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3227" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_68" val="1"/>
<literal name="trunc_ln82_68" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3865" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.5.case.2:1 %br_ln82 = br void %arrayidx.i789848.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3228" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_68" val="1"/>
<literal name="trunc_ln82_68" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3867" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i789848.5.case.1:0 %store_ln82 = store i8 0, i12 %buf_81_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3229" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_68" val="1"/>
<literal name="trunc_ln82_68" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3868" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.5.case.1:1 %br_ln82 = br void %arrayidx.i789848.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3230" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_68" val="1"/>
<literal name="trunc_ln82_68" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3870" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i789848.5.case.0:0 %store_ln82 = store i8 0, i12 %buf_80_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3231" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_68" val="1"/>
<literal name="trunc_ln82_68" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3871" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.5.case.0:1 %br_ln82 = br void %arrayidx.i789848.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3232" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_68" val="1"/>
<literal name="trunc_ln82_68" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3873" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i789848.5.case.4:0 %store_ln82 = store i8 0, i12 %buf_84_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3233" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_68" val="1"/>
<literal name="trunc_ln82_68" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3874" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.5.case.4:1 %br_ln82 = br void %arrayidx.i789848.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3234" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3876" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.5.exit:0 %br_ln82 = br void %if.end.i791.5

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3235" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3878" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i791.5:0 %icmp_ln81_69 = icmp_sgt  i16 %padding_size_9, i16 6

]]></Node>
<StgValue><ssdm name="icmp_ln81_69"/></StgValue>
</operation>

<operation id="3236" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3879" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i791.5:1 %br_ln81 = br i1 %icmp_ln81_69, void %if.end.i791.6, void %if.then.i790.6

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="3237" st_id="122" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3881" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.then.i790.6:0 %add_ln82_59 = add i15 %trunc_ln171_1_loc_load, i15 6

]]></Node>
<StgValue><ssdm name="add_ln82_59"/></StgValue>
</operation>

<operation id="3238" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3882" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i790.6:1 %lshr_ln82_68 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_59, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln82_68"/></StgValue>
</operation>

<operation id="3239" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3883" bw="64" op_0_bw="12">
<![CDATA[
if.then.i790.6:2 %zext_ln82_69 = zext i12 %lshr_ln82_68

]]></Node>
<StgValue><ssdm name="zext_ln82_69"/></StgValue>
</operation>

<operation id="3240" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3884" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.6:3 %buf_80_addr_6 = getelementptr i8 %val_buf4, i64 0, i64 %zext_ln82_69

]]></Node>
<StgValue><ssdm name="buf_80_addr_6"/></StgValue>
</operation>

<operation id="3241" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3885" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.6:4 %buf_81_addr_6 = getelementptr i8 %val_buf4_8, i64 0, i64 %zext_ln82_69

]]></Node>
<StgValue><ssdm name="buf_81_addr_6"/></StgValue>
</operation>

<operation id="3242" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3886" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.6:5 %buf_82_addr_6 = getelementptr i8 %val_buf4_9, i64 0, i64 %zext_ln82_69

]]></Node>
<StgValue><ssdm name="buf_82_addr_6"/></StgValue>
</operation>

<operation id="3243" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3887" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.6:6 %buf_83_addr_6 = getelementptr i8 %val_buf4_10, i64 0, i64 %zext_ln82_69

]]></Node>
<StgValue><ssdm name="buf_83_addr_6"/></StgValue>
</operation>

<operation id="3244" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3888" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.6:7 %buf_84_addr_6 = getelementptr i8 %val_buf4_11, i64 0, i64 %zext_ln82_69

]]></Node>
<StgValue><ssdm name="buf_84_addr_6"/></StgValue>
</operation>

<operation id="3245" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3889" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.6:8 %buf_85_addr_6 = getelementptr i8 %val_buf4_12, i64 0, i64 %zext_ln82_69

]]></Node>
<StgValue><ssdm name="buf_85_addr_6"/></StgValue>
</operation>

<operation id="3246" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3890" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.6:9 %buf_86_addr_6 = getelementptr i8 %val_buf4_13, i64 0, i64 %zext_ln82_69

]]></Node>
<StgValue><ssdm name="buf_86_addr_6"/></StgValue>
</operation>

<operation id="3247" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3891" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i790.6:10 %buf_87_addr_6 = getelementptr i8 %val_buf4_14, i64 0, i64 %zext_ln82_69

]]></Node>
<StgValue><ssdm name="buf_87_addr_6"/></StgValue>
</operation>

<operation id="3248" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3892" bw="3" op_0_bw="16">
<![CDATA[
if.then.i790.6:11 %trunc_ln82_69 = trunc i16 %val_size4_3_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln82_69"/></StgValue>
</operation>

<operation id="3249" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3893" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i790.6:12 %switch_ln82 = switch i3 %trunc_ln82_69, void %arrayidx.i789848.6.case.5, i3 2, void %arrayidx.i789848.6.case.0, i3 3, void %arrayidx.i789848.6.case.1, i3 4, void %arrayidx.i789848.6.case.2, i3 5, void %arrayidx.i789848.6.case.3, i3 6, void %arrayidx.i789848.6.case.4, i3 1, void %arrayidx.i789848.6.case.7, i3 0, void %arrayidx.i789848.6.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="3250" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_69" val="1"/>
<literal name="trunc_ln82_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3895" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i789848.6.case.6:0 %store_ln82 = store i8 0, i12 %buf_86_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3251" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_69" val="1"/>
<literal name="trunc_ln82_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3896" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.6.case.6:1 %br_ln82 = br void %arrayidx.i789848.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3252" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_69" val="1"/>
<literal name="trunc_ln82_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3898" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i789848.6.case.7:0 %store_ln82 = store i8 0, i12 %buf_87_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3253" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_69" val="1"/>
<literal name="trunc_ln82_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3899" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.6.case.7:1 %br_ln82 = br void %arrayidx.i789848.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3254" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_69" val="1"/>
<literal name="trunc_ln82_69" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3901" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i789848.6.case.4:0 %store_ln82 = store i8 0, i12 %buf_84_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3255" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_69" val="1"/>
<literal name="trunc_ln82_69" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3902" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.6.case.4:1 %br_ln82 = br void %arrayidx.i789848.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3256" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_69" val="1"/>
<literal name="trunc_ln82_69" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3904" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i789848.6.case.3:0 %store_ln82 = store i8 0, i12 %buf_83_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3257" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_69" val="1"/>
<literal name="trunc_ln82_69" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3905" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.6.case.3:1 %br_ln82 = br void %arrayidx.i789848.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3258" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_69" val="1"/>
<literal name="trunc_ln82_69" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3907" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i789848.6.case.2:0 %store_ln82 = store i8 0, i12 %buf_82_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3259" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_69" val="1"/>
<literal name="trunc_ln82_69" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3908" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.6.case.2:1 %br_ln82 = br void %arrayidx.i789848.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3260" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_69" val="1"/>
<literal name="trunc_ln82_69" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3910" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i789848.6.case.1:0 %store_ln82 = store i8 0, i12 %buf_81_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3261" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_69" val="1"/>
<literal name="trunc_ln82_69" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3911" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.6.case.1:1 %br_ln82 = br void %arrayidx.i789848.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3262" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_69" val="1"/>
<literal name="trunc_ln82_69" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3913" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i789848.6.case.0:0 %store_ln82 = store i8 0, i12 %buf_80_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3263" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_69" val="1"/>
<literal name="trunc_ln82_69" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3914" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.6.case.0:1 %br_ln82 = br void %arrayidx.i789848.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3264" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_69" val="1"/>
<literal name="trunc_ln82_69" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3916" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i789848.6.case.5:0 %store_ln82 = store i8 0, i12 %buf_85_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3265" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_69" val="1"/>
<literal name="trunc_ln82_69" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3917" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.6.case.5:1 %br_ln82 = br void %arrayidx.i789848.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3266" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3919" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i789848.6.exit:0 %br_ln82 = br void %if.end.i791.6

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3267" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3921" bw="17" op_0_bw="16">
<![CDATA[
if.end.i791.6:0 %sext_ln75_10 = sext i16 %size5_9

]]></Node>
<StgValue><ssdm name="sext_ln75_10"/></StgValue>
</operation>

<operation id="3268" st_id="123" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3922" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.end.i791.6:1 %add_ln75_10 = add i17 %sext_ln75_10, i17 7

]]></Node>
<StgValue><ssdm name="add_ln75_10"/></StgValue>
</operation>

<operation id="3269" st_id="123" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3923" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i791.6:2 %add_ln75_22 = add i16 %size5_9, i16 7

]]></Node>
<StgValue><ssdm name="add_ln75_22"/></StgValue>
</operation>

<operation id="3270" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3924" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
if.end.i791.6:3 %tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln75_10, i32 16

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="3271" st_id="123" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3925" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i791.6:4 %sub_ln75_30 = sub i16 65529, i16 %size5_9

]]></Node>
<StgValue><ssdm name="sub_ln75_30"/></StgValue>
</operation>

<operation id="3272" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3926" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i791.6:5 %trunc_ln75_10 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln75_30, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln75_10"/></StgValue>
</operation>

<operation id="3273" st_id="123" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3927" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.end.i791.6:6 %sub_ln75_31 = sub i13 0, i13 %trunc_ln75_10

]]></Node>
<StgValue><ssdm name="sub_ln75_31"/></StgValue>
</operation>

<operation id="3274" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3928" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i791.6:7 %tmp_28 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %add_ln75_22, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="3275" st_id="123" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3929" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
if.end.i791.6:8 %select_ln75_10 = select i1 %tmp_52, i13 %sub_ln75_31, i13 %tmp_28

]]></Node>
<StgValue><ssdm name="select_ln75_10"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="3276" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3930" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
if.end.i791.6:9 %size5_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i13.i3, i13 %select_ln75_10, i3 0

]]></Node>
<StgValue><ssdm name="size5_8"/></StgValue>
</operation>

<operation id="3277" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3931" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i791.6:10 %padding_size_10 = sub i16 %size5_8, i16 %size5_9

]]></Node>
<StgValue><ssdm name="padding_size_10"/></StgValue>
</operation>

<operation id="3278" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3932" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i791.6:11 %icmp_ln81_70 = icmp_sgt  i16 %padding_size_10, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_70"/></StgValue>
</operation>

<operation id="3279" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3933" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i791.6:12 %br_ln81 = br i1 %icmp_ln81_70, void %if.end.i817, void %if.then.i816

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="3280" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3935" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i816:0 %lshr_ln82_69 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %size5_9, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln82_69"/></StgValue>
</operation>

<operation id="3281" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3936" bw="64" op_0_bw="10">
<![CDATA[
if.then.i816:1 %zext_ln82_70 = zext i10 %lshr_ln82_69

]]></Node>
<StgValue><ssdm name="zext_ln82_70"/></StgValue>
</operation>

<operation id="3282" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3937" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816:2 %buf_40_addr_4 = getelementptr i8 %dst_buf5, i64 0, i64 %zext_ln82_70

]]></Node>
<StgValue><ssdm name="buf_40_addr_4"/></StgValue>
</operation>

<operation id="3283" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3938" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816:3 %buf_41_addr_4 = getelementptr i8 %dst_buf5_8, i64 0, i64 %zext_ln82_70

]]></Node>
<StgValue><ssdm name="buf_41_addr_4"/></StgValue>
</operation>

<operation id="3284" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3939" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816:4 %buf_42_addr_4 = getelementptr i8 %dst_buf5_9, i64 0, i64 %zext_ln82_70

]]></Node>
<StgValue><ssdm name="buf_42_addr_4"/></StgValue>
</operation>

<operation id="3285" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3940" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816:5 %buf_43_addr_4 = getelementptr i8 %dst_buf5_10, i64 0, i64 %zext_ln82_70

]]></Node>
<StgValue><ssdm name="buf_43_addr_4"/></StgValue>
</operation>

<operation id="3286" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3941" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816:6 %buf_44_addr_4 = getelementptr i8 %dst_buf5_11, i64 0, i64 %zext_ln82_70

]]></Node>
<StgValue><ssdm name="buf_44_addr_4"/></StgValue>
</operation>

<operation id="3287" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3942" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816:7 %buf_45_addr_4 = getelementptr i8 %dst_buf5_12, i64 0, i64 %zext_ln82_70

]]></Node>
<StgValue><ssdm name="buf_45_addr_4"/></StgValue>
</operation>

<operation id="3288" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3943" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816:8 %buf_46_addr_4 = getelementptr i8 %dst_buf5_13, i64 0, i64 %zext_ln82_70

]]></Node>
<StgValue><ssdm name="buf_46_addr_4"/></StgValue>
</operation>

<operation id="3289" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3944" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816:9 %buf_47_addr_4 = getelementptr i8 %dst_buf5_14, i64 0, i64 %zext_ln82_70

]]></Node>
<StgValue><ssdm name="buf_47_addr_4"/></StgValue>
</operation>

<operation id="3290" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3945" bw="3" op_0_bw="16">
<![CDATA[
if.then.i816:10 %trunc_ln82_70 = trunc i16 %size5_9

]]></Node>
<StgValue><ssdm name="trunc_ln82_70"/></StgValue>
</operation>

<operation id="3291" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3946" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i816:11 %switch_ln82 = switch i3 %trunc_ln82_70, void %arrayidx.i815847.case.7, i3 0, void %arrayidx.i815847.case.0, i3 1, void %arrayidx.i815847.case.1, i3 2, void %arrayidx.i815847.case.2, i3 3, void %arrayidx.i815847.case.3, i3 4, void %arrayidx.i815847.case.4, i3 5, void %arrayidx.i815847.case.5, i3 6, void %arrayidx.i815847.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>

<operation id="3292" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_70" val="1"/>
<literal name="trunc_ln82_70" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3948" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i815847.case.6:0 %store_ln82 = store i8 0, i10 %buf_46_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3293" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_70" val="1"/>
<literal name="trunc_ln82_70" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3949" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.case.6:1 %br_ln82 = br void %arrayidx.i815847.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3294" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_70" val="1"/>
<literal name="trunc_ln82_70" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3951" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i815847.case.5:0 %store_ln82 = store i8 0, i10 %buf_45_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3295" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_70" val="1"/>
<literal name="trunc_ln82_70" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3952" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.case.5:1 %br_ln82 = br void %arrayidx.i815847.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3296" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_70" val="1"/>
<literal name="trunc_ln82_70" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3954" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i815847.case.4:0 %store_ln82 = store i8 0, i10 %buf_44_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3297" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_70" val="1"/>
<literal name="trunc_ln82_70" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3955" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.case.4:1 %br_ln82 = br void %arrayidx.i815847.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3298" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_70" val="1"/>
<literal name="trunc_ln82_70" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3957" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i815847.case.3:0 %store_ln82 = store i8 0, i10 %buf_43_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3299" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_70" val="1"/>
<literal name="trunc_ln82_70" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3958" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.case.3:1 %br_ln82 = br void %arrayidx.i815847.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3300" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_70" val="1"/>
<literal name="trunc_ln82_70" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3960" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i815847.case.2:0 %store_ln82 = store i8 0, i10 %buf_42_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3301" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_70" val="1"/>
<literal name="trunc_ln82_70" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3961" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.case.2:1 %br_ln82 = br void %arrayidx.i815847.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3302" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_70" val="1"/>
<literal name="trunc_ln82_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3963" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i815847.case.1:0 %store_ln82 = store i8 0, i10 %buf_41_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3303" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_70" val="1"/>
<literal name="trunc_ln82_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3964" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.case.1:1 %br_ln82 = br void %arrayidx.i815847.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3304" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_70" val="1"/>
<literal name="trunc_ln82_70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3966" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i815847.case.0:0 %store_ln82 = store i8 0, i10 %buf_40_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3305" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_70" val="1"/>
<literal name="trunc_ln82_70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3967" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.case.0:1 %br_ln82 = br void %arrayidx.i815847.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3306" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_70" val="1"/>
<literal name="trunc_ln82_70" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3969" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i815847.case.7:0 %store_ln82 = store i8 0, i10 %buf_47_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3307" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_70" val="1"/>
<literal name="trunc_ln82_70" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3970" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.case.7:1 %br_ln82 = br void %arrayidx.i815847.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3308" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3972" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.exit:0 %br_ln82 = br void %if.end.i817

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3309" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3974" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i817:0 %tmp_53 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %padding_size_10, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="3310" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3975" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.end.i817:1 %icmp_ln81_71 = icmp_sgt  i15 %tmp_53, i15 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_71"/></StgValue>
</operation>

<operation id="3311" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3976" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i817:2 %br_ln81 = br i1 %icmp_ln81_71, void %if.end.i817.1, void %if.then.i816.1

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="3312" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3978" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i816.1:0 %add_ln82_60 = add i13 %trunc_ln163_5, i13 1

]]></Node>
<StgValue><ssdm name="add_ln82_60"/></StgValue>
</operation>

<operation id="3313" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3979" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i816.1:1 %lshr_ln82_70 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_60, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln82_70"/></StgValue>
</operation>

<operation id="3314" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3980" bw="64" op_0_bw="10">
<![CDATA[
if.then.i816.1:2 %zext_ln82_71 = zext i10 %lshr_ln82_70

]]></Node>
<StgValue><ssdm name="zext_ln82_71"/></StgValue>
</operation>

<operation id="3315" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3981" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.1:3 %buf_40_addr_5 = getelementptr i8 %dst_buf5, i64 0, i64 %zext_ln82_71

]]></Node>
<StgValue><ssdm name="buf_40_addr_5"/></StgValue>
</operation>

<operation id="3316" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3982" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.1:4 %buf_41_addr_5 = getelementptr i8 %dst_buf5_8, i64 0, i64 %zext_ln82_71

]]></Node>
<StgValue><ssdm name="buf_41_addr_5"/></StgValue>
</operation>

<operation id="3317" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3983" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.1:5 %buf_42_addr_5 = getelementptr i8 %dst_buf5_9, i64 0, i64 %zext_ln82_71

]]></Node>
<StgValue><ssdm name="buf_42_addr_5"/></StgValue>
</operation>

<operation id="3318" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3984" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.1:6 %buf_43_addr_5 = getelementptr i8 %dst_buf5_10, i64 0, i64 %zext_ln82_71

]]></Node>
<StgValue><ssdm name="buf_43_addr_5"/></StgValue>
</operation>

<operation id="3319" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3985" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.1:7 %buf_44_addr_5 = getelementptr i8 %dst_buf5_11, i64 0, i64 %zext_ln82_71

]]></Node>
<StgValue><ssdm name="buf_44_addr_5"/></StgValue>
</operation>

<operation id="3320" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3986" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.1:8 %buf_45_addr_5 = getelementptr i8 %dst_buf5_12, i64 0, i64 %zext_ln82_71

]]></Node>
<StgValue><ssdm name="buf_45_addr_5"/></StgValue>
</operation>

<operation id="3321" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3987" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.1:9 %buf_46_addr_5 = getelementptr i8 %dst_buf5_13, i64 0, i64 %zext_ln82_71

]]></Node>
<StgValue><ssdm name="buf_46_addr_5"/></StgValue>
</operation>

<operation id="3322" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3988" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.1:10 %buf_47_addr_5 = getelementptr i8 %dst_buf5_14, i64 0, i64 %zext_ln82_71

]]></Node>
<StgValue><ssdm name="buf_47_addr_5"/></StgValue>
</operation>

<operation id="3323" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3989" bw="3" op_0_bw="16">
<![CDATA[
if.then.i816.1:11 %trunc_ln82_71 = trunc i16 %size5_9

]]></Node>
<StgValue><ssdm name="trunc_ln82_71"/></StgValue>
</operation>

<operation id="3324" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3990" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i816.1:12 %switch_ln82 = switch i3 %trunc_ln82_71, void %arrayidx.i815847.1.case.0, i3 6, void %arrayidx.i815847.1.case.7, i3 0, void %arrayidx.i815847.1.case.1, i3 1, void %arrayidx.i815847.1.case.2, i3 2, void %arrayidx.i815847.1.case.3, i3 3, void %arrayidx.i815847.1.case.4, i3 4, void %arrayidx.i815847.1.case.5, i3 5, void %arrayidx.i815847.1.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="3325" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_71" val="1"/>
<literal name="trunc_ln82_71" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3992" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i815847.1.case.6:0 %store_ln82 = store i8 0, i10 %buf_46_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3326" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_71" val="1"/>
<literal name="trunc_ln82_71" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3993" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.1.case.6:1 %br_ln82 = br void %arrayidx.i815847.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3327" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_71" val="1"/>
<literal name="trunc_ln82_71" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3995" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i815847.1.case.5:0 %store_ln82 = store i8 0, i10 %buf_45_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3328" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_71" val="1"/>
<literal name="trunc_ln82_71" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3996" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.1.case.5:1 %br_ln82 = br void %arrayidx.i815847.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3329" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_71" val="1"/>
<literal name="trunc_ln82_71" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3998" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i815847.1.case.4:0 %store_ln82 = store i8 0, i10 %buf_44_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3330" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_71" val="1"/>
<literal name="trunc_ln82_71" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3999" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.1.case.4:1 %br_ln82 = br void %arrayidx.i815847.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3331" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_71" val="1"/>
<literal name="trunc_ln82_71" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4001" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i815847.1.case.3:0 %store_ln82 = store i8 0, i10 %buf_43_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3332" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_71" val="1"/>
<literal name="trunc_ln82_71" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4002" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.1.case.3:1 %br_ln82 = br void %arrayidx.i815847.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3333" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_71" val="1"/>
<literal name="trunc_ln82_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4004" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i815847.1.case.2:0 %store_ln82 = store i8 0, i10 %buf_42_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3334" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_71" val="1"/>
<literal name="trunc_ln82_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4005" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.1.case.2:1 %br_ln82 = br void %arrayidx.i815847.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3335" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_71" val="1"/>
<literal name="trunc_ln82_71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4007" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i815847.1.case.1:0 %store_ln82 = store i8 0, i10 %buf_41_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3336" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_71" val="1"/>
<literal name="trunc_ln82_71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4008" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.1.case.1:1 %br_ln82 = br void %arrayidx.i815847.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3337" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_71" val="1"/>
<literal name="trunc_ln82_71" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="4010" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i815847.1.case.7:0 %store_ln82 = store i8 0, i10 %buf_47_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3338" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_71" val="1"/>
<literal name="trunc_ln82_71" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="4011" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.1.case.7:1 %br_ln82 = br void %arrayidx.i815847.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3339" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_71" val="1"/>
<literal name="trunc_ln82_71" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="4013" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i815847.1.case.0:0 %store_ln82 = store i8 0, i10 %buf_40_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3340" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_71" val="1"/>
<literal name="trunc_ln82_71" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="4014" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.1.case.0:1 %br_ln82 = br void %arrayidx.i815847.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3341" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4016" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.1.exit:0 %br_ln82 = br void %if.end.i817.1

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3342" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4018" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i817.1:0 %icmp_ln81_72 = icmp_sgt  i16 %padding_size_10, i16 2

]]></Node>
<StgValue><ssdm name="icmp_ln81_72"/></StgValue>
</operation>

<operation id="3343" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4019" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i817.1:1 %br_ln81 = br i1 %icmp_ln81_72, void %if.end.i817.2, void %if.then.i816.2

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="3344" st_id="126" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4021" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i816.2:0 %add_ln82_61 = add i13 %trunc_ln163_5, i13 2

]]></Node>
<StgValue><ssdm name="add_ln82_61"/></StgValue>
</operation>

<operation id="3345" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4022" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i816.2:1 %lshr_ln82_71 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_61, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln82_71"/></StgValue>
</operation>

<operation id="3346" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4023" bw="64" op_0_bw="10">
<![CDATA[
if.then.i816.2:2 %zext_ln82_72 = zext i10 %lshr_ln82_71

]]></Node>
<StgValue><ssdm name="zext_ln82_72"/></StgValue>
</operation>

<operation id="3347" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4024" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.2:3 %buf_40_addr_6 = getelementptr i8 %dst_buf5, i64 0, i64 %zext_ln82_72

]]></Node>
<StgValue><ssdm name="buf_40_addr_6"/></StgValue>
</operation>

<operation id="3348" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4025" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.2:4 %buf_41_addr_6 = getelementptr i8 %dst_buf5_8, i64 0, i64 %zext_ln82_72

]]></Node>
<StgValue><ssdm name="buf_41_addr_6"/></StgValue>
</operation>

<operation id="3349" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4026" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.2:5 %buf_42_addr_6 = getelementptr i8 %dst_buf5_9, i64 0, i64 %zext_ln82_72

]]></Node>
<StgValue><ssdm name="buf_42_addr_6"/></StgValue>
</operation>

<operation id="3350" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4027" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.2:6 %buf_43_addr_6 = getelementptr i8 %dst_buf5_10, i64 0, i64 %zext_ln82_72

]]></Node>
<StgValue><ssdm name="buf_43_addr_6"/></StgValue>
</operation>

<operation id="3351" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4028" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.2:7 %buf_44_addr_6 = getelementptr i8 %dst_buf5_11, i64 0, i64 %zext_ln82_72

]]></Node>
<StgValue><ssdm name="buf_44_addr_6"/></StgValue>
</operation>

<operation id="3352" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4029" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.2:8 %buf_45_addr_6 = getelementptr i8 %dst_buf5_12, i64 0, i64 %zext_ln82_72

]]></Node>
<StgValue><ssdm name="buf_45_addr_6"/></StgValue>
</operation>

<operation id="3353" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4030" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.2:9 %buf_46_addr_6 = getelementptr i8 %dst_buf5_13, i64 0, i64 %zext_ln82_72

]]></Node>
<StgValue><ssdm name="buf_46_addr_6"/></StgValue>
</operation>

<operation id="3354" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4031" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.2:10 %buf_47_addr_6 = getelementptr i8 %dst_buf5_14, i64 0, i64 %zext_ln82_72

]]></Node>
<StgValue><ssdm name="buf_47_addr_6"/></StgValue>
</operation>

<operation id="3355" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4032" bw="3" op_0_bw="16">
<![CDATA[
if.then.i816.2:11 %trunc_ln82_72 = trunc i16 %size5_9

]]></Node>
<StgValue><ssdm name="trunc_ln82_72"/></StgValue>
</operation>

<operation id="3356" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4033" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i816.2:12 %switch_ln82 = switch i3 %trunc_ln82_72, void %arrayidx.i815847.2.case.1, i3 6, void %arrayidx.i815847.2.case.0, i3 5, void %arrayidx.i815847.2.case.7, i3 0, void %arrayidx.i815847.2.case.2, i3 1, void %arrayidx.i815847.2.case.3, i3 2, void %arrayidx.i815847.2.case.4, i3 3, void %arrayidx.i815847.2.case.5, i3 4, void %arrayidx.i815847.2.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="3357" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_72" val="1"/>
<literal name="trunc_ln82_72" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4035" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i815847.2.case.6:0 %store_ln82 = store i8 0, i10 %buf_46_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3358" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_72" val="1"/>
<literal name="trunc_ln82_72" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4036" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.2.case.6:1 %br_ln82 = br void %arrayidx.i815847.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3359" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_72" val="1"/>
<literal name="trunc_ln82_72" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4038" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i815847.2.case.5:0 %store_ln82 = store i8 0, i10 %buf_45_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3360" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_72" val="1"/>
<literal name="trunc_ln82_72" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4039" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.2.case.5:1 %br_ln82 = br void %arrayidx.i815847.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3361" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_72" val="1"/>
<literal name="trunc_ln82_72" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4041" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i815847.2.case.4:0 %store_ln82 = store i8 0, i10 %buf_44_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3362" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_72" val="1"/>
<literal name="trunc_ln82_72" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4042" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.2.case.4:1 %br_ln82 = br void %arrayidx.i815847.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3363" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_72" val="1"/>
<literal name="trunc_ln82_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4044" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i815847.2.case.3:0 %store_ln82 = store i8 0, i10 %buf_43_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3364" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_72" val="1"/>
<literal name="trunc_ln82_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4045" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.2.case.3:1 %br_ln82 = br void %arrayidx.i815847.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3365" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_72" val="1"/>
<literal name="trunc_ln82_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4047" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i815847.2.case.2:0 %store_ln82 = store i8 0, i10 %buf_42_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3366" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_72" val="1"/>
<literal name="trunc_ln82_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4048" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.2.case.2:1 %br_ln82 = br void %arrayidx.i815847.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3367" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_72" val="1"/>
<literal name="trunc_ln82_72" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="4050" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i815847.2.case.7:0 %store_ln82 = store i8 0, i10 %buf_47_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3368" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_72" val="1"/>
<literal name="trunc_ln82_72" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="4051" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.2.case.7:1 %br_ln82 = br void %arrayidx.i815847.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3369" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_72" val="1"/>
<literal name="trunc_ln82_72" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="4053" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i815847.2.case.0:0 %store_ln82 = store i8 0, i10 %buf_40_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3370" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_72" val="1"/>
<literal name="trunc_ln82_72" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="4054" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.2.case.0:1 %br_ln82 = br void %arrayidx.i815847.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3371" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_72" val="1"/>
<literal name="trunc_ln82_72" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="4056" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i815847.2.case.1:0 %store_ln82 = store i8 0, i10 %buf_41_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3372" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_72" val="1"/>
<literal name="trunc_ln82_72" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="4057" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.2.case.1:1 %br_ln82 = br void %arrayidx.i815847.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3373" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4059" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.2.exit:0 %br_ln82 = br void %if.end.i817.2

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3374" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4061" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i817.2:0 %tmp_54 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %padding_size_10, i32 2, i32 15

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="3375" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4062" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
if.end.i817.2:1 %icmp_ln81_73 = icmp_sgt  i14 %tmp_54, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_73"/></StgValue>
</operation>

<operation id="3376" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4063" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i817.2:2 %br_ln81 = br i1 %icmp_ln81_73, void %if.end.i817.3, void %if.then.i816.3

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="3377" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4065" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i816.3:0 %add_ln82_62 = add i13 %trunc_ln163_5, i13 3

]]></Node>
<StgValue><ssdm name="add_ln82_62"/></StgValue>
</operation>

<operation id="3378" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4066" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i816.3:1 %lshr_ln82_72 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_62, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln82_72"/></StgValue>
</operation>

<operation id="3379" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4067" bw="64" op_0_bw="10">
<![CDATA[
if.then.i816.3:2 %zext_ln82_73 = zext i10 %lshr_ln82_72

]]></Node>
<StgValue><ssdm name="zext_ln82_73"/></StgValue>
</operation>

<operation id="3380" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4068" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.3:3 %buf_40_addr_7 = getelementptr i8 %dst_buf5, i64 0, i64 %zext_ln82_73

]]></Node>
<StgValue><ssdm name="buf_40_addr_7"/></StgValue>
</operation>

<operation id="3381" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4069" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.3:4 %buf_41_addr_7 = getelementptr i8 %dst_buf5_8, i64 0, i64 %zext_ln82_73

]]></Node>
<StgValue><ssdm name="buf_41_addr_7"/></StgValue>
</operation>

<operation id="3382" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4070" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.3:5 %buf_42_addr_7 = getelementptr i8 %dst_buf5_9, i64 0, i64 %zext_ln82_73

]]></Node>
<StgValue><ssdm name="buf_42_addr_7"/></StgValue>
</operation>

<operation id="3383" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4071" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.3:6 %buf_43_addr_7 = getelementptr i8 %dst_buf5_10, i64 0, i64 %zext_ln82_73

]]></Node>
<StgValue><ssdm name="buf_43_addr_7"/></StgValue>
</operation>

<operation id="3384" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.3:7 %buf_44_addr_7 = getelementptr i8 %dst_buf5_11, i64 0, i64 %zext_ln82_73

]]></Node>
<StgValue><ssdm name="buf_44_addr_7"/></StgValue>
</operation>

<operation id="3385" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4073" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.3:8 %buf_45_addr_7 = getelementptr i8 %dst_buf5_12, i64 0, i64 %zext_ln82_73

]]></Node>
<StgValue><ssdm name="buf_45_addr_7"/></StgValue>
</operation>

<operation id="3386" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4074" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.3:9 %buf_46_addr_7 = getelementptr i8 %dst_buf5_13, i64 0, i64 %zext_ln82_73

]]></Node>
<StgValue><ssdm name="buf_46_addr_7"/></StgValue>
</operation>

<operation id="3387" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4075" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.3:10 %buf_47_addr_7 = getelementptr i8 %dst_buf5_14, i64 0, i64 %zext_ln82_73

]]></Node>
<StgValue><ssdm name="buf_47_addr_7"/></StgValue>
</operation>

<operation id="3388" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4076" bw="3" op_0_bw="16">
<![CDATA[
if.then.i816.3:11 %trunc_ln82_73 = trunc i16 %size5_9

]]></Node>
<StgValue><ssdm name="trunc_ln82_73"/></StgValue>
</operation>

<operation id="3389" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4077" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i816.3:12 %switch_ln82 = switch i3 %trunc_ln82_73, void %arrayidx.i815847.3.case.2, i3 5, void %arrayidx.i815847.3.case.0, i3 6, void %arrayidx.i815847.3.case.1, i3 4, void %arrayidx.i815847.3.case.7, i3 0, void %arrayidx.i815847.3.case.3, i3 1, void %arrayidx.i815847.3.case.4, i3 2, void %arrayidx.i815847.3.case.5, i3 3, void %arrayidx.i815847.3.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="3390" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_73" val="1"/>
<literal name="trunc_ln82_73" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4079" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i815847.3.case.6:0 %store_ln82 = store i8 0, i10 %buf_46_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3391" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_73" val="1"/>
<literal name="trunc_ln82_73" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4080" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.3.case.6:1 %br_ln82 = br void %arrayidx.i815847.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3392" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_73" val="1"/>
<literal name="trunc_ln82_73" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4082" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i815847.3.case.5:0 %store_ln82 = store i8 0, i10 %buf_45_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3393" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_73" val="1"/>
<literal name="trunc_ln82_73" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4083" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.3.case.5:1 %br_ln82 = br void %arrayidx.i815847.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3394" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_73" val="1"/>
<literal name="trunc_ln82_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4085" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i815847.3.case.4:0 %store_ln82 = store i8 0, i10 %buf_44_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3395" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_73" val="1"/>
<literal name="trunc_ln82_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4086" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.3.case.4:1 %br_ln82 = br void %arrayidx.i815847.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3396" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_73" val="1"/>
<literal name="trunc_ln82_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4088" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i815847.3.case.3:0 %store_ln82 = store i8 0, i10 %buf_43_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3397" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_73" val="1"/>
<literal name="trunc_ln82_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4089" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.3.case.3:1 %br_ln82 = br void %arrayidx.i815847.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3398" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_73" val="1"/>
<literal name="trunc_ln82_73" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4091" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i815847.3.case.7:0 %store_ln82 = store i8 0, i10 %buf_47_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3399" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_73" val="1"/>
<literal name="trunc_ln82_73" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4092" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.3.case.7:1 %br_ln82 = br void %arrayidx.i815847.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3400" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_73" val="1"/>
<literal name="trunc_ln82_73" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="4094" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i815847.3.case.1:0 %store_ln82 = store i8 0, i10 %buf_41_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3401" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_73" val="1"/>
<literal name="trunc_ln82_73" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="4095" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.3.case.1:1 %br_ln82 = br void %arrayidx.i815847.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3402" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_73" val="1"/>
<literal name="trunc_ln82_73" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="4097" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i815847.3.case.0:0 %store_ln82 = store i8 0, i10 %buf_40_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3403" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_73" val="1"/>
<literal name="trunc_ln82_73" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="4098" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.3.case.0:1 %br_ln82 = br void %arrayidx.i815847.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3404" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_73" val="1"/>
<literal name="trunc_ln82_73" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="4100" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
arrayidx.i815847.3.case.2:0 %store_ln82 = store i8 0, i10 %buf_42_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3405" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_73" val="1"/>
<literal name="trunc_ln82_73" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="4101" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.3.case.2:1 %br_ln82 = br void %arrayidx.i815847.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3406" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4103" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.3.exit:0 %br_ln82 = br void %if.end.i817.3

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3407" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4105" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i817.3:0 %icmp_ln81_74 = icmp_sgt  i16 %padding_size_10, i16 4

]]></Node>
<StgValue><ssdm name="icmp_ln81_74"/></StgValue>
</operation>

<operation id="3408" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i817.3:1 %br_ln81 = br i1 %icmp_ln81_74, void %if.end.i817.4, void %if.then.i816.4

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="3409" st_id="128" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4108" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i816.4:0 %add_ln82_63 = add i13 %trunc_ln163_5, i13 4

]]></Node>
<StgValue><ssdm name="add_ln82_63"/></StgValue>
</operation>

<operation id="3410" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4109" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i816.4:1 %lshr_ln82_73 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_63, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln82_73"/></StgValue>
</operation>

<operation id="3411" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4110" bw="64" op_0_bw="10">
<![CDATA[
if.then.i816.4:2 %zext_ln82_74 = zext i10 %lshr_ln82_73

]]></Node>
<StgValue><ssdm name="zext_ln82_74"/></StgValue>
</operation>

<operation id="3412" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4111" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.4:3 %buf_40_addr_8 = getelementptr i8 %dst_buf5, i64 0, i64 %zext_ln82_74

]]></Node>
<StgValue><ssdm name="buf_40_addr_8"/></StgValue>
</operation>

<operation id="3413" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4112" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.4:4 %buf_41_addr_8 = getelementptr i8 %dst_buf5_8, i64 0, i64 %zext_ln82_74

]]></Node>
<StgValue><ssdm name="buf_41_addr_8"/></StgValue>
</operation>

<operation id="3414" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4113" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.4:5 %buf_42_addr_8 = getelementptr i8 %dst_buf5_9, i64 0, i64 %zext_ln82_74

]]></Node>
<StgValue><ssdm name="buf_42_addr_8"/></StgValue>
</operation>

<operation id="3415" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4114" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.4:6 %buf_43_addr_8 = getelementptr i8 %dst_buf5_10, i64 0, i64 %zext_ln82_74

]]></Node>
<StgValue><ssdm name="buf_43_addr_8"/></StgValue>
</operation>

<operation id="3416" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4115" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.4:7 %buf_44_addr_8 = getelementptr i8 %dst_buf5_11, i64 0, i64 %zext_ln82_74

]]></Node>
<StgValue><ssdm name="buf_44_addr_8"/></StgValue>
</operation>

<operation id="3417" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4116" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.4:8 %buf_45_addr_8 = getelementptr i8 %dst_buf5_12, i64 0, i64 %zext_ln82_74

]]></Node>
<StgValue><ssdm name="buf_45_addr_8"/></StgValue>
</operation>

<operation id="3418" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4117" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.4:9 %buf_46_addr_8 = getelementptr i8 %dst_buf5_13, i64 0, i64 %zext_ln82_74

]]></Node>
<StgValue><ssdm name="buf_46_addr_8"/></StgValue>
</operation>

<operation id="3419" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4118" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.4:10 %buf_47_addr_8 = getelementptr i8 %dst_buf5_14, i64 0, i64 %zext_ln82_74

]]></Node>
<StgValue><ssdm name="buf_47_addr_8"/></StgValue>
</operation>

<operation id="3420" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4119" bw="3" op_0_bw="16">
<![CDATA[
if.then.i816.4:11 %trunc_ln82_74 = trunc i16 %size5_9

]]></Node>
<StgValue><ssdm name="trunc_ln82_74"/></StgValue>
</operation>

<operation id="3421" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4120" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i816.4:12 %switch_ln82 = switch i3 %trunc_ln82_74, void %arrayidx.i815847.4.case.3, i3 4, void %arrayidx.i815847.4.case.0, i3 5, void %arrayidx.i815847.4.case.1, i3 6, void %arrayidx.i815847.4.case.2, i3 3, void %arrayidx.i815847.4.case.7, i3 0, void %arrayidx.i815847.4.case.4, i3 1, void %arrayidx.i815847.4.case.5, i3 2, void %arrayidx.i815847.4.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="3422" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_74" val="1"/>
<literal name="trunc_ln82_74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4122" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i815847.4.case.6:0 %store_ln82 = store i8 0, i10 %buf_46_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3423" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_74" val="1"/>
<literal name="trunc_ln82_74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4123" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.4.case.6:1 %br_ln82 = br void %arrayidx.i815847.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3424" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_74" val="1"/>
<literal name="trunc_ln82_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4125" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i815847.4.case.5:0 %store_ln82 = store i8 0, i10 %buf_45_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3425" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_74" val="1"/>
<literal name="trunc_ln82_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4126" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.4.case.5:1 %br_ln82 = br void %arrayidx.i815847.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3426" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_74" val="1"/>
<literal name="trunc_ln82_74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4128" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i815847.4.case.4:0 %store_ln82 = store i8 0, i10 %buf_44_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3427" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_74" val="1"/>
<literal name="trunc_ln82_74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4129" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.4.case.4:1 %br_ln82 = br void %arrayidx.i815847.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3428" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_74" val="1"/>
<literal name="trunc_ln82_74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4131" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i815847.4.case.7:0 %store_ln82 = store i8 0, i10 %buf_47_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3429" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_74" val="1"/>
<literal name="trunc_ln82_74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4132" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.4.case.7:1 %br_ln82 = br void %arrayidx.i815847.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3430" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_74" val="1"/>
<literal name="trunc_ln82_74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="4134" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i815847.4.case.2:0 %store_ln82 = store i8 0, i10 %buf_42_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3431" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_74" val="1"/>
<literal name="trunc_ln82_74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="4135" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.4.case.2:1 %br_ln82 = br void %arrayidx.i815847.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3432" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_74" val="1"/>
<literal name="trunc_ln82_74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="4137" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i815847.4.case.1:0 %store_ln82 = store i8 0, i10 %buf_41_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3433" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_74" val="1"/>
<literal name="trunc_ln82_74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="4138" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.4.case.1:1 %br_ln82 = br void %arrayidx.i815847.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3434" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_74" val="1"/>
<literal name="trunc_ln82_74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4140" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i815847.4.case.0:0 %store_ln82 = store i8 0, i10 %buf_40_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3435" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_74" val="1"/>
<literal name="trunc_ln82_74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4141" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.4.case.0:1 %br_ln82 = br void %arrayidx.i815847.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3436" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_74" val="1"/>
<literal name="trunc_ln82_74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="4143" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
arrayidx.i815847.4.case.3:0 %store_ln82 = store i8 0, i10 %buf_43_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3437" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_74" val="1"/>
<literal name="trunc_ln82_74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="4144" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.4.case.3:1 %br_ln82 = br void %arrayidx.i815847.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3438" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4146" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.4.exit:0 %br_ln82 = br void %if.end.i817.4

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3439" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4148" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i817.4:0 %icmp_ln81_75 = icmp_sgt  i16 %padding_size_10, i16 5

]]></Node>
<StgValue><ssdm name="icmp_ln81_75"/></StgValue>
</operation>

<operation id="3440" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4149" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i817.4:1 %br_ln81 = br i1 %icmp_ln81_75, void %if.end.i817.5, void %if.then.i816.5

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="3441" st_id="129" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4151" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i816.5:0 %add_ln82_64 = add i13 %trunc_ln163_5, i13 5

]]></Node>
<StgValue><ssdm name="add_ln82_64"/></StgValue>
</operation>

<operation id="3442" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4152" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i816.5:1 %lshr_ln82_74 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_64, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln82_74"/></StgValue>
</operation>

<operation id="3443" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4153" bw="64" op_0_bw="10">
<![CDATA[
if.then.i816.5:2 %zext_ln82_75 = zext i10 %lshr_ln82_74

]]></Node>
<StgValue><ssdm name="zext_ln82_75"/></StgValue>
</operation>

<operation id="3444" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4154" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.5:3 %buf_40_addr_9 = getelementptr i8 %dst_buf5, i64 0, i64 %zext_ln82_75

]]></Node>
<StgValue><ssdm name="buf_40_addr_9"/></StgValue>
</operation>

<operation id="3445" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4155" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.5:4 %buf_41_addr_9 = getelementptr i8 %dst_buf5_8, i64 0, i64 %zext_ln82_75

]]></Node>
<StgValue><ssdm name="buf_41_addr_9"/></StgValue>
</operation>

<operation id="3446" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4156" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.5:5 %buf_42_addr_9 = getelementptr i8 %dst_buf5_9, i64 0, i64 %zext_ln82_75

]]></Node>
<StgValue><ssdm name="buf_42_addr_9"/></StgValue>
</operation>

<operation id="3447" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4157" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.5:6 %buf_43_addr_9 = getelementptr i8 %dst_buf5_10, i64 0, i64 %zext_ln82_75

]]></Node>
<StgValue><ssdm name="buf_43_addr_9"/></StgValue>
</operation>

<operation id="3448" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4158" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.5:7 %buf_44_addr_9 = getelementptr i8 %dst_buf5_11, i64 0, i64 %zext_ln82_75

]]></Node>
<StgValue><ssdm name="buf_44_addr_9"/></StgValue>
</operation>

<operation id="3449" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4159" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.5:8 %buf_45_addr_9 = getelementptr i8 %dst_buf5_12, i64 0, i64 %zext_ln82_75

]]></Node>
<StgValue><ssdm name="buf_45_addr_9"/></StgValue>
</operation>

<operation id="3450" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4160" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.5:9 %buf_46_addr_9 = getelementptr i8 %dst_buf5_13, i64 0, i64 %zext_ln82_75

]]></Node>
<StgValue><ssdm name="buf_46_addr_9"/></StgValue>
</operation>

<operation id="3451" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4161" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.5:10 %buf_47_addr_9 = getelementptr i8 %dst_buf5_14, i64 0, i64 %zext_ln82_75

]]></Node>
<StgValue><ssdm name="buf_47_addr_9"/></StgValue>
</operation>

<operation id="3452" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4162" bw="3" op_0_bw="16">
<![CDATA[
if.then.i816.5:11 %trunc_ln82_75 = trunc i16 %size5_9

]]></Node>
<StgValue><ssdm name="trunc_ln82_75"/></StgValue>
</operation>

<operation id="3453" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4163" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i816.5:12 %switch_ln82 = switch i3 %trunc_ln82_75, void %arrayidx.i815847.5.case.4, i3 3, void %arrayidx.i815847.5.case.0, i3 4, void %arrayidx.i815847.5.case.1, i3 5, void %arrayidx.i815847.5.case.2, i3 6, void %arrayidx.i815847.5.case.3, i3 2, void %arrayidx.i815847.5.case.7, i3 0, void %arrayidx.i815847.5.case.5, i3 1, void %arrayidx.i815847.5.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="3454" st_id="130" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_75" val="1"/>
<literal name="trunc_ln82_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4165" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i815847.5.case.6:0 %store_ln82 = store i8 0, i10 %buf_46_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3455" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_75" val="1"/>
<literal name="trunc_ln82_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4166" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.5.case.6:1 %br_ln82 = br void %arrayidx.i815847.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3456" st_id="130" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_75" val="1"/>
<literal name="trunc_ln82_75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4168" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i815847.5.case.5:0 %store_ln82 = store i8 0, i10 %buf_45_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3457" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_75" val="1"/>
<literal name="trunc_ln82_75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4169" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.5.case.5:1 %br_ln82 = br void %arrayidx.i815847.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3458" st_id="130" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_75" val="1"/>
<literal name="trunc_ln82_75" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4171" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i815847.5.case.7:0 %store_ln82 = store i8 0, i10 %buf_47_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3459" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_75" val="1"/>
<literal name="trunc_ln82_75" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4172" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.5.case.7:1 %br_ln82 = br void %arrayidx.i815847.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3460" st_id="130" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_75" val="1"/>
<literal name="trunc_ln82_75" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="4174" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i815847.5.case.3:0 %store_ln82 = store i8 0, i10 %buf_43_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3461" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_75" val="1"/>
<literal name="trunc_ln82_75" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="4175" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.5.case.3:1 %br_ln82 = br void %arrayidx.i815847.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3462" st_id="130" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_75" val="1"/>
<literal name="trunc_ln82_75" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="4177" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i815847.5.case.2:0 %store_ln82 = store i8 0, i10 %buf_42_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3463" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_75" val="1"/>
<literal name="trunc_ln82_75" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="4178" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.5.case.2:1 %br_ln82 = br void %arrayidx.i815847.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3464" st_id="130" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_75" val="1"/>
<literal name="trunc_ln82_75" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4180" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i815847.5.case.1:0 %store_ln82 = store i8 0, i10 %buf_41_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3465" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_75" val="1"/>
<literal name="trunc_ln82_75" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4181" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.5.case.1:1 %br_ln82 = br void %arrayidx.i815847.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3466" st_id="130" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_75" val="1"/>
<literal name="trunc_ln82_75" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4183" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i815847.5.case.0:0 %store_ln82 = store i8 0, i10 %buf_40_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3467" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_75" val="1"/>
<literal name="trunc_ln82_75" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4184" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.5.case.0:1 %br_ln82 = br void %arrayidx.i815847.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3468" st_id="130" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_75" val="1"/>
<literal name="trunc_ln82_75" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="4186" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx.i815847.5.case.4:0 %store_ln82 = store i8 0, i10 %buf_44_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3469" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_75" val="1"/>
<literal name="trunc_ln82_75" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="4187" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.5.case.4:1 %br_ln82 = br void %arrayidx.i815847.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3470" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4189" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.5.exit:0 %br_ln82 = br void %if.end.i817.5

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3471" st_id="130" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4191" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i817.5:0 %icmp_ln81_76 = icmp_sgt  i16 %padding_size_10, i16 6

]]></Node>
<StgValue><ssdm name="icmp_ln81_76"/></StgValue>
</operation>

<operation id="3472" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4192" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i817.5:1 %br_ln81 = br i1 %icmp_ln81_76, void %if.end.i817.6, void %if.then.i816.6

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="3473" st_id="130" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4194" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i816.6:0 %add_ln82_65 = add i13 %trunc_ln163_5, i13 6

]]></Node>
<StgValue><ssdm name="add_ln82_65"/></StgValue>
</operation>

<operation id="3474" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4195" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i816.6:1 %lshr_ln82_75 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln82_65, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln82_75"/></StgValue>
</operation>

<operation id="3475" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4196" bw="64" op_0_bw="10">
<![CDATA[
if.then.i816.6:2 %zext_ln82_76 = zext i10 %lshr_ln82_75

]]></Node>
<StgValue><ssdm name="zext_ln82_76"/></StgValue>
</operation>

<operation id="3476" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4197" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.6:3 %buf_40_addr_10 = getelementptr i8 %dst_buf5, i64 0, i64 %zext_ln82_76

]]></Node>
<StgValue><ssdm name="buf_40_addr_10"/></StgValue>
</operation>

<operation id="3477" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4198" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.6:4 %buf_41_addr_10 = getelementptr i8 %dst_buf5_8, i64 0, i64 %zext_ln82_76

]]></Node>
<StgValue><ssdm name="buf_41_addr_10"/></StgValue>
</operation>

<operation id="3478" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4199" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.6:5 %buf_42_addr_10 = getelementptr i8 %dst_buf5_9, i64 0, i64 %zext_ln82_76

]]></Node>
<StgValue><ssdm name="buf_42_addr_10"/></StgValue>
</operation>

<operation id="3479" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4200" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.6:6 %buf_43_addr_10 = getelementptr i8 %dst_buf5_10, i64 0, i64 %zext_ln82_76

]]></Node>
<StgValue><ssdm name="buf_43_addr_10"/></StgValue>
</operation>

<operation id="3480" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4201" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.6:7 %buf_44_addr_10 = getelementptr i8 %dst_buf5_11, i64 0, i64 %zext_ln82_76

]]></Node>
<StgValue><ssdm name="buf_44_addr_10"/></StgValue>
</operation>

<operation id="3481" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4202" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.6:8 %buf_45_addr_10 = getelementptr i8 %dst_buf5_12, i64 0, i64 %zext_ln82_76

]]></Node>
<StgValue><ssdm name="buf_45_addr_10"/></StgValue>
</operation>

<operation id="3482" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4203" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.6:9 %buf_46_addr_10 = getelementptr i8 %dst_buf5_13, i64 0, i64 %zext_ln82_76

]]></Node>
<StgValue><ssdm name="buf_46_addr_10"/></StgValue>
</operation>

<operation id="3483" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4204" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i816.6:10 %buf_47_addr_10 = getelementptr i8 %dst_buf5_14, i64 0, i64 %zext_ln82_76

]]></Node>
<StgValue><ssdm name="buf_47_addr_10"/></StgValue>
</operation>

<operation id="3484" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4205" bw="3" op_0_bw="16">
<![CDATA[
if.then.i816.6:11 %trunc_ln82_76 = trunc i16 %size5_9

]]></Node>
<StgValue><ssdm name="trunc_ln82_76"/></StgValue>
</operation>

<operation id="3485" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4206" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i816.6:12 %switch_ln82 = switch i3 %trunc_ln82_76, void %arrayidx.i815847.6.case.5, i3 2, void %arrayidx.i815847.6.case.0, i3 3, void %arrayidx.i815847.6.case.1, i3 4, void %arrayidx.i815847.6.case.2, i3 5, void %arrayidx.i815847.6.case.3, i3 6, void %arrayidx.i815847.6.case.4, i3 1, void %arrayidx.i815847.6.case.7, i3 0, void %arrayidx.i815847.6.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="3486" st_id="131" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_76" val="1"/>
<literal name="trunc_ln82_76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4208" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i815847.6.case.6:0 %store_ln82 = store i8 0, i10 %buf_46_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3487" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_76" val="1"/>
<literal name="trunc_ln82_76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4209" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.6.case.6:1 %br_ln82 = br void %arrayidx.i815847.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3488" st_id="131" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_76" val="1"/>
<literal name="trunc_ln82_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4211" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i815847.6.case.7:0 %store_ln82 = store i8 0, i10 %buf_47_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3489" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_76" val="1"/>
<literal name="trunc_ln82_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4212" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.6.case.7:1 %br_ln82 = br void %arrayidx.i815847.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3490" st_id="131" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_76" val="1"/>
<literal name="trunc_ln82_76" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="4214" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i815847.6.case.4:0 %store_ln82 = store i8 0, i10 %buf_44_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3491" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_76" val="1"/>
<literal name="trunc_ln82_76" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="4215" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.6.case.4:1 %br_ln82 = br void %arrayidx.i815847.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3492" st_id="131" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_76" val="1"/>
<literal name="trunc_ln82_76" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="4217" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i815847.6.case.3:0 %store_ln82 = store i8 0, i10 %buf_43_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3493" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_76" val="1"/>
<literal name="trunc_ln82_76" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="4218" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.6.case.3:1 %br_ln82 = br void %arrayidx.i815847.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3494" st_id="131" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_76" val="1"/>
<literal name="trunc_ln82_76" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4220" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i815847.6.case.2:0 %store_ln82 = store i8 0, i10 %buf_42_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3495" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_76" val="1"/>
<literal name="trunc_ln82_76" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4221" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.6.case.2:1 %br_ln82 = br void %arrayidx.i815847.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3496" st_id="131" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_76" val="1"/>
<literal name="trunc_ln82_76" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4223" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i815847.6.case.1:0 %store_ln82 = store i8 0, i10 %buf_41_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3497" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_76" val="1"/>
<literal name="trunc_ln82_76" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4224" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.6.case.1:1 %br_ln82 = br void %arrayidx.i815847.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3498" st_id="131" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_76" val="1"/>
<literal name="trunc_ln82_76" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4226" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i815847.6.case.0:0 %store_ln82 = store i8 0, i10 %buf_40_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3499" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_76" val="1"/>
<literal name="trunc_ln82_76" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4227" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.6.case.0:1 %br_ln82 = br void %arrayidx.i815847.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3500" st_id="131" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_76" val="1"/>
<literal name="trunc_ln82_76" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="4229" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayidx.i815847.6.case.5:0 %store_ln82 = store i8 0, i10 %buf_45_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3501" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_76" val="1"/>
<literal name="trunc_ln82_76" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="4230" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.6.case.5:1 %br_ln82 = br void %arrayidx.i815847.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3502" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4232" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i815847.6.exit:0 %br_ln82 = br void %if.end.i817.6

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3503" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4234" bw="17" op_0_bw="16">
<![CDATA[
if.end.i817.6:0 %sext_ln75_11 = sext i16 %val_size5_4_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln75_11"/></StgValue>
</operation>

<operation id="3504" st_id="131" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4235" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.end.i817.6:1 %add_ln75_11 = add i17 %sext_ln75_11, i17 7

]]></Node>
<StgValue><ssdm name="add_ln75_11"/></StgValue>
</operation>

<operation id="3505" st_id="131" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4236" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i817.6:2 %add_ln75_23 = add i16 %val_size5_4_loc_load, i16 7

]]></Node>
<StgValue><ssdm name="add_ln75_23"/></StgValue>
</operation>

<operation id="3506" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4237" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
if.end.i817.6:3 %tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln75_11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="3507" st_id="131" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4238" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i817.6:4 %sub_ln75_33 = sub i16 65529, i16 %val_size5_4_loc_load

]]></Node>
<StgValue><ssdm name="sub_ln75_33"/></StgValue>
</operation>

<operation id="3508" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4239" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i817.6:5 %trunc_ln75_11 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln75_33, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln75_11"/></StgValue>
</operation>

<operation id="3509" st_id="131" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4240" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.end.i817.6:6 %sub_ln75_34 = sub i13 0, i13 %trunc_ln75_11

]]></Node>
<StgValue><ssdm name="sub_ln75_34"/></StgValue>
</operation>

<operation id="3510" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4241" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i817.6:7 %tmp_29 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %add_ln75_23, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="3511" st_id="131" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4242" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
if.end.i817.6:8 %select_ln75_11 = select i1 %tmp_55, i13 %sub_ln75_34, i13 %tmp_29

]]></Node>
<StgValue><ssdm name="select_ln75_11"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="3512" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4243" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
if.end.i817.6:9 %val_size5_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i13.i3, i13 %select_ln75_11, i3 0

]]></Node>
<StgValue><ssdm name="val_size5_2"/></StgValue>
</operation>

<operation id="3513" st_id="132" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4244" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i817.6:10 %padding_size_11 = sub i16 %val_size5_2, i16 %val_size5_4_loc_load

]]></Node>
<StgValue><ssdm name="padding_size_11"/></StgValue>
</operation>

<operation id="3514" st_id="132" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4245" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i817.6:11 %icmp_ln81_77 = icmp_sgt  i16 %padding_size_11, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_77"/></StgValue>
</operation>

<operation id="3515" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4246" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i817.6:12 %br_ln81 = br i1 %icmp_ln81_77, void %if.end.i843, void %if.then.i842

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="3516" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4248" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i842:0 %lshr_ln82_76 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %val_size5_4_loc_load, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln82_76"/></StgValue>
</operation>

<operation id="3517" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4249" bw="64" op_0_bw="12">
<![CDATA[
if.then.i842:1 %zext_ln82_77 = zext i12 %lshr_ln82_76

]]></Node>
<StgValue><ssdm name="zext_ln82_77"/></StgValue>
</operation>

<operation id="3518" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4250" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842:2 %buf_88_addr = getelementptr i8 %val_buf5, i64 0, i64 %zext_ln82_77

]]></Node>
<StgValue><ssdm name="buf_88_addr"/></StgValue>
</operation>

<operation id="3519" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4251" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842:3 %buf_89_addr = getelementptr i8 %val_buf5_8, i64 0, i64 %zext_ln82_77

]]></Node>
<StgValue><ssdm name="buf_89_addr"/></StgValue>
</operation>

<operation id="3520" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4252" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842:4 %buf_90_addr = getelementptr i8 %val_buf5_9, i64 0, i64 %zext_ln82_77

]]></Node>
<StgValue><ssdm name="buf_90_addr"/></StgValue>
</operation>

<operation id="3521" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4253" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842:5 %buf_91_addr = getelementptr i8 %val_buf5_10, i64 0, i64 %zext_ln82_77

]]></Node>
<StgValue><ssdm name="buf_91_addr"/></StgValue>
</operation>

<operation id="3522" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4254" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842:6 %buf_92_addr = getelementptr i8 %val_buf5_11, i64 0, i64 %zext_ln82_77

]]></Node>
<StgValue><ssdm name="buf_92_addr"/></StgValue>
</operation>

<operation id="3523" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4255" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842:7 %buf_93_addr = getelementptr i8 %val_buf5_12, i64 0, i64 %zext_ln82_77

]]></Node>
<StgValue><ssdm name="buf_93_addr"/></StgValue>
</operation>

<operation id="3524" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4256" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842:8 %buf_94_addr = getelementptr i8 %val_buf5_13, i64 0, i64 %zext_ln82_77

]]></Node>
<StgValue><ssdm name="buf_94_addr"/></StgValue>
</operation>

<operation id="3525" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4257" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842:9 %buf_95_addr = getelementptr i8 %val_buf5_14, i64 0, i64 %zext_ln82_77

]]></Node>
<StgValue><ssdm name="buf_95_addr"/></StgValue>
</operation>

<operation id="3526" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4258" bw="3" op_0_bw="16">
<![CDATA[
if.then.i842:10 %trunc_ln82_77 = trunc i16 %val_size5_4_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln82_77"/></StgValue>
</operation>

<operation id="3527" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4259" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i842:11 %switch_ln82 = switch i3 %trunc_ln82_77, void %arrayidx.i841846.case.7, i3 0, void %arrayidx.i841846.case.0, i3 1, void %arrayidx.i841846.case.1, i3 2, void %arrayidx.i841846.case.2, i3 3, void %arrayidx.i841846.case.3, i3 4, void %arrayidx.i841846.case.4, i3 5, void %arrayidx.i841846.case.5, i3 6, void %arrayidx.i841846.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>

<operation id="3528" st_id="133" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_77" val="1"/>
<literal name="trunc_ln82_77" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="4261" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i841846.case.6:0 %store_ln82 = store i8 0, i12 %buf_94_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3529" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_77" val="1"/>
<literal name="trunc_ln82_77" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="4262" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.case.6:1 %br_ln82 = br void %arrayidx.i841846.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3530" st_id="133" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_77" val="1"/>
<literal name="trunc_ln82_77" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="4264" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i841846.case.5:0 %store_ln82 = store i8 0, i12 %buf_93_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3531" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_77" val="1"/>
<literal name="trunc_ln82_77" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="4265" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.case.5:1 %br_ln82 = br void %arrayidx.i841846.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3532" st_id="133" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_77" val="1"/>
<literal name="trunc_ln82_77" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4267" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i841846.case.4:0 %store_ln82 = store i8 0, i12 %buf_92_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3533" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_77" val="1"/>
<literal name="trunc_ln82_77" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4268" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.case.4:1 %br_ln82 = br void %arrayidx.i841846.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3534" st_id="133" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_77" val="1"/>
<literal name="trunc_ln82_77" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4270" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i841846.case.3:0 %store_ln82 = store i8 0, i12 %buf_91_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3535" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_77" val="1"/>
<literal name="trunc_ln82_77" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4271" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.case.3:1 %br_ln82 = br void %arrayidx.i841846.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3536" st_id="133" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_77" val="1"/>
<literal name="trunc_ln82_77" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4273" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i841846.case.2:0 %store_ln82 = store i8 0, i12 %buf_90_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3537" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_77" val="1"/>
<literal name="trunc_ln82_77" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4274" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.case.2:1 %br_ln82 = br void %arrayidx.i841846.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3538" st_id="133" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_77" val="1"/>
<literal name="trunc_ln82_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4276" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i841846.case.1:0 %store_ln82 = store i8 0, i12 %buf_89_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3539" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_77" val="1"/>
<literal name="trunc_ln82_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4277" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.case.1:1 %br_ln82 = br void %arrayidx.i841846.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3540" st_id="133" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_77" val="1"/>
<literal name="trunc_ln82_77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4279" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i841846.case.0:0 %store_ln82 = store i8 0, i12 %buf_88_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3541" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_77" val="1"/>
<literal name="trunc_ln82_77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4280" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.case.0:1 %br_ln82 = br void %arrayidx.i841846.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3542" st_id="133" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_77" val="1"/>
<literal name="trunc_ln82_77" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="4282" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx.i841846.case.7:0 %store_ln82 = store i8 0, i12 %buf_95_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3543" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_77" val="1"/>
<literal name="trunc_ln82_77" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="4283" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.case.7:1 %br_ln82 = br void %arrayidx.i841846.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3544" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4285" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.exit:0 %br_ln82 = br void %if.end.i843

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3545" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4287" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i843:0 %tmp_56 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %padding_size_11, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="3546" st_id="133" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4288" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.end.i843:1 %icmp_ln81_78 = icmp_sgt  i15 %tmp_56, i15 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_78"/></StgValue>
</operation>

<operation id="3547" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4289" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i843:2 %br_ln81 = br i1 %icmp_ln81_78, void %if.end.i843.1, void %if.then.i842.1

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="3548" st_id="133" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4291" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.then.i842.1:0 %add_ln82_66 = add i15 %trunc_ln_loc_load, i15 1

]]></Node>
<StgValue><ssdm name="add_ln82_66"/></StgValue>
</operation>

<operation id="3549" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4292" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i842.1:1 %lshr_ln82_77 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_66, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln82_77"/></StgValue>
</operation>

<operation id="3550" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4293" bw="64" op_0_bw="12">
<![CDATA[
if.then.i842.1:2 %zext_ln82_78 = zext i12 %lshr_ln82_77

]]></Node>
<StgValue><ssdm name="zext_ln82_78"/></StgValue>
</operation>

<operation id="3551" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4294" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.1:3 %buf_88_addr_1 = getelementptr i8 %val_buf5, i64 0, i64 %zext_ln82_78

]]></Node>
<StgValue><ssdm name="buf_88_addr_1"/></StgValue>
</operation>

<operation id="3552" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4295" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.1:4 %buf_89_addr_1 = getelementptr i8 %val_buf5_8, i64 0, i64 %zext_ln82_78

]]></Node>
<StgValue><ssdm name="buf_89_addr_1"/></StgValue>
</operation>

<operation id="3553" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4296" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.1:5 %buf_90_addr_1 = getelementptr i8 %val_buf5_9, i64 0, i64 %zext_ln82_78

]]></Node>
<StgValue><ssdm name="buf_90_addr_1"/></StgValue>
</operation>

<operation id="3554" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4297" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.1:6 %buf_91_addr_1 = getelementptr i8 %val_buf5_10, i64 0, i64 %zext_ln82_78

]]></Node>
<StgValue><ssdm name="buf_91_addr_1"/></StgValue>
</operation>

<operation id="3555" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4298" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.1:7 %buf_92_addr_1 = getelementptr i8 %val_buf5_11, i64 0, i64 %zext_ln82_78

]]></Node>
<StgValue><ssdm name="buf_92_addr_1"/></StgValue>
</operation>

<operation id="3556" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4299" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.1:8 %buf_93_addr_1 = getelementptr i8 %val_buf5_12, i64 0, i64 %zext_ln82_78

]]></Node>
<StgValue><ssdm name="buf_93_addr_1"/></StgValue>
</operation>

<operation id="3557" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4300" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.1:9 %buf_94_addr_1 = getelementptr i8 %val_buf5_13, i64 0, i64 %zext_ln82_78

]]></Node>
<StgValue><ssdm name="buf_94_addr_1"/></StgValue>
</operation>

<operation id="3558" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4301" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.1:10 %buf_95_addr_1 = getelementptr i8 %val_buf5_14, i64 0, i64 %zext_ln82_78

]]></Node>
<StgValue><ssdm name="buf_95_addr_1"/></StgValue>
</operation>

<operation id="3559" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4302" bw="3" op_0_bw="16">
<![CDATA[
if.then.i842.1:11 %trunc_ln82_78 = trunc i16 %val_size5_4_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln82_78"/></StgValue>
</operation>

<operation id="3560" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4303" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i842.1:12 %switch_ln82 = switch i3 %trunc_ln82_78, void %arrayidx.i841846.1.case.0, i3 6, void %arrayidx.i841846.1.case.7, i3 0, void %arrayidx.i841846.1.case.1, i3 1, void %arrayidx.i841846.1.case.2, i3 2, void %arrayidx.i841846.1.case.3, i3 3, void %arrayidx.i841846.1.case.4, i3 4, void %arrayidx.i841846.1.case.5, i3 5, void %arrayidx.i841846.1.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="3561" st_id="134" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_78" val="1"/>
<literal name="trunc_ln82_78" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="4305" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i841846.1.case.6:0 %store_ln82 = store i8 0, i12 %buf_94_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3562" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_78" val="1"/>
<literal name="trunc_ln82_78" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="4306" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.1.case.6:1 %br_ln82 = br void %arrayidx.i841846.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3563" st_id="134" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_78" val="1"/>
<literal name="trunc_ln82_78" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4308" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i841846.1.case.5:0 %store_ln82 = store i8 0, i12 %buf_93_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3564" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_78" val="1"/>
<literal name="trunc_ln82_78" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4309" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.1.case.5:1 %br_ln82 = br void %arrayidx.i841846.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3565" st_id="134" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_78" val="1"/>
<literal name="trunc_ln82_78" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4311" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i841846.1.case.4:0 %store_ln82 = store i8 0, i12 %buf_92_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3566" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_78" val="1"/>
<literal name="trunc_ln82_78" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4312" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.1.case.4:1 %br_ln82 = br void %arrayidx.i841846.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3567" st_id="134" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_78" val="1"/>
<literal name="trunc_ln82_78" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4314" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i841846.1.case.3:0 %store_ln82 = store i8 0, i12 %buf_91_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3568" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_78" val="1"/>
<literal name="trunc_ln82_78" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4315" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.1.case.3:1 %br_ln82 = br void %arrayidx.i841846.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3569" st_id="134" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_78" val="1"/>
<literal name="trunc_ln82_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4317" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i841846.1.case.2:0 %store_ln82 = store i8 0, i12 %buf_90_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3570" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_78" val="1"/>
<literal name="trunc_ln82_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4318" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.1.case.2:1 %br_ln82 = br void %arrayidx.i841846.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3571" st_id="134" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_78" val="1"/>
<literal name="trunc_ln82_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4320" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i841846.1.case.1:0 %store_ln82 = store i8 0, i12 %buf_89_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3572" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_78" val="1"/>
<literal name="trunc_ln82_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4321" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.1.case.1:1 %br_ln82 = br void %arrayidx.i841846.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3573" st_id="134" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_78" val="1"/>
<literal name="trunc_ln82_78" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="4323" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i841846.1.case.7:0 %store_ln82 = store i8 0, i12 %buf_95_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3574" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_78" val="1"/>
<literal name="trunc_ln82_78" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="4324" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.1.case.7:1 %br_ln82 = br void %arrayidx.i841846.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3575" st_id="134" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_78" val="1"/>
<literal name="trunc_ln82_78" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="4326" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i841846.1.case.0:0 %store_ln82 = store i8 0, i12 %buf_88_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3576" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_78" val="1"/>
<literal name="trunc_ln82_78" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="4327" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.1.case.0:1 %br_ln82 = br void %arrayidx.i841846.1.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3577" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4329" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.1.exit:0 %br_ln82 = br void %if.end.i843.1

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3578" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4331" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i843.1:0 %icmp_ln81_79 = icmp_sgt  i16 %padding_size_11, i16 2

]]></Node>
<StgValue><ssdm name="icmp_ln81_79"/></StgValue>
</operation>

<operation id="3579" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4332" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i843.1:1 %br_ln81 = br i1 %icmp_ln81_79, void %if.end.i843.2, void %if.then.i842.2

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="3580" st_id="134" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4334" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.then.i842.2:0 %add_ln82_67 = add i15 %trunc_ln_loc_load, i15 2

]]></Node>
<StgValue><ssdm name="add_ln82_67"/></StgValue>
</operation>

<operation id="3581" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4335" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i842.2:1 %lshr_ln82_78 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_67, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln82_78"/></StgValue>
</operation>

<operation id="3582" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4336" bw="64" op_0_bw="12">
<![CDATA[
if.then.i842.2:2 %zext_ln82_79 = zext i12 %lshr_ln82_78

]]></Node>
<StgValue><ssdm name="zext_ln82_79"/></StgValue>
</operation>

<operation id="3583" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4337" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.2:3 %buf_88_addr_2 = getelementptr i8 %val_buf5, i64 0, i64 %zext_ln82_79

]]></Node>
<StgValue><ssdm name="buf_88_addr_2"/></StgValue>
</operation>

<operation id="3584" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4338" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.2:4 %buf_89_addr_2 = getelementptr i8 %val_buf5_8, i64 0, i64 %zext_ln82_79

]]></Node>
<StgValue><ssdm name="buf_89_addr_2"/></StgValue>
</operation>

<operation id="3585" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4339" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.2:5 %buf_90_addr_2 = getelementptr i8 %val_buf5_9, i64 0, i64 %zext_ln82_79

]]></Node>
<StgValue><ssdm name="buf_90_addr_2"/></StgValue>
</operation>

<operation id="3586" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4340" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.2:6 %buf_91_addr_2 = getelementptr i8 %val_buf5_10, i64 0, i64 %zext_ln82_79

]]></Node>
<StgValue><ssdm name="buf_91_addr_2"/></StgValue>
</operation>

<operation id="3587" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4341" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.2:7 %buf_92_addr_2 = getelementptr i8 %val_buf5_11, i64 0, i64 %zext_ln82_79

]]></Node>
<StgValue><ssdm name="buf_92_addr_2"/></StgValue>
</operation>

<operation id="3588" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4342" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.2:8 %buf_93_addr_2 = getelementptr i8 %val_buf5_12, i64 0, i64 %zext_ln82_79

]]></Node>
<StgValue><ssdm name="buf_93_addr_2"/></StgValue>
</operation>

<operation id="3589" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4343" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.2:9 %buf_94_addr_2 = getelementptr i8 %val_buf5_13, i64 0, i64 %zext_ln82_79

]]></Node>
<StgValue><ssdm name="buf_94_addr_2"/></StgValue>
</operation>

<operation id="3590" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4344" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.2:10 %buf_95_addr_2 = getelementptr i8 %val_buf5_14, i64 0, i64 %zext_ln82_79

]]></Node>
<StgValue><ssdm name="buf_95_addr_2"/></StgValue>
</operation>

<operation id="3591" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4345" bw="3" op_0_bw="16">
<![CDATA[
if.then.i842.2:11 %trunc_ln82_79 = trunc i16 %val_size5_4_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln82_79"/></StgValue>
</operation>

<operation id="3592" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4346" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i842.2:12 %switch_ln82 = switch i3 %trunc_ln82_79, void %arrayidx.i841846.2.case.1, i3 6, void %arrayidx.i841846.2.case.0, i3 5, void %arrayidx.i841846.2.case.7, i3 0, void %arrayidx.i841846.2.case.2, i3 1, void %arrayidx.i841846.2.case.3, i3 2, void %arrayidx.i841846.2.case.4, i3 3, void %arrayidx.i841846.2.case.5, i3 4, void %arrayidx.i841846.2.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="3593" st_id="135" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_79" val="1"/>
<literal name="trunc_ln82_79" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4348" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i841846.2.case.6:0 %store_ln82 = store i8 0, i12 %buf_94_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3594" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_79" val="1"/>
<literal name="trunc_ln82_79" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4349" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.2.case.6:1 %br_ln82 = br void %arrayidx.i841846.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3595" st_id="135" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_79" val="1"/>
<literal name="trunc_ln82_79" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4351" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i841846.2.case.5:0 %store_ln82 = store i8 0, i12 %buf_93_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3596" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_79" val="1"/>
<literal name="trunc_ln82_79" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4352" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.2.case.5:1 %br_ln82 = br void %arrayidx.i841846.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3597" st_id="135" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_79" val="1"/>
<literal name="trunc_ln82_79" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4354" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i841846.2.case.4:0 %store_ln82 = store i8 0, i12 %buf_92_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3598" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_79" val="1"/>
<literal name="trunc_ln82_79" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4355" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.2.case.4:1 %br_ln82 = br void %arrayidx.i841846.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3599" st_id="135" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_79" val="1"/>
<literal name="trunc_ln82_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4357" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i841846.2.case.3:0 %store_ln82 = store i8 0, i12 %buf_91_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3600" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_79" val="1"/>
<literal name="trunc_ln82_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4358" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.2.case.3:1 %br_ln82 = br void %arrayidx.i841846.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3601" st_id="135" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_79" val="1"/>
<literal name="trunc_ln82_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4360" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i841846.2.case.2:0 %store_ln82 = store i8 0, i12 %buf_90_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3602" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_79" val="1"/>
<literal name="trunc_ln82_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4361" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.2.case.2:1 %br_ln82 = br void %arrayidx.i841846.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3603" st_id="135" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_79" val="1"/>
<literal name="trunc_ln82_79" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="4363" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i841846.2.case.7:0 %store_ln82 = store i8 0, i12 %buf_95_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3604" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_79" val="1"/>
<literal name="trunc_ln82_79" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="4364" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.2.case.7:1 %br_ln82 = br void %arrayidx.i841846.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3605" st_id="135" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_79" val="1"/>
<literal name="trunc_ln82_79" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="4366" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i841846.2.case.0:0 %store_ln82 = store i8 0, i12 %buf_88_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3606" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_79" val="1"/>
<literal name="trunc_ln82_79" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="4367" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.2.case.0:1 %br_ln82 = br void %arrayidx.i841846.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3607" st_id="135" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_79" val="1"/>
<literal name="trunc_ln82_79" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="4369" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i841846.2.case.1:0 %store_ln82 = store i8 0, i12 %buf_89_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3608" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_79" val="1"/>
<literal name="trunc_ln82_79" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="4370" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.2.case.1:1 %br_ln82 = br void %arrayidx.i841846.2.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3609" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4372" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.2.exit:0 %br_ln82 = br void %if.end.i843.2

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3610" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4374" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i843.2:0 %tmp_57 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %padding_size_11, i32 2, i32 15

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="3611" st_id="135" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4375" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
if.end.i843.2:1 %icmp_ln81_80 = icmp_sgt  i14 %tmp_57, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_80"/></StgValue>
</operation>

<operation id="3612" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4376" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i843.2:2 %br_ln81 = br i1 %icmp_ln81_80, void %if.end.i843.3, void %if.then.i842.3

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="3613" st_id="135" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4378" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.then.i842.3:0 %add_ln82_68 = add i15 %trunc_ln_loc_load, i15 3

]]></Node>
<StgValue><ssdm name="add_ln82_68"/></StgValue>
</operation>

<operation id="3614" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4379" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i842.3:1 %lshr_ln82_79 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_68, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln82_79"/></StgValue>
</operation>

<operation id="3615" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4380" bw="64" op_0_bw="12">
<![CDATA[
if.then.i842.3:2 %zext_ln82_80 = zext i12 %lshr_ln82_79

]]></Node>
<StgValue><ssdm name="zext_ln82_80"/></StgValue>
</operation>

<operation id="3616" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4381" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.3:3 %buf_88_addr_3 = getelementptr i8 %val_buf5, i64 0, i64 %zext_ln82_80

]]></Node>
<StgValue><ssdm name="buf_88_addr_3"/></StgValue>
</operation>

<operation id="3617" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4382" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.3:4 %buf_89_addr_3 = getelementptr i8 %val_buf5_8, i64 0, i64 %zext_ln82_80

]]></Node>
<StgValue><ssdm name="buf_89_addr_3"/></StgValue>
</operation>

<operation id="3618" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4383" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.3:5 %buf_90_addr_3 = getelementptr i8 %val_buf5_9, i64 0, i64 %zext_ln82_80

]]></Node>
<StgValue><ssdm name="buf_90_addr_3"/></StgValue>
</operation>

<operation id="3619" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4384" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.3:6 %buf_91_addr_3 = getelementptr i8 %val_buf5_10, i64 0, i64 %zext_ln82_80

]]></Node>
<StgValue><ssdm name="buf_91_addr_3"/></StgValue>
</operation>

<operation id="3620" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4385" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.3:7 %buf_92_addr_3 = getelementptr i8 %val_buf5_11, i64 0, i64 %zext_ln82_80

]]></Node>
<StgValue><ssdm name="buf_92_addr_3"/></StgValue>
</operation>

<operation id="3621" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4386" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.3:8 %buf_93_addr_3 = getelementptr i8 %val_buf5_12, i64 0, i64 %zext_ln82_80

]]></Node>
<StgValue><ssdm name="buf_93_addr_3"/></StgValue>
</operation>

<operation id="3622" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4387" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.3:9 %buf_94_addr_3 = getelementptr i8 %val_buf5_13, i64 0, i64 %zext_ln82_80

]]></Node>
<StgValue><ssdm name="buf_94_addr_3"/></StgValue>
</operation>

<operation id="3623" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4388" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.3:10 %buf_95_addr_3 = getelementptr i8 %val_buf5_14, i64 0, i64 %zext_ln82_80

]]></Node>
<StgValue><ssdm name="buf_95_addr_3"/></StgValue>
</operation>

<operation id="3624" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4389" bw="3" op_0_bw="16">
<![CDATA[
if.then.i842.3:11 %trunc_ln82_80 = trunc i16 %val_size5_4_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln82_80"/></StgValue>
</operation>

<operation id="3625" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4390" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i842.3:12 %switch_ln82 = switch i3 %trunc_ln82_80, void %arrayidx.i841846.3.case.2, i3 5, void %arrayidx.i841846.3.case.0, i3 6, void %arrayidx.i841846.3.case.1, i3 4, void %arrayidx.i841846.3.case.7, i3 0, void %arrayidx.i841846.3.case.3, i3 1, void %arrayidx.i841846.3.case.4, i3 2, void %arrayidx.i841846.3.case.5, i3 3, void %arrayidx.i841846.3.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="3626" st_id="136" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_80" val="1"/>
<literal name="trunc_ln82_80" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4392" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i841846.3.case.6:0 %store_ln82 = store i8 0, i12 %buf_94_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3627" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_80" val="1"/>
<literal name="trunc_ln82_80" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4393" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.3.case.6:1 %br_ln82 = br void %arrayidx.i841846.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3628" st_id="136" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_80" val="1"/>
<literal name="trunc_ln82_80" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4395" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i841846.3.case.5:0 %store_ln82 = store i8 0, i12 %buf_93_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3629" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_80" val="1"/>
<literal name="trunc_ln82_80" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4396" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.3.case.5:1 %br_ln82 = br void %arrayidx.i841846.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3630" st_id="136" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_80" val="1"/>
<literal name="trunc_ln82_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4398" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i841846.3.case.4:0 %store_ln82 = store i8 0, i12 %buf_92_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3631" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_80" val="1"/>
<literal name="trunc_ln82_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4399" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.3.case.4:1 %br_ln82 = br void %arrayidx.i841846.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3632" st_id="136" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_80" val="1"/>
<literal name="trunc_ln82_80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4401" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i841846.3.case.3:0 %store_ln82 = store i8 0, i12 %buf_91_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3633" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_80" val="1"/>
<literal name="trunc_ln82_80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4402" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.3.case.3:1 %br_ln82 = br void %arrayidx.i841846.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3634" st_id="136" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_80" val="1"/>
<literal name="trunc_ln82_80" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4404" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i841846.3.case.7:0 %store_ln82 = store i8 0, i12 %buf_95_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3635" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_80" val="1"/>
<literal name="trunc_ln82_80" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4405" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.3.case.7:1 %br_ln82 = br void %arrayidx.i841846.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3636" st_id="136" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_80" val="1"/>
<literal name="trunc_ln82_80" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="4407" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i841846.3.case.1:0 %store_ln82 = store i8 0, i12 %buf_89_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3637" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_80" val="1"/>
<literal name="trunc_ln82_80" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="4408" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.3.case.1:1 %br_ln82 = br void %arrayidx.i841846.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3638" st_id="136" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_80" val="1"/>
<literal name="trunc_ln82_80" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="4410" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i841846.3.case.0:0 %store_ln82 = store i8 0, i12 %buf_88_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3639" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_80" val="1"/>
<literal name="trunc_ln82_80" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="4411" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.3.case.0:1 %br_ln82 = br void %arrayidx.i841846.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3640" st_id="136" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_80" val="1"/>
<literal name="trunc_ln82_80" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="4413" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayidx.i841846.3.case.2:0 %store_ln82 = store i8 0, i12 %buf_90_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3641" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_80" val="1"/>
<literal name="trunc_ln82_80" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="4414" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.3.case.2:1 %br_ln82 = br void %arrayidx.i841846.3.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3642" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4416" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.3.exit:0 %br_ln82 = br void %if.end.i843.3

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3643" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4418" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i843.3:0 %icmp_ln81_81 = icmp_sgt  i16 %padding_size_11, i16 4

]]></Node>
<StgValue><ssdm name="icmp_ln81_81"/></StgValue>
</operation>

<operation id="3644" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4419" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i843.3:1 %br_ln81 = br i1 %icmp_ln81_81, void %if.end.i843.4, void %if.then.i842.4

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="3645" st_id="136" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4421" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.then.i842.4:0 %add_ln82_69 = add i15 %trunc_ln_loc_load, i15 4

]]></Node>
<StgValue><ssdm name="add_ln82_69"/></StgValue>
</operation>

<operation id="3646" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4422" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i842.4:1 %lshr_ln82_80 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_69, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln82_80"/></StgValue>
</operation>

<operation id="3647" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4423" bw="64" op_0_bw="12">
<![CDATA[
if.then.i842.4:2 %zext_ln82_81 = zext i12 %lshr_ln82_80

]]></Node>
<StgValue><ssdm name="zext_ln82_81"/></StgValue>
</operation>

<operation id="3648" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4424" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.4:3 %buf_88_addr_4 = getelementptr i8 %val_buf5, i64 0, i64 %zext_ln82_81

]]></Node>
<StgValue><ssdm name="buf_88_addr_4"/></StgValue>
</operation>

<operation id="3649" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4425" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.4:4 %buf_89_addr_4 = getelementptr i8 %val_buf5_8, i64 0, i64 %zext_ln82_81

]]></Node>
<StgValue><ssdm name="buf_89_addr_4"/></StgValue>
</operation>

<operation id="3650" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4426" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.4:5 %buf_90_addr_4 = getelementptr i8 %val_buf5_9, i64 0, i64 %zext_ln82_81

]]></Node>
<StgValue><ssdm name="buf_90_addr_4"/></StgValue>
</operation>

<operation id="3651" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4427" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.4:6 %buf_91_addr_4 = getelementptr i8 %val_buf5_10, i64 0, i64 %zext_ln82_81

]]></Node>
<StgValue><ssdm name="buf_91_addr_4"/></StgValue>
</operation>

<operation id="3652" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4428" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.4:7 %buf_92_addr_4 = getelementptr i8 %val_buf5_11, i64 0, i64 %zext_ln82_81

]]></Node>
<StgValue><ssdm name="buf_92_addr_4"/></StgValue>
</operation>

<operation id="3653" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4429" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.4:8 %buf_93_addr_4 = getelementptr i8 %val_buf5_12, i64 0, i64 %zext_ln82_81

]]></Node>
<StgValue><ssdm name="buf_93_addr_4"/></StgValue>
</operation>

<operation id="3654" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4430" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.4:9 %buf_94_addr_4 = getelementptr i8 %val_buf5_13, i64 0, i64 %zext_ln82_81

]]></Node>
<StgValue><ssdm name="buf_94_addr_4"/></StgValue>
</operation>

<operation id="3655" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4431" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.4:10 %buf_95_addr_4 = getelementptr i8 %val_buf5_14, i64 0, i64 %zext_ln82_81

]]></Node>
<StgValue><ssdm name="buf_95_addr_4"/></StgValue>
</operation>

<operation id="3656" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4432" bw="3" op_0_bw="16">
<![CDATA[
if.then.i842.4:11 %trunc_ln82_81 = trunc i16 %val_size5_4_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln82_81"/></StgValue>
</operation>

<operation id="3657" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4433" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i842.4:12 %switch_ln82 = switch i3 %trunc_ln82_81, void %arrayidx.i841846.4.case.3, i3 4, void %arrayidx.i841846.4.case.0, i3 5, void %arrayidx.i841846.4.case.1, i3 6, void %arrayidx.i841846.4.case.2, i3 3, void %arrayidx.i841846.4.case.7, i3 0, void %arrayidx.i841846.4.case.4, i3 1, void %arrayidx.i841846.4.case.5, i3 2, void %arrayidx.i841846.4.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="3658" st_id="137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_81" val="1"/>
<literal name="trunc_ln82_81" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4435" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i841846.4.case.6:0 %store_ln82 = store i8 0, i12 %buf_94_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3659" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_81" val="1"/>
<literal name="trunc_ln82_81" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4436" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.4.case.6:1 %br_ln82 = br void %arrayidx.i841846.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3660" st_id="137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_81" val="1"/>
<literal name="trunc_ln82_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4438" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i841846.4.case.5:0 %store_ln82 = store i8 0, i12 %buf_93_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3661" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_81" val="1"/>
<literal name="trunc_ln82_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4439" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.4.case.5:1 %br_ln82 = br void %arrayidx.i841846.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3662" st_id="137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_81" val="1"/>
<literal name="trunc_ln82_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4441" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i841846.4.case.4:0 %store_ln82 = store i8 0, i12 %buf_92_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3663" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_81" val="1"/>
<literal name="trunc_ln82_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4442" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.4.case.4:1 %br_ln82 = br void %arrayidx.i841846.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3664" st_id="137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_81" val="1"/>
<literal name="trunc_ln82_81" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4444" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i841846.4.case.7:0 %store_ln82 = store i8 0, i12 %buf_95_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3665" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_81" val="1"/>
<literal name="trunc_ln82_81" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4445" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.4.case.7:1 %br_ln82 = br void %arrayidx.i841846.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3666" st_id="137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_81" val="1"/>
<literal name="trunc_ln82_81" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="4447" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i841846.4.case.2:0 %store_ln82 = store i8 0, i12 %buf_90_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3667" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_81" val="1"/>
<literal name="trunc_ln82_81" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="4448" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.4.case.2:1 %br_ln82 = br void %arrayidx.i841846.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3668" st_id="137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_81" val="1"/>
<literal name="trunc_ln82_81" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="4450" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i841846.4.case.1:0 %store_ln82 = store i8 0, i12 %buf_89_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3669" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_81" val="1"/>
<literal name="trunc_ln82_81" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="4451" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.4.case.1:1 %br_ln82 = br void %arrayidx.i841846.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3670" st_id="137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_81" val="1"/>
<literal name="trunc_ln82_81" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4453" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i841846.4.case.0:0 %store_ln82 = store i8 0, i12 %buf_88_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3671" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_81" val="1"/>
<literal name="trunc_ln82_81" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4454" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.4.case.0:1 %br_ln82 = br void %arrayidx.i841846.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3672" st_id="137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_81" val="1"/>
<literal name="trunc_ln82_81" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="4456" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
arrayidx.i841846.4.case.3:0 %store_ln82 = store i8 0, i12 %buf_91_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3673" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_81" val="1"/>
<literal name="trunc_ln82_81" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="4457" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.4.case.3:1 %br_ln82 = br void %arrayidx.i841846.4.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3674" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4459" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.4.exit:0 %br_ln82 = br void %if.end.i843.4

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3675" st_id="137" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4461" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i843.4:0 %icmp_ln81_82 = icmp_sgt  i16 %padding_size_11, i16 5

]]></Node>
<StgValue><ssdm name="icmp_ln81_82"/></StgValue>
</operation>

<operation id="3676" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i843.4:1 %br_ln81 = br i1 %icmp_ln81_82, void %if.end.i843.5, void %if.then.i842.5

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="3677" st_id="137" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4464" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.then.i842.5:0 %add_ln82_70 = add i15 %trunc_ln_loc_load, i15 5

]]></Node>
<StgValue><ssdm name="add_ln82_70"/></StgValue>
</operation>

<operation id="3678" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4465" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i842.5:1 %lshr_ln82_81 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_70, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln82_81"/></StgValue>
</operation>

<operation id="3679" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4466" bw="64" op_0_bw="12">
<![CDATA[
if.then.i842.5:2 %zext_ln82_82 = zext i12 %lshr_ln82_81

]]></Node>
<StgValue><ssdm name="zext_ln82_82"/></StgValue>
</operation>

<operation id="3680" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4467" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.5:3 %buf_88_addr_5 = getelementptr i8 %val_buf5, i64 0, i64 %zext_ln82_82

]]></Node>
<StgValue><ssdm name="buf_88_addr_5"/></StgValue>
</operation>

<operation id="3681" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4468" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.5:4 %buf_89_addr_5 = getelementptr i8 %val_buf5_8, i64 0, i64 %zext_ln82_82

]]></Node>
<StgValue><ssdm name="buf_89_addr_5"/></StgValue>
</operation>

<operation id="3682" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4469" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.5:5 %buf_90_addr_5 = getelementptr i8 %val_buf5_9, i64 0, i64 %zext_ln82_82

]]></Node>
<StgValue><ssdm name="buf_90_addr_5"/></StgValue>
</operation>

<operation id="3683" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4470" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.5:6 %buf_91_addr_5 = getelementptr i8 %val_buf5_10, i64 0, i64 %zext_ln82_82

]]></Node>
<StgValue><ssdm name="buf_91_addr_5"/></StgValue>
</operation>

<operation id="3684" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4471" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.5:7 %buf_92_addr_5 = getelementptr i8 %val_buf5_11, i64 0, i64 %zext_ln82_82

]]></Node>
<StgValue><ssdm name="buf_92_addr_5"/></StgValue>
</operation>

<operation id="3685" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4472" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.5:8 %buf_93_addr_5 = getelementptr i8 %val_buf5_12, i64 0, i64 %zext_ln82_82

]]></Node>
<StgValue><ssdm name="buf_93_addr_5"/></StgValue>
</operation>

<operation id="3686" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4473" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.5:9 %buf_94_addr_5 = getelementptr i8 %val_buf5_13, i64 0, i64 %zext_ln82_82

]]></Node>
<StgValue><ssdm name="buf_94_addr_5"/></StgValue>
</operation>

<operation id="3687" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4474" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.5:10 %buf_95_addr_5 = getelementptr i8 %val_buf5_14, i64 0, i64 %zext_ln82_82

]]></Node>
<StgValue><ssdm name="buf_95_addr_5"/></StgValue>
</operation>

<operation id="3688" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4475" bw="3" op_0_bw="16">
<![CDATA[
if.then.i842.5:11 %trunc_ln82_82 = trunc i16 %val_size5_4_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln82_82"/></StgValue>
</operation>

<operation id="3689" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4476" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i842.5:12 %switch_ln82 = switch i3 %trunc_ln82_82, void %arrayidx.i841846.5.case.4, i3 3, void %arrayidx.i841846.5.case.0, i3 4, void %arrayidx.i841846.5.case.1, i3 5, void %arrayidx.i841846.5.case.2, i3 6, void %arrayidx.i841846.5.case.3, i3 2, void %arrayidx.i841846.5.case.7, i3 0, void %arrayidx.i841846.5.case.5, i3 1, void %arrayidx.i841846.5.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="3690" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_82" val="1"/>
<literal name="trunc_ln82_82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4478" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i841846.5.case.6:0 %store_ln82 = store i8 0, i12 %buf_94_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3691" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_82" val="1"/>
<literal name="trunc_ln82_82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4479" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.5.case.6:1 %br_ln82 = br void %arrayidx.i841846.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3692" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_82" val="1"/>
<literal name="trunc_ln82_82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4481" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i841846.5.case.5:0 %store_ln82 = store i8 0, i12 %buf_93_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3693" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_82" val="1"/>
<literal name="trunc_ln82_82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4482" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.5.case.5:1 %br_ln82 = br void %arrayidx.i841846.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3694" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_82" val="1"/>
<literal name="trunc_ln82_82" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4484" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i841846.5.case.7:0 %store_ln82 = store i8 0, i12 %buf_95_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3695" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_82" val="1"/>
<literal name="trunc_ln82_82" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4485" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.5.case.7:1 %br_ln82 = br void %arrayidx.i841846.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3696" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_82" val="1"/>
<literal name="trunc_ln82_82" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="4487" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i841846.5.case.3:0 %store_ln82 = store i8 0, i12 %buf_91_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3697" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_82" val="1"/>
<literal name="trunc_ln82_82" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="4488" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.5.case.3:1 %br_ln82 = br void %arrayidx.i841846.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3698" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_82" val="1"/>
<literal name="trunc_ln82_82" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="4490" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i841846.5.case.2:0 %store_ln82 = store i8 0, i12 %buf_90_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3699" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_82" val="1"/>
<literal name="trunc_ln82_82" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="4491" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.5.case.2:1 %br_ln82 = br void %arrayidx.i841846.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3700" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_82" val="1"/>
<literal name="trunc_ln82_82" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4493" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i841846.5.case.1:0 %store_ln82 = store i8 0, i12 %buf_89_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3701" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_82" val="1"/>
<literal name="trunc_ln82_82" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4494" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.5.case.1:1 %br_ln82 = br void %arrayidx.i841846.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3702" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_82" val="1"/>
<literal name="trunc_ln82_82" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4496" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i841846.5.case.0:0 %store_ln82 = store i8 0, i12 %buf_88_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3703" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_82" val="1"/>
<literal name="trunc_ln82_82" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4497" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.5.case.0:1 %br_ln82 = br void %arrayidx.i841846.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3704" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_82" val="1"/>
<literal name="trunc_ln82_82" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="4499" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx.i841846.5.case.4:0 %store_ln82 = store i8 0, i12 %buf_92_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3705" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_82" val="1"/>
<literal name="trunc_ln82_82" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="4500" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.5.case.4:1 %br_ln82 = br void %arrayidx.i841846.5.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3706" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4502" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.5.exit:0 %br_ln82 = br void %if.end.i843.5

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3707" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4504" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i843.5:0 %icmp_ln81_83 = icmp_sgt  i16 %padding_size_11, i16 6

]]></Node>
<StgValue><ssdm name="icmp_ln81_83"/></StgValue>
</operation>

<operation id="3708" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4505" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i843.5:1 %br_ln81 = br i1 %icmp_ln81_83, void %if.end.i843.6, void %if.then.i842.6

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="3709" st_id="138" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4507" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.then.i842.6:0 %add_ln82_71 = add i15 %trunc_ln_loc_load, i15 6

]]></Node>
<StgValue><ssdm name="add_ln82_71"/></StgValue>
</operation>

<operation id="3710" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4508" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i842.6:1 %lshr_ln82_82 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln82_71, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln82_82"/></StgValue>
</operation>

<operation id="3711" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4509" bw="64" op_0_bw="12">
<![CDATA[
if.then.i842.6:2 %zext_ln82_83 = zext i12 %lshr_ln82_82

]]></Node>
<StgValue><ssdm name="zext_ln82_83"/></StgValue>
</operation>

<operation id="3712" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4510" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.6:3 %buf_88_addr_6 = getelementptr i8 %val_buf5, i64 0, i64 %zext_ln82_83

]]></Node>
<StgValue><ssdm name="buf_88_addr_6"/></StgValue>
</operation>

<operation id="3713" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4511" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.6:4 %buf_89_addr_6 = getelementptr i8 %val_buf5_8, i64 0, i64 %zext_ln82_83

]]></Node>
<StgValue><ssdm name="buf_89_addr_6"/></StgValue>
</operation>

<operation id="3714" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4512" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.6:5 %buf_90_addr_6 = getelementptr i8 %val_buf5_9, i64 0, i64 %zext_ln82_83

]]></Node>
<StgValue><ssdm name="buf_90_addr_6"/></StgValue>
</operation>

<operation id="3715" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4513" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.6:6 %buf_91_addr_6 = getelementptr i8 %val_buf5_10, i64 0, i64 %zext_ln82_83

]]></Node>
<StgValue><ssdm name="buf_91_addr_6"/></StgValue>
</operation>

<operation id="3716" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4514" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.6:7 %buf_92_addr_6 = getelementptr i8 %val_buf5_11, i64 0, i64 %zext_ln82_83

]]></Node>
<StgValue><ssdm name="buf_92_addr_6"/></StgValue>
</operation>

<operation id="3717" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4515" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.6:8 %buf_93_addr_6 = getelementptr i8 %val_buf5_12, i64 0, i64 %zext_ln82_83

]]></Node>
<StgValue><ssdm name="buf_93_addr_6"/></StgValue>
</operation>

<operation id="3718" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4516" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.6:9 %buf_94_addr_6 = getelementptr i8 %val_buf5_13, i64 0, i64 %zext_ln82_83

]]></Node>
<StgValue><ssdm name="buf_94_addr_6"/></StgValue>
</operation>

<operation id="3719" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4517" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i842.6:10 %buf_95_addr_6 = getelementptr i8 %val_buf5_14, i64 0, i64 %zext_ln82_83

]]></Node>
<StgValue><ssdm name="buf_95_addr_6"/></StgValue>
</operation>

<operation id="3720" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4518" bw="3" op_0_bw="16">
<![CDATA[
if.then.i842.6:11 %trunc_ln82_83 = trunc i16 %val_size5_4_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln82_83"/></StgValue>
</operation>

<operation id="3721" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4519" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i842.6:12 %switch_ln82 = switch i3 %trunc_ln82_83, void %arrayidx.i841846.6.case.5, i3 2, void %arrayidx.i841846.6.case.0, i3 3, void %arrayidx.i841846.6.case.1, i3 4, void %arrayidx.i841846.6.case.2, i3 5, void %arrayidx.i841846.6.case.3, i3 6, void %arrayidx.i841846.6.case.4, i3 1, void %arrayidx.i841846.6.case.7, i3 0, void %arrayidx.i841846.6.case.6

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="3722" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82_83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4521" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i841846.6.case.6:0 %store_ln82 = store i8 0, i12 %buf_94_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3723" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82_83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4522" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.6.case.6:1 %br_ln82 = br void %arrayidx.i841846.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3724" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4524" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i841846.6.case.7:0 %store_ln82 = store i8 0, i12 %buf_95_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3725" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4525" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.6.case.7:1 %br_ln82 = br void %arrayidx.i841846.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3726" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82_83" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="4527" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i841846.6.case.4:0 %store_ln82 = store i8 0, i12 %buf_92_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3727" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82_83" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="4528" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.6.case.4:1 %br_ln82 = br void %arrayidx.i841846.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3728" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82_83" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="4530" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i841846.6.case.3:0 %store_ln82 = store i8 0, i12 %buf_91_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3729" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82_83" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="4531" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.6.case.3:1 %br_ln82 = br void %arrayidx.i841846.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3730" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82_83" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4533" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i841846.6.case.2:0 %store_ln82 = store i8 0, i12 %buf_90_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3731" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82_83" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="4534" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.6.case.2:1 %br_ln82 = br void %arrayidx.i841846.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3732" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82_83" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4536" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i841846.6.case.1:0 %store_ln82 = store i8 0, i12 %buf_89_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3733" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82_83" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4537" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.6.case.1:1 %br_ln82 = br void %arrayidx.i841846.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3734" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82_83" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4539" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i841846.6.case.0:0 %store_ln82 = store i8 0, i12 %buf_88_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3735" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82_83" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4540" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.6.case.0:1 %br_ln82 = br void %arrayidx.i841846.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3736" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82_83" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="4542" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayidx.i841846.6.case.5:0 %store_ln82 = store i8 0, i12 %buf_93_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="3737" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82_83" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="4543" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.6.case.5:1 %br_ln82 = br void %arrayidx.i841846.6.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="3738" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4545" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i841846.6.exit:0 %br_ln82 = br void %if.end.i843.6

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="3739" st_id="140" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4547" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="16" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="16" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="16" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="16" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="16" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="16" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="16" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="16" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="16" op_83_bw="8" op_84_bw="8" op_85_bw="8" op_86_bw="8" op_87_bw="8" op_88_bw="8" op_89_bw="8" op_90_bw="8" op_91_bw="16" op_92_bw="8" op_93_bw="8" op_94_bw="8" op_95_bw="8" op_96_bw="8" op_97_bw="8" op_98_bw="8" op_99_bw="8" op_100_bw="16" op_101_bw="8" op_102_bw="8" op_103_bw="8" op_104_bw="8" op_105_bw="8" op_106_bw="8" op_107_bw="8" op_108_bw="8" op_109_bw="16" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="0" op_158_bw="0" op_159_bw="0" op_160_bw="0" op_161_bw="0" op_162_bw="0" op_163_bw="0" op_164_bw="0" op_165_bw="0" op_166_bw="0" op_167_bw="0" op_168_bw="0" op_169_bw="0" op_170_bw="0" op_171_bw="0" op_172_bw="0" op_173_bw="0" op_174_bw="0" op_175_bw="0" op_176_bw="0" op_177_bw="0" op_178_bw="0" op_179_bw="0" op_180_bw="0" op_181_bw="0" op_182_bw="0" op_183_bw="0" op_184_bw="0" op_185_bw="0" op_186_bw="0" op_187_bw="0" op_188_bw="0" op_189_bw="0" op_190_bw="0" op_191_bw="0" op_192_bw="0" op_193_bw="0" op_194_bw="0" op_195_bw="0" op_196_bw="0" op_197_bw="0" op_198_bw="0" op_199_bw="0" op_200_bw="0" op_201_bw="0" op_202_bw="0" op_203_bw="0" op_204_bw="0" op_205_bw="0" op_206_bw="0" op_207_bw="0" op_208_bw="0" op_209_bw="0" op_210_bw="0" op_211_bw="0" op_212_bw="0" op_213_bw="0" op_214_bw="0" op_215_bw="0" op_216_bw="0" op_217_bw="0" op_218_bw="0" op_219_bw="0" op_220_bw="0" op_221_bw="0" op_222_bw="0" op_223_bw="0" op_224_bw="0" op_225_bw="0" op_226_bw="0" op_227_bw="0" op_228_bw="0" op_229_bw="0" op_230_bw="0" op_231_bw="0" op_232_bw="0" op_233_bw="0" op_234_bw="0" op_235_bw="0" op_236_bw="0" op_237_bw="0" op_238_bw="0" op_239_bw="0" op_240_bw="0" op_241_bw="0" op_242_bw="0" op_243_bw="0" op_244_bw="0" op_245_bw="0" op_246_bw="0" op_247_bw="0" op_248_bw="0" op_249_bw="0" op_250_bw="0" op_251_bw="0" op_252_bw="0" op_253_bw="0" op_254_bw="0" op_255_bw="0" op_256_bw="0" op_257_bw="0" op_258_bw="0" op_259_bw="0" op_260_bw="0" op_261_bw="0" op_262_bw="0" op_263_bw="0" op_264_bw="0" op_265_bw="0" op_266_bw="0" op_267_bw="0" op_268_bw="0" op_269_bw="0" op_270_bw="0" op_271_bw="0" op_272_bw="0" op_273_bw="0" op_274_bw="0" op_275_bw="0" op_276_bw="0" op_277_bw="0" op_278_bw="0" op_279_bw="0" op_280_bw="0" op_281_bw="0" op_282_bw="0" op_283_bw="0" op_284_bw="0" op_285_bw="0" op_286_bw="0" op_287_bw="0" op_288_bw="0" op_289_bw="0" op_290_bw="0" op_291_bw="0" op_292_bw="0" op_293_bw="0" op_294_bw="0" op_295_bw="0" op_296_bw="0" op_297_bw="0" op_298_bw="0" op_299_bw="0" op_300_bw="0" op_301_bw="0" op_302_bw="0" op_303_bw="0" op_304_bw="0" op_305_bw="0" op_306_bw="0" op_307_bw="0" op_308_bw="0" op_309_bw="0" op_310_bw="0" op_311_bw="0" op_312_bw="0" op_313_bw="0" op_314_bw="0" op_315_bw="0" op_316_bw="0" op_317_bw="0" op_318_bw="0" op_319_bw="0" op_320_bw="0" op_321_bw="0" op_322_bw="0" op_323_bw="0" op_324_bw="0" op_325_bw="0" op_326_bw="0" op_327_bw="0" op_328_bw="0" op_329_bw="0" op_330_bw="0" op_331_bw="0" op_332_bw="0" op_333_bw="0" op_334_bw="0" op_335_bw="0" op_336_bw="0" op_337_bw="0" op_338_bw="0" op_339_bw="0" op_340_bw="0" op_341_bw="0" op_342_bw="0" op_343_bw="0" op_344_bw="0" op_345_bw="0" op_346_bw="0" op_347_bw="0" op_348_bw="0" op_349_bw="0" op_350_bw="0" op_351_bw="0" op_352_bw="0" op_353_bw="0" op_354_bw="0" op_355_bw="0" op_356_bw="0" op_357_bw="0" op_358_bw="0" op_359_bw="0" op_360_bw="0" op_361_bw="0" op_362_bw="0" op_363_bw="0" op_364_bw="0" op_365_bw="0" op_366_bw="0" op_367_bw="0" op_368_bw="0" op_369_bw="0" op_370_bw="0" op_371_bw="0" op_372_bw="0" op_373_bw="0" op_374_bw="0" op_375_bw="0" op_376_bw="0" op_377_bw="0" op_378_bw="0" op_379_bw="0" op_380_bw="0" op_381_bw="0" op_382_bw="0" op_383_bw="0" op_384_bw="0" op_385_bw="0" op_386_bw="0" op_387_bw="0" op_388_bw="0" op_389_bw="0" op_390_bw="0" op_391_bw="0" op_392_bw="0" op_393_bw="0" op_394_bw="0" op_395_bw="0" op_396_bw="0" op_397_bw="0" op_398_bw="0" op_399_bw="0" op_400_bw="0" op_401_bw="0" op_402_bw="0" op_403_bw="0" op_404_bw="0" op_405_bw="0" op_406_bw="0" op_407_bw="0" op_408_bw="0" op_409_bw="0" op_410_bw="0" op_411_bw="0" op_412_bw="0" op_413_bw="0" op_414_bw="0" op_415_bw="0" op_416_bw="0" op_417_bw="0" op_418_bw="0" op_419_bw="0" op_420_bw="0" op_421_bw="0" op_422_bw="0" op_423_bw="0" op_424_bw="0" op_425_bw="0" op_426_bw="0" op_427_bw="0" op_428_bw="0" op_429_bw="0" op_430_bw="0" op_431_bw="0" op_432_bw="0" op_433_bw="0" op_434_bw="0" op_435_bw="0" op_436_bw="0" op_437_bw="0" op_438_bw="0" op_439_bw="0" op_440_bw="0" op_441_bw="0" op_442_bw="0" op_443_bw="0" op_444_bw="0" op_445_bw="0" op_446_bw="0" op_447_bw="0" op_448_bw="0" op_449_bw="0" op_450_bw="0" op_451_bw="0" op_452_bw="0" op_453_bw="0" op_454_bw="0" op_455_bw="0" op_456_bw="0" op_457_bw="0" op_458_bw="0" op_459_bw="0" op_460_bw="0" op_461_bw="0" op_462_bw="0" op_463_bw="0" op_464_bw="0" op_465_bw="0" op_466_bw="0" op_467_bw="0" op_468_bw="0" op_469_bw="0" op_470_bw="0" op_471_bw="0" op_472_bw="0" op_473_bw="0" op_474_bw="0" op_475_bw="0" op_476_bw="0" op_477_bw="0" op_478_bw="0" op_479_bw="0" op_480_bw="0" op_481_bw="0" op_482_bw="0" op_483_bw="0" op_484_bw="0" op_485_bw="0" op_486_bw="0" op_487_bw="0" op_488_bw="0" op_489_bw="0" op_490_bw="0" op_491_bw="0" op_492_bw="0" op_493_bw="0" op_494_bw="0" op_495_bw="0" op_496_bw="0" op_497_bw="0" op_498_bw="0" op_499_bw="0" op_500_bw="0" op_501_bw="0" op_502_bw="0" op_503_bw="0" op_504_bw="0" op_505_bw="0" op_506_bw="0" op_507_bw="0" op_508_bw="0" op_509_bw="0" op_510_bw="0" op_511_bw="0" op_512_bw="0" op_513_bw="0" op_514_bw="0" op_515_bw="0" op_516_bw="0" op_517_bw="0" op_518_bw="0" op_519_bw="0" op_520_bw="0" op_521_bw="0" op_522_bw="0" op_523_bw="0" op_524_bw="0" op_525_bw="0" op_526_bw="0" op_527_bw="0" op_528_bw="0" op_529_bw="0" op_530_bw="0" op_531_bw="0" op_532_bw="0" op_533_bw="0" op_534_bw="0" op_535_bw="0" op_536_bw="0" op_537_bw="0" op_538_bw="0" op_539_bw="0" op_540_bw="0" op_541_bw="0" op_542_bw="0" op_543_bw="0" op_544_bw="0" op_545_bw="0" op_546_bw="0" op_547_bw="0" op_548_bw="0" op_549_bw="0" op_550_bw="0" op_551_bw="0" op_552_bw="0" op_553_bw="0" op_554_bw="0" op_555_bw="0" op_556_bw="0" op_557_bw="0" op_558_bw="0" op_559_bw="0" op_560_bw="0" op_561_bw="0" op_562_bw="0" op_563_bw="0" op_564_bw="0" op_565_bw="0" op_566_bw="0" op_567_bw="0" op_568_bw="0" op_569_bw="0" op_570_bw="0" op_571_bw="0" op_572_bw="0" op_573_bw="0" op_574_bw="0" op_575_bw="0" op_576_bw="0" op_577_bw="0" op_578_bw="0" op_579_bw="0" op_580_bw="0" op_581_bw="0" op_582_bw="0" op_583_bw="0" op_584_bw="0" op_585_bw="0" op_586_bw="0" op_587_bw="0" op_588_bw="0" op_589_bw="0" op_590_bw="0" op_591_bw="0" op_592_bw="0" op_593_bw="0" op_594_bw="0" op_595_bw="0" op_596_bw="0" op_597_bw="0" op_598_bw="0" op_599_bw="0" op_600_bw="0" op_601_bw="0" op_602_bw="0" op_603_bw="0" op_604_bw="0" op_605_bw="0" op_606_bw="0" op_607_bw="0" op_608_bw="0" op_609_bw="0" op_610_bw="0" op_611_bw="0" op_612_bw="0" op_613_bw="0" op_614_bw="0" op_615_bw="0" op_616_bw="0" op_617_bw="0" op_618_bw="0" op_619_bw="0" op_620_bw="0" op_621_bw="0" op_622_bw="0" op_623_bw="0" op_624_bw="0" op_625_bw="0" op_626_bw="0" op_627_bw="0" op_628_bw="0" op_629_bw="0" op_630_bw="0" op_631_bw="0" op_632_bw="0" op_633_bw="0" op_634_bw="0" op_635_bw="0" op_636_bw="0" op_637_bw="0" op_638_bw="0" op_639_bw="0" op_640_bw="0" op_641_bw="0" op_642_bw="0" op_643_bw="0" op_644_bw="0" op_645_bw="0" op_646_bw="0" op_647_bw="0" op_648_bw="0" op_649_bw="0" op_650_bw="0" op_651_bw="0" op_652_bw="0" op_653_bw="0" op_654_bw="0" op_655_bw="0" op_656_bw="0" op_657_bw="0" op_658_bw="0" op_659_bw="0" op_660_bw="0" op_661_bw="0" op_662_bw="0" op_663_bw="0" op_664_bw="0" op_665_bw="0" op_666_bw="0" op_667_bw="0" op_668_bw="0" op_669_bw="0" op_670_bw="0" op_671_bw="0" op_672_bw="0" op_673_bw="0" op_674_bw="0" op_675_bw="0" op_676_bw="0" op_677_bw="0" op_678_bw="0" op_679_bw="0" op_680_bw="0" op_681_bw="0" op_682_bw="0" op_683_bw="0" op_684_bw="0" op_685_bw="0" op_686_bw="0" op_687_bw="0" op_688_bw="0" op_689_bw="0" op_690_bw="0" op_691_bw="0" op_692_bw="0" op_693_bw="0" op_694_bw="0" op_695_bw="0" op_696_bw="0" op_697_bw="0" op_698_bw="0" op_699_bw="0" op_700_bw="0" op_701_bw="0" op_702_bw="0" op_703_bw="0" op_704_bw="0" op_705_bw="0" op_706_bw="0" op_707_bw="0" op_708_bw="0" op_709_bw="0" op_710_bw="0" op_711_bw="0" op_712_bw="0" op_713_bw="0" op_714_bw="0" op_715_bw="0" op_716_bw="0" op_717_bw="0" op_718_bw="0" op_719_bw="0" op_720_bw="0" op_721_bw="0" op_722_bw="0" op_723_bw="0" op_724_bw="0" op_725_bw="0" op_726_bw="0" op_727_bw="0" op_728_bw="0" op_729_bw="0" op_730_bw="0" op_731_bw="0" op_732_bw="0" op_733_bw="0" op_734_bw="0" op_735_bw="0" op_736_bw="0" op_737_bw="0" op_738_bw="0" op_739_bw="0" op_740_bw="0" op_741_bw="0" op_742_bw="0" op_743_bw="0" op_744_bw="0" op_745_bw="0" op_746_bw="0" op_747_bw="0" op_748_bw="0" op_749_bw="0" op_750_bw="0" op_751_bw="0" op_752_bw="0" op_753_bw="0" op_754_bw="0" op_755_bw="0" op_756_bw="0" op_757_bw="0" op_758_bw="0" op_759_bw="0" op_760_bw="0" op_761_bw="0" op_762_bw="0" op_763_bw="0" op_764_bw="0" op_765_bw="0" op_766_bw="0" op_767_bw="0" op_768_bw="0" op_769_bw="0" op_770_bw="0" op_771_bw="0" op_772_bw="0" op_773_bw="0" op_774_bw="0" op_775_bw="0" op_776_bw="0" op_777_bw="0" op_778_bw="0" op_779_bw="0" op_780_bw="0" op_781_bw="0" op_782_bw="0" op_783_bw="0" op_784_bw="0" op_785_bw="0" op_786_bw="0" op_787_bw="0" op_788_bw="0" op_789_bw="0" op_790_bw="0" op_791_bw="0" op_792_bw="0" op_793_bw="0" op_794_bw="0" op_795_bw="0" op_796_bw="0" op_797_bw="0" op_798_bw="0" op_799_bw="0" op_800_bw="0" op_801_bw="0" op_802_bw="0" op_803_bw="0" op_804_bw="0" op_805_bw="0" op_806_bw="0" op_807_bw="0" op_808_bw="0" op_809_bw="0" op_810_bw="0" op_811_bw="0" op_812_bw="0" op_813_bw="0" op_814_bw="0" op_815_bw="0" op_816_bw="0" op_817_bw="0" op_818_bw="0" op_819_bw="0" op_820_bw="0" op_821_bw="0" op_822_bw="0" op_823_bw="0" op_824_bw="0" op_825_bw="0" op_826_bw="0" op_827_bw="0" op_828_bw="0" op_829_bw="0" op_830_bw="0" op_831_bw="0" op_832_bw="0" op_833_bw="0" op_834_bw="0" op_835_bw="0" op_836_bw="0" op_837_bw="0" op_838_bw="0" op_839_bw="0" op_840_bw="0" op_841_bw="0" op_842_bw="0" op_843_bw="0" op_844_bw="0" op_845_bw="0" op_846_bw="0" op_847_bw="0" op_848_bw="0" op_849_bw="0" op_850_bw="0" op_851_bw="0" op_852_bw="0" op_853_bw="0" op_854_bw="0" op_855_bw="0" op_856_bw="0" op_857_bw="0" op_858_bw="0" op_859_bw="0" op_860_bw="0" op_861_bw="0" op_862_bw="0" op_863_bw="0" op_864_bw="0" op_865_bw="0" op_866_bw="0" op_867_bw="0" op_868_bw="0" op_869_bw="0" op_870_bw="0" op_871_bw="0" op_872_bw="0" op_873_bw="0" op_874_bw="0" op_875_bw="0" op_876_bw="0" op_877_bw="0" op_878_bw="0" op_879_bw="0" op_880_bw="0" op_881_bw="0" op_882_bw="0" op_883_bw="0" op_884_bw="0" op_885_bw="0" op_886_bw="0" op_887_bw="0" op_888_bw="0" op_889_bw="0" op_890_bw="0" op_891_bw="0" op_892_bw="0" op_893_bw="0" op_894_bw="0" op_895_bw="0" op_896_bw="0" op_897_bw="0" op_898_bw="0" op_899_bw="0" op_900_bw="0" op_901_bw="0" op_902_bw="0" op_903_bw="0" op_904_bw="0" op_905_bw="0" op_906_bw="0" op_907_bw="0" op_908_bw="0" op_909_bw="0" op_910_bw="0" op_911_bw="0" op_912_bw="0" op_913_bw="0" op_914_bw="0" op_915_bw="0" op_916_bw="0" op_917_bw="0" op_918_bw="0" op_919_bw="0" op_920_bw="0" op_921_bw="0" op_922_bw="0" op_923_bw="0" op_924_bw="0" op_925_bw="0" op_926_bw="0" op_927_bw="0" op_928_bw="0" op_929_bw="0" op_930_bw="0" op_931_bw="0" op_932_bw="0" op_933_bw="0" op_934_bw="0" op_935_bw="0" op_936_bw="0" op_937_bw="0" op_938_bw="0" op_939_bw="0" op_940_bw="0" op_941_bw="0" op_942_bw="0" op_943_bw="0" op_944_bw="0" op_945_bw="0" op_946_bw="0" op_947_bw="0" op_948_bw="0" op_949_bw="0" op_950_bw="0" op_951_bw="0" op_952_bw="0" op_953_bw="0" op_954_bw="0" op_955_bw="0" op_956_bw="0" op_957_bw="0" op_958_bw="0" op_959_bw="0" op_960_bw="0" op_961_bw="0" op_962_bw="0" op_963_bw="0" op_964_bw="0" op_965_bw="0" op_966_bw="0" op_967_bw="0" op_968_bw="0" op_969_bw="0" op_970_bw="0" op_971_bw="0" op_972_bw="0" op_973_bw="0" op_974_bw="0" op_975_bw="0" op_976_bw="0">
<![CDATA[
if.end.i843.6:0 %call_ln206 = call void @mergeBuffer, i8 %dst, i8 %dst_buf0, i8 %dst_buf0_8, i8 %dst_buf0_9, i8 %dst_buf0_10, i8 %dst_buf0_11, i8 %dst_buf0_12, i8 %dst_buf0_13, i8 %dst_buf0_14, i16 %size0_8, i8 %val_buf0, i8 %val_buf0_8, i8 %val_buf0_9, i8 %val_buf0_10, i8 %val_buf0_11, i8 %val_buf0_12, i8 %val_buf0_13, i8 %val_buf0_14, i16 %val_size0_1, i8 %dst_buf1, i8 %dst_buf1_8, i8 %dst_buf1_9, i8 %dst_buf1_10, i8 %dst_buf1_11, i8 %dst_buf1_12, i8 %dst_buf1_13, i8 %dst_buf1_14, i16 %size1_8, i8 %val_buf1, i8 %val_buf1_8, i8 %val_buf1_9, i8 %val_buf1_10, i8 %val_buf1_11, i8 %val_buf1_12, i8 %val_buf1_13, i8 %val_buf1_14, i16 %val_size1_1, i8 %dst_buf2, i8 %dst_buf2_8, i8 %dst_buf2_9, i8 %dst_buf2_10, i8 %dst_buf2_11, i8 %dst_buf2_12, i8 %dst_buf2_13, i8 %dst_buf2_14, i16 %size2_8, i8 %val_buf2, i8 %val_buf2_8, i8 %val_buf2_9, i8 %val_buf2_10, i8 %val_buf2_11, i8 %val_buf2_12, i8 %val_buf2_13, i8 %val_buf2_14, i16 %val_size2_1, i8 %dst_buf3, i8 %dst_buf3_8, i8 %dst_buf3_9, i8 %dst_buf3_10, i8 %dst_buf3_11, i8 %dst_buf3_12, i8 %dst_buf3_13, i8 %dst_buf3_14, i16 %size3_8, i8 %val_buf3, i8 %val_buf3_8, i8 %val_buf3_9, i8 %val_buf3_10, i8 %val_buf3_11, i8 %val_buf3_12, i8 %val_buf3_13, i8 %val_buf3_14, i16 %val_size3_1, i8 %dst_buf4, i8 %dst_buf4_8, i8 %dst_buf4_9, i8 %dst_buf4_10, i8 %dst_buf4_11, i8 %dst_buf4_12, i8 %dst_buf4_13, i8 %dst_buf4_14, i16 %size4_8, i8 %val_buf4, i8 %val_buf4_8, i8 %val_buf4_9, i8 %val_buf4_10, i8 %val_buf4_11, i8 %val_buf4_12, i8 %val_buf4_13, i8 %val_buf4_14, i16 %val_size4_1, i8 %dst_buf5, i8 %dst_buf5_8, i8 %dst_buf5_9, i8 %dst_buf5_10, i8 %dst_buf5_11, i8 %dst_buf5_12, i8 %dst_buf5_13, i8 %dst_buf5_14, i16 %size5_8, i8 %val_buf5, i8 %val_buf5_8, i8 %val_buf5_9, i8 %val_buf5_10, i8 %val_buf5_11, i8 %val_buf5_12, i8 %val_buf5_13, i8 %val_buf5_14, i16 %val_size5_2

]]></Node>
<StgValue><ssdm name="call_ln206"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="3740" st_id="141" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4547" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="16" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="16" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="16" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="16" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="16" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="16" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="16" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="16" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="16" op_83_bw="8" op_84_bw="8" op_85_bw="8" op_86_bw="8" op_87_bw="8" op_88_bw="8" op_89_bw="8" op_90_bw="8" op_91_bw="16" op_92_bw="8" op_93_bw="8" op_94_bw="8" op_95_bw="8" op_96_bw="8" op_97_bw="8" op_98_bw="8" op_99_bw="8" op_100_bw="16" op_101_bw="8" op_102_bw="8" op_103_bw="8" op_104_bw="8" op_105_bw="8" op_106_bw="8" op_107_bw="8" op_108_bw="8" op_109_bw="16" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="0" op_158_bw="0" op_159_bw="0" op_160_bw="0" op_161_bw="0" op_162_bw="0" op_163_bw="0" op_164_bw="0" op_165_bw="0" op_166_bw="0" op_167_bw="0" op_168_bw="0" op_169_bw="0" op_170_bw="0" op_171_bw="0" op_172_bw="0" op_173_bw="0" op_174_bw="0" op_175_bw="0" op_176_bw="0" op_177_bw="0" op_178_bw="0" op_179_bw="0" op_180_bw="0" op_181_bw="0" op_182_bw="0" op_183_bw="0" op_184_bw="0" op_185_bw="0" op_186_bw="0" op_187_bw="0" op_188_bw="0" op_189_bw="0" op_190_bw="0" op_191_bw="0" op_192_bw="0" op_193_bw="0" op_194_bw="0" op_195_bw="0" op_196_bw="0" op_197_bw="0" op_198_bw="0" op_199_bw="0" op_200_bw="0" op_201_bw="0" op_202_bw="0" op_203_bw="0" op_204_bw="0" op_205_bw="0" op_206_bw="0" op_207_bw="0" op_208_bw="0" op_209_bw="0" op_210_bw="0" op_211_bw="0" op_212_bw="0" op_213_bw="0" op_214_bw="0" op_215_bw="0" op_216_bw="0" op_217_bw="0" op_218_bw="0" op_219_bw="0" op_220_bw="0" op_221_bw="0" op_222_bw="0" op_223_bw="0" op_224_bw="0" op_225_bw="0" op_226_bw="0" op_227_bw="0" op_228_bw="0" op_229_bw="0" op_230_bw="0" op_231_bw="0" op_232_bw="0" op_233_bw="0" op_234_bw="0" op_235_bw="0" op_236_bw="0" op_237_bw="0" op_238_bw="0" op_239_bw="0" op_240_bw="0" op_241_bw="0" op_242_bw="0" op_243_bw="0" op_244_bw="0" op_245_bw="0" op_246_bw="0" op_247_bw="0" op_248_bw="0" op_249_bw="0" op_250_bw="0" op_251_bw="0" op_252_bw="0" op_253_bw="0" op_254_bw="0" op_255_bw="0" op_256_bw="0" op_257_bw="0" op_258_bw="0" op_259_bw="0" op_260_bw="0" op_261_bw="0" op_262_bw="0" op_263_bw="0" op_264_bw="0" op_265_bw="0" op_266_bw="0" op_267_bw="0" op_268_bw="0" op_269_bw="0" op_270_bw="0" op_271_bw="0" op_272_bw="0" op_273_bw="0" op_274_bw="0" op_275_bw="0" op_276_bw="0" op_277_bw="0" op_278_bw="0" op_279_bw="0" op_280_bw="0" op_281_bw="0" op_282_bw="0" op_283_bw="0" op_284_bw="0" op_285_bw="0" op_286_bw="0" op_287_bw="0" op_288_bw="0" op_289_bw="0" op_290_bw="0" op_291_bw="0" op_292_bw="0" op_293_bw="0" op_294_bw="0" op_295_bw="0" op_296_bw="0" op_297_bw="0" op_298_bw="0" op_299_bw="0" op_300_bw="0" op_301_bw="0" op_302_bw="0" op_303_bw="0" op_304_bw="0" op_305_bw="0" op_306_bw="0" op_307_bw="0" op_308_bw="0" op_309_bw="0" op_310_bw="0" op_311_bw="0" op_312_bw="0" op_313_bw="0" op_314_bw="0" op_315_bw="0" op_316_bw="0" op_317_bw="0" op_318_bw="0" op_319_bw="0" op_320_bw="0" op_321_bw="0" op_322_bw="0" op_323_bw="0" op_324_bw="0" op_325_bw="0" op_326_bw="0" op_327_bw="0" op_328_bw="0" op_329_bw="0" op_330_bw="0" op_331_bw="0" op_332_bw="0" op_333_bw="0" op_334_bw="0" op_335_bw="0" op_336_bw="0" op_337_bw="0" op_338_bw="0" op_339_bw="0" op_340_bw="0" op_341_bw="0" op_342_bw="0" op_343_bw="0" op_344_bw="0" op_345_bw="0" op_346_bw="0" op_347_bw="0" op_348_bw="0" op_349_bw="0" op_350_bw="0" op_351_bw="0" op_352_bw="0" op_353_bw="0" op_354_bw="0" op_355_bw="0" op_356_bw="0" op_357_bw="0" op_358_bw="0" op_359_bw="0" op_360_bw="0" op_361_bw="0" op_362_bw="0" op_363_bw="0" op_364_bw="0" op_365_bw="0" op_366_bw="0" op_367_bw="0" op_368_bw="0" op_369_bw="0" op_370_bw="0" op_371_bw="0" op_372_bw="0" op_373_bw="0" op_374_bw="0" op_375_bw="0" op_376_bw="0" op_377_bw="0" op_378_bw="0" op_379_bw="0" op_380_bw="0" op_381_bw="0" op_382_bw="0" op_383_bw="0" op_384_bw="0" op_385_bw="0" op_386_bw="0" op_387_bw="0" op_388_bw="0" op_389_bw="0" op_390_bw="0" op_391_bw="0" op_392_bw="0" op_393_bw="0" op_394_bw="0" op_395_bw="0" op_396_bw="0" op_397_bw="0" op_398_bw="0" op_399_bw="0" op_400_bw="0" op_401_bw="0" op_402_bw="0" op_403_bw="0" op_404_bw="0" op_405_bw="0" op_406_bw="0" op_407_bw="0" op_408_bw="0" op_409_bw="0" op_410_bw="0" op_411_bw="0" op_412_bw="0" op_413_bw="0" op_414_bw="0" op_415_bw="0" op_416_bw="0" op_417_bw="0" op_418_bw="0" op_419_bw="0" op_420_bw="0" op_421_bw="0" op_422_bw="0" op_423_bw="0" op_424_bw="0" op_425_bw="0" op_426_bw="0" op_427_bw="0" op_428_bw="0" op_429_bw="0" op_430_bw="0" op_431_bw="0" op_432_bw="0" op_433_bw="0" op_434_bw="0" op_435_bw="0" op_436_bw="0" op_437_bw="0" op_438_bw="0" op_439_bw="0" op_440_bw="0" op_441_bw="0" op_442_bw="0" op_443_bw="0" op_444_bw="0" op_445_bw="0" op_446_bw="0" op_447_bw="0" op_448_bw="0" op_449_bw="0" op_450_bw="0" op_451_bw="0" op_452_bw="0" op_453_bw="0" op_454_bw="0" op_455_bw="0" op_456_bw="0" op_457_bw="0" op_458_bw="0" op_459_bw="0" op_460_bw="0" op_461_bw="0" op_462_bw="0" op_463_bw="0" op_464_bw="0" op_465_bw="0" op_466_bw="0" op_467_bw="0" op_468_bw="0" op_469_bw="0" op_470_bw="0" op_471_bw="0" op_472_bw="0" op_473_bw="0" op_474_bw="0" op_475_bw="0" op_476_bw="0" op_477_bw="0" op_478_bw="0" op_479_bw="0" op_480_bw="0" op_481_bw="0" op_482_bw="0" op_483_bw="0" op_484_bw="0" op_485_bw="0" op_486_bw="0" op_487_bw="0" op_488_bw="0" op_489_bw="0" op_490_bw="0" op_491_bw="0" op_492_bw="0" op_493_bw="0" op_494_bw="0" op_495_bw="0" op_496_bw="0" op_497_bw="0" op_498_bw="0" op_499_bw="0" op_500_bw="0" op_501_bw="0" op_502_bw="0" op_503_bw="0" op_504_bw="0" op_505_bw="0" op_506_bw="0" op_507_bw="0" op_508_bw="0" op_509_bw="0" op_510_bw="0" op_511_bw="0" op_512_bw="0" op_513_bw="0" op_514_bw="0" op_515_bw="0" op_516_bw="0" op_517_bw="0" op_518_bw="0" op_519_bw="0" op_520_bw="0" op_521_bw="0" op_522_bw="0" op_523_bw="0" op_524_bw="0" op_525_bw="0" op_526_bw="0" op_527_bw="0" op_528_bw="0" op_529_bw="0" op_530_bw="0" op_531_bw="0" op_532_bw="0" op_533_bw="0" op_534_bw="0" op_535_bw="0" op_536_bw="0" op_537_bw="0" op_538_bw="0" op_539_bw="0" op_540_bw="0" op_541_bw="0" op_542_bw="0" op_543_bw="0" op_544_bw="0" op_545_bw="0" op_546_bw="0" op_547_bw="0" op_548_bw="0" op_549_bw="0" op_550_bw="0" op_551_bw="0" op_552_bw="0" op_553_bw="0" op_554_bw="0" op_555_bw="0" op_556_bw="0" op_557_bw="0" op_558_bw="0" op_559_bw="0" op_560_bw="0" op_561_bw="0" op_562_bw="0" op_563_bw="0" op_564_bw="0" op_565_bw="0" op_566_bw="0" op_567_bw="0" op_568_bw="0" op_569_bw="0" op_570_bw="0" op_571_bw="0" op_572_bw="0" op_573_bw="0" op_574_bw="0" op_575_bw="0" op_576_bw="0" op_577_bw="0" op_578_bw="0" op_579_bw="0" op_580_bw="0" op_581_bw="0" op_582_bw="0" op_583_bw="0" op_584_bw="0" op_585_bw="0" op_586_bw="0" op_587_bw="0" op_588_bw="0" op_589_bw="0" op_590_bw="0" op_591_bw="0" op_592_bw="0" op_593_bw="0" op_594_bw="0" op_595_bw="0" op_596_bw="0" op_597_bw="0" op_598_bw="0" op_599_bw="0" op_600_bw="0" op_601_bw="0" op_602_bw="0" op_603_bw="0" op_604_bw="0" op_605_bw="0" op_606_bw="0" op_607_bw="0" op_608_bw="0" op_609_bw="0" op_610_bw="0" op_611_bw="0" op_612_bw="0" op_613_bw="0" op_614_bw="0" op_615_bw="0" op_616_bw="0" op_617_bw="0" op_618_bw="0" op_619_bw="0" op_620_bw="0" op_621_bw="0" op_622_bw="0" op_623_bw="0" op_624_bw="0" op_625_bw="0" op_626_bw="0" op_627_bw="0" op_628_bw="0" op_629_bw="0" op_630_bw="0" op_631_bw="0" op_632_bw="0" op_633_bw="0" op_634_bw="0" op_635_bw="0" op_636_bw="0" op_637_bw="0" op_638_bw="0" op_639_bw="0" op_640_bw="0" op_641_bw="0" op_642_bw="0" op_643_bw="0" op_644_bw="0" op_645_bw="0" op_646_bw="0" op_647_bw="0" op_648_bw="0" op_649_bw="0" op_650_bw="0" op_651_bw="0" op_652_bw="0" op_653_bw="0" op_654_bw="0" op_655_bw="0" op_656_bw="0" op_657_bw="0" op_658_bw="0" op_659_bw="0" op_660_bw="0" op_661_bw="0" op_662_bw="0" op_663_bw="0" op_664_bw="0" op_665_bw="0" op_666_bw="0" op_667_bw="0" op_668_bw="0" op_669_bw="0" op_670_bw="0" op_671_bw="0" op_672_bw="0" op_673_bw="0" op_674_bw="0" op_675_bw="0" op_676_bw="0" op_677_bw="0" op_678_bw="0" op_679_bw="0" op_680_bw="0" op_681_bw="0" op_682_bw="0" op_683_bw="0" op_684_bw="0" op_685_bw="0" op_686_bw="0" op_687_bw="0" op_688_bw="0" op_689_bw="0" op_690_bw="0" op_691_bw="0" op_692_bw="0" op_693_bw="0" op_694_bw="0" op_695_bw="0" op_696_bw="0" op_697_bw="0" op_698_bw="0" op_699_bw="0" op_700_bw="0" op_701_bw="0" op_702_bw="0" op_703_bw="0" op_704_bw="0" op_705_bw="0" op_706_bw="0" op_707_bw="0" op_708_bw="0" op_709_bw="0" op_710_bw="0" op_711_bw="0" op_712_bw="0" op_713_bw="0" op_714_bw="0" op_715_bw="0" op_716_bw="0" op_717_bw="0" op_718_bw="0" op_719_bw="0" op_720_bw="0" op_721_bw="0" op_722_bw="0" op_723_bw="0" op_724_bw="0" op_725_bw="0" op_726_bw="0" op_727_bw="0" op_728_bw="0" op_729_bw="0" op_730_bw="0" op_731_bw="0" op_732_bw="0" op_733_bw="0" op_734_bw="0" op_735_bw="0" op_736_bw="0" op_737_bw="0" op_738_bw="0" op_739_bw="0" op_740_bw="0" op_741_bw="0" op_742_bw="0" op_743_bw="0" op_744_bw="0" op_745_bw="0" op_746_bw="0" op_747_bw="0" op_748_bw="0" op_749_bw="0" op_750_bw="0" op_751_bw="0" op_752_bw="0" op_753_bw="0" op_754_bw="0" op_755_bw="0" op_756_bw="0" op_757_bw="0" op_758_bw="0" op_759_bw="0" op_760_bw="0" op_761_bw="0" op_762_bw="0" op_763_bw="0" op_764_bw="0" op_765_bw="0" op_766_bw="0" op_767_bw="0" op_768_bw="0" op_769_bw="0" op_770_bw="0" op_771_bw="0" op_772_bw="0" op_773_bw="0" op_774_bw="0" op_775_bw="0" op_776_bw="0" op_777_bw="0" op_778_bw="0" op_779_bw="0" op_780_bw="0" op_781_bw="0" op_782_bw="0" op_783_bw="0" op_784_bw="0" op_785_bw="0" op_786_bw="0" op_787_bw="0" op_788_bw="0" op_789_bw="0" op_790_bw="0" op_791_bw="0" op_792_bw="0" op_793_bw="0" op_794_bw="0" op_795_bw="0" op_796_bw="0" op_797_bw="0" op_798_bw="0" op_799_bw="0" op_800_bw="0" op_801_bw="0" op_802_bw="0" op_803_bw="0" op_804_bw="0" op_805_bw="0" op_806_bw="0" op_807_bw="0" op_808_bw="0" op_809_bw="0" op_810_bw="0" op_811_bw="0" op_812_bw="0" op_813_bw="0" op_814_bw="0" op_815_bw="0" op_816_bw="0" op_817_bw="0" op_818_bw="0" op_819_bw="0" op_820_bw="0" op_821_bw="0" op_822_bw="0" op_823_bw="0" op_824_bw="0" op_825_bw="0" op_826_bw="0" op_827_bw="0" op_828_bw="0" op_829_bw="0" op_830_bw="0" op_831_bw="0" op_832_bw="0" op_833_bw="0" op_834_bw="0" op_835_bw="0" op_836_bw="0" op_837_bw="0" op_838_bw="0" op_839_bw="0" op_840_bw="0" op_841_bw="0" op_842_bw="0" op_843_bw="0" op_844_bw="0" op_845_bw="0" op_846_bw="0" op_847_bw="0" op_848_bw="0" op_849_bw="0" op_850_bw="0" op_851_bw="0" op_852_bw="0" op_853_bw="0" op_854_bw="0" op_855_bw="0" op_856_bw="0" op_857_bw="0" op_858_bw="0" op_859_bw="0" op_860_bw="0" op_861_bw="0" op_862_bw="0" op_863_bw="0" op_864_bw="0" op_865_bw="0" op_866_bw="0" op_867_bw="0" op_868_bw="0" op_869_bw="0" op_870_bw="0" op_871_bw="0" op_872_bw="0" op_873_bw="0" op_874_bw="0" op_875_bw="0" op_876_bw="0" op_877_bw="0" op_878_bw="0" op_879_bw="0" op_880_bw="0" op_881_bw="0" op_882_bw="0" op_883_bw="0" op_884_bw="0" op_885_bw="0" op_886_bw="0" op_887_bw="0" op_888_bw="0" op_889_bw="0" op_890_bw="0" op_891_bw="0" op_892_bw="0" op_893_bw="0" op_894_bw="0" op_895_bw="0" op_896_bw="0" op_897_bw="0" op_898_bw="0" op_899_bw="0" op_900_bw="0" op_901_bw="0" op_902_bw="0" op_903_bw="0" op_904_bw="0" op_905_bw="0" op_906_bw="0" op_907_bw="0" op_908_bw="0" op_909_bw="0" op_910_bw="0" op_911_bw="0" op_912_bw="0" op_913_bw="0" op_914_bw="0" op_915_bw="0" op_916_bw="0" op_917_bw="0" op_918_bw="0" op_919_bw="0" op_920_bw="0" op_921_bw="0" op_922_bw="0" op_923_bw="0" op_924_bw="0" op_925_bw="0" op_926_bw="0" op_927_bw="0" op_928_bw="0" op_929_bw="0" op_930_bw="0" op_931_bw="0" op_932_bw="0" op_933_bw="0" op_934_bw="0" op_935_bw="0" op_936_bw="0" op_937_bw="0" op_938_bw="0" op_939_bw="0" op_940_bw="0" op_941_bw="0" op_942_bw="0" op_943_bw="0" op_944_bw="0" op_945_bw="0" op_946_bw="0" op_947_bw="0" op_948_bw="0" op_949_bw="0" op_950_bw="0" op_951_bw="0" op_952_bw="0" op_953_bw="0" op_954_bw="0" op_955_bw="0" op_956_bw="0" op_957_bw="0" op_958_bw="0" op_959_bw="0" op_960_bw="0" op_961_bw="0" op_962_bw="0" op_963_bw="0" op_964_bw="0" op_965_bw="0" op_966_bw="0" op_967_bw="0" op_968_bw="0" op_969_bw="0" op_970_bw="0" op_971_bw="0" op_972_bw="0" op_973_bw="0" op_974_bw="0" op_975_bw="0" op_976_bw="0">
<![CDATA[
if.end.i843.6:0 %call_ln206 = call void @mergeBuffer, i8 %dst, i8 %dst_buf0, i8 %dst_buf0_8, i8 %dst_buf0_9, i8 %dst_buf0_10, i8 %dst_buf0_11, i8 %dst_buf0_12, i8 %dst_buf0_13, i8 %dst_buf0_14, i16 %size0_8, i8 %val_buf0, i8 %val_buf0_8, i8 %val_buf0_9, i8 %val_buf0_10, i8 %val_buf0_11, i8 %val_buf0_12, i8 %val_buf0_13, i8 %val_buf0_14, i16 %val_size0_1, i8 %dst_buf1, i8 %dst_buf1_8, i8 %dst_buf1_9, i8 %dst_buf1_10, i8 %dst_buf1_11, i8 %dst_buf1_12, i8 %dst_buf1_13, i8 %dst_buf1_14, i16 %size1_8, i8 %val_buf1, i8 %val_buf1_8, i8 %val_buf1_9, i8 %val_buf1_10, i8 %val_buf1_11, i8 %val_buf1_12, i8 %val_buf1_13, i8 %val_buf1_14, i16 %val_size1_1, i8 %dst_buf2, i8 %dst_buf2_8, i8 %dst_buf2_9, i8 %dst_buf2_10, i8 %dst_buf2_11, i8 %dst_buf2_12, i8 %dst_buf2_13, i8 %dst_buf2_14, i16 %size2_8, i8 %val_buf2, i8 %val_buf2_8, i8 %val_buf2_9, i8 %val_buf2_10, i8 %val_buf2_11, i8 %val_buf2_12, i8 %val_buf2_13, i8 %val_buf2_14, i16 %val_size2_1, i8 %dst_buf3, i8 %dst_buf3_8, i8 %dst_buf3_9, i8 %dst_buf3_10, i8 %dst_buf3_11, i8 %dst_buf3_12, i8 %dst_buf3_13, i8 %dst_buf3_14, i16 %size3_8, i8 %val_buf3, i8 %val_buf3_8, i8 %val_buf3_9, i8 %val_buf3_10, i8 %val_buf3_11, i8 %val_buf3_12, i8 %val_buf3_13, i8 %val_buf3_14, i16 %val_size3_1, i8 %dst_buf4, i8 %dst_buf4_8, i8 %dst_buf4_9, i8 %dst_buf4_10, i8 %dst_buf4_11, i8 %dst_buf4_12, i8 %dst_buf4_13, i8 %dst_buf4_14, i16 %size4_8, i8 %val_buf4, i8 %val_buf4_8, i8 %val_buf4_9, i8 %val_buf4_10, i8 %val_buf4_11, i8 %val_buf4_12, i8 %val_buf4_13, i8 %val_buf4_14, i16 %val_size4_1, i8 %dst_buf5, i8 %dst_buf5_8, i8 %dst_buf5_9, i8 %dst_buf5_10, i8 %dst_buf5_11, i8 %dst_buf5_12, i8 %dst_buf5_13, i8 %dst_buf5_14, i16 %size5_8, i8 %val_buf5, i8 %val_buf5_8, i8 %val_buf5_9, i8 %val_buf5_10, i8 %val_buf5_11, i8 %val_buf5_12, i8 %val_buf5_13, i8 %val_buf5_14, i16 %val_size5_2

]]></Node>
<StgValue><ssdm name="call_ln206"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="3741" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4548" bw="0">
<![CDATA[
if.end.i843.6:1 %ret_ln215 = ret

]]></Node>
<StgValue><ssdm name="ret_ln215"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
