
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001721                       # Number of seconds simulated
sim_ticks                                  1720810500                       # Number of ticks simulated
final_tick                                 1720810500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 312916                       # Simulator instruction rate (inst/s)
host_op_rate                                   581108                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               75291132                       # Simulator tick rate (ticks/s)
host_mem_usage                                 611468                       # Number of bytes of host memory used
host_seconds                                    22.86                       # Real time elapsed on the host
sim_insts                                     7151826                       # Number of instructions simulated
sim_ops                                      13281471                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1720810500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           61312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          104448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             165760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        61312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         61312                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              958                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             1632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2590                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           35629722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           60696980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              96326702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      35629722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         35629722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          35629722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          60696980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             96326702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2591                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2591                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 165824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  165824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                86                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1720781000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2591                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          506                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    323.541502                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   187.287192                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   339.450988                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          188     37.15%     37.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          118     23.32%     60.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           41      8.10%     68.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           29      5.73%     74.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           28      5.53%     79.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           13      2.57%     82.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           19      3.75%     86.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      0.79%     86.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           66     13.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          506                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     38025250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                86606500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   12955000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14675.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33425.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        96.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     96.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2075                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     664137.78                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1677900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   880440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 9788940                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         18439200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             19777290                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               573600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        74058390                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         6754560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        360131880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              492082200                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            285.959552                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1675640500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       677500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       7812000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   1495948000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     17590250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      36340250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    162442500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2006340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1039830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 8710800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         15980640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             17437440                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               903360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        60948390                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         8124000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        367201380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              482352180                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            280.305228                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           1680218000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       900000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       6772000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1525403500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     21154500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      32920500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    133660000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1720810500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1089562                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1089562                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              7507                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1068730                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    3144                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                694                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1068730                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            1029760                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            38970                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3748                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1720810500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                       91879                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       22954                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1589                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           318                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1720810500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1720810500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       49256                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           186                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    29                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1720810500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          3441622                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              78024                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        7423476                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1089562                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1032904                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       3282064                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   15506                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   52                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           469                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           18                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     49161                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2386                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            3368403                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.090332                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.218094                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   930299     27.62%     27.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   191294      5.68%     33.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   132212      3.93%     37.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   135731      4.03%     41.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   205991      6.12%     47.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   631097     18.74%     66.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    65734      1.95%     68.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    67238      2.00%     70.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1008807     29.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3368403                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.316584                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.156970                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   561675                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1072585                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    713069                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1013321                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   7753                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               13703463                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   7753                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   819295                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  146419                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2171                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1467118                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                925647                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               13667639                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  5757                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 642398                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  27929                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   7928                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            20834441                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              38749728                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         20026707                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps              20357752                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   476689                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                127                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             94                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2801143                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               113078                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               32371                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             12396                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4804                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   13605858                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 156                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  13494437                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2327                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          324542                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       493604                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            125                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       3368403                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         4.006182                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.790158                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              236751      7.03%      7.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               82587      2.45%      9.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              458302     13.61%     23.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              333836      9.91%     33.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              585435     17.38%     50.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              893192     26.52%     76.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              766467     22.75%     99.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                7428      0.22%     99.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                4405      0.13%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3368403                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  381081     99.77%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    737      0.19%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   145      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               909      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              13370609     99.08%     99.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   83      0.00%     99.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1411      0.01%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                97195      0.72%     99.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               24230      0.18%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               13494437                       # Type of FU issued
system.cpu.iq.rate                           3.920953                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      381963                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.028305                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           30741567                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          13930797                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     13464054                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               13875491                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             9774                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        61844                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           83                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          260                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        16513                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            54                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   7753                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  107157                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  6715                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            13606014                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               180                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                113078                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                32371                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                105                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    593                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  5763                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            260                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2434                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7516                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 9950                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              13476877                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 91859                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             17560                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       114810                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1045196                       # Number of branches executed
system.cpu.iew.exec_stores                      22951                       # Number of stores executed
system.cpu.iew.exec_rate                     3.915850                       # Inst execution rate
system.cpu.iew.wb_sent                       13469287                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      13464054                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  11870196                       # num instructions producing a value
system.cpu.iew.wb_consumers                  22710080                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.912125                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.522684                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          324612                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              31                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              7561                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      3320724                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.999571                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.763135                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       238934      7.20%      7.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        24542      0.74%      7.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1012212     30.48%     38.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1016499     30.61%     69.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         6064      0.18%     69.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         4474      0.13%     69.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2542      0.08%     69.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         2526      0.08%     69.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1012931     30.50%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3320724                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              7151826                       # Number of instructions committed
system.cpu.commit.committedOps               13281471                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          67092                       # Number of memory references committed
system.cpu.commit.loads                         51234                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1032703                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  13280489                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 1167                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          743      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         13212352     99.48%     99.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              40      0.00%     99.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1244      0.01%     99.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     99.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     99.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     99.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     99.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     99.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     99.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     99.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     99.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     99.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     99.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     99.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     99.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     99.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     99.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     99.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     99.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     99.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     99.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     99.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     99.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     99.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     99.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     99.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     99.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     99.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     99.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     99.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     99.49% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           51234      0.39%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          15858      0.12%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          13281471                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1012931                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     15913876                       # The number of ROB reads
system.cpu.rob.rob_writes                    27260271                       # The number of ROB writes
system.cpu.timesIdled                             610                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           73219                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     7151826                       # Number of Instructions Simulated
system.cpu.committedOps                      13281471                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.481223                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.481223                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.078039                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.078039                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 19667252                       # number of integer regfile reads
system.cpu.int_regfile_writes                12401146                       # number of integer regfile writes
system.cpu.cc_regfile_reads                  16238014                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8176131                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2222125                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      4                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1720810500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               795                       # number of replacements
system.cpu.dcache.tags.tagsinuse           786.159591                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               85693                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1819                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             47.109951                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   786.159591                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.767734                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.767734                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          640                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          303                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            194631                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           194631                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1720810500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        69977                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           69977                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        15716                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          15716                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data         85693                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            85693                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        85693                       # number of overall hits
system.cpu.dcache.overall_hits::total           85693                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        10570                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         10570                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          143                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          143                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        10713                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          10713                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        10713                       # number of overall misses
system.cpu.dcache.overall_misses::total         10713                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    715781500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    715781500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     10813500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     10813500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    726595000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    726595000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    726595000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    726595000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        80547                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        80547                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        15859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        15859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        96406                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        96406                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        96406                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        96406                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.131228                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.131228                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.009017                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009017                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.111124                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.111124                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.111124                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.111124                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 67718.211921                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67718.211921                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 75618.881119                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75618.881119                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 67823.672174                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67823.672174                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 67823.672174                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67823.672174                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          715                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          182                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           65                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    30.333333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          264                       # number of writebacks
system.cpu.dcache.writebacks::total               264                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         8883                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         8883                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         8893                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         8893                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         8893                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         8893                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1687                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1687                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          133                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1820                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1820                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1820                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1820                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    134033000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    134033000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      9956500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9956500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    143989500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    143989500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    143989500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    143989500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.020944                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020944                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008386                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008386                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.018878                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018878                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.018878                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018878                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 79450.503853                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79450.503853                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 74860.902256                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74860.902256                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 79115.109890                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79115.109890                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 79115.109890                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79115.109890                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1720810500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1720810500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1720810500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               510                       # number of replacements
system.cpu.icache.tags.tagsinuse           452.162713                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               47708                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1005                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             47.470647                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   452.162713                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.883130                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.883130                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          152                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          225                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             99327                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            99327                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1720810500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst        47708                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           47708                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         47708                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            47708                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        47708                       # number of overall hits
system.cpu.icache.overall_hits::total           47708                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1453                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1453                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1453                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1453                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1453                       # number of overall misses
system.cpu.icache.overall_misses::total          1453                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    110072000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    110072000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    110072000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    110072000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    110072000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    110072000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        49161                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        49161                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        49161                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        49161                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        49161                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        49161                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.029556                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.029556                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.029556                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.029556                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.029556                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.029556                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 75754.989677                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75754.989677                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 75754.989677                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75754.989677                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 75754.989677                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75754.989677                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          323                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.142857                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          510                       # number of writebacks
system.cpu.icache.writebacks::total               510                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          447                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          447                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          447                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          447                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          447                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          447                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1006                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1006                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1006                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1006                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1006                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1006                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     81642500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     81642500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     81642500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     81642500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     81642500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     81642500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.020463                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.020463                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.020463                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.020463                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.020463                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.020463                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 81155.566600                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81155.566600                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 81155.566600                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81155.566600                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 81155.566600                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81155.566600                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1720810500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1720810500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   1720810500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  1609.538989                       # Cycle average of tags in use
system.l2.tags.total_refs                        1529                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2590                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.590347                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        663.963794                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        945.575195                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.020263                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.028857                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.049119                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2590                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          160                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          799                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1631                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.079041                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     35550                       # Number of tag accesses
system.l2.tags.data_accesses                    35550                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   1720810500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks          264                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              264                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          507                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              507                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    17                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              48                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 48                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data            170                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               170                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    48                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   187                       # number of demand (read+write) hits
system.l2.demand_hits::total                      235                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   48                       # number of overall hits
system.l2.overall_hits::cpu.data                  187                       # number of overall hits
system.l2.overall_hits::total                     235                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              116                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 116                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           958                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              958                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         1517                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1517                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 958                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1633                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2591                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                958                       # number of overall misses
system.l2.overall_misses::cpu.data               1633                       # number of overall misses
system.l2.overall_misses::total                  2591                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data      9576500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       9576500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     79686500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     79686500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    129694000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    129694000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      79686500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     139270500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        218957000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     79686500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    139270500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       218957000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          264                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          264                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          507                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          507                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            133                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               133                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1006                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1006                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         1687                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1687                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1006                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              1820                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2826                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1006                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             1820                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2826                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.872180                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.872180                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.952286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.952286                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.899229                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.899229                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.952286                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.897253                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.916844                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.952286                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.897253                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.916844                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 82556.034483                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82556.034483                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 83180.062630                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83180.062630                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 85493.737640                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85493.737640                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 83180.062630                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 85285.058175                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84506.754149                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 83180.062630                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 85285.058175                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84506.754149                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::cpu.data          116                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            116                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          958                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          958                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         1517                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1517                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            958                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1633                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2591                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           958                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1633                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2591                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data      8416500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      8416500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     70106500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     70106500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    114534000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    114534000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     70106500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    122950500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    193057000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     70106500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    122950500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    193057000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.872180                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.872180                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.952286                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.952286                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.899229                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.899229                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.952286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.897253                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.916844                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.952286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.897253                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.916844                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 72556.034483                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72556.034483                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 73180.062630                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73180.062630                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 75500.329598                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75500.329598                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 73180.062630                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 75291.181874                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74510.613663                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 73180.062630                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 75291.181874                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74510.613663                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          2591                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1720810500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2474                       # Transaction distribution
system.membus.trans_dist::ReadExReq               116                       # Transaction distribution
system.membus.trans_dist::ReadExResp              116                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2475                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5181                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         5181                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5181                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       165760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       165760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  165760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2591                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2591    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2591                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3235000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13720250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         4131                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         1310                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   1720810500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2691                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          264                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          510                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             531                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              133                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             133                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1006                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1687                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2521                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         4434                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  6955                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        96960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       133312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 230272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2826                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005662                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.075044                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2810     99.43%     99.43% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     16      0.57%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2826                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            2839500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1507500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2728500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
