TimeQuest Timing Analyzer report for top
Sat Mar  2 20:49:29 2019
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Clocks
  4. Slow Model Fmax Summary
  5. Slow Model Setup Summary
  6. Slow Model Hold Summary
  7. Slow Model Recovery Summary
  8. Slow Model Removal Summary
  9. Slow Model Minimum Pulse Width Summary
 10. Slow Model Setup: 'u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'
 11. Slow Model Hold: 'u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'
 12. Slow Model Recovery: 'u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'
 13. Slow Model Removal: 'u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'
 14. Slow Model Minimum Pulse Width: 'u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'
 15. Slow Model Minimum Pulse Width: 'CLOCK_50'
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'
 24. Fast Model Hold: 'u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'
 25. Fast Model Recovery: 'u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'
 26. Fast Model Removal: 'u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'
 27. Fast Model Minimum Pulse Width: 'u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'
 28. Fast Model Minimum Pulse Width: 'CLOCK_50'
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Multicorner Timing Analysis Summary
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Setup Transfers
 35. Hold Transfers
 36. Recovery Transfers
 37. Removal Transfers
 38. Report TCCS
 39. Report RSKM
 40. Unconstrained Paths
 41. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; top                                                               ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; Clock Name                                          ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                ; Targets                                                 ;
+-----------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; CLOCK_50                                            ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CLOCK_50 }                                            ;
; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Generated ; 20.000 ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; CLOCK_50 ; u0|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ; { u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] } ;
+-----------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                   ;
+------------+-----------------+-----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note ;
+------------+-----------------+-----------------------------------------------------+------+
; 151.49 MHz ; 151.49 MHz      ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;      ;
+------------+-----------------+-----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                     ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 13.399 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow Model Hold Summary                                                     ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.445 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                  ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 15.962 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow Model Removal Summary                                                  ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 1.429 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                       ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 8.889  ; 0.000         ;
; CLOCK_50                                            ; 10.000 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                               ; To Node                                                                                      ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 13.399 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]        ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.181     ; 6.331      ;
; 13.524 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                    ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.184     ; 6.203      ;
; 13.524 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                    ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.184     ; 6.203      ;
; 13.524 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                    ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]        ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.184     ; 6.203      ;
; 13.528 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                    ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]        ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.186     ; 6.197      ;
; 13.546 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                    ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.193     ; 6.172      ;
; 13.742 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.179     ; 5.990      ;
; 13.742 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.179     ; 5.990      ;
; 13.742 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]        ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.179     ; 5.990      ;
; 14.117 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                    ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.199     ; 5.595      ;
; 14.138 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.179     ; 5.594      ;
; 14.138 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.179     ; 5.594      ;
; 14.138 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]        ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.179     ; 5.594      ;
; 14.142 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]        ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.181     ; 5.588      ;
; 14.160 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.188     ; 5.563      ;
; 14.179 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]        ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.182     ; 5.550      ;
; 14.185 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.179     ; 5.547      ;
; 14.185 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.179     ; 5.547      ;
; 14.185 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]        ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.179     ; 5.547      ;
; 14.189 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]        ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.181     ; 5.541      ;
; 14.207 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.188     ; 5.516      ;
; 14.252 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                    ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.055     ; 5.602      ;
; 14.296 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.181     ; 5.434      ;
; 14.296 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.181     ; 5.434      ;
; 14.296 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]        ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.181     ; 5.434      ;
; 14.300 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]        ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.183     ; 5.428      ;
; 14.318 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.190     ; 5.403      ;
; 14.522 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.180     ; 5.209      ;
; 14.522 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.180     ; 5.209      ;
; 14.522 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]        ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.180     ; 5.209      ;
; 14.543 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.179     ; 5.189      ;
; 14.543 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.179     ; 5.189      ;
; 14.543 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]        ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.179     ; 5.189      ;
; 14.547 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]        ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.181     ; 5.183      ;
; 14.565 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.188     ; 5.158      ;
; 14.716 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]          ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.048     ; 5.145      ;
; 14.731 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.194     ; 4.986      ;
; 14.778 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.194     ; 4.939      ;
; 14.866 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.050     ; 4.993      ;
; 14.869 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]          ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.036     ; 5.004      ;
; 14.889 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.196     ; 4.826      ;
; 14.902 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.179     ; 4.830      ;
; 14.902 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.179     ; 4.830      ;
; 14.902 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]        ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.179     ; 4.830      ;
; 14.906 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]        ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.181     ; 4.824      ;
; 14.913 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.050     ; 4.946      ;
; 14.924 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.188     ; 4.799      ;
; 14.956 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                    ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.043     ; 4.910      ;
; 14.963 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                    ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.041     ; 4.905      ;
; 15.024 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.052     ; 4.833      ;
; 15.031 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.188     ; 4.692      ;
; 15.059 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]        ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.181     ; 4.671      ;
; 15.136 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.194     ; 4.581      ;
; 15.178 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]          ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.035     ; 4.696      ;
; 15.218 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                                        ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]          ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.036     ; 4.655      ;
; 15.219 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]          ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.047     ; 4.643      ;
; 15.248 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]          ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.045     ; 4.616      ;
; 15.259 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]        ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.181     ; 4.471      ;
; 15.271 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.050     ; 4.588      ;
; 15.335 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]          ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.045     ; 4.529      ;
; 15.348 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]          ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.035     ; 4.526      ;
; 15.371 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]          ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.048     ; 4.490      ;
; 15.382 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                    ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]          ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.040     ; 4.487      ;
; 15.402 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.179     ; 4.330      ;
; 15.402 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.179     ; 4.330      ;
; 15.402 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]        ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.179     ; 4.330      ;
; 15.419 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                                           ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.004     ; 4.615      ;
; 15.442 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]          ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.047     ; 4.420      ;
; 15.459 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                                     ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]          ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.037     ; 4.413      ;
; 15.462 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.189     ; 4.260      ;
; 15.473 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.050     ; 4.386      ;
; 15.477 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.051     ; 4.381      ;
; 15.493 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.188     ; 4.230      ;
; 15.495 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.194     ; 4.222      ;
; 15.511 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]          ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.047     ; 4.351      ;
; 15.523 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                    ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.048     ; 4.338      ;
; 15.523 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                    ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.048     ; 4.338      ;
; 15.523 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                    ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.048     ; 4.338      ;
; 15.535 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]          ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.035     ; 4.339      ;
; 15.537 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]          ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.047     ; 4.325      ;
; 15.544 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                              ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]          ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.050     ; 4.315      ;
; 15.570 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.038     ; 4.301      ;
; 15.577 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.036     ; 4.296      ;
; 15.598 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.194     ; 4.119      ;
; 15.602 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.179     ; 4.130      ;
; 15.602 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.179     ; 4.130      ;
; 15.602 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]        ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.179     ; 4.130      ;
; 15.617 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.038     ; 4.254      ;
; 15.624 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.036     ; 4.249      ;
; 15.627 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]          ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.045     ; 4.237      ;
; 15.627 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]                                                                                                           ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.003     ; 4.408      ;
; 15.630 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.050     ; 4.229      ;
; 15.662 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                                           ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.001       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.004     ; 4.372      ;
; 15.667 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]          ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.037     ; 4.205      ;
; 15.669 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                     ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]          ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.047     ; 4.193      ;
; 15.720 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                                        ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]          ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.048     ; 4.141      ;
; 15.725 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001 ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.000      ; 4.313      ;
; 15.726 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.050     ; 4.133      ;
; 15.728 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]         ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.040     ; 4.141      ;
; 15.731 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]          ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.047     ; 4.131      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                               ; To Node                                                                                                                                                                                                 ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.445 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                    ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                    ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                    ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                    ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                             ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                             ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                          ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                          ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                              ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                              ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                     ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                     ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                     ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                                     ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.611 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                            ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.897      ;
; 0.616 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.902      ;
; 0.638 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                                        ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.924      ;
; 0.669 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.955      ;
; 0.669 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.955      ;
; 0.685 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.971      ;
; 0.685 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.971      ;
; 0.686 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.972      ;
; 0.686 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.972      ;
; 0.687 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                    ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                              ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.973      ;
; 0.688 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.974      ;
; 0.691 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.977      ;
; 0.693 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.979      ;
; 0.693 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.979      ;
; 0.759 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.045      ;
; 0.785 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.071      ;
; 0.785 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.071      ;
; 0.800 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.086      ;
; 0.841 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                                             ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.126      ;
; 0.882 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.167      ;
; 0.890 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.176      ;
; 0.914 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.200      ;
; 0.914 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.200      ;
; 0.920 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.207      ;
; 0.956 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.242      ;
; 0.956 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.242      ;
; 0.959 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                          ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                              ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.245      ;
; 0.960 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.246      ;
; 0.968 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                                           ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.254      ;
; 0.981 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.267      ;
; 0.996 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.282      ;
; 0.999 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                            ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.286      ;
; 1.006 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.292      ;
; 1.012 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.298      ;
; 1.014 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                                           ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.300      ;
; 1.019 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.305      ;
; 1.022 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                    ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.308      ;
; 1.033 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.319      ;
; 1.036 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                    ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                          ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.322      ;
; 1.047 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.333      ;
; 1.047 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.333      ;
; 1.147 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.434      ;
; 1.159 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.445      ;
; 1.163 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                                             ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.450      ;
; 1.174 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.461      ;
; 1.176 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.461      ;
; 1.213 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                                             ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.500      ;
; 1.215 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.002      ; 1.503      ;
; 1.232 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.519      ;
; 1.232 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.519      ;
; 1.233 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.520      ;
; 1.234 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.521      ;
; 1.242 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                              ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.003     ; 1.525      ;
; 1.249 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                                        ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.536      ;
; 1.257 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.543      ;
; 1.261 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.547      ;
; 1.268 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.555      ;
; 1.270 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.557      ;
; 1.284 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                              ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.005     ; 1.565      ;
; 1.302 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.588      ;
; 1.323 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                                             ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.609      ;
; 1.330 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.615      ;
; 1.330 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.617      ;
; 1.350 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.636      ;
; 1.368 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.002     ; 1.652      ;
; 1.387 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                    ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                                             ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.004     ; 1.669      ;
; 1.388 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                    ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.004     ; 1.670      ;
; 1.401 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.688      ;
; 1.402 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                                                                                                           ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.688      ;
; 1.418 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.004      ; 1.708      ;
; 1.423 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.708      ;
; 1.429 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.714      ;
; 1.430 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.715      ;
; 1.434 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.721      ;
; 1.445 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                                                                           ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.731      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                                                                                                 ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 15.962 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.041     ; 3.906      ;
; 15.988 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.184     ; 3.739      ;
; 15.988 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.184     ; 3.739      ;
; 15.988 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.184     ; 3.739      ;
; 15.992 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.186     ; 3.733      ;
; 16.010 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.193     ; 3.708      ;
; 16.195 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.055     ; 3.659      ;
; 16.246 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.052     ; 3.611      ;
; 16.246 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.052     ; 3.611      ;
; 16.258 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.050     ; 3.601      ;
; 16.351 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.199     ; 3.361      ;
; 16.518 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.043     ; 3.348      ;
; 16.536 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.048     ; 3.325      ;
; 16.536 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.048     ; 3.325      ;
; 16.729 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.040     ; 3.140      ;
; 17.074 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.048     ; 2.787      ;
; 17.691 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.005     ; 2.342      ;
; 17.691 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.005     ; 2.342      ;
; 17.691 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.005     ; 2.342      ;
; 17.691 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.005     ; 2.342      ;
; 17.691 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.005     ; 2.342      ;
; 17.694 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.005     ; 2.339      ;
; 17.694 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.005     ; 2.339      ;
; 17.694 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.005     ; 2.339      ;
; 17.694 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.005     ; 2.339      ;
; 17.694 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.005     ; 2.339      ;
; 17.976 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.004     ; 2.058      ;
; 17.976 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                                             ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.004     ; 2.058      ;
; 17.976 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                                        ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.004     ; 2.058      ;
; 17.976 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.004     ; 2.058      ;
; 17.976 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                                             ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.004     ; 2.058      ;
; 18.018 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.003     ; 2.017      ;
; 18.018 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                             ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.003     ; 2.017      ;
; 18.018 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.003     ; 2.017      ;
; 18.025 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.004     ; 2.009      ;
; 18.025 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.004     ; 2.009      ;
; 18.025 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.004     ; 2.009      ;
; 18.025 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.004     ; 2.009      ;
; 18.025 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.004     ; 2.009      ;
; 18.025 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.004     ; 2.009      ;
; 18.025 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.004     ; 2.009      ;
; 18.025 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.004     ; 2.009      ;
; 18.025 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.004     ; 2.009      ;
; 18.025 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.004     ; 2.009      ;
; 18.030 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.003     ; 2.005      ;
; 18.030 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.003     ; 2.005      ;
; 18.030 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.003     ; 2.005      ;
; 18.030 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.003     ; 2.005      ;
; 18.030 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.003     ; 2.005      ;
; 18.030 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.003     ; 2.005      ;
; 18.030 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.003     ; 2.005      ;
; 18.030 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.003     ; 2.005      ;
; 18.063 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.001      ; 1.976      ;
; 18.063 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.001      ; 1.976      ;
; 18.063 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.001      ; 1.976      ;
; 18.063 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.001      ; 1.976      ;
; 18.068 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.001      ; 1.971      ;
; 18.323 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.000      ; 1.715      ;
; 18.323 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.000      ; 1.715      ;
; 18.323 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.000      ; 1.715      ;
; 18.323 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.000      ; 1.715      ;
; 18.323 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                                                                          ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.000      ; 1.715      ;
; 18.323 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]                                                                                                          ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.000      ; 1.715      ;
; 18.323 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                                          ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.000      ; 1.715      ;
; 18.323 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.000      ; 1.715      ;
; 18.323 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                          ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.000      ; 1.715      ;
; 18.323 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                              ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.000      ; 1.715      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                                                                 ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 1.429 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.715      ;
; 1.429 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.715      ;
; 1.429 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.715      ;
; 1.429 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.715      ;
; 1.429 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                                                                          ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.715      ;
; 1.429 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]                                                                                                          ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.715      ;
; 1.429 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                                          ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.715      ;
; 1.429 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.715      ;
; 1.429 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                          ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.715      ;
; 1.429 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                              ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.715      ;
; 1.684 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.971      ;
; 1.689 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.976      ;
; 1.689 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.976      ;
; 1.689 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.976      ;
; 1.689 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.976      ;
; 1.722 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.003     ; 2.005      ;
; 1.722 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.003     ; 2.005      ;
; 1.722 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.003     ; 2.005      ;
; 1.722 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.003     ; 2.005      ;
; 1.722 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.003     ; 2.005      ;
; 1.722 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.003     ; 2.005      ;
; 1.722 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.003     ; 2.005      ;
; 1.722 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.003     ; 2.005      ;
; 1.727 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.004     ; 2.009      ;
; 1.727 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.004     ; 2.009      ;
; 1.727 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.004     ; 2.009      ;
; 1.727 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.004     ; 2.009      ;
; 1.727 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.004     ; 2.009      ;
; 1.727 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.004     ; 2.009      ;
; 1.727 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.004     ; 2.009      ;
; 1.727 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.004     ; 2.009      ;
; 1.727 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.004     ; 2.009      ;
; 1.727 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.004     ; 2.009      ;
; 1.734 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.003     ; 2.017      ;
; 1.734 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                             ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.003     ; 2.017      ;
; 1.734 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.003     ; 2.017      ;
; 1.776 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.004     ; 2.058      ;
; 1.776 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                                             ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.004     ; 2.058      ;
; 1.776 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                                        ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.004     ; 2.058      ;
; 1.776 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.004     ; 2.058      ;
; 1.776 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                                             ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.004     ; 2.058      ;
; 2.058 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.005     ; 2.339      ;
; 2.058 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.005     ; 2.339      ;
; 2.058 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.005     ; 2.339      ;
; 2.058 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.005     ; 2.339      ;
; 2.058 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.005     ; 2.339      ;
; 2.061 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.005     ; 2.342      ;
; 2.061 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.005     ; 2.342      ;
; 2.061 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.005     ; 2.342      ;
; 2.061 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.005     ; 2.342      ;
; 2.061 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.005     ; 2.342      ;
; 2.722 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.048     ; 2.787      ;
; 3.067 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.040     ; 3.140      ;
; 3.260 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.048     ; 3.325      ;
; 3.260 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.048     ; 3.325      ;
; 3.278 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.043     ; 3.348      ;
; 3.463 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.199     ; 3.361      ;
; 3.538 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.050     ; 3.601      ;
; 3.550 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.052     ; 3.611      ;
; 3.550 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.052     ; 3.611      ;
; 3.601 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.055     ; 3.659      ;
; 3.804 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.193     ; 3.708      ;
; 3.822 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.186     ; 3.733      ;
; 3.826 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.184     ; 3.739      ;
; 3.826 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.184     ; 3.739      ;
; 3.826 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.184     ; 3.739      ;
; 3.834 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.041     ; 3.906      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                                                        ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                              ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                              ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                         ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                         ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                         ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                         ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                         ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                         ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                         ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                         ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                         ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                         ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                         ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                         ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                         ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                         ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                         ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                         ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                                         ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                                         ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                                         ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                                         ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                                          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                                          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                                          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                                          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                                          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                                          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]                                                          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]                                                          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                         ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                         ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                         ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                         ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                         ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                         ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ;
; 17.369 ; 20.000       ; 2.631          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; -0.052 ; -0.052 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; -0.052 ; -0.052 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; -0.057 ; -0.057 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; -0.052 ; -0.052 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; -0.059 ; -0.059 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; -0.416 ; -0.416 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; -0.410 ; -0.410 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; -0.052 ; -0.052 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; -0.075 ; -0.075 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; -0.431 ; -0.431 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; -0.401 ; -0.401 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; -0.433 ; -0.433 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; -0.401 ; -0.401 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; -0.056 ; -0.056 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CS_N      ; CLOCK_50   ; -0.074 ; -0.074 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 4.007  ; 4.007  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.306  ; 3.306  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 3.671  ; 3.671  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 3.662  ; 3.662  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 3.570  ; 3.570  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 3.280  ; 3.280  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 3.267  ; 3.267  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 3.671  ; 3.671  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.768  ; 2.768  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.306  ; 3.306  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 4.007  ; 4.007  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.484  ; 2.484  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.941  ; 2.941  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.550  ; 3.550  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 3.690  ; 3.690  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 3.286  ; 3.286  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; -0.056 ; -0.056 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; -0.044 ; -0.044 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; -0.433 ; -0.433 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; -0.052 ; -0.052 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; -0.057 ; -0.057 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; -0.052 ; -0.052 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; -0.059 ; -0.059 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; -0.416 ; -0.416 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; -0.410 ; -0.410 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; -0.052 ; -0.052 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; -0.075 ; -0.075 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; -0.431 ; -0.431 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; -0.401 ; -0.401 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; -0.433 ; -0.433 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; -0.401 ; -0.401 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; -0.056 ; -0.056 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CS_N      ; CLOCK_50   ; -0.074 ; -0.074 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.484  ; 2.484  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.306  ; 3.306  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 3.671  ; 3.671  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 3.662  ; 3.662  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 3.570  ; 3.570  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 3.280  ; 3.280  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 3.267  ; 3.267  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 3.671  ; 3.671  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.768  ; 2.768  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.306  ; 3.306  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 4.007  ; 4.007  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.484  ; 2.484  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.941  ; 2.941  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.550  ; 3.550  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 3.690  ; 3.690  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 3.286  ; 3.286  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; -0.056 ; -0.056 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; -0.044 ; -0.044 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+


+------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                     ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.301 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast Model Hold Summary                                                     ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.215 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                  ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 18.086 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast Model Removal Summary                                                  ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.680 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                       ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 9.000  ; 0.000         ;
; CLOCK_50                                            ; 10.000 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                               ; To Node                                                                               ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 17.301 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.145     ; 2.519      ;
; 17.348 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                    ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.148     ; 2.469      ;
; 17.348 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                    ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.148     ; 2.469      ;
; 17.348 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                    ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.148     ; 2.469      ;
; 17.353 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                    ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.149     ; 2.463      ;
; 17.368 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                    ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.156     ; 2.441      ;
; 17.429 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.144     ; 2.392      ;
; 17.429 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.144     ; 2.392      ;
; 17.429 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.144     ; 2.392      ;
; 17.575 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                    ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.161     ; 2.229      ;
; 17.595 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.144     ; 2.226      ;
; 17.595 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.144     ; 2.226      ;
; 17.595 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.144     ; 2.226      ;
; 17.600 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.145     ; 2.220      ;
; 17.605 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.146     ; 2.214      ;
; 17.605 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.146     ; 2.214      ;
; 17.605 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.146     ; 2.214      ;
; 17.607 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.144     ; 2.214      ;
; 17.607 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.144     ; 2.214      ;
; 17.607 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.144     ; 2.214      ;
; 17.610 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.147     ; 2.208      ;
; 17.612 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.145     ; 2.208      ;
; 17.615 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.145     ; 2.205      ;
; 17.615 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.152     ; 2.198      ;
; 17.625 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.154     ; 2.186      ;
; 17.627 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.152     ; 2.186      ;
; 17.631 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                    ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.066     ; 2.265      ;
; 17.731 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.144     ; 2.090      ;
; 17.731 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.144     ; 2.090      ;
; 17.731 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.144     ; 2.090      ;
; 17.736 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.145     ; 2.084      ;
; 17.743 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.144     ; 2.078      ;
; 17.743 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.144     ; 2.078      ;
; 17.743 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.144     ; 2.078      ;
; 17.751 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.152     ; 2.062      ;
; 17.822 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.157     ; 1.986      ;
; 17.832 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.159     ; 1.974      ;
; 17.834 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.157     ; 1.974      ;
; 17.838 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.144     ; 1.983      ;
; 17.838 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.144     ; 1.983      ;
; 17.838 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.144     ; 1.983      ;
; 17.843 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.145     ; 1.977      ;
; 17.847 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.059     ; 2.056      ;
; 17.852 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.050     ; 2.060      ;
; 17.858 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.152     ; 1.955      ;
; 17.867 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.151     ; 1.947      ;
; 17.878 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.062     ; 2.022      ;
; 17.888 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.064     ; 2.010      ;
; 17.890 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.062     ; 2.010      ;
; 17.937 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                    ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.056     ; 1.969      ;
; 17.938 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.144     ; 1.883      ;
; 17.941 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                    ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.055     ; 1.966      ;
; 17.956 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.050     ; 1.956      ;
; 17.958 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.157     ; 1.850      ;
; 17.962 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                                        ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.050     ; 1.950      ;
; 17.975 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.144     ; 1.846      ;
; 18.014 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.062     ; 1.886      ;
; 18.030 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.050     ; 1.882      ;
; 18.035 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.152     ; 1.778      ;
; 18.036 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.059     ; 1.867      ;
; 18.039 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                    ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.054     ; 1.869      ;
; 18.044 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.152     ; 1.769      ;
; 18.054 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.057     ; 1.851      ;
; 18.062 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.061     ; 1.839      ;
; 18.065 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.157     ; 1.743      ;
; 18.066 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.143     ; 1.756      ;
; 18.066 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.143     ; 1.756      ;
; 18.066 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.143     ; 1.756      ;
; 18.069 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.156     ; 1.740      ;
; 18.083 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                                     ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.051     ; 1.828      ;
; 18.084 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.062     ; 1.816      ;
; 18.086 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.057     ; 1.819      ;
; 18.090 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.059     ; 1.813      ;
; 18.103 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.143     ; 1.719      ;
; 18.103 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.143     ; 1.719      ;
; 18.103 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.143     ; 1.719      ;
; 18.104 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.049     ; 1.809      ;
; 18.112 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.059     ; 1.791      ;
; 18.121 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.062     ; 1.779      ;
; 18.126 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                              ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.061     ; 1.775      ;
; 18.152 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                    ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.059     ; 1.751      ;
; 18.152 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                    ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.059     ; 1.751      ;
; 18.152 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                    ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.059     ; 1.751      ;
; 18.153 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.157     ; 1.655      ;
; 18.153 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.052     ; 1.757      ;
; 18.158 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.061     ; 1.743      ;
; 18.158 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.059     ; 1.745      ;
; 18.162 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.059     ; 1.741      ;
; 18.184 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.052     ; 1.726      ;
; 18.188 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.051     ; 1.723      ;
; 18.194 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.054     ; 1.714      ;
; 18.196 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.052     ; 1.714      ;
; 18.198 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.053     ; 1.711      ;
; 18.200 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.051     ; 1.711      ;
; 18.200 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                                        ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.059     ; 1.703      ;
; 18.200 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                     ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.058     ; 1.704      ;
; 18.203 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.057     ; 1.702      ;
; 18.221 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.059     ; 1.682      ;
; 18.232 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.051     ; 1.679      ;
; 18.239 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.050     ; 1.673      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                               ; To Node                                                                                                                                                                                                 ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.215 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                    ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                    ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                    ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                    ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                             ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                             ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                          ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                          ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                              ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                              ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                     ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                     ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                     ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                                     ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                            ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.387      ;
; 0.239 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.391      ;
; 0.247 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                                        ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.399      ;
; 0.261 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.413      ;
; 0.267 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.419      ;
; 0.272 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.424      ;
; 0.272 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.424      ;
; 0.274 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.426      ;
; 0.274 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.426      ;
; 0.276 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.428      ;
; 0.277 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                    ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                              ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.429      ;
; 0.278 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.430      ;
; 0.280 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.432      ;
; 0.280 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.432      ;
; 0.306 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.458      ;
; 0.306 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.458      ;
; 0.325 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.478      ;
; 0.338 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                                             ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.490      ;
; 0.340 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.491      ;
; 0.345 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.497      ;
; 0.355 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                                           ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.507      ;
; 0.359 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 0.512      ;
; 0.371 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                                           ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.523      ;
; 0.375 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.527      ;
; 0.378 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                    ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.531      ;
; 0.379 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.531      ;
; 0.386 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.538      ;
; 0.386 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.538      ;
; 0.391 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.543      ;
; 0.391 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.543      ;
; 0.394 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.546      ;
; 0.394 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.546      ;
; 0.396 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                          ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                              ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.548      ;
; 0.397 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                    ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                          ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.549      ;
; 0.399 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.551      ;
; 0.403 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 0.556      ;
; 0.405 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.557      ;
; 0.411 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                            ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 0.564      ;
; 0.431 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.583      ;
; 0.450 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.601      ;
; 0.450 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                                             ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.602      ;
; 0.452 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                                             ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.604      ;
; 0.456 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 0.609      ;
; 0.457 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 0.610      ;
; 0.458 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.003      ; 0.613      ;
; 0.461 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 0.614      ;
; 0.473 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 0.626      ;
; 0.473 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 0.626      ;
; 0.473 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 0.626      ;
; 0.477 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 0.630      ;
; 0.478 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 0.631      ;
; 0.482 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 0.635      ;
; 0.484 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 0.637      ;
; 0.488 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.640      ;
; 0.497 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                                        ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.002      ; 0.651      ;
; 0.498 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                                                                                                           ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                                   ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.651      ;
; 0.501 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                              ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.002     ; 0.651      ;
; 0.502 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                                             ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.654      ;
; 0.507 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 0.660      ;
; 0.509 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                              ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.004     ; 0.657      ;
; 0.515 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.002     ; 0.665      ;
; 0.527 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                                                                           ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.679      ;
; 0.528 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                                           ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.680      ;
; 0.533 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.684      ;
; 0.533 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.002      ; 0.687      ;
; 0.538 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                    ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                                             ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.004     ; 0.686      ;
; 0.541 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.692      ;
; 0.541 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.004      ; 0.697      ;
; 0.548 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.699      ;
; 0.549 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                  ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.700      ;
; 0.552 ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                            ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.704      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                                                                                                 ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 18.086 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.148     ; 1.731      ;
; 18.086 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.148     ; 1.731      ;
; 18.086 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.148     ; 1.731      ;
; 18.091 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.149     ; 1.725      ;
; 18.106 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.156     ; 1.703      ;
; 18.150 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.055     ; 1.757      ;
; 18.199 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.066     ; 1.697      ;
; 18.231 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.161     ; 1.573      ;
; 18.293 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.063     ; 1.606      ;
; 18.293 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.063     ; 1.606      ;
; 18.302 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.061     ; 1.599      ;
; 18.350 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.056     ; 1.556      ;
; 18.405 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.059     ; 1.498      ;
; 18.405 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.059     ; 1.498      ;
; 18.446 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.054     ; 1.462      ;
; 18.591 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.059     ; 1.312      ;
; 18.956 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.005     ; 1.071      ;
; 18.956 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.005     ; 1.071      ;
; 18.956 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.005     ; 1.071      ;
; 18.956 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.005     ; 1.071      ;
; 18.956 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.005     ; 1.071      ;
; 18.961 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.004     ; 1.067      ;
; 18.961 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.004     ; 1.067      ;
; 18.961 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.004     ; 1.067      ;
; 18.961 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.004     ; 1.067      ;
; 18.961 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.004     ; 1.067      ;
; 19.059 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.004     ; 0.969      ;
; 19.059 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                                             ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.004     ; 0.969      ;
; 19.059 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                                        ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.004     ; 0.969      ;
; 19.059 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.004     ; 0.969      ;
; 19.059 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                                             ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.004     ; 0.969      ;
; 19.082 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.004     ; 0.946      ;
; 19.082 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.004     ; 0.946      ;
; 19.082 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.004     ; 0.946      ;
; 19.082 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.004     ; 0.946      ;
; 19.082 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.004     ; 0.946      ;
; 19.082 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.004     ; 0.946      ;
; 19.082 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.004     ; 0.946      ;
; 19.082 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.004     ; 0.946      ;
; 19.082 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.004     ; 0.946      ;
; 19.082 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.004     ; 0.946      ;
; 19.082 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.002     ; 0.948      ;
; 19.082 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                             ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.002     ; 0.948      ;
; 19.082 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.002     ; 0.948      ;
; 19.086 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.003     ; 0.943      ;
; 19.086 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.003     ; 0.943      ;
; 19.086 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.003     ; 0.943      ;
; 19.086 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.003     ; 0.943      ;
; 19.086 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.003     ; 0.943      ;
; 19.086 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.003     ; 0.943      ;
; 19.086 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.003     ; 0.943      ;
; 19.086 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.003     ; 0.943      ;
; 19.105 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.000      ; 0.927      ;
; 19.105 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.000      ; 0.927      ;
; 19.105 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.000      ; 0.927      ;
; 19.105 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.000      ; 0.927      ;
; 19.106 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.001      ; 0.927      ;
; 19.200 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.000      ; 0.832      ;
; 19.200 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.000      ; 0.832      ;
; 19.200 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.000      ; 0.832      ;
; 19.200 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.000      ; 0.832      ;
; 19.200 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                                                                          ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.000      ; 0.832      ;
; 19.200 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]                                                                                                          ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.000      ; 0.832      ;
; 19.200 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                                          ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.000      ; 0.832      ;
; 19.200 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.000      ; 0.832      ;
; 19.200 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                          ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.000      ; 0.832      ;
; 19.200 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                              ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.000      ; 0.832      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                                                                 ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.680 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.832      ;
; 0.680 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.832      ;
; 0.680 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.832      ;
; 0.680 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.832      ;
; 0.680 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                                                                          ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.832      ;
; 0.680 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]                                                                                                          ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.832      ;
; 0.680 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                                          ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.832      ;
; 0.680 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.832      ;
; 0.680 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                          ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.832      ;
; 0.680 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                              ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.832      ;
; 0.774 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 0.927      ;
; 0.775 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.927      ;
; 0.775 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.927      ;
; 0.775 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.927      ;
; 0.775 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.927      ;
; 0.794 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.003     ; 0.943      ;
; 0.794 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.003     ; 0.943      ;
; 0.794 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.003     ; 0.943      ;
; 0.794 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.003     ; 0.943      ;
; 0.794 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.003     ; 0.943      ;
; 0.794 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.003     ; 0.943      ;
; 0.794 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.003     ; 0.943      ;
; 0.794 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.003     ; 0.943      ;
; 0.798 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.004     ; 0.946      ;
; 0.798 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.004     ; 0.946      ;
; 0.798 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.004     ; 0.946      ;
; 0.798 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.004     ; 0.946      ;
; 0.798 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.004     ; 0.946      ;
; 0.798 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.004     ; 0.946      ;
; 0.798 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.004     ; 0.946      ;
; 0.798 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.004     ; 0.946      ;
; 0.798 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.004     ; 0.946      ;
; 0.798 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.004     ; 0.946      ;
; 0.798 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.002     ; 0.948      ;
; 0.798 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                             ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.002     ; 0.948      ;
; 0.798 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                                           ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.002     ; 0.948      ;
; 0.821 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.004     ; 0.969      ;
; 0.821 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                                             ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.004     ; 0.969      ;
; 0.821 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                                        ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.004     ; 0.969      ;
; 0.821 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.004     ; 0.969      ;
; 0.821 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                                             ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.004     ; 0.969      ;
; 0.919 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.004     ; 1.067      ;
; 0.919 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.004     ; 1.067      ;
; 0.919 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.004     ; 1.067      ;
; 0.919 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.004     ; 1.067      ;
; 0.919 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.004     ; 1.067      ;
; 0.924 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.005     ; 1.071      ;
; 0.924 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.005     ; 1.071      ;
; 0.924 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.005     ; 1.071      ;
; 0.924 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                            ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.005     ; 1.071      ;
; 0.924 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.005     ; 1.071      ;
; 1.308 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.059     ; 1.312      ;
; 1.453 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.054     ; 1.462      ;
; 1.494 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.059     ; 1.498      ;
; 1.494 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.059     ; 1.498      ;
; 1.549 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.056     ; 1.556      ;
; 1.597 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.061     ; 1.599      ;
; 1.606 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.063     ; 1.606      ;
; 1.606 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                                     ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.063     ; 1.606      ;
; 1.683 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.161     ; 1.573      ;
; 1.700 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.066     ; 1.697      ;
; 1.749 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.055     ; 1.757      ;
; 1.808 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.156     ; 1.703      ;
; 1.823 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.149     ; 1.725      ;
; 1.828 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.148     ; 1.731      ;
; 1.828 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]                                                                                                                    ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.148     ; 1.731      ;
; 1.828 ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                                                                                                   ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.148     ; 1.731      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                                                        ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_count[2]                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system:u0|sdram_system_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; -1.861 ; -1.861 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; -1.861 ; -1.861 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; -1.868 ; -1.868 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; -1.861 ; -1.861 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; -1.868 ; -1.868 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; -2.083 ; -2.083 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; -2.078 ; -2.078 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; -1.861 ; -1.861 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; -1.887 ; -1.887 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; -2.100 ; -2.100 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; -2.070 ; -2.070 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; -2.101 ; -2.101 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; -2.070 ; -2.070 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; -1.865 ; -1.865 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CS_N      ; CLOCK_50   ; -1.883 ; -1.883 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; -0.143 ; -0.143 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; -0.386 ; -0.386 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; -0.266 ; -0.266 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; -0.277 ; -0.277 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; -0.282 ; -0.282 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; -0.401 ; -0.401 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; -0.454 ; -0.454 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; -0.573 ; -0.573 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; -0.266 ; -0.266 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; -0.642 ; -0.642 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; -0.418 ; -0.418 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; -0.143 ; -0.143 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; -0.734 ; -0.734 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; -0.563 ; -0.563 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; -0.302 ; -0.302 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; -0.250 ; -0.250 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; -0.406 ; -0.406 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; -1.865 ; -1.865 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; -1.856 ; -1.856 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; -2.101 ; -2.101 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; -1.861 ; -1.861 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; -1.868 ; -1.868 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; -1.861 ; -1.861 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; -1.868 ; -1.868 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; -2.083 ; -2.083 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; -2.078 ; -2.078 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; -1.861 ; -1.861 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; -1.887 ; -1.887 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; -2.100 ; -2.100 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; -2.070 ; -2.070 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; -2.101 ; -2.101 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; -2.070 ; -2.070 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; -1.865 ; -1.865 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CS_N      ; CLOCK_50   ; -1.883 ; -1.883 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; -0.734 ; -0.734 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; -0.386 ; -0.386 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; -0.266 ; -0.266 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; -0.277 ; -0.277 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; -0.282 ; -0.282 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; -0.401 ; -0.401 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; -0.454 ; -0.454 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; -0.573 ; -0.573 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; -0.266 ; -0.266 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; -0.642 ; -0.642 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; -0.418 ; -0.418 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; -0.143 ; -0.143 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; -0.734 ; -0.734 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; -0.563 ; -0.563 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; -0.302 ; -0.302 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; -0.250 ; -0.250 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; -0.406 ; -0.406 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; -1.865 ; -1.865 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; -1.856 ; -1.856 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                     ; 13.399 ; 0.215 ; 15.962   ; 0.680   ; 8.889               ;
;  CLOCK_50                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 10.000              ;
;  u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 13.399 ; 0.215 ; 15.962   ; 0.680   ; 8.889               ;
; Design-wide TNS                                      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; -0.052 ; -0.052 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; -0.052 ; -0.052 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; -0.057 ; -0.057 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; -0.052 ; -0.052 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; -0.059 ; -0.059 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; -0.416 ; -0.416 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; -0.410 ; -0.410 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; -0.052 ; -0.052 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; -0.075 ; -0.075 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; -0.431 ; -0.431 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; -0.401 ; -0.401 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; -0.433 ; -0.433 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; -0.401 ; -0.401 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; -0.056 ; -0.056 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CS_N      ; CLOCK_50   ; -0.074 ; -0.074 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 4.007  ; 4.007  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.306  ; 3.306  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 3.671  ; 3.671  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 3.662  ; 3.662  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 3.570  ; 3.570  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 3.280  ; 3.280  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 3.267  ; 3.267  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 3.671  ; 3.671  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.768  ; 2.768  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.306  ; 3.306  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 4.007  ; 4.007  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.484  ; 2.484  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.941  ; 2.941  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.550  ; 3.550  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 3.690  ; 3.690  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 3.286  ; 3.286  ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; -0.056 ; -0.056 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; -0.044 ; -0.044 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; -2.101 ; -2.101 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; -1.861 ; -1.861 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; -1.868 ; -1.868 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; -1.861 ; -1.861 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; -1.868 ; -1.868 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; -2.083 ; -2.083 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; -2.078 ; -2.078 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; -1.861 ; -1.861 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; -1.887 ; -1.887 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; -2.100 ; -2.100 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; -2.070 ; -2.070 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; -2.101 ; -2.101 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; -2.070 ; -2.070 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; -1.865 ; -1.865 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CS_N      ; CLOCK_50   ; -1.883 ; -1.883 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; -0.734 ; -0.734 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; -0.386 ; -0.386 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; -0.266 ; -0.266 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; -0.277 ; -0.277 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; -0.282 ; -0.282 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; -0.401 ; -0.401 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; -0.454 ; -0.454 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; -0.573 ; -0.573 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; -0.266 ; -0.266 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; -0.642 ; -0.642 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; -0.418 ; -0.418 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; -0.143 ; -0.143 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; -0.734 ; -0.734 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; -0.563 ; -0.563 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; -0.302 ; -0.302 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; -0.250 ; -0.250 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; -0.406 ; -0.406 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; -1.865 ; -1.865 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; -1.856 ; -1.856 ; Rise       ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 713      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 713      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                    ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 67       ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                     ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 67       ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 3     ; 3    ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 32    ; 32   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Mar  2 20:49:26 2019
Info: Command: quartus_sta SDRAM -c top
Info: qsta_default_script.tcl version: #1
Info (293032): Detected changes in source files.
    Info (293027): Source file: /media/sf_FPGA_Projects/SDRAM/qsys/sdram_system/simulation/sdram_system.v has changed.
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {u0|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0]} -phase -54.00 -duty_cycle 50.00 -name {u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]} {u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 13.399
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    13.399         0.000 u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] 
Info (332146): Worst-case recovery slack is 15.962
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.962         0.000 u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] 
Info (332146): Worst-case removal slack is 1.429
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.429         0.000 u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 8.889
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.889         0.000 u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] 
    Info (332119):    10.000         0.000 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 17.301
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.301         0.000 u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] 
Info (332146): Worst-case recovery slack is 18.086
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    18.086         0.000 u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] 
Info (332146): Worst-case removal slack is 0.680
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.680         0.000 u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 9.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.000         0.000 u0|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] 
    Info (332119):    10.000         0.000 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 297 megabytes
    Info: Processing ended: Sat Mar  2 20:49:29 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


