/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [10:0] _01_;
  wire [5:0] _02_;
  wire [7:0] _03_;
  reg [7:0] _04_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  reg [15:0] celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [15:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [8:0] celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~(in_data[144] & in_data[159]);
  assign celloutsig_1_6z = ~(celloutsig_1_1z | in_data[166]);
  assign celloutsig_1_7z = ~((celloutsig_1_4z | celloutsig_1_2z[0]) & celloutsig_1_6z);
  assign celloutsig_1_15z = ~((celloutsig_1_12z[2] | celloutsig_1_9z) & (celloutsig_1_5z | celloutsig_1_3z[1]));
  assign celloutsig_0_7z = celloutsig_0_1z ^ _00_;
  assign celloutsig_0_1z = celloutsig_0_0z[3] ^ in_data[60];
  assign celloutsig_1_11z = ~(celloutsig_1_8z ^ celloutsig_1_9z);
  assign celloutsig_1_12z = { celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_2z } + in_data[172:163];
  assign celloutsig_0_8z = in_data[17:12] + _02_;
  reg [2:0] _14_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _14_ <= 3'h0;
    else _14_ <= celloutsig_0_0z[3:1];
  assign _01_[9:7] = _14_;
  reg [9:0] _15_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _15_ <= 10'h000;
    else _15_ <= in_data[55:46];
  assign { _02_, _03_[3], _00_, _03_[1:0] } = _15_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _04_ <= 8'h00;
    else _04_ <= { celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_1_19z = { celloutsig_1_14z, celloutsig_1_0z, celloutsig_1_1z } > { in_data[190:189], celloutsig_1_15z };
  assign celloutsig_1_4z = { in_data[143], celloutsig_1_0z, celloutsig_1_0z } > { celloutsig_1_3z[2:1], celloutsig_1_1z };
  assign celloutsig_0_22z = { celloutsig_0_18z[3:1], celloutsig_0_1z, _01_[9:7] } <= in_data[77:71];
  assign celloutsig_1_14z = { celloutsig_1_12z[5:3], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z } < celloutsig_1_10z[7:0];
  assign celloutsig_1_2z = in_data[100:98] % { 1'h1, in_data[181:180] };
  assign celloutsig_0_0z = in_data[59] ? in_data[91:88] : in_data[95:92];
  assign celloutsig_1_17z = - { celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_18z = ~ { _02_[1:0], _03_[3], _00_ };
  assign celloutsig_0_12z = | { celloutsig_0_0z[3:1], celloutsig_0_2z };
  assign celloutsig_1_8z = celloutsig_1_6z & celloutsig_1_4z;
  assign celloutsig_1_9z = celloutsig_1_0z & celloutsig_1_3z[2];
  assign celloutsig_1_5z = celloutsig_1_2z[1] & celloutsig_1_4z;
  assign celloutsig_0_2z = ~^ in_data[16:5];
  assign celloutsig_1_18z = celloutsig_1_17z[2:0] << celloutsig_1_10z[6:4];
  assign celloutsig_1_10z = { in_data[133:127], celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_0z } >>> { in_data[116:103], celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_1_3z = celloutsig_1_2z - in_data[112:110];
  always_latch
    if (clkin_data[96]) celloutsig_0_23z = 16'h0000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_23z = { celloutsig_0_8z[3:0], celloutsig_0_18z, _04_ };
  assign celloutsig_1_1z = ~((in_data[143] & in_data[160]) | (in_data[167] & in_data[139]));
  assign { _01_[10], _01_[6:0] } = { celloutsig_0_1z, celloutsig_0_0z, _01_[9:7] };
  assign { _03_[7:4], _03_[2] } = { _02_[3:0], _00_ };
  assign { out_data[130:128], out_data[96], out_data[32], out_data[15:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
