nios_system.qsys:  <parameter name="IMAGE_BUFFER_SIZE" value="8" />
nios_system/nios_system.html:        <td class="parametername">IMAGE_BUFFER_SIZE</td>
nios_system/synthesis/submodules/nn_acc_single_non_burst.sv:	parameter IMAGE_BUFFER_SIZE = 8; //FIXME
nios_system/synthesis/submodules/nn_acc_single_non_burst.sv:	data_buffer #(.BUFFER_SIZE(IMAGE_BUFFER_SIZE))  IMAGE_BUFFER  (.clk(clk), .reset(reset), .write_enable(image_write_enable), .read_enable(image_read_enable), .write_data(image_write_data), .read_data(image_read_data), .buffer_empty(image_buffer_empty), .buffer_full(image_buffer_full));
Binary file nios_system/synthesis/submodules/.nn_acc_single_non_burst.sv.swp matches
nios_system/synthesis/nios_system.debuginfo:  <parameter name="IMAGE_BUFFER_SIZE">
nios_system/synthesis/nios_system.v:		.IMAGE_BUFFER_SIZE  (8)
nios_system/nios_system.xml:   parameterizationKey="nios_system:1.0:AUTO_CLK_0_CLOCK_DOMAIN=-1,AUTO_CLK_0_CLOCK_RATE=-1,AUTO_CLK_0_RESET_DOMAIN=-1,AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1639003645,AUTO_UNIQUE_ID=(clock_source:17.0:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_dma:17.0:actualDmaTransactionRegisterWidth=28,allowByteTransactions=false,allowDoubleWordTransactions=false,allowHalfWordTransactions=false,allowLegacySignals=false,allowQuadWordTransactions=false,allowWordTransactions=true,avalonSpec=2.0,bigEndian=false,burstEnable=false,fifoDepth=32,maxBurstSize=128,minimumDmaTransactionRegisterWidth=12,minimumNumberOfByteTransfers=4095,readAddressMap=&lt;address-map&gt;&lt;slave name=&apos;new_sdram_controller_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; /&gt;&lt;slave name=&apos;nn_acc_single_burst_0.avalon_slave_0&apos; start=&apos;0x8000000&apos; end=&apos;0x8000400&apos; /&gt;&lt;/address-map&gt;,readMaximumSlaveSpan=134217728,readSlaveAddressWidthMax=28,readSlaveDataWidthMax=32,softresetEnable=true,useRegistersForFIFO=false,writeAddressMap=&lt;address-map&gt;&lt;slave name=&apos;new_sdram_controller_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; /&gt;&lt;slave name=&apos;nn_acc_single_burst_0.avalon_slave_0&apos; start=&apos;0x8000000&apos; end=&apos;0x8000400&apos; /&gt;&lt;/address-map&gt;,writeMaximumSlaveSpan=134217728,writeSlaveAddressWidthMax=28,writeSlaveDataWidthMax=32)(fp_adder:1.0:)(fp_multiplier:1.0:)(altera_generic_tristate_controller:17.0:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=0,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=0,ACTIVE_LOW_READ=1,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=7,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,INTERFACE_ASSIGNMENT_KEYS=embeddedsw.configuration.isFlash,embeddedsw.configuration.isMemoryDevice,embeddedsw.configuration.isNonVolatileStorage,INTERFACE_ASSIGNMENT_VALUES=1,1,1,IS_MEMORY_DEVICE=1,MODULE_ASSIGNMENT_KEYS=embeddedsw.configuration.hwClassnameDriverSupportList,embeddedsw.configuration.hwClassnameDriverSupportDefault,embeddedsw.CMacro.SETUP_VALUE,embeddedsw.CMacro.WAIT_VALUE,embeddedsw.CMacro.HOLD_VALUE,embeddedsw.CMacro.TIMING_UNITS,embeddedsw.CMacro.SIZE,embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH,embeddedsw.memoryInfo.HAS_BYTE_LANE,embeddedsw.memoryInfo.IS_FLASH,embeddedsw.memoryInfo.GENERATE_DAT_SYM,embeddedsw.memoryInfo.GENERATE_FLASH,embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR,embeddedsw.memoryInfo.FLASH_INSTALL_DIR,MODULE_ASSIGNMENT_VALUES=altera_avalon_lan91c111:altera_avalon_cfi_flash,altera_avalon_cfi_flash,60,160,60,ns,8388608u,8,0,1,1,1,SIM_DIR,APP_DIR,TCM_ADDRESS_W=23,TCM_BYTEENABLE_W=1,TCM_DATA_HOLD=60,TCM_DATA_W=8,TCM_MAX_PENDING_READ_TRANSACTIONS=3,TCM_READLATENCY=2,TCM_READ_WAIT=160,TCM_SETUP_WAIT=60,TCM_SYMBOLS_PER_WORD=1,TCM_TIMING_UNITS=0,TCM_TURNAROUND_TIME=2,TCM_WRITE_WAIT=160,USE_ADDRESS=1,USE_BEGINTRANSFER=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1(altera_clock_bridge:17.0:DERIVED_CLOCK_RATE=50000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:17.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_tristate_controller_translator:17.0:CLOCK_RATE=50000000,IS_MEMORY_DEVICE=1,MAX_PENDING_READ_TRANSACTIONS=3,READLATENCY=2,READLATENCY_CYCLES=2,TIMING_UNITS=0,TURNAROUND_TIME=2,TURNAROUND_TIME_CYCLES=1,UAV_ADDRESS_W=23,UAV_BURSTCOUNT_W=1,UAV_BYTEENABLE_W=1,UAV_DATA_W=8,ZERO_READ_DELAY=0,ZERO_WRITE_DELAY=0)(altera_merlin_slave_translator:17.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=23,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=60,AV_DATA_HOLD_CYCLES=3,AV_DATA_W=8,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=3,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=2,AV_READ_WAIT=160,AV_READ_WAIT_CYCLES=8,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=60,AV_SETUP_WAIT_CYCLES=3,AV_SYMBOLS_PER_WORD=1,AV_TIMING_UNITS=0,AV_WRITE_WAIT=160,AV_WRITE_WAIT_CYCLES=8,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=23,UAV_BURSTCOUNT_W=1,UAV_BYTEENABLE_W=1,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=8,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_tristate_controller_aggregator:17.0:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=0,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=0,ACTIVE_LOW_READ=1,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AV_ADDRESS_W=23,AV_BYTEENABLE_W=1,AV_DATA_W=8,AV_HOLD_TIME=60,AV_READ_LATENCY=2,AV_READ_WAIT=160,AV_SETUP_WAIT=60,AV_TIMING_UNITS=0,AV_WRITE_WAIT=160,USE_ADDRESS=1,USE_BEGINTRANSFER=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1)(clock:17.0:)(clock:17.0:)(reset:17.0:)(clock:17.0:)(reset:17.0:)(clock:17.0:)(reset:17.0:)(conduit:17.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(avalon:17.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false))(altera_avalon_jtag_uart:17.0:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=50000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(altera_avalon_new_sdram_controller:17.0:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,addressWidth=25,bankWidth=2,casLatency=3,clockRate=50000000,columnWidth=10,componentName=nios_system_new_sdram_controller_0,dataWidth=32,generateSimulationModel=true,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=200.0,refreshPeriod=7.8125,registerDataIn=true,rowWidth=13,size=134217728)(altera_nios2_qsys:16.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=134221856,breakOffset=32,breakSlave=nios2_qsys_0.jtag_debug_module,clockFrequency=50000000,cpuID=0,cpuID_stored=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info&gt;&lt;slave name=&quot;fp_adder_0&quot; baseAddress=&quot;0&quot; addressSpan=&quot;1&quot; clockCycleType=&quot;COMBINATORIAL&quot; /&gt;&lt;slave name=&quot;fp_multiplier_0&quot; baseAddress=&quot;1&quot; addressSpan=&quot;1&quot; clockCycleType=&quot;COMBINATORIAL&quot; /&gt;&lt;/info&gt;,dataAddrWidth=28,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;new_sdram_controller_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; /&gt;&lt;slave name=&apos;nn_acc_single_burst_0.avalon_slave_0&apos; start=&apos;0x8000000&apos; end=&apos;0x8000400&apos; /&gt;&lt;slave name=&apos;performance_counter_0.control_slave&apos; start=&apos;0x8000400&apos; end=&apos;0x8000440&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0x8000460&apos; end=&apos;0x8000480&apos; /&gt;&lt;slave name=&apos;dma_0.control_port_slave&apos; start=&apos;0x8000480&apos; end=&apos;0x80004A0&apos; /&gt;&lt;slave name=&apos;video_pixel_buffer_dma_0.avalon_control_slave&apos; start=&apos;0x80004A0&apos; end=&apos;0x80004B0&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x80004B0&apos; end=&apos;0x80004B8&apos; /&gt;&lt;slave name=&apos;video_character_buffer_with_dma_0.avalon_char_control_slave&apos; start=&apos;0x80004B8&apos; end=&apos;0x80004C0&apos; /&gt;&lt;slave name=&apos;nios2_qsys_0.jtag_debug_module&apos; start=&apos;0x8001000&apos; end=&apos;0x8001800&apos; /&gt;&lt;slave name=&apos;video_character_buffer_with_dma_0.avalon_char_buffer_slave&apos; start=&apos;0x8002000&apos; end=&apos;0x8004000&apos; /&gt;&lt;slave name=&apos;sram_0.avalon_sram_slave&apos; start=&apos;0x8200000&apos; end=&apos;0x8400000&apos; /&gt;&lt;slave name=&apos;generic_tristate_controller_0.uas&apos; start=&apos;0x8800000&apos; end=&apos;0x9000000&apos; /&gt;&lt;/address-map&gt;,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize=32,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_omitDataMaster=false,dcache_ramBlockType=Automatic,dcache_size=65536,dcache_size_derived=65536,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_debugReqSignals=false,debug_embeddedPLL=true,debug_jtagInstanceID=0,debug_level=Level1,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,exceptionAbsoluteAddr=32,exceptionOffset=32,exceptionSlave=new_sdram_controller_0.s1,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=65536,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=28,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;new_sdram_controller_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0x8000460&apos; end=&apos;0x8000480&apos; /&gt;&lt;slave name=&apos;nios2_qsys_0.jtag_debug_module&apos; start=&apos;0x8001000&apos; end=&apos;0x8001800&apos; /&gt;&lt;/address-map&gt;,internalIrqMaskSystemInfo=7,manuallyAssignCpuID=true,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,muldiv_divider=false,muldiv_multiplierType=EmbeddedMulFast,ocimem_ramBlockType=Automatic,regfile_ramBlockType=Automatic,resetAbsoluteAddr=0,resetOffset=0,resetSlave=new_sdram_controller_0.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateModelChecker=false,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_activateTrace_user=false,setting_allowFullAddressRange=false,setting_alwaysEncrypt=true,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_avalonDebugPortPresent=false,setting_bhtIndexPcOnly=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Automatic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=false,setting_debugSimGen=false,setting_dtcm_ecc_present=false,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportvectors=false,setting_extraExceptionInfo=false,setting_fullWaveformSignals=false,setting_ic_ecc_present=true,setting_illegalInstructionsTrap=false,setting_illegalMemAccessDetection=false,setting_interruptControllerType=Internal,setting_itcm_ecc_present=false,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_perfCounterWidth=32,setting_performanceCounter=false,setting_preciseDivisionErrorException=false,setting_preciseIllegalMemAccessException=false,setting_preciseSlaveAccessErrorException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(nn_acc_single_burst:1.0:IMAGE_BUFFER_SIZE=8,WEIGHT_BUFFER_SIZE=96)(altera_avalon_performance_counter:17.0:control_slave_address_width=4,numberOfSections=2)(altera_up_avalon_sram:17.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,board=DE2-115,pixel_buffer=true)(altera_avalon_timer:17.0:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=499999999,mult=1.0,period=10,periodUnits=SEC,periodUnitsString=s,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=50000000,ticksPerSec=0.0,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=1.0,watchdogPulse=2)(altera_tristate_conduit_bridge:17.0:INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs&quot;&gt;&lt;master name=&quot;generic_tristate_controller_0.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;read_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_read_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;23&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;8&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;)(clock_source:17.0:clockFrequency=25000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_up_avalon_video_alpha_blender:17.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,mode=Simple)(altera_up_avalon_video_character_buffer_with_dma:17.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,color_bits=1-bit,enable_transparency=true,resolution=80 x 60,vga_device=On-board VGA DAC)(altera_up_avalon_video_dual_clock_buffer:17.0:AUTO_CLOCK_STREAM_IN_CLOCK_RATE=50000000,AUTO_CLOCK_STREAM_OUT_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=Cyclone IV E,color_bits=10,color_planes=3)(altera_up_avalon_video_pixel_buffer_dma:17.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,addr_mode=Consecutive,back_start_address=278921215,color_space=16-bit RGB,image_height=480,image_width=640,start_address=276824064)(altera_up_avalon_video_rgb_resampler:17.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,alpha=1023,input_bits=16,input_planes=1,input_type=16-bit RGB,output_bits=10,output_planes=3,output_type=30-bit RGB)(altera_up_avalon_video_vga_controller:17.0:AUTO_CLK_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=Cyclone IV E,board=DE2-115,device=VGA Connector,resolution=VGA 640x480,underflow_flag=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x08200000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x08002000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x080004b8,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x080004a0,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x080004b0,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x08000000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x08200000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x08000480,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x08000400,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x08001000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x08000460,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x08800000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x08001000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x08000460,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x08000000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x08000000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(interrupt:17.0:irqNumber=0)(interrupt:17.0:irqNumber=1)(interrupt:17.0:irqNumber=2)(nios_custom_instruction:17.0:CIName=fp_adder_0,CINameUpgrade=,arbitrationPriority=1,baseAddress=0,opcodeExtensionUpgrade=-1)(nios_custom_instruction:17.0:CIName=fp_multiplier_0,CINameUpgrade=,arbitrationPriority=1,baseAddress=1,opcodeExtensionUpgrade=-1)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(tristate_conduit:17.0:)"
nios_system/nios_system.xml:   parameterizationKey="nn_acc_single_burst:1.0:IMAGE_BUFFER_SIZE=8,WEIGHT_BUFFER_SIZE=96"
nios_system/nios_system.xml:  <parameter name="IMAGE_BUFFER_SIZE" value="8" />
nios_system.sopcinfo:  <parameter name="IMAGE_BUFFER_SIZE">
output_files/demo.map.rpt:; IMAGE_BUFFER_SIZE  ; 8     ; Signed Integer                                                                            ;
Binary file software/mlp_1/mlp_1.elf matches
a:nios_system.qsys:  <parameter name="IMAGE_BUFFER_SIZE" value="96" />
a:nios_system/nios_system.html:        <td class="parametername">IMAGE_BUFFER_SIZE</td>
a:nios_system/synthesis/submodules/nn_acc_single_non_burst.sv:	parameter IMAGE_BUFFER_SIZE = 96;
a:nios_system/synthesis/submodules/nn_acc_single_non_burst.sv:	data_buffer #(.BUFFER_SIZE(IMAGE_BUFFER_SIZE))  IMAGE_BUFFER  (.clk(clk), .reset(reset), .write_enable(image_write_enable), .read_enable(image_read_enable), .write_data(image_write_data), .read_data(image_read_data), .buffer_empty(image_buffer_empty), .buffer_full(image_buffer_full));
a:nios_system/synthesis/nios_system.debuginfo:  <parameter name="IMAGE_BUFFER_SIZE">
a:nios_system/synthesis/nios_system.v:		.IMAGE_BUFFER_SIZE  (96)
a:nios_system/nios_system.xml:   parameterizationKey="nios_system:1.0:AUTO_CLK_0_CLOCK_DOMAIN=-1,AUTO_CLK_0_CLOCK_RATE=-1,AUTO_CLK_0_RESET_DOMAIN=-1,AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1639002436,AUTO_UNIQUE_ID=(clock_source:17.0:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_dma:17.0:actualDmaTransactionRegisterWidth=28,allowByteTransactions=false,allowDoubleWordTransactions=false,allowHalfWordTransactions=false,allowLegacySignals=false,allowQuadWordTransactions=false,allowWordTransactions=true,avalonSpec=2.0,bigEndian=false,burstEnable=false,fifoDepth=32,maxBurstSize=128,minimumDmaTransactionRegisterWidth=12,minimumNumberOfByteTransfers=4095,readAddressMap=&lt;address-map&gt;&lt;slave name=&apos;new_sdram_controller_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; /&gt;&lt;slave name=&apos;nn_acc_single_burst_0.avalon_slave_0&apos; start=&apos;0x8000000&apos; end=&apos;0x8000400&apos; /&gt;&lt;/address-map&gt;,readMaximumSlaveSpan=134217728,readSlaveAddressWidthMax=28,readSlaveDataWidthMax=32,softresetEnable=true,useRegistersForFIFO=false,writeAddressMap=&lt;address-map&gt;&lt;slave name=&apos;new_sdram_controller_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; /&gt;&lt;slave name=&apos;nn_acc_single_burst_0.avalon_slave_0&apos; start=&apos;0x8000000&apos; end=&apos;0x8000400&apos; /&gt;&lt;/address-map&gt;,writeMaximumSlaveSpan=134217728,writeSlaveAddressWidthMax=28,writeSlaveDataWidthMax=32)(fp_adder:1.0:)(fp_multiplier:1.0:)(altera_generic_tristate_controller:17.0:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=0,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=0,ACTIVE_LOW_READ=1,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=7,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,INTERFACE_ASSIGNMENT_KEYS=embeddedsw.configuration.isFlash,embeddedsw.configuration.isMemoryDevice,embeddedsw.configuration.isNonVolatileStorage,INTERFACE_ASSIGNMENT_VALUES=1,1,1,IS_MEMORY_DEVICE=1,MODULE_ASSIGNMENT_KEYS=embeddedsw.configuration.hwClassnameDriverSupportList,embeddedsw.configuration.hwClassnameDriverSupportDefault,embeddedsw.CMacro.SETUP_VALUE,embeddedsw.CMacro.WAIT_VALUE,embeddedsw.CMacro.HOLD_VALUE,embeddedsw.CMacro.TIMING_UNITS,embeddedsw.CMacro.SIZE,embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH,embeddedsw.memoryInfo.HAS_BYTE_LANE,embeddedsw.memoryInfo.IS_FLASH,embeddedsw.memoryInfo.GENERATE_DAT_SYM,embeddedsw.memoryInfo.GENERATE_FLASH,embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR,embeddedsw.memoryInfo.FLASH_INSTALL_DIR,MODULE_ASSIGNMENT_VALUES=altera_avalon_lan91c111:altera_avalon_cfi_flash,altera_avalon_cfi_flash,60,160,60,ns,8388608u,8,0,1,1,1,SIM_DIR,APP_DIR,TCM_ADDRESS_W=23,TCM_BYTEENABLE_W=1,TCM_DATA_HOLD=60,TCM_DATA_W=8,TCM_MAX_PENDING_READ_TRANSACTIONS=3,TCM_READLATENCY=2,TCM_READ_WAIT=160,TCM_SETUP_WAIT=60,TCM_SYMBOLS_PER_WORD=1,TCM_TIMING_UNITS=0,TCM_TURNAROUND_TIME=2,TCM_WRITE_WAIT=160,USE_ADDRESS=1,USE_BEGINTRANSFER=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1(altera_clock_bridge:17.0:DERIVED_CLOCK_RATE=50000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:17.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_tristate_controller_translator:17.0:CLOCK_RATE=50000000,IS_MEMORY_DEVICE=1,MAX_PENDING_READ_TRANSACTIONS=3,READLATENCY=2,READLATENCY_CYCLES=2,TIMING_UNITS=0,TURNAROUND_TIME=2,TURNAROUND_TIME_CYCLES=1,UAV_ADDRESS_W=23,UAV_BURSTCOUNT_W=1,UAV_BYTEENABLE_W=1,UAV_DATA_W=8,ZERO_READ_DELAY=0,ZERO_WRITE_DELAY=0)(altera_merlin_slave_translator:17.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=23,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=60,AV_DATA_HOLD_CYCLES=3,AV_DATA_W=8,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=3,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=2,AV_READ_WAIT=160,AV_READ_WAIT_CYCLES=8,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=60,AV_SETUP_WAIT_CYCLES=3,AV_SYMBOLS_PER_WORD=1,AV_TIMING_UNITS=0,AV_WRITE_WAIT=160,AV_WRITE_WAIT_CYCLES=8,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=23,UAV_BURSTCOUNT_W=1,UAV_BYTEENABLE_W=1,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=8,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_tristate_controller_aggregator:17.0:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=0,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=0,ACTIVE_LOW_READ=1,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AV_ADDRESS_W=23,AV_BYTEENABLE_W=1,AV_DATA_W=8,AV_HOLD_TIME=60,AV_READ_LATENCY=2,AV_READ_WAIT=160,AV_SETUP_WAIT=60,AV_TIMING_UNITS=0,AV_WRITE_WAIT=160,USE_ADDRESS=1,USE_BEGINTRANSFER=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1)(clock:17.0:)(clock:17.0:)(reset:17.0:)(clock:17.0:)(reset:17.0:)(clock:17.0:)(reset:17.0:)(conduit:17.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(avalon:17.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false))(altera_avalon_jtag_uart:17.0:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=50000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(altera_avalon_new_sdram_controller:17.0:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,addressWidth=25,bankWidth=2,casLatency=3,clockRate=50000000,columnWidth=10,componentName=nios_system_new_sdram_controller_0,dataWidth=32,generateSimulationModel=true,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=200.0,refreshPeriod=7.8125,registerDataIn=true,rowWidth=13,size=134217728)(altera_nios2_qsys:16.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=134221856,breakOffset=32,breakSlave=nios2_qsys_0.jtag_debug_module,clockFrequency=50000000,cpuID=0,cpuID_stored=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info&gt;&lt;slave name=&quot;fp_adder_0&quot; baseAddress=&quot;0&quot; addressSpan=&quot;1&quot; clockCycleType=&quot;COMBINATORIAL&quot; /&gt;&lt;slave name=&quot;fp_multiplier_0&quot; baseAddress=&quot;1&quot; addressSpan=&quot;1&quot; clockCycleType=&quot;COMBINATORIAL&quot; /&gt;&lt;/info&gt;,dataAddrWidth=28,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;new_sdram_controller_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; /&gt;&lt;slave name=&apos;nn_acc_single_burst_0.avalon_slave_0&apos; start=&apos;0x8000000&apos; end=&apos;0x8000400&apos; /&gt;&lt;slave name=&apos;performance_counter_0.control_slave&apos; start=&apos;0x8000400&apos; end=&apos;0x8000440&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0x8000460&apos; end=&apos;0x8000480&apos; /&gt;&lt;slave name=&apos;dma_0.control_port_slave&apos; start=&apos;0x8000480&apos; end=&apos;0x80004A0&apos; /&gt;&lt;slave name=&apos;video_pixel_buffer_dma_0.avalon_control_slave&apos; start=&apos;0x80004A0&apos; end=&apos;0x80004B0&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x80004B0&apos; end=&apos;0x80004B8&apos; /&gt;&lt;slave name=&apos;video_character_buffer_with_dma_0.avalon_char_control_slave&apos; start=&apos;0x80004B8&apos; end=&apos;0x80004C0&apos; /&gt;&lt;slave name=&apos;nios2_qsys_0.jtag_debug_module&apos; start=&apos;0x8001000&apos; end=&apos;0x8001800&apos; /&gt;&lt;slave name=&apos;video_character_buffer_with_dma_0.avalon_char_buffer_slave&apos; start=&apos;0x8002000&apos; end=&apos;0x8004000&apos; /&gt;&lt;slave name=&apos;sram_0.avalon_sram_slave&apos; start=&apos;0x8200000&apos; end=&apos;0x8400000&apos; /&gt;&lt;slave name=&apos;generic_tristate_controller_0.uas&apos; start=&apos;0x8800000&apos; end=&apos;0x9000000&apos; /&gt;&lt;/address-map&gt;,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize=32,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_omitDataMaster=false,dcache_ramBlockType=Automatic,dcache_size=65536,dcache_size_derived=65536,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_debugReqSignals=false,debug_embeddedPLL=true,debug_jtagInstanceID=0,debug_level=Level1,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,exceptionAbsoluteAddr=32,exceptionOffset=32,exceptionSlave=new_sdram_controller_0.s1,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=65536,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=28,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;new_sdram_controller_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0x8000460&apos; end=&apos;0x8000480&apos; /&gt;&lt;slave name=&apos;nios2_qsys_0.jtag_debug_module&apos; start=&apos;0x8001000&apos; end=&apos;0x8001800&apos; /&gt;&lt;/address-map&gt;,internalIrqMaskSystemInfo=7,manuallyAssignCpuID=true,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,muldiv_divider=false,muldiv_multiplierType=EmbeddedMulFast,ocimem_ramBlockType=Automatic,regfile_ramBlockType=Automatic,resetAbsoluteAddr=0,resetOffset=0,resetSlave=new_sdram_controller_0.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateModelChecker=false,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_activateTrace_user=false,setting_allowFullAddressRange=false,setting_alwaysEncrypt=true,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_avalonDebugPortPresent=false,setting_bhtIndexPcOnly=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Automatic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=false,setting_debugSimGen=false,setting_dtcm_ecc_present=false,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportvectors=false,setting_extraExceptionInfo=false,setting_fullWaveformSignals=false,setting_ic_ecc_present=true,setting_illegalInstructionsTrap=false,setting_illegalMemAccessDetection=false,setting_interruptControllerType=Internal,setting_itcm_ecc_present=false,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_perfCounterWidth=32,setting_performanceCounter=false,setting_preciseDivisionErrorException=false,setting_preciseIllegalMemAccessException=false,setting_preciseSlaveAccessErrorException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(nn_acc_single_burst:1.0:IMAGE_BUFFER_SIZE=96,WEIGHT_BUFFER_SIZE=96)(altera_avalon_performance_counter:17.0:control_slave_address_width=4,numberOfSections=2)(altera_up_avalon_sram:17.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,board=DE2-115,pixel_buffer=true)(altera_avalon_timer:17.0:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=499999999,mult=1.0,period=10,periodUnits=SEC,periodUnitsString=s,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=50000000,ticksPerSec=0.0,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=1.0,watchdogPulse=2)(altera_tristate_conduit_bridge:17.0:INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs&quot;&gt;&lt;master name=&quot;generic_tristate_controller_0.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;read_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_read_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;23&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;8&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;)(clock_source:17.0:clockFrequency=25000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_up_avalon_video_alpha_blender:17.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,mode=Simple)(altera_up_avalon_video_character_buffer_with_dma:17.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,color_bits=1-bit,enable_transparency=true,resolution=80 x 60,vga_device=On-board VGA DAC)(altera_up_avalon_video_dual_clock_buffer:17.0:AUTO_CLOCK_STREAM_IN_CLOCK_RATE=50000000,AUTO_CLOCK_STREAM_OUT_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=Cyclone IV E,color_bits=10,color_planes=3)(altera_up_avalon_video_pixel_buffer_dma:17.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,addr_mode=Consecutive,back_start_address=278921215,color_space=16-bit RGB,image_height=480,image_width=640,start_address=276824064)(altera_up_avalon_video_rgb_resampler:17.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,alpha=1023,input_bits=16,input_planes=1,input_type=16-bit RGB,output_bits=10,output_planes=3,output_type=30-bit RGB)(altera_up_avalon_video_vga_controller:17.0:AUTO_CLK_CLOCK_RATE=25000000,AUTO_DEVICE_FAMILY=Cyclone IV E,board=DE2-115,device=VGA Connector,resolution=VGA 640x480,underflow_flag=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x08200000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x08002000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x080004b8,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x080004a0,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x080004b0,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x08000000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x08200000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x08000480,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x08000400,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x08001000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x08000460,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x08800000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x08001000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x08000460,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x08000000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x08000000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(interrupt:17.0:irqNumber=0)(interrupt:17.0:irqNumber=1)(interrupt:17.0:irqNumber=2)(nios_custom_instruction:17.0:CIName=fp_adder_0,CINameUpgrade=,arbitrationPriority=1,baseAddress=0,opcodeExtensionUpgrade=-1)(nios_custom_instruction:17.0:CIName=fp_multiplier_0,CINameUpgrade=,arbitrationPriority=1,baseAddress=1,opcodeExtensionUpgrade=-1)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(tristate_conduit:17.0:)"
a:nios_system/nios_system.xml:   parameterizationKey="nn_acc_single_burst:1.0:IMAGE_BUFFER_SIZE=96,WEIGHT_BUFFER_SIZE=96"
a:nios_system/nios_system.xml:  <parameter name="IMAGE_BUFFER_SIZE" value="96" />
a:nios_system.sopcinfo:  <parameter name="IMAGE_BUFFER_SIZE">
a:output_files/demo.map.rpt:; IMAGE_BUFFER_SIZE  ; 96    ; Signed Integer                                                                            ;
a:nn_acc_single_non_burst.sv:	parameter IMAGE_BUFFER_SIZE = 96;
a:nn_acc_single_non_burst.sv:	data_buffer #(.BUFFER_SIZE(IMAGE_BUFFER_SIZE))  IMAGE_BUFFER  (.clk(clk), .reset(reset), .write_enable(image_write_enable), .read_enable(image_read_enable), .write_data(image_write_data), .read_data(image_read_data), .buffer_empty(image_buffer_empty), .buffer_full(image_buffer_full));
a:nn_acc_single_burst_hw.tcl~:add_parameter IMAGE_BUFFER_SIZE INTEGER 8 ""
a:nn_acc_single_burst_hw.tcl~:set_parameter_property IMAGE_BUFFER_SIZE DEFAULT_VALUE 8
a:nn_acc_single_burst_hw.tcl~:set_parameter_property IMAGE_BUFFER_SIZE DISPLAY_NAME IMAGE_BUFFER_SIZE
a:nn_acc_single_burst_hw.tcl~:set_parameter_property IMAGE_BUFFER_SIZE TYPE INTEGER
a:nn_acc_single_burst_hw.tcl~:set_parameter_property IMAGE_BUFFER_SIZE UNITS None
a:nn_acc_single_burst_hw.tcl~:set_parameter_property IMAGE_BUFFER_SIZE ALLOWED_RANGES -2147483648:2147483647
a:nn_acc_single_burst_hw.tcl~:set_parameter_property IMAGE_BUFFER_SIZE DESCRIPTION ""
a:nn_acc_single_burst_hw.tcl~:set_parameter_property IMAGE_BUFFER_SIZE HDL_PARAMETER true
a:nn_acc_single_burst_hw.tcl:add_parameter IMAGE_BUFFER_SIZE INTEGER 8 ""
a:nn_acc_single_burst_hw.tcl:set_parameter_property IMAGE_BUFFER_SIZE DEFAULT_VALUE 8
a:nn_acc_single_burst_hw.tcl:set_parameter_property IMAGE_BUFFER_SIZE DISPLAY_NAME IMAGE_BUFFER_SIZE
a:nn_acc_single_burst_hw.tcl:set_parameter_property IMAGE_BUFFER_SIZE TYPE INTEGER
a:nn_acc_single_burst_hw.tcl:set_parameter_property IMAGE_BUFFER_SIZE UNITS None
a:nn_acc_single_burst_hw.tcl:set_parameter_property IMAGE_BUFFER_SIZE ALLOWED_RANGES -2147483648:2147483647
a:nn_acc_single_burst_hw.tcl:set_parameter_property IMAGE_BUFFER_SIZE DESCRIPTION ""
a:nn_acc_single_burst_hw.tcl:set_parameter_property IMAGE_BUFFER_SIZE HDL_PARAMETER true
Binary file .nn_acc_single_non_burst.sv.swp matches
Binary file .nn_acc_single_non_burst.sv.swo matches
nn_acc_single_non_burst.sv:	parameter IMAGE_BUFFER_SIZE = 8; //FIXME
nn_acc_single_non_burst.sv:	data_buffer #(.BUFFER_SIZE(IMAGE_BUFFER_SIZE))  IMAGE_BUFFER  (.clk(clk), .reset(reset), .write_enable(image_write_enable), .read_enable(image_read_enable), .write_data(image_write_data), .read_data(image_read_data), .buffer_empty(image_buffer_empty), .buffer_full(image_buffer_full));
nn_acc_single_burst_hw.tcl~:add_parameter IMAGE_BUFFER_SIZE INTEGER 8 ""
nn_acc_single_burst_hw.tcl~:set_parameter_property IMAGE_BUFFER_SIZE DEFAULT_VALUE 8
nn_acc_single_burst_hw.tcl~:set_parameter_property IMAGE_BUFFER_SIZE DISPLAY_NAME IMAGE_BUFFER_SIZE
nn_acc_single_burst_hw.tcl~:set_parameter_property IMAGE_BUFFER_SIZE TYPE INTEGER
nn_acc_single_burst_hw.tcl~:set_parameter_property IMAGE_BUFFER_SIZE UNITS None
nn_acc_single_burst_hw.tcl~:set_parameter_property IMAGE_BUFFER_SIZE ALLOWED_RANGES -2147483648:2147483647
nn_acc_single_burst_hw.tcl~:set_parameter_property IMAGE_BUFFER_SIZE DESCRIPTION ""
nn_acc_single_burst_hw.tcl~:set_parameter_property IMAGE_BUFFER_SIZE HDL_PARAMETER true
nn_acc_single_burst_hw.tcl:add_parameter IMAGE_BUFFER_SIZE INTEGER 8 ""
nn_acc_single_burst_hw.tcl:set_parameter_property IMAGE_BUFFER_SIZE DEFAULT_VALUE 8
nn_acc_single_burst_hw.tcl:set_parameter_property IMAGE_BUFFER_SIZE DISPLAY_NAME IMAGE_BUFFER_SIZE
nn_acc_single_burst_hw.tcl:set_parameter_property IMAGE_BUFFER_SIZE TYPE INTEGER
nn_acc_single_burst_hw.tcl:set_parameter_property IMAGE_BUFFER_SIZE UNITS None
nn_acc_single_burst_hw.tcl:set_parameter_property IMAGE_BUFFER_SIZE ALLOWED_RANGES -2147483648:2147483647
nn_acc_single_burst_hw.tcl:set_parameter_property IMAGE_BUFFER_SIZE DESCRIPTION ""
nn_acc_single_burst_hw.tcl:set_parameter_property IMAGE_BUFFER_SIZE HDL_PARAMETER true
