set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_100_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q14_reg_9_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q2_reg_18_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_63_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_70_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_49_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_56_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_4_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q6_reg_20_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q6_reg_13_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_104_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_111_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_67_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_74_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_81_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_8_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q6_reg_17_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_122_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_108_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_115_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_78_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_85_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_92_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q13_reg_20_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q13_reg_13_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_126_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_133_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_119_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_140_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q3_reg_20_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q3_reg_13_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_89_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_96_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q3_reg_7_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q13_reg_17_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_144_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_151_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_137_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q10_reg_7_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q3_reg_17_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q7_reg_12_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_148_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_155_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q10_reg_20_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q10_reg_13_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q7_reg_23_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q7_reg_16_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q0_reg_20_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q0_reg_13_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_159_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_2_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q10_reg_17_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q8_reg_9_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q1_reg_8_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q15_reg_9_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q14_reg_12_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q0_reg_17_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q4_reg_12_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q14_reg_23_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q14_reg_16_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q4_reg_23_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q4_reg_16_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q8_reg_11_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q11_reg_12_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q8_reg_15_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q1_reg_12_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q4_reg_7_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q11_reg_23_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q11_reg_16_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q11_reg_7_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q15_reg_11_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q8_reg_19_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q1_reg_23_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q1_reg_16_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q5_reg_11_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q15_reg_22_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q15_reg_15_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_20_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_13_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q5_reg_22_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q9_reg_9_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q2_reg_8_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q15_reg_19_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q9_reg_10_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_24_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_31_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_17_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q12_reg_11_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q5_reg_19_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q9_reg_21_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q2_reg_11_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_28_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_35_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_42_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q12_reg_22_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q12_reg_15_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q9_reg_18_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q2_reg_22_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q2_reg_15_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_60_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_39_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_53_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q0_reg_9_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q12_reg_19_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_46_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_1_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q6_reg_10_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_101_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q2_reg_19_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_64_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_71_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_57_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_5_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q6_reg_21_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q6_reg_14_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_105_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_112_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q5_reg_7_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_68_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_75_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_82_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q13_reg_10_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_9_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q12_reg_7_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q6_reg_18_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_123_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_130_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_109_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_116_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_86_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_93_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q3_reg_10_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q13_reg_21_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q13_reg_14_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_127_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_134_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_141_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_97_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q3_reg_21_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q3_reg_14_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q3_reg_8_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q13_reg_18_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_145_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_152_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_138_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q10_reg_8_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q10_reg_10_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q3_reg_18_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q0_reg_10_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_149_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_156_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q7_reg_20_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q7_reg_13_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q10_reg_21_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q10_reg_14_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q0_reg_21_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q0_reg_14_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q7_reg_17_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_3_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q10_reg_18_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q1_reg_9_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q14_reg_20_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q14_reg_13_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q0_reg_18_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q4_reg_20_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q4_reg_13_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q6_reg_7_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q14_reg_17_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q13_reg_7_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q4_reg_17_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q8_reg_12_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q11_reg_20_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q11_reg_13_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q8_reg_23_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q8_reg_16_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q1_reg_20_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q4_reg_8_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q11_reg_17_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q11_reg_8_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q15_reg_12_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q1_reg_17_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_10_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q5_reg_12_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q15_reg_23_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q15_reg_16_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_21_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_14_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q5_reg_23_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q5_reg_16_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q2_reg_9_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q9_reg_11_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q12_reg_12_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_25_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_32_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_18_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q9_reg_22_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q9_reg_15_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q2_reg_12_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q12_reg_23_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q12_reg_16_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_29_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_36_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_43_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_50_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q7_reg_7_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q14_reg_7_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q9_reg_19_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q2_reg_23_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q2_reg_16_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_61_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_47_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_54_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_2_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q6_reg_11_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_102_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_65_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_72_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_6_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q6_reg_22_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q6_reg_15_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_120_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_106_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_113_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q5_reg_8_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_69_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_76_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_83_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_90_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q12_reg_8_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q13_reg_11_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q6_reg_19_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_124_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_131_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_117_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q3_reg_11_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_87_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_94_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q13_reg_22_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q13_reg_15_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_128_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_135_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_142_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q3_reg_22_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q3_reg_15_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q3_reg_9_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q13_reg_19_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_146_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_153_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_139_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q7_reg_10_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q10_reg_9_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q10_reg_11_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q3_reg_19_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q7_reg_21_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q7_reg_14_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q0_reg_11_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_157_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_0_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q10_reg_22_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q10_reg_15_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q8_reg_7_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q15_reg_7_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q14_reg_10_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q7_reg_18_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q0_reg_22_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q0_reg_15_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q10_reg_19_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q4_reg_10_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q14_reg_21_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q14_reg_14_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q0_reg_19_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q4_reg_21_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q4_reg_14_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q6_reg_8_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q14_reg_18_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q13_reg_8_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q11_reg_10_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q4_reg_18_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q8_reg_20_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q8_reg_13_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q1_reg_10_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q11_reg_21_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q11_reg_14_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q8_reg_17_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q1_reg_21_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q1_reg_14_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q4_reg_9_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q11_reg_18_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q11_reg_9_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q15_reg_20_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q15_reg_13_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q1_reg_18_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_11_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q5_reg_20_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q5_reg_13_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q9_reg_7_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q15_reg_17_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_22_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_15_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q5_reg_17_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q9_reg_12_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_26_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_33_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_40_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q12_reg_20_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q12_reg_13_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_19_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q9_reg_23_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q9_reg_16_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q2_reg_20_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_37_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_44_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_51_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q0_reg_7_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q12_reg_17_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q7_reg_8_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q14_reg_8_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q2_reg_17_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_62_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_48_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_55_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_3_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q6_reg_12_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_103_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_110_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_66_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_73_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_80_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_7_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q6_reg_23_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q6_reg_16_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_121_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_107_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_114_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q5_reg_9_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_77_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_84_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_91_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q13_reg_12_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q12_reg_9_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_125_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_132_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_88_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_95_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q3_reg_12_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q13_reg_23_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q13_reg_16_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_143_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_150_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_129_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_136_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_99_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q3_reg_23_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q3_reg_16_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_147_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_154_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q7_reg_11_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q10_reg_12_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q0_reg_12_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_158_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q7_reg_22_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q7_reg_15_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_1_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q10_reg_23_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q10_reg_16_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q8_reg_8_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q1_reg_7_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q15_reg_8_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q14_reg_11_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q0_reg_23_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q0_reg_16_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q7_reg_19_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q4_reg_11_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q14_reg_22_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q14_reg_15_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q4_reg_22_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q4_reg_15_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q6_reg_9_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q14_reg_19_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q8_reg_10_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q13_reg_9_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q11_reg_11_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q4_reg_19_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q8_reg_21_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q8_reg_14_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q1_reg_11_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q11_reg_22_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q11_reg_15_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q15_reg_10_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q8_reg_18_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q1_reg_22_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q1_reg_15_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q11_reg_19_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q5_reg_10_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q15_reg_21_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q15_reg_14_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q1_reg_19_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_12_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q5_reg_21_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q5_reg_14_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q9_reg_8_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q2_reg_7_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q15_reg_18_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q12_reg_10_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_23_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_30_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_16_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q5_reg_18_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q9_reg_20_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q9_reg_13_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q2_reg_10_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q12_reg_21_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q12_reg_14_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_27_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_34_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_41_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q9_reg_17_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q2_reg_21_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q2_reg_14_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q12_reg_18_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_45_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_52_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q0_reg_8_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_sfp_instance_fifo_inst_int_q7_reg_9_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_38_/CP}]
set_clock_latency -0.2  [get_pins {core_instance_psum_mem_instance_Q_reg_0_/CP}]
