#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c2ba00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c2bb90 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1c1d2d0 .functor NOT 1, L_0x1c87ec0, C4<0>, C4<0>, C4<0>;
L_0x1c87ca0 .functor XOR 2, L_0x1c87b40, L_0x1c87c00, C4<00>, C4<00>;
L_0x1c87db0 .functor XOR 2, L_0x1c87ca0, L_0x1c87d10, C4<00>, C4<00>;
v0x1c7faf0_0 .net *"_ivl_10", 1 0, L_0x1c87d10;  1 drivers
v0x1c7fbf0_0 .net *"_ivl_12", 1 0, L_0x1c87db0;  1 drivers
v0x1c7fcd0_0 .net *"_ivl_2", 1 0, L_0x1c82e10;  1 drivers
v0x1c7fd90_0 .net *"_ivl_4", 1 0, L_0x1c87b40;  1 drivers
v0x1c7fe70_0 .net *"_ivl_6", 1 0, L_0x1c87c00;  1 drivers
v0x1c7ffa0_0 .net *"_ivl_8", 1 0, L_0x1c87ca0;  1 drivers
v0x1c80080_0 .net "a", 0 0, v0x1c7a890_0;  1 drivers
v0x1c80120_0 .net "b", 0 0, v0x1c7a930_0;  1 drivers
v0x1c801c0_0 .net "c", 0 0, v0x1c7a9d0_0;  1 drivers
v0x1c80260_0 .var "clk", 0 0;
v0x1c80300_0 .net "d", 0 0, v0x1c7ab10_0;  1 drivers
v0x1c803a0_0 .net "out_pos_dut", 0 0, L_0x1c879e0;  1 drivers
v0x1c80440_0 .net "out_pos_ref", 0 0, L_0x1c81970;  1 drivers
v0x1c804e0_0 .net "out_sop_dut", 0 0, L_0x1c843c0;  1 drivers
v0x1c80580_0 .net "out_sop_ref", 0 0, L_0x1c55040;  1 drivers
v0x1c80620_0 .var/2u "stats1", 223 0;
v0x1c806c0_0 .var/2u "strobe", 0 0;
v0x1c80760_0 .net "tb_match", 0 0, L_0x1c87ec0;  1 drivers
v0x1c80830_0 .net "tb_mismatch", 0 0, L_0x1c1d2d0;  1 drivers
v0x1c808d0_0 .net "wavedrom_enable", 0 0, v0x1c7ade0_0;  1 drivers
v0x1c809a0_0 .net "wavedrom_title", 511 0, v0x1c7ae80_0;  1 drivers
L_0x1c82e10 .concat [ 1 1 0 0], L_0x1c81970, L_0x1c55040;
L_0x1c87b40 .concat [ 1 1 0 0], L_0x1c81970, L_0x1c55040;
L_0x1c87c00 .concat [ 1 1 0 0], L_0x1c879e0, L_0x1c843c0;
L_0x1c87d10 .concat [ 1 1 0 0], L_0x1c81970, L_0x1c55040;
L_0x1c87ec0 .cmp/eeq 2, L_0x1c82e10, L_0x1c87db0;
S_0x1c2bd20 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1c2bb90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1c1d6b0 .functor AND 1, v0x1c7a9d0_0, v0x1c7ab10_0, C4<1>, C4<1>;
L_0x1c1da90 .functor NOT 1, v0x1c7a890_0, C4<0>, C4<0>, C4<0>;
L_0x1c1de70 .functor NOT 1, v0x1c7a930_0, C4<0>, C4<0>, C4<0>;
L_0x1c1e0f0 .functor AND 1, L_0x1c1da90, L_0x1c1de70, C4<1>, C4<1>;
L_0x1c366a0 .functor AND 1, L_0x1c1e0f0, v0x1c7a9d0_0, C4<1>, C4<1>;
L_0x1c55040 .functor OR 1, L_0x1c1d6b0, L_0x1c366a0, C4<0>, C4<0>;
L_0x1c80df0 .functor NOT 1, v0x1c7a930_0, C4<0>, C4<0>, C4<0>;
L_0x1c80e60 .functor OR 1, L_0x1c80df0, v0x1c7ab10_0, C4<0>, C4<0>;
L_0x1c80f70 .functor AND 1, v0x1c7a9d0_0, L_0x1c80e60, C4<1>, C4<1>;
L_0x1c81030 .functor NOT 1, v0x1c7a890_0, C4<0>, C4<0>, C4<0>;
L_0x1c81100 .functor OR 1, L_0x1c81030, v0x1c7a930_0, C4<0>, C4<0>;
L_0x1c81170 .functor AND 1, L_0x1c80f70, L_0x1c81100, C4<1>, C4<1>;
L_0x1c812f0 .functor NOT 1, v0x1c7a930_0, C4<0>, C4<0>, C4<0>;
L_0x1c81360 .functor OR 1, L_0x1c812f0, v0x1c7ab10_0, C4<0>, C4<0>;
L_0x1c81280 .functor AND 1, v0x1c7a9d0_0, L_0x1c81360, C4<1>, C4<1>;
L_0x1c814f0 .functor NOT 1, v0x1c7a890_0, C4<0>, C4<0>, C4<0>;
L_0x1c815f0 .functor OR 1, L_0x1c814f0, v0x1c7ab10_0, C4<0>, C4<0>;
L_0x1c816b0 .functor AND 1, L_0x1c81280, L_0x1c815f0, C4<1>, C4<1>;
L_0x1c81860 .functor XNOR 1, L_0x1c81170, L_0x1c816b0, C4<0>, C4<0>;
v0x1c1cc00_0 .net *"_ivl_0", 0 0, L_0x1c1d6b0;  1 drivers
v0x1c1d000_0 .net *"_ivl_12", 0 0, L_0x1c80df0;  1 drivers
v0x1c1d3e0_0 .net *"_ivl_14", 0 0, L_0x1c80e60;  1 drivers
v0x1c1d7c0_0 .net *"_ivl_16", 0 0, L_0x1c80f70;  1 drivers
v0x1c1dba0_0 .net *"_ivl_18", 0 0, L_0x1c81030;  1 drivers
v0x1c1df80_0 .net *"_ivl_2", 0 0, L_0x1c1da90;  1 drivers
v0x1c1e200_0 .net *"_ivl_20", 0 0, L_0x1c81100;  1 drivers
v0x1c78e00_0 .net *"_ivl_24", 0 0, L_0x1c812f0;  1 drivers
v0x1c78ee0_0 .net *"_ivl_26", 0 0, L_0x1c81360;  1 drivers
v0x1c78fc0_0 .net *"_ivl_28", 0 0, L_0x1c81280;  1 drivers
v0x1c790a0_0 .net *"_ivl_30", 0 0, L_0x1c814f0;  1 drivers
v0x1c79180_0 .net *"_ivl_32", 0 0, L_0x1c815f0;  1 drivers
v0x1c79260_0 .net *"_ivl_36", 0 0, L_0x1c81860;  1 drivers
L_0x7f7bfcc15018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1c79320_0 .net *"_ivl_38", 0 0, L_0x7f7bfcc15018;  1 drivers
v0x1c79400_0 .net *"_ivl_4", 0 0, L_0x1c1de70;  1 drivers
v0x1c794e0_0 .net *"_ivl_6", 0 0, L_0x1c1e0f0;  1 drivers
v0x1c795c0_0 .net *"_ivl_8", 0 0, L_0x1c366a0;  1 drivers
v0x1c796a0_0 .net "a", 0 0, v0x1c7a890_0;  alias, 1 drivers
v0x1c79760_0 .net "b", 0 0, v0x1c7a930_0;  alias, 1 drivers
v0x1c79820_0 .net "c", 0 0, v0x1c7a9d0_0;  alias, 1 drivers
v0x1c798e0_0 .net "d", 0 0, v0x1c7ab10_0;  alias, 1 drivers
v0x1c799a0_0 .net "out_pos", 0 0, L_0x1c81970;  alias, 1 drivers
v0x1c79a60_0 .net "out_sop", 0 0, L_0x1c55040;  alias, 1 drivers
v0x1c79b20_0 .net "pos0", 0 0, L_0x1c81170;  1 drivers
v0x1c79be0_0 .net "pos1", 0 0, L_0x1c816b0;  1 drivers
L_0x1c81970 .functor MUXZ 1, L_0x7f7bfcc15018, L_0x1c81170, L_0x1c81860, C4<>;
S_0x1c79d60 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1c2bb90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1c7a890_0 .var "a", 0 0;
v0x1c7a930_0 .var "b", 0 0;
v0x1c7a9d0_0 .var "c", 0 0;
v0x1c7aa70_0 .net "clk", 0 0, v0x1c80260_0;  1 drivers
v0x1c7ab10_0 .var "d", 0 0;
v0x1c7ac00_0 .var/2u "fail", 0 0;
v0x1c7aca0_0 .var/2u "fail1", 0 0;
v0x1c7ad40_0 .net "tb_match", 0 0, L_0x1c87ec0;  alias, 1 drivers
v0x1c7ade0_0 .var "wavedrom_enable", 0 0;
v0x1c7ae80_0 .var "wavedrom_title", 511 0;
E_0x1c2a370/0 .event negedge, v0x1c7aa70_0;
E_0x1c2a370/1 .event posedge, v0x1c7aa70_0;
E_0x1c2a370 .event/or E_0x1c2a370/0, E_0x1c2a370/1;
S_0x1c7a090 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1c79d60;
 .timescale -12 -12;
v0x1c7a2d0_0 .var/2s "i", 31 0;
E_0x1c2a210 .event posedge, v0x1c7aa70_0;
S_0x1c7a3d0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1c79d60;
 .timescale -12 -12;
v0x1c7a5d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1c7a6b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1c79d60;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1c7b060 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1c2bb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1c81b20 .functor NOT 1, v0x1c7a930_0, C4<0>, C4<0>, C4<0>;
L_0x1c81cc0 .functor AND 1, v0x1c7a890_0, L_0x1c81b20, C4<1>, C4<1>;
L_0x1c81da0 .functor NOT 1, v0x1c7a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c81f20 .functor AND 1, L_0x1c81cc0, L_0x1c81da0, C4<1>, C4<1>;
L_0x1c82060 .functor NOT 1, v0x1c7ab10_0, C4<0>, C4<0>, C4<0>;
L_0x1c821e0 .functor AND 1, L_0x1c81f20, L_0x1c82060, C4<1>, C4<1>;
L_0x1c82330 .functor NOT 1, v0x1c7a890_0, C4<0>, C4<0>, C4<0>;
L_0x1c824b0 .functor AND 1, L_0x1c82330, v0x1c7a930_0, C4<1>, C4<1>;
L_0x1c825c0 .functor NOT 1, v0x1c7a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c82630 .functor AND 1, L_0x1c824b0, L_0x1c825c0, C4<1>, C4<1>;
L_0x1c827a0 .functor NOT 1, v0x1c7ab10_0, C4<0>, C4<0>, C4<0>;
L_0x1c82810 .functor AND 1, L_0x1c82630, L_0x1c827a0, C4<1>, C4<1>;
L_0x1c82940 .functor OR 1, L_0x1c821e0, L_0x1c82810, C4<0>, C4<0>;
L_0x1c82a50 .functor NOT 1, v0x1c7a890_0, C4<0>, C4<0>, C4<0>;
L_0x1c828d0 .functor NOT 1, v0x1c7a930_0, C4<0>, C4<0>, C4<0>;
L_0x1c82b40 .functor AND 1, L_0x1c82a50, L_0x1c828d0, C4<1>, C4<1>;
L_0x1c82ce0 .functor AND 1, L_0x1c82b40, v0x1c7a9d0_0, C4<1>, C4<1>;
L_0x1c82da0 .functor NOT 1, v0x1c7ab10_0, C4<0>, C4<0>, C4<0>;
L_0x1c82eb0 .functor AND 1, L_0x1c82ce0, L_0x1c82da0, C4<1>, C4<1>;
L_0x1c82fc0 .functor OR 1, L_0x1c82940, L_0x1c82eb0, C4<0>, C4<0>;
L_0x1c83180 .functor NOT 1, v0x1c7a890_0, C4<0>, C4<0>, C4<0>;
L_0x1c831f0 .functor NOT 1, v0x1c7a930_0, C4<0>, C4<0>, C4<0>;
L_0x1c83320 .functor AND 1, L_0x1c83180, L_0x1c831f0, C4<1>, C4<1>;
L_0x1c83430 .functor NOT 1, v0x1c7a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c83570 .functor AND 1, L_0x1c83320, L_0x1c83430, C4<1>, C4<1>;
L_0x1c83680 .functor AND 1, L_0x1c83570, v0x1c7ab10_0, C4<1>, C4<1>;
L_0x1c83820 .functor OR 1, L_0x1c82fc0, L_0x1c83680, C4<0>, C4<0>;
L_0x1c83930 .functor NOT 1, v0x1c7a890_0, C4<0>, C4<0>, C4<0>;
L_0x1c83a90 .functor NOT 1, v0x1c7a930_0, C4<0>, C4<0>, C4<0>;
L_0x1c83b00 .functor AND 1, L_0x1c83930, L_0x1c83a90, C4<1>, C4<1>;
L_0x1c83d10 .functor NOT 1, v0x1c7a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c83d80 .functor AND 1, L_0x1c83b00, L_0x1c83d10, C4<1>, C4<1>;
L_0x1c83fa0 .functor NOT 1, v0x1c7ab10_0, C4<0>, C4<0>, C4<0>;
L_0x1c84010 .functor AND 1, L_0x1c83d80, L_0x1c83fa0, C4<1>, C4<1>;
L_0x1c84240 .functor OR 1, L_0x1c83820, L_0x1c84010, C4<0>, C4<0>;
L_0x1c84350 .functor AND 1, v0x1c7a890_0, v0x1c7a930_0, C4<1>, C4<1>;
L_0x1c844f0 .functor AND 1, L_0x1c84350, v0x1c7a9d0_0, C4<1>, C4<1>;
L_0x1c845b0 .functor AND 1, L_0x1c844f0, v0x1c7ab10_0, C4<1>, C4<1>;
L_0x1c843c0 .functor OR 1, L_0x1c84240, L_0x1c845b0, C4<0>, C4<0>;
L_0x1c84800 .functor NOT 1, v0x1c7a890_0, C4<0>, C4<0>, C4<0>;
L_0x1c849c0 .functor NOT 1, v0x1c7a930_0, C4<0>, C4<0>, C4<0>;
L_0x1c84a30 .functor OR 1, L_0x1c84800, L_0x1c849c0, C4<0>, C4<0>;
L_0x1c84ca0 .functor NOT 1, v0x1c7a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c84d10 .functor OR 1, L_0x1c84a30, L_0x1c84ca0, C4<0>, C4<0>;
L_0x1c84f90 .functor NOT 1, v0x1c7ab10_0, C4<0>, C4<0>, C4<0>;
L_0x1c85000 .functor OR 1, L_0x1c84d10, L_0x1c84f90, C4<0>, C4<0>;
L_0x1c85290 .functor NOT 1, v0x1c7a890_0, C4<0>, C4<0>, C4<0>;
L_0x1c85300 .functor NOT 1, v0x1c7a930_0, C4<0>, C4<0>, C4<0>;
L_0x1c85500 .functor OR 1, L_0x1c85290, L_0x1c85300, C4<0>, C4<0>;
L_0x1c85610 .functor NOT 1, v0x1c7a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c85820 .functor OR 1, L_0x1c85500, L_0x1c85610, C4<0>, C4<0>;
L_0x1c85930 .functor OR 1, L_0x1c85820, v0x1c7ab10_0, C4<0>, C4<0>;
L_0x1c85ba0 .functor AND 1, L_0x1c85000, L_0x1c85930, C4<1>, C4<1>;
L_0x1c85cb0 .functor NOT 1, v0x1c7a890_0, C4<0>, C4<0>, C4<0>;
L_0x1c85ee0 .functor NOT 1, v0x1c7a930_0, C4<0>, C4<0>, C4<0>;
L_0x1c85f50 .functor OR 1, L_0x1c85cb0, L_0x1c85ee0, C4<0>, C4<0>;
L_0x1c86230 .functor OR 1, L_0x1c85f50, v0x1c7a9d0_0, C4<0>, C4<0>;
L_0x1c86500 .functor NOT 1, v0x1c7ab10_0, C4<0>, C4<0>, C4<0>;
L_0x1c86960 .functor OR 1, L_0x1c86230, L_0x1c86500, C4<0>, C4<0>;
L_0x1c86a70 .functor AND 1, L_0x1c85ba0, L_0x1c86960, C4<1>, C4<1>;
L_0x1c86d70 .functor NOT 1, v0x1c7a890_0, C4<0>, C4<0>, C4<0>;
L_0x1c86ff0 .functor OR 1, L_0x1c86d70, v0x1c7a930_0, C4<0>, C4<0>;
L_0x1c872b0 .functor NOT 1, v0x1c7a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c87320 .functor OR 1, L_0x1c86ff0, L_0x1c872b0, C4<0>, C4<0>;
L_0x1c87640 .functor NOT 1, v0x1c7ab10_0, C4<0>, C4<0>, C4<0>;
L_0x1c876b0 .functor OR 1, L_0x1c87320, L_0x1c87640, C4<0>, C4<0>;
L_0x1c879e0 .functor AND 1, L_0x1c86a70, L_0x1c876b0, C4<1>, C4<1>;
v0x1c7b220_0 .net *"_ivl_0", 0 0, L_0x1c81b20;  1 drivers
v0x1c7b300_0 .net *"_ivl_10", 0 0, L_0x1c821e0;  1 drivers
v0x1c7b3e0_0 .net *"_ivl_100", 0 0, L_0x1c85820;  1 drivers
v0x1c7b4d0_0 .net *"_ivl_102", 0 0, L_0x1c85930;  1 drivers
v0x1c7b5b0_0 .net *"_ivl_104", 0 0, L_0x1c85ba0;  1 drivers
v0x1c7b6e0_0 .net *"_ivl_106", 0 0, L_0x1c85cb0;  1 drivers
v0x1c7b7c0_0 .net *"_ivl_108", 0 0, L_0x1c85ee0;  1 drivers
v0x1c7b8a0_0 .net *"_ivl_110", 0 0, L_0x1c85f50;  1 drivers
v0x1c7b980_0 .net *"_ivl_112", 0 0, L_0x1c86230;  1 drivers
v0x1c7baf0_0 .net *"_ivl_114", 0 0, L_0x1c86500;  1 drivers
v0x1c7bbd0_0 .net *"_ivl_116", 0 0, L_0x1c86960;  1 drivers
v0x1c7bcb0_0 .net *"_ivl_118", 0 0, L_0x1c86a70;  1 drivers
v0x1c7bd90_0 .net *"_ivl_12", 0 0, L_0x1c82330;  1 drivers
v0x1c7be70_0 .net *"_ivl_120", 0 0, L_0x1c86d70;  1 drivers
v0x1c7bf50_0 .net *"_ivl_122", 0 0, L_0x1c86ff0;  1 drivers
v0x1c7c030_0 .net *"_ivl_124", 0 0, L_0x1c872b0;  1 drivers
v0x1c7c110_0 .net *"_ivl_126", 0 0, L_0x1c87320;  1 drivers
v0x1c7c300_0 .net *"_ivl_128", 0 0, L_0x1c87640;  1 drivers
v0x1c7c3e0_0 .net *"_ivl_130", 0 0, L_0x1c876b0;  1 drivers
v0x1c7c4c0_0 .net *"_ivl_14", 0 0, L_0x1c824b0;  1 drivers
v0x1c7c5a0_0 .net *"_ivl_16", 0 0, L_0x1c825c0;  1 drivers
v0x1c7c680_0 .net *"_ivl_18", 0 0, L_0x1c82630;  1 drivers
v0x1c7c760_0 .net *"_ivl_2", 0 0, L_0x1c81cc0;  1 drivers
v0x1c7c840_0 .net *"_ivl_20", 0 0, L_0x1c827a0;  1 drivers
v0x1c7c920_0 .net *"_ivl_22", 0 0, L_0x1c82810;  1 drivers
v0x1c7ca00_0 .net *"_ivl_24", 0 0, L_0x1c82940;  1 drivers
v0x1c7cae0_0 .net *"_ivl_26", 0 0, L_0x1c82a50;  1 drivers
v0x1c7cbc0_0 .net *"_ivl_28", 0 0, L_0x1c828d0;  1 drivers
v0x1c7cca0_0 .net *"_ivl_30", 0 0, L_0x1c82b40;  1 drivers
v0x1c7cd80_0 .net *"_ivl_32", 0 0, L_0x1c82ce0;  1 drivers
v0x1c7ce60_0 .net *"_ivl_34", 0 0, L_0x1c82da0;  1 drivers
v0x1c7cf40_0 .net *"_ivl_36", 0 0, L_0x1c82eb0;  1 drivers
v0x1c7d020_0 .net *"_ivl_38", 0 0, L_0x1c82fc0;  1 drivers
v0x1c7d310_0 .net *"_ivl_4", 0 0, L_0x1c81da0;  1 drivers
v0x1c7d3f0_0 .net *"_ivl_40", 0 0, L_0x1c83180;  1 drivers
v0x1c7d4d0_0 .net *"_ivl_42", 0 0, L_0x1c831f0;  1 drivers
v0x1c7d5b0_0 .net *"_ivl_44", 0 0, L_0x1c83320;  1 drivers
v0x1c7d690_0 .net *"_ivl_46", 0 0, L_0x1c83430;  1 drivers
v0x1c7d770_0 .net *"_ivl_48", 0 0, L_0x1c83570;  1 drivers
v0x1c7d850_0 .net *"_ivl_50", 0 0, L_0x1c83680;  1 drivers
v0x1c7d930_0 .net *"_ivl_52", 0 0, L_0x1c83820;  1 drivers
v0x1c7da10_0 .net *"_ivl_54", 0 0, L_0x1c83930;  1 drivers
v0x1c7daf0_0 .net *"_ivl_56", 0 0, L_0x1c83a90;  1 drivers
v0x1c7dbd0_0 .net *"_ivl_58", 0 0, L_0x1c83b00;  1 drivers
v0x1c7dcb0_0 .net *"_ivl_6", 0 0, L_0x1c81f20;  1 drivers
v0x1c7dd90_0 .net *"_ivl_60", 0 0, L_0x1c83d10;  1 drivers
v0x1c7de70_0 .net *"_ivl_62", 0 0, L_0x1c83d80;  1 drivers
v0x1c7df50_0 .net *"_ivl_64", 0 0, L_0x1c83fa0;  1 drivers
v0x1c7e030_0 .net *"_ivl_66", 0 0, L_0x1c84010;  1 drivers
v0x1c7e110_0 .net *"_ivl_68", 0 0, L_0x1c84240;  1 drivers
v0x1c7e1f0_0 .net *"_ivl_70", 0 0, L_0x1c84350;  1 drivers
v0x1c7e2d0_0 .net *"_ivl_72", 0 0, L_0x1c844f0;  1 drivers
v0x1c7e3b0_0 .net *"_ivl_74", 0 0, L_0x1c845b0;  1 drivers
v0x1c7e490_0 .net *"_ivl_78", 0 0, L_0x1c84800;  1 drivers
v0x1c7e570_0 .net *"_ivl_8", 0 0, L_0x1c82060;  1 drivers
v0x1c7e650_0 .net *"_ivl_80", 0 0, L_0x1c849c0;  1 drivers
v0x1c7e730_0 .net *"_ivl_82", 0 0, L_0x1c84a30;  1 drivers
v0x1c7e810_0 .net *"_ivl_84", 0 0, L_0x1c84ca0;  1 drivers
v0x1c7e8f0_0 .net *"_ivl_86", 0 0, L_0x1c84d10;  1 drivers
v0x1c7e9d0_0 .net *"_ivl_88", 0 0, L_0x1c84f90;  1 drivers
v0x1c7eab0_0 .net *"_ivl_90", 0 0, L_0x1c85000;  1 drivers
v0x1c7eb90_0 .net *"_ivl_92", 0 0, L_0x1c85290;  1 drivers
v0x1c7ec70_0 .net *"_ivl_94", 0 0, L_0x1c85300;  1 drivers
v0x1c7ed50_0 .net *"_ivl_96", 0 0, L_0x1c85500;  1 drivers
v0x1c7ee30_0 .net *"_ivl_98", 0 0, L_0x1c85610;  1 drivers
v0x1c7f320_0 .net "a", 0 0, v0x1c7a890_0;  alias, 1 drivers
v0x1c7f3c0_0 .net "b", 0 0, v0x1c7a930_0;  alias, 1 drivers
v0x1c7f4b0_0 .net "c", 0 0, v0x1c7a9d0_0;  alias, 1 drivers
v0x1c7f5a0_0 .net "d", 0 0, v0x1c7ab10_0;  alias, 1 drivers
v0x1c7f690_0 .net "out_pos", 0 0, L_0x1c879e0;  alias, 1 drivers
v0x1c7f750_0 .net "out_sop", 0 0, L_0x1c843c0;  alias, 1 drivers
S_0x1c7f8d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1c2bb90;
 .timescale -12 -12;
E_0x1c129f0 .event anyedge, v0x1c806c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c806c0_0;
    %nor/r;
    %assign/vec4 v0x1c806c0_0, 0;
    %wait E_0x1c129f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c79d60;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c7ac00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c7aca0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1c79d60;
T_4 ;
    %wait E_0x1c2a370;
    %load/vec4 v0x1c7ad40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c7ac00_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1c79d60;
T_5 ;
    %wait E_0x1c2a210;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c7ab10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c7a9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c7a930_0, 0;
    %assign/vec4 v0x1c7a890_0, 0;
    %wait E_0x1c2a210;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c7ab10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c7a9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c7a930_0, 0;
    %assign/vec4 v0x1c7a890_0, 0;
    %wait E_0x1c2a210;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c7ab10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c7a9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c7a930_0, 0;
    %assign/vec4 v0x1c7a890_0, 0;
    %wait E_0x1c2a210;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c7ab10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c7a9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c7a930_0, 0;
    %assign/vec4 v0x1c7a890_0, 0;
    %wait E_0x1c2a210;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c7ab10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c7a9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c7a930_0, 0;
    %assign/vec4 v0x1c7a890_0, 0;
    %wait E_0x1c2a210;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c7ab10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c7a9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c7a930_0, 0;
    %assign/vec4 v0x1c7a890_0, 0;
    %wait E_0x1c2a210;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c7ab10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c7a9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c7a930_0, 0;
    %assign/vec4 v0x1c7a890_0, 0;
    %wait E_0x1c2a210;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c7ab10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c7a9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c7a930_0, 0;
    %assign/vec4 v0x1c7a890_0, 0;
    %wait E_0x1c2a210;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c7ab10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c7a9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c7a930_0, 0;
    %assign/vec4 v0x1c7a890_0, 0;
    %wait E_0x1c2a210;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c7ab10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c7a9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c7a930_0, 0;
    %assign/vec4 v0x1c7a890_0, 0;
    %wait E_0x1c2a210;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c7ab10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c7a9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c7a930_0, 0;
    %assign/vec4 v0x1c7a890_0, 0;
    %wait E_0x1c2a210;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c7ab10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c7a9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c7a930_0, 0;
    %assign/vec4 v0x1c7a890_0, 0;
    %wait E_0x1c2a210;
    %load/vec4 v0x1c7ac00_0;
    %store/vec4 v0x1c7aca0_0, 0, 1;
    %fork t_1, S_0x1c7a090;
    %jmp t_0;
    .scope S_0x1c7a090;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1c7a2d0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1c7a2d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1c2a210;
    %load/vec4 v0x1c7a2d0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1c7ab10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c7a9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c7a930_0, 0;
    %assign/vec4 v0x1c7a890_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c7a2d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1c7a2d0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1c79d60;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c2a370;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1c7ab10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c7a9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c7a930_0, 0;
    %assign/vec4 v0x1c7a890_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1c7ac00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1c7aca0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1c2bb90;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c80260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c806c0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1c2bb90;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c80260_0;
    %inv;
    %store/vec4 v0x1c80260_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1c2bb90;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c7aa70_0, v0x1c80830_0, v0x1c80080_0, v0x1c80120_0, v0x1c801c0_0, v0x1c80300_0, v0x1c80580_0, v0x1c804e0_0, v0x1c80440_0, v0x1c803a0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1c2bb90;
T_9 ;
    %load/vec4 v0x1c80620_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1c80620_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c80620_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1c80620_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1c80620_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c80620_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1c80620_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1c80620_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c80620_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1c80620_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1c2bb90;
T_10 ;
    %wait E_0x1c2a370;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c80620_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c80620_0, 4, 32;
    %load/vec4 v0x1c80760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1c80620_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c80620_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c80620_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c80620_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1c80580_0;
    %load/vec4 v0x1c80580_0;
    %load/vec4 v0x1c804e0_0;
    %xor;
    %load/vec4 v0x1c80580_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1c80620_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c80620_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1c80620_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c80620_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1c80440_0;
    %load/vec4 v0x1c80440_0;
    %load/vec4 v0x1c803a0_0;
    %xor;
    %load/vec4 v0x1c80440_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1c80620_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c80620_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1c80620_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c80620_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/ece241_2013_q2/iter3/response2/top_module.sv";
