# vsim -c ./tests/project_phase1_tb.project_phase1_tb -wlf /filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-1/output/waves/project_phase1_tb.wlf -logfile /filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-1/output/logs/transcript/project_phase1_tb_transcript.log -do "run -all; log -flush /*; quit -f;" 
# Start time: 14:45:46 on Mar 03,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Sim
# //  Version 2023.2_1 linux May 12 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.project_phase1_tb(fast)
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.PC_Register(fast)
# Loading work.PC_control(fast)
# Loading work.CLA_16bit(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.Shifter(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.ControlUnit(fast)
# Loading work.ALU(fast)
# Loading work.PSA_16bit(fast)
# Loading work.RED_Unit(fast)
# Loading work.CLA_4bit(fast)
# Loading work.CLA_8bit(fast)
# Loading work.flag_register(fast)
# Loading work.dff(fast__1)
# Loading work.memory1c(fast__1)
# Loading work.dff(fast)
# Loading work.Register(fast)
# Loading work.BitCell(fast)
# run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : /filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-1/project_phase1_tb.v(126)
#    Time: 1400 ns  Iteration: 1  Instance: /project_phase1_tb
# End time: 14:45:47 on Mar 03,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
0:01
# Errors: 0, Warnings: 1
