Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Oct  4 21:19:55 2023
| Host         : DESKTOP-N36DDLV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TopLevel_UART_control_sets_placed.rpt
| Design       : TopLevel_UART
| Device       : xc7a35ti
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |               8 |            5 |
| No           | Yes                   | No                     |              10 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              28 |            8 |
| Yes          | Yes                   | No                     |              30 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+----------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|    Clock Signal    |                 Enable Signal                |                 Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+----------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|  i_clock_IBUF_BUFG |                                              |                                                 |                2 |              4 |         2.00 |
|  i_clock_IBUF_BUFG | u_RxUART/reg_bitsRxCounter[3]_i_1_n_0        | i_reset_IBUF                                    |                1 |              4 |         4.00 |
|  i_clock_IBUF_BUFG | u_RxUART/reg_ticksCounter[3]_i_1_n_0         | i_reset_IBUF                                    |                2 |              4 |         2.00 |
|  i_clock_IBUF_BUFG | u_TxUART/reg_ticksCounter[3]_i_1__0_n_0      | i_reset_IBUF                                    |                2 |              4 |         2.00 |
|  i_clock_IBUF_BUFG | u_InterfaceCircuit/o_reg_nextOperationCode   | i_reset_IBUF                                    |                2 |              6 |         3.00 |
|  i_clock_IBUF_BUFG |                                              | i_reset_IBUF                                    |                5 |              8 |         1.60 |
|  i_clock_IBUF_BUFG | u_InterfaceCircuit/o_reg_nextAluResultData   | i_reset_IBUF                                    |                7 |              8 |         1.14 |
|  i_clock_IBUF_BUFG | u_InterfaceCircuit/reg_nextActualState12_out | i_reset_IBUF                                    |                2 |              8 |         4.00 |
|  i_clock_IBUF_BUFG | u_RxUART/E[0]                                | i_reset_IBUF                                    |                3 |              8 |         2.67 |
|  i_clock_IBUF_BUFG | u_RxUART/o_reg_data[7]_i_1_n_0               | i_reset_IBUF                                    |                1 |              8 |         8.00 |
|  i_clock_IBUF_BUFG | u_TxUART/b_reg[7]_i_1_n_0                    | i_reset_IBUF                                    |                2 |              8 |         4.00 |
|  i_clock_IBUF_BUFG |                                              | u_BaudRateGenerator/reg_pulseCounter[9]_i_1_n_0 |                3 |             10 |         3.33 |
+--------------------+----------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+


