<?xml version="1.0" encoding="UTF-8"?>
<BuildStatus>
    <Strategy name="Area">
        <Milestone name="Export" build_result="0" build_time="0"/>
        <Milestone name="Map" build_result="0" build_time="0">
            <Task name="Map" build_result="0" update_result="3" update_time="0"/>
            <Task name="MapTrace" build_result="0" update_result="3" update_time="0"/>
            <Task name="MapVerilogSimFile" build_result="0" update_result="3" update_time="0"/>
            <Task name="MapVHDLSimFile" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="PAR" build_result="0" build_time="0">
            <Task name="PAR" build_result="0" update_result="3" update_time="0"/>
            <Task name="PARTrace" build_result="0" update_result="3" update_time="0"/>
            <Task name="IOTiming" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Synthesis" build_result="0" build_time="0">
            <Task name="Lattice_Synthesis" build_result="0" update_result="3" update_time="0"/>
            <Task name="LSE_Compile" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
    </Strategy>
</BuildStatus>
